
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.24
 Yosys 0.16+65 (git sha1 03bd62bb8, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.

yosys> verilog_defaults -add -I.

yosys> read -vlog2k rc4_tb.v rc4.v

yosys> verific -vlog2k rc4_tb.v rc4.v

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'rc4_tb.v'
VERIFIC-INFO [VERI-1328] rc4_tb.v:27: analyzing included file 'rc4.inc'
VERIFIC-INFO [VERI-2320] rc4_tb.v:27: back to file 'rc4_tb.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'rc4.v'
VERIFIC-INFO [VERI-1328] rc4.v:22: analyzing included file 'rc4.inc'
VERIFIC-INFO [VERI-2320] rc4.v:22: back to file 'rc4.v'

yosys> synth_rs -top rc4 -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.47

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top rc4

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] rc4.v:24: compiling module 'rc4'
VERIFIC-INFO [VERI-2571] rc4.v:41: extracting RAM for identifier 'key'
VERIFIC-WARNING [VERI-1209] rc4.v:76: expression size 9 truncated to fit in target size 8
VERIFIC-WARNING [VERI-1142] rc4.v:78: system task 'display' is ignored for synthesis
VERIFIC-WARNING [VERI-1209] rc4.v:93: expression size 9 truncated to fit in target size 8
VERIFIC-WARNING [VERI-1209] rc4.v:118: expression size 9 truncated to fit in target size 8
VERIFIC-WARNING [VERI-1209] rc4.v:138: expression size 12 truncated to fit in target size 11
VERIFIC-WARNING [VERI-1209] rc4.v:140: expression size 9 truncated to fit in target size 8
VERIFIC-WARNING [VDB-1002] rc4.v:43: net 'S[256][7]' does not have a driver
Importing module rc4.

3.3.1. Analyzing design hierarchy..
Top module:  \rc4

3.3.2. Analyzing design hierarchy..
Top module:  \rc4
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_mux

3.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.8. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~7 debug messages>

yosys> flatten

3.5. Executing FLATTEN pass (flatten design).

yosys> tribuf -logic

3.6. Executing TRIBUF pass.

yosys> deminout

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_clean

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 29 unused wires.
<suppressed ~16 debug messages>

yosys> check

3.10. Executing CHECK pass (checking for obvious problems).
Checking module rc4...
Warning: Wire rc4.\S[256] [7] is used but has no driver.
Warning: Wire rc4.\S[256] [6] is used but has no driver.
Warning: Wire rc4.\S[256] [5] is used but has no driver.
Warning: Wire rc4.\S[256] [4] is used but has no driver.
Warning: Wire rc4.\S[256] [3] is used but has no driver.
Warning: Wire rc4.\S[256] [2] is used but has no driver.
Warning: Wire rc4.\S[256] [1] is used but has no driver.
Warning: Wire rc4.\S[256] [0] is used but has no driver.
Found and reported 8 problems.

yosys> opt -nodffe -nosdff

3.11. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge -nomux

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~263 debug messages>

yosys> opt_reduce

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
    New ctrl vector for $pmux cell $verific$select_10102$rc4.v:151$1374: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$2987 }
    New ctrl vector for $pmux cell $verific$select_10103$rc4.v:151$2203: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$2989 }
    New ctrl vector for $pmux cell $verific$select_10104$rc4.v:151$2204: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$2991 }
    New ctrl vector for $pmux cell $verific$select_10105$rc4.v:151$2205: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$2993 }
    New ctrl vector for $pmux cell $verific$select_10106$rc4.v:151$2206: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$2995 }
    New ctrl vector for $pmux cell $verific$select_10107$rc4.v:151$2207: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$2997 }
    New ctrl vector for $pmux cell $verific$select_10108$rc4.v:151$2208: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$2999 }
    New ctrl vector for $pmux cell $verific$select_10109$rc4.v:151$2209: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3001 }
    New ctrl vector for $pmux cell $verific$select_10110$rc4.v:151$2210: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3003 }
    New ctrl vector for $pmux cell $verific$select_10111$rc4.v:151$2211: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3005 }
    New ctrl vector for $pmux cell $verific$select_10112$rc4.v:151$2212: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3007 }
    New ctrl vector for $pmux cell $verific$select_10113$rc4.v:151$2213: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3009 }
    New ctrl vector for $pmux cell $verific$select_10114$rc4.v:151$2214: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3011 }
    New ctrl vector for $pmux cell $verific$select_10115$rc4.v:151$2215: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3013 }
    New ctrl vector for $pmux cell $verific$select_10116$rc4.v:151$2216: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3015 }
    New ctrl vector for $pmux cell $verific$select_10117$rc4.v:151$2217: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3017 }
    New ctrl vector for $pmux cell $verific$select_10118$rc4.v:151$2218: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3019 }
    New ctrl vector for $pmux cell $verific$select_10119$rc4.v:151$2219: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3021 }
    New ctrl vector for $pmux cell $verific$select_10120$rc4.v:151$2220: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3023 }
    New ctrl vector for $pmux cell $verific$select_10121$rc4.v:151$2221: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3025 }
    New ctrl vector for $pmux cell $verific$select_10122$rc4.v:151$2222: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3027 }
    New ctrl vector for $pmux cell $verific$select_10123$rc4.v:151$2223: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3029 }
    New ctrl vector for $pmux cell $verific$select_10124$rc4.v:151$2224: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3031 }
    New ctrl vector for $pmux cell $verific$select_10125$rc4.v:151$2225: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3033 }
    New ctrl vector for $pmux cell $verific$select_10126$rc4.v:151$2226: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3035 }
    New ctrl vector for $pmux cell $verific$select_10127$rc4.v:151$2227: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3037 }
    New ctrl vector for $pmux cell $verific$select_10128$rc4.v:151$2228: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3039 }
    New ctrl vector for $pmux cell $verific$select_10129$rc4.v:151$2229: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3041 }
    New ctrl vector for $pmux cell $verific$select_10130$rc4.v:151$2230: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3043 }
    New ctrl vector for $pmux cell $verific$select_10131$rc4.v:151$2231: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3045 }
    New ctrl vector for $pmux cell $verific$select_10132$rc4.v:151$2232: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3047 }
    New ctrl vector for $pmux cell $verific$select_10133$rc4.v:151$2233: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3049 }
    New ctrl vector for $pmux cell $verific$select_10134$rc4.v:151$2234: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3051 }
    New ctrl vector for $pmux cell $verific$select_10135$rc4.v:151$2235: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3053 }
    New ctrl vector for $pmux cell $verific$select_10136$rc4.v:151$2236: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3055 }
    New ctrl vector for $pmux cell $verific$select_10137$rc4.v:151$2237: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3057 }
    New ctrl vector for $pmux cell $verific$select_10138$rc4.v:151$2238: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3059 }
    New ctrl vector for $pmux cell $verific$select_10139$rc4.v:151$2239: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3061 }
    New ctrl vector for $pmux cell $verific$select_10140$rc4.v:151$2240: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3063 }
    New ctrl vector for $pmux cell $verific$select_10141$rc4.v:151$2241: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3065 }
    New ctrl vector for $pmux cell $verific$select_10142$rc4.v:151$2242: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3067 }
    New ctrl vector for $pmux cell $verific$select_10143$rc4.v:151$2243: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3069 }
    New ctrl vector for $pmux cell $verific$select_10144$rc4.v:151$2244: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3071 }
    New ctrl vector for $pmux cell $verific$select_10145$rc4.v:151$2245: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3073 }
    New ctrl vector for $pmux cell $verific$select_10146$rc4.v:151$2246: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3075 }
    New ctrl vector for $pmux cell $verific$select_10147$rc4.v:151$2247: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3077 }
    New ctrl vector for $pmux cell $verific$select_10148$rc4.v:151$2248: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3079 }
    New ctrl vector for $pmux cell $verific$select_10149$rc4.v:151$2249: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3081 }
    New ctrl vector for $pmux cell $verific$select_10150$rc4.v:151$2250: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3083 }
    New ctrl vector for $pmux cell $verific$select_10151$rc4.v:151$2251: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3085 }
    New ctrl vector for $pmux cell $verific$select_10152$rc4.v:151$2252: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3087 }
    New ctrl vector for $pmux cell $verific$select_10153$rc4.v:151$2253: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3089 }
    New ctrl vector for $pmux cell $verific$select_10154$rc4.v:151$2254: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3091 }
    New ctrl vector for $pmux cell $verific$select_10155$rc4.v:151$2255: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3093 }
    New ctrl vector for $pmux cell $verific$select_10156$rc4.v:151$2256: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3095 }
    New ctrl vector for $pmux cell $verific$select_10157$rc4.v:151$2257: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3097 }
    New ctrl vector for $pmux cell $verific$select_10158$rc4.v:151$2258: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3099 }
    New ctrl vector for $pmux cell $verific$select_10159$rc4.v:151$2259: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3101 }
    New ctrl vector for $pmux cell $verific$select_10160$rc4.v:151$2260: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3103 }
    New ctrl vector for $pmux cell $verific$select_10161$rc4.v:151$2261: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3105 }
    New ctrl vector for $pmux cell $verific$select_10162$rc4.v:151$2262: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3107 }
    New ctrl vector for $pmux cell $verific$select_10163$rc4.v:151$2263: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3109 }
    New ctrl vector for $pmux cell $verific$select_10164$rc4.v:151$2264: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3111 }
    New ctrl vector for $pmux cell $verific$select_10165$rc4.v:151$2265: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3113 }
    New ctrl vector for $pmux cell $verific$select_10166$rc4.v:151$2266: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3115 }
    New ctrl vector for $pmux cell $verific$select_10167$rc4.v:151$2267: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3117 }
    New ctrl vector for $pmux cell $verific$select_10168$rc4.v:151$2268: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3119 }
    New ctrl vector for $pmux cell $verific$select_10169$rc4.v:151$2269: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3121 }
    New ctrl vector for $pmux cell $verific$select_10170$rc4.v:151$2270: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3123 }
    New ctrl vector for $pmux cell $verific$select_10171$rc4.v:151$2271: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3125 }
    New ctrl vector for $pmux cell $verific$select_10172$rc4.v:151$2272: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3127 }
    New ctrl vector for $pmux cell $verific$select_10173$rc4.v:151$2273: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3129 }
    New ctrl vector for $pmux cell $verific$select_10174$rc4.v:151$2274: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3131 }
    New ctrl vector for $pmux cell $verific$select_10175$rc4.v:151$2275: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3133 }
    New ctrl vector for $pmux cell $verific$select_10176$rc4.v:151$2276: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3135 }
    New ctrl vector for $pmux cell $verific$select_10177$rc4.v:151$2277: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3137 }
    New ctrl vector for $pmux cell $verific$select_10178$rc4.v:151$2278: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3139 }
    New ctrl vector for $pmux cell $verific$select_10179$rc4.v:151$2279: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3141 }
    New ctrl vector for $pmux cell $verific$select_10180$rc4.v:151$2280: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3143 }
    New ctrl vector for $pmux cell $verific$select_10181$rc4.v:151$2281: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3145 }
    New ctrl vector for $pmux cell $verific$select_10182$rc4.v:151$2282: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3147 }
    New ctrl vector for $pmux cell $verific$select_10183$rc4.v:151$2283: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3149 }
    New ctrl vector for $pmux cell $verific$select_10184$rc4.v:151$2284: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3151 }
    New ctrl vector for $pmux cell $verific$select_10185$rc4.v:151$2285: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3153 }
    New ctrl vector for $pmux cell $verific$select_10186$rc4.v:151$2286: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3155 }
    New ctrl vector for $pmux cell $verific$select_10187$rc4.v:151$2287: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3157 }
    New ctrl vector for $pmux cell $verific$select_10188$rc4.v:151$2288: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3159 }
    New ctrl vector for $pmux cell $verific$select_10189$rc4.v:151$2289: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3161 }
    New ctrl vector for $pmux cell $verific$select_10190$rc4.v:151$2290: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3163 }
    New ctrl vector for $pmux cell $verific$select_10191$rc4.v:151$2291: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3165 }
    New ctrl vector for $pmux cell $verific$select_10192$rc4.v:151$2292: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3167 }
    New ctrl vector for $pmux cell $verific$select_10193$rc4.v:151$2293: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3169 }
    New ctrl vector for $pmux cell $verific$select_10194$rc4.v:151$2294: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3171 }
    New ctrl vector for $pmux cell $verific$select_10195$rc4.v:151$2295: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3173 }
    New ctrl vector for $pmux cell $verific$select_10196$rc4.v:151$2296: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3175 }
    New ctrl vector for $pmux cell $verific$select_10197$rc4.v:151$2297: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3177 }
    New ctrl vector for $pmux cell $verific$select_10198$rc4.v:151$2298: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3179 }
    New ctrl vector for $pmux cell $verific$select_10199$rc4.v:151$2299: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3181 }
    New ctrl vector for $pmux cell $verific$select_10200$rc4.v:151$2300: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3183 }
    New ctrl vector for $pmux cell $verific$select_10201$rc4.v:151$2301: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3185 }
    New ctrl vector for $pmux cell $verific$select_10202$rc4.v:151$2302: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3187 }
    New ctrl vector for $pmux cell $verific$select_10203$rc4.v:151$2303: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3189 }
    New ctrl vector for $pmux cell $verific$select_10204$rc4.v:151$2304: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3191 }
    New ctrl vector for $pmux cell $verific$select_10205$rc4.v:151$2305: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3193 }
    New ctrl vector for $pmux cell $verific$select_10206$rc4.v:151$2306: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3195 }
    New ctrl vector for $pmux cell $verific$select_10207$rc4.v:151$2307: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3197 }
    New ctrl vector for $pmux cell $verific$select_10208$rc4.v:151$2308: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3199 }
    New ctrl vector for $pmux cell $verific$select_10209$rc4.v:151$2309: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3201 }
    New ctrl vector for $pmux cell $verific$select_10210$rc4.v:151$2310: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3203 }
    New ctrl vector for $pmux cell $verific$select_10211$rc4.v:151$2311: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3205 }
    New ctrl vector for $pmux cell $verific$select_10212$rc4.v:151$2312: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3207 }
    New ctrl vector for $pmux cell $verific$select_10213$rc4.v:151$2313: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3209 }
    New ctrl vector for $pmux cell $verific$select_10214$rc4.v:151$2314: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3211 }
    New ctrl vector for $pmux cell $verific$select_10215$rc4.v:151$2315: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3213 }
    New ctrl vector for $pmux cell $verific$select_10216$rc4.v:151$2316: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3215 }
    New ctrl vector for $pmux cell $verific$select_10217$rc4.v:151$2317: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3217 }
    New ctrl vector for $pmux cell $verific$select_10218$rc4.v:151$2318: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3219 }
    New ctrl vector for $pmux cell $verific$select_10219$rc4.v:151$2319: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3221 }
    New ctrl vector for $pmux cell $verific$select_10220$rc4.v:151$2320: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3223 }
    New ctrl vector for $pmux cell $verific$select_10221$rc4.v:151$2321: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3225 }
    New ctrl vector for $pmux cell $verific$select_10222$rc4.v:151$2322: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3227 }
    New ctrl vector for $pmux cell $verific$select_10223$rc4.v:151$2323: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3229 }
    New ctrl vector for $pmux cell $verific$select_10224$rc4.v:151$2324: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3231 }
    New ctrl vector for $pmux cell $verific$select_10225$rc4.v:151$2325: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3233 }
    New ctrl vector for $pmux cell $verific$select_10226$rc4.v:151$2326: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3235 }
    New ctrl vector for $pmux cell $verific$select_10227$rc4.v:151$2327: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3237 }
    New ctrl vector for $pmux cell $verific$select_10228$rc4.v:151$2328: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3239 }
    New ctrl vector for $pmux cell $verific$select_10229$rc4.v:151$2329: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3241 }
    New ctrl vector for $pmux cell $verific$select_10230$rc4.v:151$2330: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3243 }
    New ctrl vector for $pmux cell $verific$select_10231$rc4.v:151$2331: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3245 }
    New ctrl vector for $pmux cell $verific$select_10232$rc4.v:151$2332: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3247 }
    New ctrl vector for $pmux cell $verific$select_10233$rc4.v:151$2333: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3249 }
    New ctrl vector for $pmux cell $verific$select_10234$rc4.v:151$2334: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3251 }
    New ctrl vector for $pmux cell $verific$select_10235$rc4.v:151$2335: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3253 }
    New ctrl vector for $pmux cell $verific$select_10236$rc4.v:151$2336: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3255 }
    New ctrl vector for $pmux cell $verific$select_10237$rc4.v:151$2337: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3257 }
    New ctrl vector for $pmux cell $verific$select_10238$rc4.v:151$2338: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3259 }
    New ctrl vector for $pmux cell $verific$select_10239$rc4.v:151$2339: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3261 }
    New ctrl vector for $pmux cell $verific$select_10240$rc4.v:151$2340: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3263 }
    New ctrl vector for $pmux cell $verific$select_10241$rc4.v:151$2341: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3265 }
    New ctrl vector for $pmux cell $verific$select_10242$rc4.v:151$2342: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3267 }
    New ctrl vector for $pmux cell $verific$select_10243$rc4.v:151$2343: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3269 }
    New ctrl vector for $pmux cell $verific$select_10244$rc4.v:151$2344: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3271 }
    New ctrl vector for $pmux cell $verific$select_10245$rc4.v:151$2345: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3273 }
    New ctrl vector for $pmux cell $verific$select_10246$rc4.v:151$2346: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3275 }
    New ctrl vector for $pmux cell $verific$select_10247$rc4.v:151$2347: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3277 }
    New ctrl vector for $pmux cell $verific$select_10248$rc4.v:151$2348: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3279 }
    New ctrl vector for $pmux cell $verific$select_10249$rc4.v:151$2349: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3281 }
    New ctrl vector for $pmux cell $verific$select_10250$rc4.v:151$2350: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3283 }
    New ctrl vector for $pmux cell $verific$select_10251$rc4.v:151$2351: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3285 }
    New ctrl vector for $pmux cell $verific$select_10252$rc4.v:151$2352: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3287 }
    New ctrl vector for $pmux cell $verific$select_10253$rc4.v:151$2353: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3289 }
    New ctrl vector for $pmux cell $verific$select_10254$rc4.v:151$2354: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3291 }
    New ctrl vector for $pmux cell $verific$select_10255$rc4.v:151$2355: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3293 }
    New ctrl vector for $pmux cell $verific$select_10256$rc4.v:151$2356: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3295 }
    New ctrl vector for $pmux cell $verific$select_10257$rc4.v:151$2357: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3297 }
    New ctrl vector for $pmux cell $verific$select_10258$rc4.v:151$2358: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3299 }
    New ctrl vector for $pmux cell $verific$select_10259$rc4.v:151$2359: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3301 }
    New ctrl vector for $pmux cell $verific$select_10260$rc4.v:151$2360: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3303 }
    New ctrl vector for $pmux cell $verific$select_10261$rc4.v:151$2361: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3305 }
    New ctrl vector for $pmux cell $verific$select_10262$rc4.v:151$2362: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3307 }
    New ctrl vector for $pmux cell $verific$select_10263$rc4.v:151$2363: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3309 }
    New ctrl vector for $pmux cell $verific$select_10264$rc4.v:151$2364: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3311 }
    New ctrl vector for $pmux cell $verific$select_10265$rc4.v:151$2365: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3313 }
    New ctrl vector for $pmux cell $verific$select_10266$rc4.v:151$2366: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3315 }
    New ctrl vector for $pmux cell $verific$select_10267$rc4.v:151$2367: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3317 }
    New ctrl vector for $pmux cell $verific$select_10268$rc4.v:151$2368: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3319 }
    New ctrl vector for $pmux cell $verific$select_10269$rc4.v:151$2369: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3321 }
    New ctrl vector for $pmux cell $verific$select_10270$rc4.v:151$2370: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3323 }
    New ctrl vector for $pmux cell $verific$select_10271$rc4.v:151$2371: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3325 }
    New ctrl vector for $pmux cell $verific$select_10272$rc4.v:151$2372: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3327 }
    New ctrl vector for $pmux cell $verific$select_10273$rc4.v:151$2373: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3329 }
    New ctrl vector for $pmux cell $verific$select_10274$rc4.v:151$2374: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3331 }
    New ctrl vector for $pmux cell $verific$select_10275$rc4.v:151$2375: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3333 }
    New ctrl vector for $pmux cell $verific$select_10276$rc4.v:151$2376: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3335 }
    New ctrl vector for $pmux cell $verific$select_10277$rc4.v:151$2377: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3337 }
    New ctrl vector for $pmux cell $verific$select_10278$rc4.v:151$2378: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3339 }
    New ctrl vector for $pmux cell $verific$select_10279$rc4.v:151$2379: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3341 }
    New ctrl vector for $pmux cell $verific$select_10280$rc4.v:151$2380: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3343 }
    New ctrl vector for $pmux cell $verific$select_10281$rc4.v:151$2381: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3345 }
    New ctrl vector for $pmux cell $verific$select_10282$rc4.v:151$2382: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3347 }
    New ctrl vector for $pmux cell $verific$select_10283$rc4.v:151$2383: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3349 }
    New ctrl vector for $pmux cell $verific$select_10284$rc4.v:151$2384: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3351 }
    New ctrl vector for $pmux cell $verific$select_10285$rc4.v:151$2385: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3353 }
    New ctrl vector for $pmux cell $verific$select_10286$rc4.v:151$2386: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3355 }
    New ctrl vector for $pmux cell $verific$select_10287$rc4.v:151$2387: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3357 }
    New ctrl vector for $pmux cell $verific$select_10288$rc4.v:151$2388: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3359 }
    New ctrl vector for $pmux cell $verific$select_10289$rc4.v:151$2389: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3361 }
    New ctrl vector for $pmux cell $verific$select_10290$rc4.v:151$2390: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3363 }
    New ctrl vector for $pmux cell $verific$select_10291$rc4.v:151$2391: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3365 }
    New ctrl vector for $pmux cell $verific$select_10292$rc4.v:151$2392: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3367 }
    New ctrl vector for $pmux cell $verific$select_10293$rc4.v:151$2393: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3369 }
    New ctrl vector for $pmux cell $verific$select_10294$rc4.v:151$2394: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3371 }
    New ctrl vector for $pmux cell $verific$select_10295$rc4.v:151$2395: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3373 }
    New ctrl vector for $pmux cell $verific$select_10296$rc4.v:151$2396: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3375 }
    New ctrl vector for $pmux cell $verific$select_10297$rc4.v:151$2397: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3377 }
    New ctrl vector for $pmux cell $verific$select_10298$rc4.v:151$2398: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3379 }
    New ctrl vector for $pmux cell $verific$select_10299$rc4.v:151$2399: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3381 }
    New ctrl vector for $pmux cell $verific$select_10300$rc4.v:151$2400: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3383 }
    New ctrl vector for $pmux cell $verific$select_10301$rc4.v:151$2401: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3385 }
    New ctrl vector for $pmux cell $verific$select_10302$rc4.v:151$2402: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3387 }
    New ctrl vector for $pmux cell $verific$select_10303$rc4.v:151$2403: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3389 }
    New ctrl vector for $pmux cell $verific$select_10304$rc4.v:151$2404: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3391 }
    New ctrl vector for $pmux cell $verific$select_10305$rc4.v:151$2405: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3393 }
    New ctrl vector for $pmux cell $verific$select_10306$rc4.v:151$2406: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3395 }
    New ctrl vector for $pmux cell $verific$select_10307$rc4.v:151$2407: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3397 }
    New ctrl vector for $pmux cell $verific$select_10308$rc4.v:151$2408: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3399 }
    New ctrl vector for $pmux cell $verific$select_10309$rc4.v:151$2409: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3401 }
    New ctrl vector for $pmux cell $verific$select_10310$rc4.v:151$2410: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3403 }
    New ctrl vector for $pmux cell $verific$select_10311$rc4.v:151$2411: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3405 }
    New ctrl vector for $pmux cell $verific$select_10312$rc4.v:151$2412: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3407 }
    New ctrl vector for $pmux cell $verific$select_10313$rc4.v:151$2413: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3409 }
    New ctrl vector for $pmux cell $verific$select_10314$rc4.v:151$2414: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3411 }
    New ctrl vector for $pmux cell $verific$select_10315$rc4.v:151$2415: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3413 }
    New ctrl vector for $pmux cell $verific$select_10316$rc4.v:151$2416: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3415 }
    New ctrl vector for $pmux cell $verific$select_10317$rc4.v:151$2417: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3417 }
    New ctrl vector for $pmux cell $verific$select_10318$rc4.v:151$2418: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3419 }
    New ctrl vector for $pmux cell $verific$select_10319$rc4.v:151$2419: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3421 }
    New ctrl vector for $pmux cell $verific$select_10320$rc4.v:151$2420: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3423 }
    New ctrl vector for $pmux cell $verific$select_10321$rc4.v:151$2421: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3425 }
    New ctrl vector for $pmux cell $verific$select_10322$rc4.v:151$2422: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3427 }
    New ctrl vector for $pmux cell $verific$select_10323$rc4.v:151$2423: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3429 }
    New ctrl vector for $pmux cell $verific$select_10324$rc4.v:151$2424: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3431 }
    New ctrl vector for $pmux cell $verific$select_10325$rc4.v:151$2425: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3433 }
    New ctrl vector for $pmux cell $verific$select_10326$rc4.v:151$2426: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3435 }
    New ctrl vector for $pmux cell $verific$select_10327$rc4.v:151$2427: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3437 }
    New ctrl vector for $pmux cell $verific$select_10328$rc4.v:151$2428: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3439 }
    New ctrl vector for $pmux cell $verific$select_10329$rc4.v:151$2429: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3441 }
    New ctrl vector for $pmux cell $verific$select_10330$rc4.v:151$2430: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3443 }
    New ctrl vector for $pmux cell $verific$select_10331$rc4.v:151$2431: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3445 }
    New ctrl vector for $pmux cell $verific$select_10332$rc4.v:151$2432: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3447 }
    New ctrl vector for $pmux cell $verific$select_10333$rc4.v:151$2433: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3449 }
    New ctrl vector for $pmux cell $verific$select_10334$rc4.v:151$2434: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3451 }
    New ctrl vector for $pmux cell $verific$select_10335$rc4.v:151$2435: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3453 }
    New ctrl vector for $pmux cell $verific$select_10336$rc4.v:151$2436: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3455 }
    New ctrl vector for $pmux cell $verific$select_10337$rc4.v:151$2437: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3457 }
    New ctrl vector for $pmux cell $verific$select_10338$rc4.v:151$2438: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3459 }
    New ctrl vector for $pmux cell $verific$select_10339$rc4.v:151$2439: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3461 }
    New ctrl vector for $pmux cell $verific$select_10340$rc4.v:151$2440: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3463 }
    New ctrl vector for $pmux cell $verific$select_10341$rc4.v:151$2441: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3465 }
    New ctrl vector for $pmux cell $verific$select_10342$rc4.v:151$2442: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3467 }
    New ctrl vector for $pmux cell $verific$select_10343$rc4.v:151$2443: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3469 }
    New ctrl vector for $pmux cell $verific$select_10344$rc4.v:151$2444: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3471 }
    New ctrl vector for $pmux cell $verific$select_10345$rc4.v:151$2445: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3473 }
    New ctrl vector for $pmux cell $verific$select_10346$rc4.v:151$2446: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3475 }
    New ctrl vector for $pmux cell $verific$select_10347$rc4.v:151$2447: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3477 }
    New ctrl vector for $pmux cell $verific$select_10348$rc4.v:151$2448: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3479 }
    New ctrl vector for $pmux cell $verific$select_10349$rc4.v:151$2449: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3481 }
    New ctrl vector for $pmux cell $verific$select_10350$rc4.v:151$2450: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3483 }
    New ctrl vector for $pmux cell $verific$select_10351$rc4.v:151$2451: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3485 }
    New ctrl vector for $pmux cell $verific$select_10352$rc4.v:151$2452: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3487 }
    New ctrl vector for $pmux cell $verific$select_10353$rc4.v:151$2453: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3489 }
    New ctrl vector for $pmux cell $verific$select_10354$rc4.v:151$2454: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3491 }
    New ctrl vector for $pmux cell $verific$select_10355$rc4.v:151$2455: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3493 }
    New ctrl vector for $pmux cell $verific$select_10356$rc4.v:151$2456: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3495 }
    New ctrl vector for $pmux cell $verific$select_10357$rc4.v:151$2457: { $verific$n13418$24 $verific$n13398$18 $auto$opt_reduce.cc:134:opt_pmux$3497 }
    New ctrl vector for $pmux cell $verific$select_1375$rc4.v:151$2199: { $verific$n13397$17 $verific$n13398$18 $verific$n13399$19 $verific$n13400$20 $auto$opt_reduce.cc:134:opt_pmux$3499 }
    New ctrl vector for $pmux cell $verific$select_1376$rc4.v:151$2200: { $verific$n13397$17 $verific$n13398$18 $verific$n13400$20 $verific$n13401$21 $auto$opt_reduce.cc:134:opt_pmux$3501 }
    New ctrl vector for $pmux cell $verific$select_5474$rc4.v:151$2459: { $verific$n13399$19 $verific$n13400$20 $verific$n13401$21 $auto$opt_reduce.cc:134:opt_pmux$3503 }
    New ctrl vector for $pmux cell $verific$select_5475$rc4.v:151$2460: { $verific$n13400$20 $verific$n13401$21 $auto$opt_reduce.cc:134:opt_pmux$3505 }
    New ctrl vector for $pmux cell $verific$select_5478$rc4.v:151$2463: { $verific$n13401$21 $auto$opt_reduce.cc:134:opt_pmux$3507 }
  Optimizing cells in module \rc4.
Performed a total of 261 changes.

yosys> opt_merge

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~768 debug messages>
Removed a total of 256 cells.

yosys> opt_dff -nodffe -nosdff

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$output_ready_reg$rc4.v:151$2466 ($aldff) from module rc4.
Changing const-value async load to async reset on $verific$j_reg$rc4.v:151$2467 ($aldff) from module rc4.
Changing const-value async load to async reset on $verific$i_reg$rc4.v:151$2464 ($aldff) from module rc4.
Removing never-active async load on $verific$discardCount_reg$rc4.v:151$2981 ($aldff) from module rc4.
Removing never-active async load on $verific$S[9]_reg$rc4.v:151$2734 ($aldff) from module rc4.
Removing never-active async load on $verific$S[99]_reg$rc4.v:151$2824 ($aldff) from module rc4.
Removing never-active async load on $verific$S[98]_reg$rc4.v:151$2823 ($aldff) from module rc4.
Removing never-active async load on $verific$S[97]_reg$rc4.v:151$2822 ($aldff) from module rc4.
Removing never-active async load on $verific$S[96]_reg$rc4.v:151$2821 ($aldff) from module rc4.
Removing never-active async load on $verific$S[95]_reg$rc4.v:151$2820 ($aldff) from module rc4.
Removing never-active async load on $verific$S[94]_reg$rc4.v:151$2819 ($aldff) from module rc4.
Removing never-active async load on $verific$S[93]_reg$rc4.v:151$2818 ($aldff) from module rc4.
Removing never-active async load on $verific$S[92]_reg$rc4.v:151$2817 ($aldff) from module rc4.
Removing never-active async load on $verific$S[91]_reg$rc4.v:151$2816 ($aldff) from module rc4.
Removing never-active async load on $verific$S[90]_reg$rc4.v:151$2815 ($aldff) from module rc4.
Removing never-active async load on $verific$S[8]_reg$rc4.v:151$2733 ($aldff) from module rc4.
Removing never-active async load on $verific$S[89]_reg$rc4.v:151$2814 ($aldff) from module rc4.
Removing never-active async load on $verific$S[88]_reg$rc4.v:151$2813 ($aldff) from module rc4.
Removing never-active async load on $verific$S[87]_reg$rc4.v:151$2812 ($aldff) from module rc4.
Removing never-active async load on $verific$S[86]_reg$rc4.v:151$2811 ($aldff) from module rc4.
Removing never-active async load on $verific$S[85]_reg$rc4.v:151$2810 ($aldff) from module rc4.
Removing never-active async load on $verific$S[84]_reg$rc4.v:151$2809 ($aldff) from module rc4.
Removing never-active async load on $verific$S[83]_reg$rc4.v:151$2808 ($aldff) from module rc4.
Removing never-active async load on $verific$S[82]_reg$rc4.v:151$2807 ($aldff) from module rc4.
Removing never-active async load on $verific$S[81]_reg$rc4.v:151$2806 ($aldff) from module rc4.
Removing never-active async load on $verific$S[80]_reg$rc4.v:151$2805 ($aldff) from module rc4.
Removing never-active async load on $verific$S[7]_reg$rc4.v:151$2732 ($aldff) from module rc4.
Removing never-active async load on $verific$S[79]_reg$rc4.v:151$2804 ($aldff) from module rc4.
Removing never-active async load on $verific$S[78]_reg$rc4.v:151$2803 ($aldff) from module rc4.
Removing never-active async load on $verific$S[77]_reg$rc4.v:151$2802 ($aldff) from module rc4.
Removing never-active async load on $verific$S[76]_reg$rc4.v:151$2801 ($aldff) from module rc4.
Removing never-active async load on $verific$S[75]_reg$rc4.v:151$2800 ($aldff) from module rc4.
Removing never-active async load on $verific$S[74]_reg$rc4.v:151$2799 ($aldff) from module rc4.
Removing never-active async load on $verific$S[73]_reg$rc4.v:151$2798 ($aldff) from module rc4.
Removing never-active async load on $verific$S[72]_reg$rc4.v:151$2797 ($aldff) from module rc4.
Removing never-active async load on $verific$S[71]_reg$rc4.v:151$2796 ($aldff) from module rc4.
Removing never-active async load on $verific$S[70]_reg$rc4.v:151$2795 ($aldff) from module rc4.
Removing never-active async load on $verific$S[6]_reg$rc4.v:151$2731 ($aldff) from module rc4.
Removing never-active async load on $verific$S[69]_reg$rc4.v:151$2794 ($aldff) from module rc4.
Removing never-active async load on $verific$S[68]_reg$rc4.v:151$2793 ($aldff) from module rc4.
Removing never-active async load on $verific$S[67]_reg$rc4.v:151$2792 ($aldff) from module rc4.
Removing never-active async load on $verific$S[66]_reg$rc4.v:151$2791 ($aldff) from module rc4.
Removing never-active async load on $verific$S[65]_reg$rc4.v:151$2790 ($aldff) from module rc4.
Removing never-active async load on $verific$S[64]_reg$rc4.v:151$2789 ($aldff) from module rc4.
Removing never-active async load on $verific$S[63]_reg$rc4.v:151$2788 ($aldff) from module rc4.
Removing never-active async load on $verific$S[62]_reg$rc4.v:151$2787 ($aldff) from module rc4.
Removing never-active async load on $verific$S[61]_reg$rc4.v:151$2786 ($aldff) from module rc4.
Removing never-active async load on $verific$S[60]_reg$rc4.v:151$2785 ($aldff) from module rc4.
Removing never-active async load on $verific$S[5]_reg$rc4.v:151$2730 ($aldff) from module rc4.
Removing never-active async load on $verific$S[59]_reg$rc4.v:151$2784 ($aldff) from module rc4.
Removing never-active async load on $verific$S[58]_reg$rc4.v:151$2783 ($aldff) from module rc4.
Removing never-active async load on $verific$S[57]_reg$rc4.v:151$2782 ($aldff) from module rc4.
Removing never-active async load on $verific$S[56]_reg$rc4.v:151$2781 ($aldff) from module rc4.
Removing never-active async load on $verific$S[55]_reg$rc4.v:151$2780 ($aldff) from module rc4.
Removing never-active async load on $verific$S[54]_reg$rc4.v:151$2779 ($aldff) from module rc4.
Removing never-active async load on $verific$S[53]_reg$rc4.v:151$2778 ($aldff) from module rc4.
Removing never-active async load on $verific$S[52]_reg$rc4.v:151$2777 ($aldff) from module rc4.
Removing never-active async load on $verific$S[51]_reg$rc4.v:151$2776 ($aldff) from module rc4.
Removing never-active async load on $verific$S[50]_reg$rc4.v:151$2775 ($aldff) from module rc4.
Removing never-active async load on $verific$S[4]_reg$rc4.v:151$2729 ($aldff) from module rc4.
Removing never-active async load on $verific$S[49]_reg$rc4.v:151$2774 ($aldff) from module rc4.
Removing never-active async load on $verific$S[48]_reg$rc4.v:151$2773 ($aldff) from module rc4.
Removing never-active async load on $verific$S[47]_reg$rc4.v:151$2772 ($aldff) from module rc4.
Removing never-active async load on $verific$S[46]_reg$rc4.v:151$2771 ($aldff) from module rc4.
Removing never-active async load on $verific$S[45]_reg$rc4.v:151$2770 ($aldff) from module rc4.
Removing never-active async load on $verific$S[44]_reg$rc4.v:151$2769 ($aldff) from module rc4.
Removing never-active async load on $verific$S[43]_reg$rc4.v:151$2768 ($aldff) from module rc4.
Removing never-active async load on $verific$S[42]_reg$rc4.v:151$2767 ($aldff) from module rc4.
Removing never-active async load on $verific$S[41]_reg$rc4.v:151$2766 ($aldff) from module rc4.
Removing never-active async load on $verific$S[40]_reg$rc4.v:151$2765 ($aldff) from module rc4.
Removing never-active async load on $verific$S[3]_reg$rc4.v:151$2728 ($aldff) from module rc4.
Removing never-active async load on $verific$S[39]_reg$rc4.v:151$2764 ($aldff) from module rc4.
Removing never-active async load on $verific$S[38]_reg$rc4.v:151$2763 ($aldff) from module rc4.
Removing never-active async load on $verific$S[37]_reg$rc4.v:151$2762 ($aldff) from module rc4.
Removing never-active async load on $verific$S[36]_reg$rc4.v:151$2761 ($aldff) from module rc4.
Removing never-active async load on $verific$S[35]_reg$rc4.v:151$2760 ($aldff) from module rc4.
Removing never-active async load on $verific$S[34]_reg$rc4.v:151$2759 ($aldff) from module rc4.
Removing never-active async load on $verific$S[33]_reg$rc4.v:151$2758 ($aldff) from module rc4.
Removing never-active async load on $verific$S[32]_reg$rc4.v:151$2757 ($aldff) from module rc4.
Removing never-active async load on $verific$S[31]_reg$rc4.v:151$2756 ($aldff) from module rc4.
Removing never-active async load on $verific$S[30]_reg$rc4.v:151$2755 ($aldff) from module rc4.
Removing never-active async load on $verific$S[2]_reg$rc4.v:151$2727 ($aldff) from module rc4.
Removing never-active async load on $verific$S[29]_reg$rc4.v:151$2754 ($aldff) from module rc4.
Removing never-active async load on $verific$S[28]_reg$rc4.v:151$2753 ($aldff) from module rc4.
Removing never-active async load on $verific$S[27]_reg$rc4.v:151$2752 ($aldff) from module rc4.
Removing never-active async load on $verific$S[26]_reg$rc4.v:151$2751 ($aldff) from module rc4.
Removing never-active async load on $verific$S[25]_reg$rc4.v:151$2750 ($aldff) from module rc4.
Removing never-active async load on $verific$S[255]_reg$rc4.v:151$2980 ($aldff) from module rc4.
Removing never-active async load on $verific$S[254]_reg$rc4.v:151$2979 ($aldff) from module rc4.
Removing never-active async load on $verific$S[253]_reg$rc4.v:151$2978 ($aldff) from module rc4.
Removing never-active async load on $verific$S[252]_reg$rc4.v:151$2977 ($aldff) from module rc4.
Removing never-active async load on $verific$S[251]_reg$rc4.v:151$2976 ($aldff) from module rc4.
Removing never-active async load on $verific$S[250]_reg$rc4.v:151$2975 ($aldff) from module rc4.
Removing never-active async load on $verific$S[24]_reg$rc4.v:151$2749 ($aldff) from module rc4.
Removing never-active async load on $verific$S[249]_reg$rc4.v:151$2974 ($aldff) from module rc4.
Removing never-active async load on $verific$S[248]_reg$rc4.v:151$2973 ($aldff) from module rc4.
Removing never-active async load on $verific$S[247]_reg$rc4.v:151$2972 ($aldff) from module rc4.
Removing never-active async load on $verific$S[246]_reg$rc4.v:151$2971 ($aldff) from module rc4.
Removing never-active async load on $verific$S[245]_reg$rc4.v:151$2970 ($aldff) from module rc4.
Removing never-active async load on $verific$S[244]_reg$rc4.v:151$2969 ($aldff) from module rc4.
Removing never-active async load on $verific$S[243]_reg$rc4.v:151$2968 ($aldff) from module rc4.
Removing never-active async load on $verific$S[242]_reg$rc4.v:151$2967 ($aldff) from module rc4.
Removing never-active async load on $verific$S[241]_reg$rc4.v:151$2966 ($aldff) from module rc4.
Removing never-active async load on $verific$S[240]_reg$rc4.v:151$2965 ($aldff) from module rc4.
Removing never-active async load on $verific$S[23]_reg$rc4.v:151$2748 ($aldff) from module rc4.
Removing never-active async load on $verific$S[239]_reg$rc4.v:151$2964 ($aldff) from module rc4.
Removing never-active async load on $verific$S[238]_reg$rc4.v:151$2963 ($aldff) from module rc4.
Removing never-active async load on $verific$S[237]_reg$rc4.v:151$2962 ($aldff) from module rc4.
Removing never-active async load on $verific$S[236]_reg$rc4.v:151$2961 ($aldff) from module rc4.
Removing never-active async load on $verific$S[235]_reg$rc4.v:151$2960 ($aldff) from module rc4.
Removing never-active async load on $verific$S[234]_reg$rc4.v:151$2959 ($aldff) from module rc4.
Removing never-active async load on $verific$S[233]_reg$rc4.v:151$2958 ($aldff) from module rc4.
Removing never-active async load on $verific$S[232]_reg$rc4.v:151$2957 ($aldff) from module rc4.
Removing never-active async load on $verific$S[231]_reg$rc4.v:151$2956 ($aldff) from module rc4.
Removing never-active async load on $verific$S[230]_reg$rc4.v:151$2955 ($aldff) from module rc4.
Removing never-active async load on $verific$S[22]_reg$rc4.v:151$2747 ($aldff) from module rc4.
Removing never-active async load on $verific$S[229]_reg$rc4.v:151$2954 ($aldff) from module rc4.
Removing never-active async load on $verific$S[228]_reg$rc4.v:151$2953 ($aldff) from module rc4.
Removing never-active async load on $verific$S[227]_reg$rc4.v:151$2952 ($aldff) from module rc4.
Removing never-active async load on $verific$S[226]_reg$rc4.v:151$2951 ($aldff) from module rc4.
Removing never-active async load on $verific$S[225]_reg$rc4.v:151$2950 ($aldff) from module rc4.
Removing never-active async load on $verific$S[224]_reg$rc4.v:151$2949 ($aldff) from module rc4.
Removing never-active async load on $verific$S[223]_reg$rc4.v:151$2948 ($aldff) from module rc4.
Removing never-active async load on $verific$S[222]_reg$rc4.v:151$2947 ($aldff) from module rc4.
Removing never-active async load on $verific$S[221]_reg$rc4.v:151$2946 ($aldff) from module rc4.
Removing never-active async load on $verific$S[220]_reg$rc4.v:151$2945 ($aldff) from module rc4.
Removing never-active async load on $verific$S[21]_reg$rc4.v:151$2746 ($aldff) from module rc4.
Removing never-active async load on $verific$S[219]_reg$rc4.v:151$2944 ($aldff) from module rc4.
Removing never-active async load on $verific$S[218]_reg$rc4.v:151$2943 ($aldff) from module rc4.
Removing never-active async load on $verific$S[217]_reg$rc4.v:151$2942 ($aldff) from module rc4.
Removing never-active async load on $verific$S[216]_reg$rc4.v:151$2941 ($aldff) from module rc4.
Removing never-active async load on $verific$S[215]_reg$rc4.v:151$2940 ($aldff) from module rc4.
Removing never-active async load on $verific$S[214]_reg$rc4.v:151$2939 ($aldff) from module rc4.
Removing never-active async load on $verific$S[213]_reg$rc4.v:151$2938 ($aldff) from module rc4.
Removing never-active async load on $verific$S[212]_reg$rc4.v:151$2937 ($aldff) from module rc4.
Removing never-active async load on $verific$S[211]_reg$rc4.v:151$2936 ($aldff) from module rc4.
Removing never-active async load on $verific$S[210]_reg$rc4.v:151$2935 ($aldff) from module rc4.
Removing never-active async load on $verific$S[20]_reg$rc4.v:151$2745 ($aldff) from module rc4.
Removing never-active async load on $verific$S[209]_reg$rc4.v:151$2934 ($aldff) from module rc4.
Removing never-active async load on $verific$S[208]_reg$rc4.v:151$2933 ($aldff) from module rc4.
Removing never-active async load on $verific$S[207]_reg$rc4.v:151$2932 ($aldff) from module rc4.
Removing never-active async load on $verific$S[206]_reg$rc4.v:151$2931 ($aldff) from module rc4.
Removing never-active async load on $verific$S[205]_reg$rc4.v:151$2930 ($aldff) from module rc4.
Removing never-active async load on $verific$S[204]_reg$rc4.v:151$2929 ($aldff) from module rc4.
Removing never-active async load on $verific$S[203]_reg$rc4.v:151$2928 ($aldff) from module rc4.
Removing never-active async load on $verific$S[202]_reg$rc4.v:151$2927 ($aldff) from module rc4.
Removing never-active async load on $verific$S[201]_reg$rc4.v:151$2926 ($aldff) from module rc4.
Removing never-active async load on $verific$S[200]_reg$rc4.v:151$2925 ($aldff) from module rc4.
Removing never-active async load on $verific$S[1]_reg$rc4.v:151$2726 ($aldff) from module rc4.
Removing never-active async load on $verific$S[19]_reg$rc4.v:151$2744 ($aldff) from module rc4.
Removing never-active async load on $verific$S[199]_reg$rc4.v:151$2924 ($aldff) from module rc4.
Removing never-active async load on $verific$S[198]_reg$rc4.v:151$2923 ($aldff) from module rc4.
Removing never-active async load on $verific$S[197]_reg$rc4.v:151$2922 ($aldff) from module rc4.
Removing never-active async load on $verific$S[196]_reg$rc4.v:151$2921 ($aldff) from module rc4.
Removing never-active async load on $verific$S[195]_reg$rc4.v:151$2920 ($aldff) from module rc4.
Removing never-active async load on $verific$S[194]_reg$rc4.v:151$2919 ($aldff) from module rc4.
Removing never-active async load on $verific$S[193]_reg$rc4.v:151$2918 ($aldff) from module rc4.
Removing never-active async load on $verific$S[192]_reg$rc4.v:151$2917 ($aldff) from module rc4.
Removing never-active async load on $verific$S[191]_reg$rc4.v:151$2916 ($aldff) from module rc4.
Removing never-active async load on $verific$S[190]_reg$rc4.v:151$2915 ($aldff) from module rc4.
Removing never-active async load on $verific$S[18]_reg$rc4.v:151$2743 ($aldff) from module rc4.
Removing never-active async load on $verific$S[189]_reg$rc4.v:151$2914 ($aldff) from module rc4.
Removing never-active async load on $verific$S[188]_reg$rc4.v:151$2913 ($aldff) from module rc4.
Removing never-active async load on $verific$S[187]_reg$rc4.v:151$2912 ($aldff) from module rc4.
Removing never-active async load on $verific$S[186]_reg$rc4.v:151$2911 ($aldff) from module rc4.
Removing never-active async load on $verific$S[185]_reg$rc4.v:151$2910 ($aldff) from module rc4.
Removing never-active async load on $verific$S[184]_reg$rc4.v:151$2909 ($aldff) from module rc4.
Removing never-active async load on $verific$S[183]_reg$rc4.v:151$2908 ($aldff) from module rc4.
Removing never-active async load on $verific$S[182]_reg$rc4.v:151$2907 ($aldff) from module rc4.
Removing never-active async load on $verific$S[181]_reg$rc4.v:151$2906 ($aldff) from module rc4.
Removing never-active async load on $verific$S[180]_reg$rc4.v:151$2905 ($aldff) from module rc4.
Removing never-active async load on $verific$S[17]_reg$rc4.v:151$2742 ($aldff) from module rc4.
Removing never-active async load on $verific$S[179]_reg$rc4.v:151$2904 ($aldff) from module rc4.
Removing never-active async load on $verific$S[178]_reg$rc4.v:151$2903 ($aldff) from module rc4.
Removing never-active async load on $verific$S[177]_reg$rc4.v:151$2902 ($aldff) from module rc4.
Removing never-active async load on $verific$S[176]_reg$rc4.v:151$2901 ($aldff) from module rc4.
Removing never-active async load on $verific$S[175]_reg$rc4.v:151$2900 ($aldff) from module rc4.
Removing never-active async load on $verific$S[174]_reg$rc4.v:151$2899 ($aldff) from module rc4.
Removing never-active async load on $verific$S[173]_reg$rc4.v:151$2898 ($aldff) from module rc4.
Removing never-active async load on $verific$S[172]_reg$rc4.v:151$2897 ($aldff) from module rc4.
Removing never-active async load on $verific$S[171]_reg$rc4.v:151$2896 ($aldff) from module rc4.
Removing never-active async load on $verific$S[170]_reg$rc4.v:151$2895 ($aldff) from module rc4.
Removing never-active async load on $verific$S[16]_reg$rc4.v:151$2741 ($aldff) from module rc4.
Removing never-active async load on $verific$S[169]_reg$rc4.v:151$2894 ($aldff) from module rc4.
Removing never-active async load on $verific$S[168]_reg$rc4.v:151$2893 ($aldff) from module rc4.
Removing never-active async load on $verific$S[167]_reg$rc4.v:151$2892 ($aldff) from module rc4.
Removing never-active async load on $verific$S[166]_reg$rc4.v:151$2891 ($aldff) from module rc4.
Removing never-active async load on $verific$S[165]_reg$rc4.v:151$2890 ($aldff) from module rc4.
Removing never-active async load on $verific$S[164]_reg$rc4.v:151$2889 ($aldff) from module rc4.
Removing never-active async load on $verific$S[163]_reg$rc4.v:151$2888 ($aldff) from module rc4.
Removing never-active async load on $verific$S[162]_reg$rc4.v:151$2887 ($aldff) from module rc4.
Removing never-active async load on $verific$S[161]_reg$rc4.v:151$2886 ($aldff) from module rc4.
Removing never-active async load on $verific$S[160]_reg$rc4.v:151$2885 ($aldff) from module rc4.
Removing never-active async load on $verific$S[15]_reg$rc4.v:151$2740 ($aldff) from module rc4.
Removing never-active async load on $verific$S[159]_reg$rc4.v:151$2884 ($aldff) from module rc4.
Removing never-active async load on $verific$S[158]_reg$rc4.v:151$2883 ($aldff) from module rc4.
Removing never-active async load on $verific$S[157]_reg$rc4.v:151$2882 ($aldff) from module rc4.
Removing never-active async load on $verific$S[156]_reg$rc4.v:151$2881 ($aldff) from module rc4.
Removing never-active async load on $verific$S[155]_reg$rc4.v:151$2880 ($aldff) from module rc4.
Removing never-active async load on $verific$S[154]_reg$rc4.v:151$2879 ($aldff) from module rc4.
Removing never-active async load on $verific$S[153]_reg$rc4.v:151$2878 ($aldff) from module rc4.
Removing never-active async load on $verific$S[152]_reg$rc4.v:151$2877 ($aldff) from module rc4.
Removing never-active async load on $verific$S[151]_reg$rc4.v:151$2876 ($aldff) from module rc4.
Removing never-active async load on $verific$S[150]_reg$rc4.v:151$2875 ($aldff) from module rc4.
Removing never-active async load on $verific$S[14]_reg$rc4.v:151$2739 ($aldff) from module rc4.
Removing never-active async load on $verific$S[149]_reg$rc4.v:151$2874 ($aldff) from module rc4.
Removing never-active async load on $verific$S[148]_reg$rc4.v:151$2873 ($aldff) from module rc4.
Removing never-active async load on $verific$S[147]_reg$rc4.v:151$2872 ($aldff) from module rc4.
Removing never-active async load on $verific$S[146]_reg$rc4.v:151$2871 ($aldff) from module rc4.
Removing never-active async load on $verific$S[145]_reg$rc4.v:151$2870 ($aldff) from module rc4.
Removing never-active async load on $verific$S[144]_reg$rc4.v:151$2869 ($aldff) from module rc4.
Removing never-active async load on $verific$S[143]_reg$rc4.v:151$2868 ($aldff) from module rc4.
Removing never-active async load on $verific$S[142]_reg$rc4.v:151$2867 ($aldff) from module rc4.
Removing never-active async load on $verific$S[141]_reg$rc4.v:151$2866 ($aldff) from module rc4.
Removing never-active async load on $verific$S[140]_reg$rc4.v:151$2865 ($aldff) from module rc4.
Removing never-active async load on $verific$S[13]_reg$rc4.v:151$2738 ($aldff) from module rc4.
Removing never-active async load on $verific$S[139]_reg$rc4.v:151$2864 ($aldff) from module rc4.
Removing never-active async load on $verific$S[138]_reg$rc4.v:151$2863 ($aldff) from module rc4.
Removing never-active async load on $verific$S[137]_reg$rc4.v:151$2862 ($aldff) from module rc4.
Removing never-active async load on $verific$S[136]_reg$rc4.v:151$2861 ($aldff) from module rc4.
Removing never-active async load on $verific$S[135]_reg$rc4.v:151$2860 ($aldff) from module rc4.
Removing never-active async load on $verific$S[134]_reg$rc4.v:151$2859 ($aldff) from module rc4.
Removing never-active async load on $verific$S[133]_reg$rc4.v:151$2858 ($aldff) from module rc4.
Removing never-active async load on $verific$S[132]_reg$rc4.v:151$2857 ($aldff) from module rc4.
Removing never-active async load on $verific$S[131]_reg$rc4.v:151$2856 ($aldff) from module rc4.
Removing never-active async load on $verific$S[130]_reg$rc4.v:151$2855 ($aldff) from module rc4.
Removing never-active async load on $verific$S[12]_reg$rc4.v:151$2737 ($aldff) from module rc4.
Removing never-active async load on $verific$S[129]_reg$rc4.v:151$2854 ($aldff) from module rc4.
Removing never-active async load on $verific$S[128]_reg$rc4.v:151$2853 ($aldff) from module rc4.
Removing never-active async load on $verific$S[127]_reg$rc4.v:151$2852 ($aldff) from module rc4.
Removing never-active async load on $verific$S[126]_reg$rc4.v:151$2851 ($aldff) from module rc4.
Removing never-active async load on $verific$S[125]_reg$rc4.v:151$2850 ($aldff) from module rc4.
Removing never-active async load on $verific$S[124]_reg$rc4.v:151$2849 ($aldff) from module rc4.
Removing never-active async load on $verific$S[123]_reg$rc4.v:151$2848 ($aldff) from module rc4.
Removing never-active async load on $verific$S[122]_reg$rc4.v:151$2847 ($aldff) from module rc4.
Removing never-active async load on $verific$S[121]_reg$rc4.v:151$2846 ($aldff) from module rc4.
Removing never-active async load on $verific$S[120]_reg$rc4.v:151$2845 ($aldff) from module rc4.
Removing never-active async load on $verific$S[11]_reg$rc4.v:151$2736 ($aldff) from module rc4.
Removing never-active async load on $verific$S[119]_reg$rc4.v:151$2844 ($aldff) from module rc4.
Removing never-active async load on $verific$S[118]_reg$rc4.v:151$2843 ($aldff) from module rc4.
Removing never-active async load on $verific$S[117]_reg$rc4.v:151$2842 ($aldff) from module rc4.
Removing never-active async load on $verific$S[116]_reg$rc4.v:151$2841 ($aldff) from module rc4.
Removing never-active async load on $verific$S[115]_reg$rc4.v:151$2840 ($aldff) from module rc4.
Removing never-active async load on $verific$S[114]_reg$rc4.v:151$2839 ($aldff) from module rc4.
Removing never-active async load on $verific$S[113]_reg$rc4.v:151$2838 ($aldff) from module rc4.
Removing never-active async load on $verific$S[112]_reg$rc4.v:151$2837 ($aldff) from module rc4.
Removing never-active async load on $verific$S[111]_reg$rc4.v:151$2836 ($aldff) from module rc4.
Removing never-active async load on $verific$S[110]_reg$rc4.v:151$2835 ($aldff) from module rc4.
Removing never-active async load on $verific$S[10]_reg$rc4.v:151$2735 ($aldff) from module rc4.
Removing never-active async load on $verific$S[109]_reg$rc4.v:151$2834 ($aldff) from module rc4.
Removing never-active async load on $verific$S[108]_reg$rc4.v:151$2833 ($aldff) from module rc4.
Removing never-active async load on $verific$S[107]_reg$rc4.v:151$2832 ($aldff) from module rc4.
Removing never-active async load on $verific$S[106]_reg$rc4.v:151$2831 ($aldff) from module rc4.
Removing never-active async load on $verific$S[105]_reg$rc4.v:151$2830 ($aldff) from module rc4.
Removing never-active async load on $verific$S[104]_reg$rc4.v:151$2829 ($aldff) from module rc4.
Removing never-active async load on $verific$S[103]_reg$rc4.v:151$2828 ($aldff) from module rc4.
Removing never-active async load on $verific$S[102]_reg$rc4.v:151$2827 ($aldff) from module rc4.
Removing never-active async load on $verific$S[101]_reg$rc4.v:151$2826 ($aldff) from module rc4.
Removing never-active async load on $verific$S[100]_reg$rc4.v:151$2825 ($aldff) from module rc4.
Removing never-active async load on $verific$S[0]_reg$rc4.v:151$2725 ($aldff) from module rc4.
Removing never-active async load on $verific$K_reg$rc4.v:151$2983 ($aldff) from module rc4.
Changing const-value async load to async reset on $verific$KSState_reg$rc4.v:151$2465 ($aldff) from module rc4.

yosys> opt_clean

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 256 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.11.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~263 debug messages>

yosys> opt_reduce

3.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.11.16. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.12. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.12.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> fsm_opt

3.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.13. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge -nomux

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~263 debug messages>

yosys> opt_reduce

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$output_ready_reg$rc4.v:151$2466 ($adff) from module rc4 (D = $verific$n17536$26, Q = \output_ready).
Adding EN signal on $verific$j_reg$rc4.v:151$2467 ($adff) from module rc4 (D = $verific$n17514$847, Q = \j).
Adding EN signal on $verific$i_reg$rc4.v:151$2464 ($adff) from module rc4 (D = $verific$n13408$846, Q = \i).
Adding EN signal on $verific$discardCount_reg$rc4.v:151$2981 ($dff) from module rc4 (D = $verific$n17523$848, Q = \discardCount).
Adding EN signal on $verific$S[9]_reg$rc4.v:151$2734 ($dff) from module rc4 (D = $verific$n22236$1117, Q = \S[9]).
Adding EN signal on $verific$S[99]_reg$rc4.v:151$2824 ($dff) from module rc4 (D = $verific$n22326$1207, Q = \S[99]).
Adding EN signal on $verific$S[98]_reg$rc4.v:151$2823 ($dff) from module rc4 (D = $verific$n22325$1206, Q = \S[98]).
Adding EN signal on $verific$S[97]_reg$rc4.v:151$2822 ($dff) from module rc4 (D = $verific$n22324$1205, Q = \S[97]).
Adding EN signal on $verific$S[96]_reg$rc4.v:151$2821 ($dff) from module rc4 (D = $verific$n22323$1204, Q = \S[96]).
Adding EN signal on $verific$S[95]_reg$rc4.v:151$2820 ($dff) from module rc4 (D = $verific$n22322$1203, Q = \S[95]).
Adding EN signal on $verific$S[94]_reg$rc4.v:151$2819 ($dff) from module rc4 (D = $verific$n22321$1202, Q = \S[94]).
Adding EN signal on $verific$S[93]_reg$rc4.v:151$2818 ($dff) from module rc4 (D = $verific$n22320$1201, Q = \S[93]).
Adding EN signal on $verific$S[92]_reg$rc4.v:151$2817 ($dff) from module rc4 (D = $verific$n22319$1200, Q = \S[92]).
Adding EN signal on $verific$S[91]_reg$rc4.v:151$2816 ($dff) from module rc4 (D = $verific$n22318$1199, Q = \S[91]).
Adding EN signal on $verific$S[90]_reg$rc4.v:151$2815 ($dff) from module rc4 (D = $verific$n22317$1198, Q = \S[90]).
Adding EN signal on $verific$S[8]_reg$rc4.v:151$2733 ($dff) from module rc4 (D = $verific$n22235$1116, Q = \S[8]).
Adding EN signal on $verific$S[89]_reg$rc4.v:151$2814 ($dff) from module rc4 (D = $verific$n22316$1197, Q = \S[89]).
Adding EN signal on $verific$S[88]_reg$rc4.v:151$2813 ($dff) from module rc4 (D = $verific$n22315$1196, Q = \S[88]).
Adding EN signal on $verific$S[87]_reg$rc4.v:151$2812 ($dff) from module rc4 (D = $verific$n22314$1195, Q = \S[87]).
Adding EN signal on $verific$S[86]_reg$rc4.v:151$2811 ($dff) from module rc4 (D = $verific$n22313$1194, Q = \S[86]).
Adding EN signal on $verific$S[85]_reg$rc4.v:151$2810 ($dff) from module rc4 (D = $verific$n22312$1193, Q = \S[85]).
Adding EN signal on $verific$S[84]_reg$rc4.v:151$2809 ($dff) from module rc4 (D = $verific$n22311$1192, Q = \S[84]).
Adding EN signal on $verific$S[83]_reg$rc4.v:151$2808 ($dff) from module rc4 (D = $verific$n22310$1191, Q = \S[83]).
Adding EN signal on $verific$S[82]_reg$rc4.v:151$2807 ($dff) from module rc4 (D = $verific$n22309$1190, Q = \S[82]).
Adding EN signal on $verific$S[81]_reg$rc4.v:151$2806 ($dff) from module rc4 (D = $verific$n22308$1189, Q = \S[81]).
Adding EN signal on $verific$S[80]_reg$rc4.v:151$2805 ($dff) from module rc4 (D = $verific$n22307$1188, Q = \S[80]).
Adding EN signal on $verific$S[7]_reg$rc4.v:151$2732 ($dff) from module rc4 (D = $verific$n22234$1115, Q = \S[7]).
Adding EN signal on $verific$S[79]_reg$rc4.v:151$2804 ($dff) from module rc4 (D = $verific$n22306$1187, Q = \S[79]).
Adding EN signal on $verific$S[78]_reg$rc4.v:151$2803 ($dff) from module rc4 (D = $verific$n22305$1186, Q = \S[78]).
Adding EN signal on $verific$S[77]_reg$rc4.v:151$2802 ($dff) from module rc4 (D = $verific$n22304$1185, Q = \S[77]).
Adding EN signal on $verific$S[76]_reg$rc4.v:151$2801 ($dff) from module rc4 (D = $verific$n22303$1184, Q = \S[76]).
Adding EN signal on $verific$S[75]_reg$rc4.v:151$2800 ($dff) from module rc4 (D = $verific$n22302$1183, Q = \S[75]).
Adding EN signal on $verific$S[74]_reg$rc4.v:151$2799 ($dff) from module rc4 (D = $verific$n22301$1182, Q = \S[74]).
Adding EN signal on $verific$S[73]_reg$rc4.v:151$2798 ($dff) from module rc4 (D = $verific$n22300$1181, Q = \S[73]).
Adding EN signal on $verific$S[72]_reg$rc4.v:151$2797 ($dff) from module rc4 (D = $verific$n22299$1180, Q = \S[72]).
Adding EN signal on $verific$S[71]_reg$rc4.v:151$2796 ($dff) from module rc4 (D = $verific$n22298$1179, Q = \S[71]).
Adding EN signal on $verific$S[70]_reg$rc4.v:151$2795 ($dff) from module rc4 (D = $verific$n22297$1178, Q = \S[70]).
Adding EN signal on $verific$S[6]_reg$rc4.v:151$2731 ($dff) from module rc4 (D = $verific$n22233$1114, Q = \S[6]).
Adding EN signal on $verific$S[69]_reg$rc4.v:151$2794 ($dff) from module rc4 (D = $verific$n22296$1177, Q = \S[69]).
Adding EN signal on $verific$S[68]_reg$rc4.v:151$2793 ($dff) from module rc4 (D = $verific$n22295$1176, Q = \S[68]).
Adding EN signal on $verific$S[67]_reg$rc4.v:151$2792 ($dff) from module rc4 (D = $verific$n22294$1175, Q = \S[67]).
Adding EN signal on $verific$S[66]_reg$rc4.v:151$2791 ($dff) from module rc4 (D = $verific$n22293$1174, Q = \S[66]).
Adding EN signal on $verific$S[65]_reg$rc4.v:151$2790 ($dff) from module rc4 (D = $verific$n22292$1173, Q = \S[65]).
Adding EN signal on $verific$S[64]_reg$rc4.v:151$2789 ($dff) from module rc4 (D = $verific$n22291$1172, Q = \S[64]).
Adding EN signal on $verific$S[63]_reg$rc4.v:151$2788 ($dff) from module rc4 (D = $verific$n22290$1171, Q = \S[63]).
Adding EN signal on $verific$S[62]_reg$rc4.v:151$2787 ($dff) from module rc4 (D = $verific$n22289$1170, Q = \S[62]).
Adding EN signal on $verific$S[61]_reg$rc4.v:151$2786 ($dff) from module rc4 (D = $verific$n22288$1169, Q = \S[61]).
Adding EN signal on $verific$S[60]_reg$rc4.v:151$2785 ($dff) from module rc4 (D = $verific$n22287$1168, Q = \S[60]).
Adding EN signal on $verific$S[5]_reg$rc4.v:151$2730 ($dff) from module rc4 (D = $verific$n22232$1113, Q = \S[5]).
Adding EN signal on $verific$S[59]_reg$rc4.v:151$2784 ($dff) from module rc4 (D = $verific$n22286$1167, Q = \S[59]).
Adding EN signal on $verific$S[58]_reg$rc4.v:151$2783 ($dff) from module rc4 (D = $verific$n22285$1166, Q = \S[58]).
Adding EN signal on $verific$S[57]_reg$rc4.v:151$2782 ($dff) from module rc4 (D = $verific$n22284$1165, Q = \S[57]).
Adding EN signal on $verific$S[56]_reg$rc4.v:151$2781 ($dff) from module rc4 (D = $verific$n22283$1164, Q = \S[56]).
Adding EN signal on $verific$S[55]_reg$rc4.v:151$2780 ($dff) from module rc4 (D = $verific$n22282$1163, Q = \S[55]).
Adding EN signal on $verific$S[54]_reg$rc4.v:151$2779 ($dff) from module rc4 (D = $verific$n22281$1162, Q = \S[54]).
Adding EN signal on $verific$S[53]_reg$rc4.v:151$2778 ($dff) from module rc4 (D = $verific$n22280$1161, Q = \S[53]).
Adding EN signal on $verific$S[52]_reg$rc4.v:151$2777 ($dff) from module rc4 (D = $verific$n22279$1160, Q = \S[52]).
Adding EN signal on $verific$S[51]_reg$rc4.v:151$2776 ($dff) from module rc4 (D = $verific$n22278$1159, Q = \S[51]).
Adding EN signal on $verific$S[50]_reg$rc4.v:151$2775 ($dff) from module rc4 (D = $verific$n22277$1158, Q = \S[50]).
Adding EN signal on $verific$S[4]_reg$rc4.v:151$2729 ($dff) from module rc4 (D = $verific$n22231$850, Q = \S[4]).
Adding EN signal on $verific$S[49]_reg$rc4.v:151$2774 ($dff) from module rc4 (D = $verific$n22276$1157, Q = \S[49]).
Adding EN signal on $verific$S[48]_reg$rc4.v:151$2773 ($dff) from module rc4 (D = $verific$n22275$1156, Q = \S[48]).
Adding EN signal on $verific$S[47]_reg$rc4.v:151$2772 ($dff) from module rc4 (D = $verific$n22274$1155, Q = \S[47]).
Adding EN signal on $verific$S[46]_reg$rc4.v:151$2771 ($dff) from module rc4 (D = $verific$n22273$1154, Q = \S[46]).
Adding EN signal on $verific$S[45]_reg$rc4.v:151$2770 ($dff) from module rc4 (D = $verific$n22272$1153, Q = \S[45]).
Adding EN signal on $verific$S[44]_reg$rc4.v:151$2769 ($dff) from module rc4 (D = $verific$n22271$1152, Q = \S[44]).
Adding EN signal on $verific$S[43]_reg$rc4.v:151$2768 ($dff) from module rc4 (D = $verific$n22270$1151, Q = \S[43]).
Adding EN signal on $verific$S[42]_reg$rc4.v:151$2767 ($dff) from module rc4 (D = $verific$n22269$1150, Q = \S[42]).
Adding EN signal on $verific$S[41]_reg$rc4.v:151$2766 ($dff) from module rc4 (D = $verific$n22268$1149, Q = \S[41]).
Adding EN signal on $verific$S[40]_reg$rc4.v:151$2765 ($dff) from module rc4 (D = $verific$n22267$1148, Q = \S[40]).
Adding EN signal on $verific$S[3]_reg$rc4.v:151$2728 ($dff) from module rc4 (D = $verific$n22230$851, Q = \S[3]).
Adding EN signal on $verific$S[39]_reg$rc4.v:151$2764 ($dff) from module rc4 (D = $verific$n22266$1147, Q = \S[39]).
Adding EN signal on $verific$S[38]_reg$rc4.v:151$2763 ($dff) from module rc4 (D = $verific$n22265$1146, Q = \S[38]).
Adding EN signal on $verific$S[37]_reg$rc4.v:151$2762 ($dff) from module rc4 (D = $verific$n22264$1145, Q = \S[37]).
Adding EN signal on $verific$S[36]_reg$rc4.v:151$2761 ($dff) from module rc4 (D = $verific$n22263$1144, Q = \S[36]).
Adding EN signal on $verific$S[35]_reg$rc4.v:151$2760 ($dff) from module rc4 (D = $verific$n22262$1143, Q = \S[35]).
Adding EN signal on $verific$S[34]_reg$rc4.v:151$2759 ($dff) from module rc4 (D = $verific$n22261$1142, Q = \S[34]).
Adding EN signal on $verific$S[33]_reg$rc4.v:151$2758 ($dff) from module rc4 (D = $verific$n22260$1141, Q = \S[33]).
Adding EN signal on $verific$S[32]_reg$rc4.v:151$2757 ($dff) from module rc4 (D = $verific$n22259$1140, Q = \S[32]).
Adding EN signal on $verific$S[31]_reg$rc4.v:151$2756 ($dff) from module rc4 (D = $verific$n22258$1139, Q = \S[31]).
Adding EN signal on $verific$S[30]_reg$rc4.v:151$2755 ($dff) from module rc4 (D = $verific$n22257$1138, Q = \S[30]).
Adding EN signal on $verific$S[2]_reg$rc4.v:151$2727 ($dff) from module rc4 (D = $verific$n22229$852, Q = \S[2]).
Adding EN signal on $verific$S[29]_reg$rc4.v:151$2754 ($dff) from module rc4 (D = $verific$n22256$1137, Q = \S[29]).
Adding EN signal on $verific$S[28]_reg$rc4.v:151$2753 ($dff) from module rc4 (D = $verific$n22255$1136, Q = \S[28]).
Adding EN signal on $verific$S[27]_reg$rc4.v:151$2752 ($dff) from module rc4 (D = $verific$n22254$1135, Q = \S[27]).
Adding EN signal on $verific$S[26]_reg$rc4.v:151$2751 ($dff) from module rc4 (D = $verific$n22253$1134, Q = \S[26]).
Adding EN signal on $verific$S[25]_reg$rc4.v:151$2750 ($dff) from module rc4 (D = $verific$n22252$1133, Q = \S[25]).
Adding EN signal on $verific$S[255]_reg$rc4.v:151$2980 ($dff) from module rc4 (D = $verific$n22482$1363, Q = \S[255]).
Adding EN signal on $verific$S[254]_reg$rc4.v:151$2979 ($dff) from module rc4 (D = $verific$n22481$1362, Q = \S[254]).
Adding EN signal on $verific$S[253]_reg$rc4.v:151$2978 ($dff) from module rc4 (D = $verific$n22480$1361, Q = \S[253]).
Adding EN signal on $verific$S[252]_reg$rc4.v:151$2977 ($dff) from module rc4 (D = $verific$n22479$1360, Q = \S[252]).
Adding EN signal on $verific$S[251]_reg$rc4.v:151$2976 ($dff) from module rc4 (D = $verific$n22478$1359, Q = \S[251]).
Adding EN signal on $verific$S[250]_reg$rc4.v:151$2975 ($dff) from module rc4 (D = $verific$n22477$1358, Q = \S[250]).
Adding EN signal on $verific$S[24]_reg$rc4.v:151$2749 ($dff) from module rc4 (D = $verific$n22251$1132, Q = \S[24]).
Adding EN signal on $verific$S[249]_reg$rc4.v:151$2974 ($dff) from module rc4 (D = $verific$n22476$1357, Q = \S[249]).
Adding EN signal on $verific$S[248]_reg$rc4.v:151$2973 ($dff) from module rc4 (D = $verific$n22475$1356, Q = \S[248]).
Adding EN signal on $verific$S[247]_reg$rc4.v:151$2972 ($dff) from module rc4 (D = $verific$n22474$1355, Q = \S[247]).
Adding EN signal on $verific$S[246]_reg$rc4.v:151$2971 ($dff) from module rc4 (D = $verific$n22473$1354, Q = \S[246]).
Adding EN signal on $verific$S[245]_reg$rc4.v:151$2970 ($dff) from module rc4 (D = $verific$n22472$1353, Q = \S[245]).
Adding EN signal on $verific$S[244]_reg$rc4.v:151$2969 ($dff) from module rc4 (D = $verific$n22471$1352, Q = \S[244]).
Adding EN signal on $verific$S[243]_reg$rc4.v:151$2968 ($dff) from module rc4 (D = $verific$n22470$1351, Q = \S[243]).
Adding EN signal on $verific$S[242]_reg$rc4.v:151$2967 ($dff) from module rc4 (D = $verific$n22469$1350, Q = \S[242]).
Adding EN signal on $verific$S[241]_reg$rc4.v:151$2966 ($dff) from module rc4 (D = $verific$n22468$1349, Q = \S[241]).
Adding EN signal on $verific$S[240]_reg$rc4.v:151$2965 ($dff) from module rc4 (D = $verific$n22467$1348, Q = \S[240]).
Adding EN signal on $verific$S[23]_reg$rc4.v:151$2748 ($dff) from module rc4 (D = $verific$n22250$1131, Q = \S[23]).
Adding EN signal on $verific$S[239]_reg$rc4.v:151$2964 ($dff) from module rc4 (D = $verific$n22466$1347, Q = \S[239]).
Adding EN signal on $verific$S[238]_reg$rc4.v:151$2963 ($dff) from module rc4 (D = $verific$n22465$1346, Q = \S[238]).
Adding EN signal on $verific$S[237]_reg$rc4.v:151$2962 ($dff) from module rc4 (D = $verific$n22464$1345, Q = \S[237]).
Adding EN signal on $verific$S[236]_reg$rc4.v:151$2961 ($dff) from module rc4 (D = $verific$n22463$1344, Q = \S[236]).
Adding EN signal on $verific$S[235]_reg$rc4.v:151$2960 ($dff) from module rc4 (D = $verific$n22462$1343, Q = \S[235]).
Adding EN signal on $verific$S[234]_reg$rc4.v:151$2959 ($dff) from module rc4 (D = $verific$n22461$1342, Q = \S[234]).
Adding EN signal on $verific$S[233]_reg$rc4.v:151$2958 ($dff) from module rc4 (D = $verific$n22460$1341, Q = \S[233]).
Adding EN signal on $verific$S[232]_reg$rc4.v:151$2957 ($dff) from module rc4 (D = $verific$n22459$1340, Q = \S[232]).
Adding EN signal on $verific$S[231]_reg$rc4.v:151$2956 ($dff) from module rc4 (D = $verific$n22458$1339, Q = \S[231]).
Adding EN signal on $verific$S[230]_reg$rc4.v:151$2955 ($dff) from module rc4 (D = $verific$n22457$1338, Q = \S[230]).
Adding EN signal on $verific$S[22]_reg$rc4.v:151$2747 ($dff) from module rc4 (D = $verific$n22249$1130, Q = \S[22]).
Adding EN signal on $verific$S[229]_reg$rc4.v:151$2954 ($dff) from module rc4 (D = $verific$n22456$1337, Q = \S[229]).
Adding EN signal on $verific$S[228]_reg$rc4.v:151$2953 ($dff) from module rc4 (D = $verific$n22455$1336, Q = \S[228]).
Adding EN signal on $verific$S[227]_reg$rc4.v:151$2952 ($dff) from module rc4 (D = $verific$n22454$1335, Q = \S[227]).
Adding EN signal on $verific$S[226]_reg$rc4.v:151$2951 ($dff) from module rc4 (D = $verific$n22453$1334, Q = \S[226]).
Adding EN signal on $verific$S[225]_reg$rc4.v:151$2950 ($dff) from module rc4 (D = $verific$n22452$1333, Q = \S[225]).
Adding EN signal on $verific$S[224]_reg$rc4.v:151$2949 ($dff) from module rc4 (D = $verific$n22451$1332, Q = \S[224]).
Adding EN signal on $verific$S[223]_reg$rc4.v:151$2948 ($dff) from module rc4 (D = $verific$n22450$1331, Q = \S[223]).
Adding EN signal on $verific$S[222]_reg$rc4.v:151$2947 ($dff) from module rc4 (D = $verific$n22449$1330, Q = \S[222]).
Adding EN signal on $verific$S[221]_reg$rc4.v:151$2946 ($dff) from module rc4 (D = $verific$n22448$1329, Q = \S[221]).
Adding EN signal on $verific$S[220]_reg$rc4.v:151$2945 ($dff) from module rc4 (D = $verific$n22447$1328, Q = \S[220]).
Adding EN signal on $verific$S[21]_reg$rc4.v:151$2746 ($dff) from module rc4 (D = $verific$n22248$1129, Q = \S[21]).
Adding EN signal on $verific$S[219]_reg$rc4.v:151$2944 ($dff) from module rc4 (D = $verific$n22446$1327, Q = \S[219]).
Adding EN signal on $verific$S[218]_reg$rc4.v:151$2943 ($dff) from module rc4 (D = $verific$n22445$1326, Q = \S[218]).
Adding EN signal on $verific$S[217]_reg$rc4.v:151$2942 ($dff) from module rc4 (D = $verific$n22444$1325, Q = \S[217]).
Adding EN signal on $verific$S[216]_reg$rc4.v:151$2941 ($dff) from module rc4 (D = $verific$n22443$1324, Q = \S[216]).
Adding EN signal on $verific$S[215]_reg$rc4.v:151$2940 ($dff) from module rc4 (D = $verific$n22442$1323, Q = \S[215]).
Adding EN signal on $verific$S[214]_reg$rc4.v:151$2939 ($dff) from module rc4 (D = $verific$n22441$1322, Q = \S[214]).
Adding EN signal on $verific$S[213]_reg$rc4.v:151$2938 ($dff) from module rc4 (D = $verific$n22440$1321, Q = \S[213]).
Adding EN signal on $verific$S[212]_reg$rc4.v:151$2937 ($dff) from module rc4 (D = $verific$n22439$1320, Q = \S[212]).
Adding EN signal on $verific$S[211]_reg$rc4.v:151$2936 ($dff) from module rc4 (D = $verific$n22438$1319, Q = \S[211]).
Adding EN signal on $verific$S[210]_reg$rc4.v:151$2935 ($dff) from module rc4 (D = $verific$n22437$1318, Q = \S[210]).
Adding EN signal on $verific$S[20]_reg$rc4.v:151$2745 ($dff) from module rc4 (D = $verific$n22247$1128, Q = \S[20]).
Adding EN signal on $verific$S[209]_reg$rc4.v:151$2934 ($dff) from module rc4 (D = $verific$n22436$1317, Q = \S[209]).
Adding EN signal on $verific$S[208]_reg$rc4.v:151$2933 ($dff) from module rc4 (D = $verific$n22435$1316, Q = \S[208]).
Adding EN signal on $verific$S[207]_reg$rc4.v:151$2932 ($dff) from module rc4 (D = $verific$n22434$1315, Q = \S[207]).
Adding EN signal on $verific$S[206]_reg$rc4.v:151$2931 ($dff) from module rc4 (D = $verific$n22433$1314, Q = \S[206]).
Adding EN signal on $verific$S[205]_reg$rc4.v:151$2930 ($dff) from module rc4 (D = $verific$n22432$1313, Q = \S[205]).
Adding EN signal on $verific$S[204]_reg$rc4.v:151$2929 ($dff) from module rc4 (D = $verific$n22431$1312, Q = \S[204]).
Adding EN signal on $verific$S[203]_reg$rc4.v:151$2928 ($dff) from module rc4 (D = $verific$n22430$1311, Q = \S[203]).
Adding EN signal on $verific$S[202]_reg$rc4.v:151$2927 ($dff) from module rc4 (D = $verific$n22429$1310, Q = \S[202]).
Adding EN signal on $verific$S[201]_reg$rc4.v:151$2926 ($dff) from module rc4 (D = $verific$n22428$1309, Q = \S[201]).
Adding EN signal on $verific$S[200]_reg$rc4.v:151$2925 ($dff) from module rc4 (D = $verific$n22427$1308, Q = \S[200]).
Adding EN signal on $verific$S[1]_reg$rc4.v:151$2726 ($dff) from module rc4 (D = $verific$n22228$853, Q = \S[1]).
Adding EN signal on $verific$S[19]_reg$rc4.v:151$2744 ($dff) from module rc4 (D = $verific$n22246$1127, Q = \S[19]).
Adding EN signal on $verific$S[199]_reg$rc4.v:151$2924 ($dff) from module rc4 (D = $verific$n22426$1307, Q = \S[199]).
Adding EN signal on $verific$S[198]_reg$rc4.v:151$2923 ($dff) from module rc4 (D = $verific$n22425$1306, Q = \S[198]).
Adding EN signal on $verific$S[197]_reg$rc4.v:151$2922 ($dff) from module rc4 (D = $verific$n22424$1305, Q = \S[197]).
Adding EN signal on $verific$S[196]_reg$rc4.v:151$2921 ($dff) from module rc4 (D = $verific$n22423$1304, Q = \S[196]).
Adding EN signal on $verific$S[195]_reg$rc4.v:151$2920 ($dff) from module rc4 (D = $verific$n22422$1303, Q = \S[195]).
Adding EN signal on $verific$S[194]_reg$rc4.v:151$2919 ($dff) from module rc4 (D = $verific$n22421$1302, Q = \S[194]).
Adding EN signal on $verific$S[193]_reg$rc4.v:151$2918 ($dff) from module rc4 (D = $verific$n22420$1301, Q = \S[193]).
Adding EN signal on $verific$S[192]_reg$rc4.v:151$2917 ($dff) from module rc4 (D = $verific$n22419$1300, Q = \S[192]).
Adding EN signal on $verific$S[191]_reg$rc4.v:151$2916 ($dff) from module rc4 (D = $verific$n22418$1299, Q = \S[191]).
Adding EN signal on $verific$S[190]_reg$rc4.v:151$2915 ($dff) from module rc4 (D = $verific$n22417$1298, Q = \S[190]).
Adding EN signal on $verific$S[18]_reg$rc4.v:151$2743 ($dff) from module rc4 (D = $verific$n22245$1126, Q = \S[18]).
Adding EN signal on $verific$S[189]_reg$rc4.v:151$2914 ($dff) from module rc4 (D = $verific$n22416$1297, Q = \S[189]).
Adding EN signal on $verific$S[188]_reg$rc4.v:151$2913 ($dff) from module rc4 (D = $verific$n22415$1296, Q = \S[188]).
Adding EN signal on $verific$S[187]_reg$rc4.v:151$2912 ($dff) from module rc4 (D = $verific$n22414$1295, Q = \S[187]).
Adding EN signal on $verific$S[186]_reg$rc4.v:151$2911 ($dff) from module rc4 (D = $verific$n22413$1294, Q = \S[186]).
Adding EN signal on $verific$S[185]_reg$rc4.v:151$2910 ($dff) from module rc4 (D = $verific$n22412$1293, Q = \S[185]).
Adding EN signal on $verific$S[184]_reg$rc4.v:151$2909 ($dff) from module rc4 (D = $verific$n22411$1292, Q = \S[184]).
Adding EN signal on $verific$S[183]_reg$rc4.v:151$2908 ($dff) from module rc4 (D = $verific$n22410$1291, Q = \S[183]).
Adding EN signal on $verific$S[182]_reg$rc4.v:151$2907 ($dff) from module rc4 (D = $verific$n22409$1290, Q = \S[182]).
Adding EN signal on $verific$S[181]_reg$rc4.v:151$2906 ($dff) from module rc4 (D = $verific$n22408$1289, Q = \S[181]).
Adding EN signal on $verific$S[180]_reg$rc4.v:151$2905 ($dff) from module rc4 (D = $verific$n22407$1288, Q = \S[180]).
Adding EN signal on $verific$S[17]_reg$rc4.v:151$2742 ($dff) from module rc4 (D = $verific$n22244$1125, Q = \S[17]).
Adding EN signal on $verific$S[179]_reg$rc4.v:151$2904 ($dff) from module rc4 (D = $verific$n22406$1287, Q = \S[179]).
Adding EN signal on $verific$S[178]_reg$rc4.v:151$2903 ($dff) from module rc4 (D = $verific$n22405$1286, Q = \S[178]).
Adding EN signal on $verific$S[177]_reg$rc4.v:151$2902 ($dff) from module rc4 (D = $verific$n22404$1285, Q = \S[177]).
Adding EN signal on $verific$S[176]_reg$rc4.v:151$2901 ($dff) from module rc4 (D = $verific$n22403$1284, Q = \S[176]).
Adding EN signal on $verific$S[175]_reg$rc4.v:151$2900 ($dff) from module rc4 (D = $verific$n22402$1283, Q = \S[175]).
Adding EN signal on $verific$S[174]_reg$rc4.v:151$2899 ($dff) from module rc4 (D = $verific$n22401$1282, Q = \S[174]).
Adding EN signal on $verific$S[173]_reg$rc4.v:151$2898 ($dff) from module rc4 (D = $verific$n22400$1281, Q = \S[173]).
Adding EN signal on $verific$S[172]_reg$rc4.v:151$2897 ($dff) from module rc4 (D = $verific$n22399$1280, Q = \S[172]).
Adding EN signal on $verific$S[171]_reg$rc4.v:151$2896 ($dff) from module rc4 (D = $verific$n22398$1279, Q = \S[171]).
Adding EN signal on $verific$S[170]_reg$rc4.v:151$2895 ($dff) from module rc4 (D = $verific$n22397$1278, Q = \S[170]).
Adding EN signal on $verific$S[16]_reg$rc4.v:151$2741 ($dff) from module rc4 (D = $verific$n22243$1124, Q = \S[16]).
Adding EN signal on $verific$S[169]_reg$rc4.v:151$2894 ($dff) from module rc4 (D = $verific$n22396$1277, Q = \S[169]).
Adding EN signal on $verific$S[168]_reg$rc4.v:151$2893 ($dff) from module rc4 (D = $verific$n22395$1276, Q = \S[168]).
Adding EN signal on $verific$S[167]_reg$rc4.v:151$2892 ($dff) from module rc4 (D = $verific$n22394$1275, Q = \S[167]).
Adding EN signal on $verific$S[166]_reg$rc4.v:151$2891 ($dff) from module rc4 (D = $verific$n22393$1274, Q = \S[166]).
Adding EN signal on $verific$S[165]_reg$rc4.v:151$2890 ($dff) from module rc4 (D = $verific$n22392$1273, Q = \S[165]).
Adding EN signal on $verific$S[164]_reg$rc4.v:151$2889 ($dff) from module rc4 (D = $verific$n22391$1272, Q = \S[164]).
Adding EN signal on $verific$S[163]_reg$rc4.v:151$2888 ($dff) from module rc4 (D = $verific$n22390$1271, Q = \S[163]).
Adding EN signal on $verific$S[162]_reg$rc4.v:151$2887 ($dff) from module rc4 (D = $verific$n22389$1270, Q = \S[162]).
Adding EN signal on $verific$S[161]_reg$rc4.v:151$2886 ($dff) from module rc4 (D = $verific$n22388$1269, Q = \S[161]).
Adding EN signal on $verific$S[160]_reg$rc4.v:151$2885 ($dff) from module rc4 (D = $verific$n22387$1268, Q = \S[160]).
Adding EN signal on $verific$S[15]_reg$rc4.v:151$2740 ($dff) from module rc4 (D = $verific$n22242$1123, Q = \S[15]).
Adding EN signal on $verific$S[159]_reg$rc4.v:151$2884 ($dff) from module rc4 (D = $verific$n22386$1267, Q = \S[159]).
Adding EN signal on $verific$S[158]_reg$rc4.v:151$2883 ($dff) from module rc4 (D = $verific$n22385$1266, Q = \S[158]).
Adding EN signal on $verific$S[157]_reg$rc4.v:151$2882 ($dff) from module rc4 (D = $verific$n22384$1265, Q = \S[157]).
Adding EN signal on $verific$S[156]_reg$rc4.v:151$2881 ($dff) from module rc4 (D = $verific$n22383$1264, Q = \S[156]).
Adding EN signal on $verific$S[155]_reg$rc4.v:151$2880 ($dff) from module rc4 (D = $verific$n22382$1263, Q = \S[155]).
Adding EN signal on $verific$S[154]_reg$rc4.v:151$2879 ($dff) from module rc4 (D = $verific$n22381$1262, Q = \S[154]).
Adding EN signal on $verific$S[153]_reg$rc4.v:151$2878 ($dff) from module rc4 (D = $verific$n22380$1261, Q = \S[153]).
Adding EN signal on $verific$S[152]_reg$rc4.v:151$2877 ($dff) from module rc4 (D = $verific$n22379$1260, Q = \S[152]).
Adding EN signal on $verific$S[151]_reg$rc4.v:151$2876 ($dff) from module rc4 (D = $verific$n22378$1259, Q = \S[151]).
Adding EN signal on $verific$S[150]_reg$rc4.v:151$2875 ($dff) from module rc4 (D = $verific$n22377$1258, Q = \S[150]).
Adding EN signal on $verific$S[14]_reg$rc4.v:151$2739 ($dff) from module rc4 (D = $verific$n22241$1122, Q = \S[14]).
Adding EN signal on $verific$S[149]_reg$rc4.v:151$2874 ($dff) from module rc4 (D = $verific$n22376$1257, Q = \S[149]).
Adding EN signal on $verific$S[148]_reg$rc4.v:151$2873 ($dff) from module rc4 (D = $verific$n22375$1256, Q = \S[148]).
Adding EN signal on $verific$S[147]_reg$rc4.v:151$2872 ($dff) from module rc4 (D = $verific$n22374$1255, Q = \S[147]).
Adding EN signal on $verific$S[146]_reg$rc4.v:151$2871 ($dff) from module rc4 (D = $verific$n22373$1254, Q = \S[146]).
Adding EN signal on $verific$S[145]_reg$rc4.v:151$2870 ($dff) from module rc4 (D = $verific$n22372$1253, Q = \S[145]).
Adding EN signal on $verific$S[144]_reg$rc4.v:151$2869 ($dff) from module rc4 (D = $verific$n22371$1252, Q = \S[144]).
Adding EN signal on $verific$S[143]_reg$rc4.v:151$2868 ($dff) from module rc4 (D = $verific$n22370$1251, Q = \S[143]).
Adding EN signal on $verific$S[142]_reg$rc4.v:151$2867 ($dff) from module rc4 (D = $verific$n22369$1250, Q = \S[142]).
Adding EN signal on $verific$S[141]_reg$rc4.v:151$2866 ($dff) from module rc4 (D = $verific$n22368$1249, Q = \S[141]).
Adding EN signal on $verific$S[140]_reg$rc4.v:151$2865 ($dff) from module rc4 (D = $verific$n22367$1248, Q = \S[140]).
Adding EN signal on $verific$S[13]_reg$rc4.v:151$2738 ($dff) from module rc4 (D = $verific$n22240$1121, Q = \S[13]).
Adding EN signal on $verific$S[139]_reg$rc4.v:151$2864 ($dff) from module rc4 (D = $verific$n22366$1247, Q = \S[139]).
Adding EN signal on $verific$S[138]_reg$rc4.v:151$2863 ($dff) from module rc4 (D = $verific$n22365$1246, Q = \S[138]).
Adding EN signal on $verific$S[137]_reg$rc4.v:151$2862 ($dff) from module rc4 (D = $verific$n22364$1245, Q = \S[137]).
Adding EN signal on $verific$S[136]_reg$rc4.v:151$2861 ($dff) from module rc4 (D = $verific$n22363$1244, Q = \S[136]).
Adding EN signal on $verific$S[135]_reg$rc4.v:151$2860 ($dff) from module rc4 (D = $verific$n22362$1243, Q = \S[135]).
Adding EN signal on $verific$S[134]_reg$rc4.v:151$2859 ($dff) from module rc4 (D = $verific$n22361$1242, Q = \S[134]).
Adding EN signal on $verific$S[133]_reg$rc4.v:151$2858 ($dff) from module rc4 (D = $verific$n22360$1241, Q = \S[133]).
Adding EN signal on $verific$S[132]_reg$rc4.v:151$2857 ($dff) from module rc4 (D = $verific$n22359$1240, Q = \S[132]).
Adding EN signal on $verific$S[131]_reg$rc4.v:151$2856 ($dff) from module rc4 (D = $verific$n22358$1239, Q = \S[131]).
Adding EN signal on $verific$S[130]_reg$rc4.v:151$2855 ($dff) from module rc4 (D = $verific$n22357$1238, Q = \S[130]).
Adding EN signal on $verific$S[12]_reg$rc4.v:151$2737 ($dff) from module rc4 (D = $verific$n22239$1120, Q = \S[12]).
Adding EN signal on $verific$S[129]_reg$rc4.v:151$2854 ($dff) from module rc4 (D = $verific$n22356$1237, Q = \S[129]).
Adding EN signal on $verific$S[128]_reg$rc4.v:151$2853 ($dff) from module rc4 (D = $verific$n22355$1236, Q = \S[128]).
Adding EN signal on $verific$S[127]_reg$rc4.v:151$2852 ($dff) from module rc4 (D = $verific$n22354$1235, Q = \S[127]).
Adding EN signal on $verific$S[126]_reg$rc4.v:151$2851 ($dff) from module rc4 (D = $verific$n22353$1234, Q = \S[126]).
Adding EN signal on $verific$S[125]_reg$rc4.v:151$2850 ($dff) from module rc4 (D = $verific$n22352$1233, Q = \S[125]).
Adding EN signal on $verific$S[124]_reg$rc4.v:151$2849 ($dff) from module rc4 (D = $verific$n22351$1232, Q = \S[124]).
Adding EN signal on $verific$S[123]_reg$rc4.v:151$2848 ($dff) from module rc4 (D = $verific$n22350$1231, Q = \S[123]).
Adding EN signal on $verific$S[122]_reg$rc4.v:151$2847 ($dff) from module rc4 (D = $verific$n22349$1230, Q = \S[122]).
Adding EN signal on $verific$S[121]_reg$rc4.v:151$2846 ($dff) from module rc4 (D = $verific$n22348$1229, Q = \S[121]).
Adding EN signal on $verific$S[120]_reg$rc4.v:151$2845 ($dff) from module rc4 (D = $verific$n22347$1228, Q = \S[120]).
Adding EN signal on $verific$S[11]_reg$rc4.v:151$2736 ($dff) from module rc4 (D = $verific$n22238$1119, Q = \S[11]).
Adding EN signal on $verific$S[119]_reg$rc4.v:151$2844 ($dff) from module rc4 (D = $verific$n22346$1227, Q = \S[119]).
Adding EN signal on $verific$S[118]_reg$rc4.v:151$2843 ($dff) from module rc4 (D = $verific$n22345$1226, Q = \S[118]).
Adding EN signal on $verific$S[117]_reg$rc4.v:151$2842 ($dff) from module rc4 (D = $verific$n22344$1225, Q = \S[117]).
Adding EN signal on $verific$S[116]_reg$rc4.v:151$2841 ($dff) from module rc4 (D = $verific$n22343$1224, Q = \S[116]).
Adding EN signal on $verific$S[115]_reg$rc4.v:151$2840 ($dff) from module rc4 (D = $verific$n22342$1223, Q = \S[115]).
Adding EN signal on $verific$S[114]_reg$rc4.v:151$2839 ($dff) from module rc4 (D = $verific$n22341$1222, Q = \S[114]).
Adding EN signal on $verific$S[113]_reg$rc4.v:151$2838 ($dff) from module rc4 (D = $verific$n22340$1221, Q = \S[113]).
Adding EN signal on $verific$S[112]_reg$rc4.v:151$2837 ($dff) from module rc4 (D = $verific$n22339$1220, Q = \S[112]).
Adding EN signal on $verific$S[111]_reg$rc4.v:151$2836 ($dff) from module rc4 (D = $verific$n22338$1219, Q = \S[111]).
Adding EN signal on $verific$S[110]_reg$rc4.v:151$2835 ($dff) from module rc4 (D = $verific$n22337$1218, Q = \S[110]).
Adding EN signal on $verific$S[10]_reg$rc4.v:151$2735 ($dff) from module rc4 (D = $verific$n22237$1118, Q = \S[10]).
Adding EN signal on $verific$S[109]_reg$rc4.v:151$2834 ($dff) from module rc4 (D = $verific$n22336$1217, Q = \S[109]).
Adding EN signal on $verific$S[108]_reg$rc4.v:151$2833 ($dff) from module rc4 (D = $verific$n22335$1216, Q = \S[108]).
Adding EN signal on $verific$S[107]_reg$rc4.v:151$2832 ($dff) from module rc4 (D = $verific$n22334$1215, Q = \S[107]).
Adding EN signal on $verific$S[106]_reg$rc4.v:151$2831 ($dff) from module rc4 (D = $verific$n22333$1214, Q = \S[106]).
Adding EN signal on $verific$S[105]_reg$rc4.v:151$2830 ($dff) from module rc4 (D = $verific$n22332$1213, Q = \S[105]).
Adding EN signal on $verific$S[104]_reg$rc4.v:151$2829 ($dff) from module rc4 (D = $verific$n22331$1212, Q = \S[104]).
Adding EN signal on $verific$S[103]_reg$rc4.v:151$2828 ($dff) from module rc4 (D = $verific$n22330$1211, Q = \S[103]).
Adding EN signal on $verific$S[102]_reg$rc4.v:151$2827 ($dff) from module rc4 (D = $verific$n22329$1210, Q = \S[102]).
Adding EN signal on $verific$S[101]_reg$rc4.v:151$2826 ($dff) from module rc4 (D = $verific$n22328$1209, Q = \S[101]).
Adding EN signal on $verific$S[100]_reg$rc4.v:151$2825 ($dff) from module rc4 (D = $verific$n22327$1208, Q = \S[100]).
Adding EN signal on $verific$S[0]_reg$rc4.v:151$2725 ($dff) from module rc4 (D = $verific$n22227$855, Q = \S[0]).
Adding EN signal on $verific$K_reg$rc4.v:151$2983 ($dff) from module rc4 (D = $verific$n17537$849, Q = \K).
Adding EN signal on $verific$KSState_reg$rc4.v:151$2465 ($adff) from module rc4 (D = $verific$n13403$845, Q = \KSState).
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$6361 ($adffe) from module rc4.

yosys> opt_clean

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 258 unused cells and 258 unused wires.
<suppressed ~259 debug messages>

yosys> opt_expr

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~263 debug messages>

3.13.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~263 debug messages>

yosys> opt_reduce

3.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~1545 debug messages>
Removed a total of 515 cells.

yosys> opt_dff -sat

3.13.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 1 unused cells and 516 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.13.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~263 debug messages>

yosys> opt_reduce

3.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.13.23. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3804 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3782 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3793 ($ne).
Removed top 5 bits (of 8) from port B of cell rc4.$verific$equal_8$rc4.v:70$1371 ($eq).
Removed top 7 bits (of 8) from port B of cell rc4.$verific$add_11$rc4.v:76$1373 ($add).
Removed top 255 bits (of 256) from port A of cell rc4.$verific$Decoder_21$rc4.v:87$1384 ($shl).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3771 ($ne).
Removed top 255 bits (of 256) from port A of cell rc4.$verific$Decoder_553$rc4.v:108$1910 ($shl).
Removed top 10 bits (of 11) from port B of cell rc4.$verific$add_1348$rc4.v:138$2178 ($add).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3815 ($ne).
Removed top 1 bits (of 9) from port A of cell rc4.$verific$equal_1356$rc4.v:142$2184 ($eq).
Removed top 2 bits (of 3) from port B of cell rc4.$verific$equal_1370$rc4.v:86$2192 ($eq).
Removed top 1 bits (of 3) from port B of cell rc4.$verific$equal_1371$rc4.v:102$2193 ($eq).
Removed top 1 bits (of 3) from port B of cell rc4.$verific$equal_1372$rc4.v:106$2194 ($eq).
Removed top 1 bits (of 4) from mux cell rc4.$verific$select_1375$rc4.v:151$2199 ($pmux).
Removed top 1 bits (of 8) from mux cell rc4.$verific$mux_10358$rc4.v:93$2458 ($mux).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3760 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3826 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3749 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3837 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3738 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3848 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3727 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3859 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3716 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3870 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3705 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3881 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3694 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3892 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3683 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3903 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3672 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3914 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3661 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3925 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3650 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3936 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3639 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3947 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3628 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3958 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3617 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3969 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3606 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3980 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3595 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3991 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3584 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4002 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3573 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4013 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3562 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4024 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3551 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4035 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3540 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4046 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4057 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4068 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4079 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4090 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4101 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4112 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4123 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4134 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4145 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4156 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4167 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4178 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4189 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4200 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4211 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4222 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4233 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4244 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4255 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4266 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4277 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4288 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4299 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4310 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4321 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4332 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4343 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4354 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4365 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4376 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4387 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4398 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4409 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4420 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4431 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4442 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4453 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4464 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4475 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4486 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4497 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4508 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4519 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4530 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4541 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4552 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4563 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4574 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4585 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4596 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4607 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4618 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4629 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4640 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4651 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4662 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4673 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4684 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4695 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4706 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4717 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4728 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4739 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4750 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4761 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4772 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4783 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4794 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4805 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4816 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4827 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4838 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4849 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4860 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4871 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4882 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4893 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4904 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4915 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4926 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4937 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4948 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4959 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4970 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4981 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4992 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5003 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5014 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5025 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5036 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5047 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5058 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5069 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5080 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5091 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5102 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5113 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5124 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5135 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5146 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5157 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5168 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5179 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5190 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5201 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5212 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5223 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5234 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5245 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5256 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5267 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5278 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5289 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5300 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5311 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5322 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5333 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5344 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5355 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5366 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5377 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5388 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5399 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5410 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5421 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5432 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5443 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5454 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5465 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5476 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5487 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5498 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5509 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5520 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5531 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5542 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5553 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5564 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5575 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5586 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5597 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5608 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5619 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5630 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5641 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5652 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5663 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5674 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5685 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5696 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5707 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5718 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5729 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5740 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5751 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5762 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5773 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5784 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5795 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5806 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5817 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5828 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5839 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5850 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5861 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5872 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5883 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5894 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5905 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5916 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5927 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5938 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5949 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5960 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5971 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5982 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5993 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6004 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6015 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6026 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6037 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6048 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6059 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6070 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6081 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6092 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6103 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6114 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6125 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6136 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6147 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6158 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6169 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6180 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6191 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6202 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6213 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6224 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6235 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6246 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6257 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6268 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6279 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6290 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6301 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6312 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6323 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6334 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6345 ($ne).
Removed top 1 bits (of 4) from mux cell rc4.$verific$mux_17$rc4.v:79$1381 ($mux).
Removed top 1 bits (of 4) from wire rc4.$verific$n13403$845.
Removed top 1 bits (of 4) from wire rc4.$verific$n2694$295.
Removed top 1 bits (of 4) from wire rc4.$verific$n75$34.
Removed top 1 bits (of 4) from wire rc4.KSState.

yosys> peepopt

3.15. Executing PEEPOPT pass (run peephole optimizers).

yosys> pmuxtree

3.16. Executing PMUXTREE pass.

yosys> opt_clean

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 524 unused cells and 790 unused wires.
<suppressed ~525 debug messages>

yosys> alumacc

3.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module rc4:
  creating $macc model for $verific$add_11$rc4.v:76$1373 ($add).
  creating $macc model for $verific$add_1344$rc4.v:136$2174 ($add).
  creating $macc model for $verific$add_1348$rc4.v:138$2178 ($add).
  creating $macc model for $verific$add_1361$rc4.v:145$2186 ($add).
  creating $macc model for $verific$add_1365$rc4.v:146$2188 ($add).
  creating $macc model for $verific$add_286$rc4.v:103$1645 ($add).
  creating $macc model for $verific$add_289$rc4.v:103$1648 ($add).
  creating $alu model for $macc $verific$add_289$rc4.v:103$1648.
  creating $alu model for $macc $verific$add_286$rc4.v:103$1645.
  creating $alu model for $macc $verific$add_1365$rc4.v:146$2188.
  creating $alu model for $macc $verific$add_1361$rc4.v:145$2186.
  creating $alu model for $macc $verific$add_1348$rc4.v:138$2178.
  creating $alu model for $macc $verific$add_1344$rc4.v:136$2174.
  creating $alu model for $macc $verific$add_11$rc4.v:76$1373.
  creating $alu model for $verific$LessThan_1347$rc4.v:137$2177 ($lt): new $alu
  creating $alu cell for $verific$LessThan_1347$rc4.v:137$2177: $auto$alumacc.cc:485:replace_alu$9526
  creating $alu cell for $verific$add_11$rc4.v:76$1373: $auto$alumacc.cc:485:replace_alu$9531
  creating $alu cell for $verific$add_1344$rc4.v:136$2174: $auto$alumacc.cc:485:replace_alu$9534
  creating $alu cell for $verific$add_1348$rc4.v:138$2178: $auto$alumacc.cc:485:replace_alu$9537
  creating $alu cell for $verific$add_1361$rc4.v:145$2186: $auto$alumacc.cc:485:replace_alu$9540
  creating $alu cell for $verific$add_1365$rc4.v:146$2188: $auto$alumacc.cc:485:replace_alu$9543
  creating $alu cell for $verific$add_286$rc4.v:103$1645: $auto$alumacc.cc:485:replace_alu$9546
  creating $alu cell for $verific$add_289$rc4.v:103$1648: $auto$alumacc.cc:485:replace_alu$9549
  created 8 $alu and 0 $macc cells.

yosys> opt

3.19. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~2 debug messages>

yosys> opt_merge -nomux

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~765 debug messages>
Removed a total of 255 cells.

yosys> opt_muxtree

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~265 debug messages>

yosys> opt_reduce

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$9487: { $verific$n13402$22 $verific$n13401$21 $verific$n13400$20 $verific$n13399$19 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$9471: { $verific$n13402$22 $verific$n13401$21 $verific$n13400$20 $verific$n13399$19 }
  Optimizing cells in module \rc4.
Performed a total of 2 changes.

yosys> opt_merge

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~768 debug messages>
Removed a total of 256 cells.

yosys> opt_dff

3.19.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 512 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.19.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~266 debug messages>

yosys> opt_reduce

3.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.19.16. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.20. Printing statistics.

=== rc4 ===

   Number of wires:               2428
   Number of wire bits:          14157
   Number of public wires:         266
   Number of public wire bits:    2105
   Number of memories:               1
   Number of memory bits:           56
   Number of processes:              0
   Number of cells:               2406
     $adffe                          4
     $alu                            8
     $and                            1
     $bmux                           4
     $dffe                         258
     $eq                             7
     $logic_not                      1
     $memrd                          1
     $memwr                          1
     $mod                            1
     $mux                         1316
     $ne                           517
     $not                           10
     $or                             4
     $reduce_and                   261
     $reduce_or                     10
     $shl                            2


yosys> memory -nomap

3.21. Executing MEMORY pass.

yosys> opt_mem

3.21.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.21.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.21.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing rc4.key write port 0.

yosys> memory_dff

3.21.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\key'[0] in module `\rc4': no output FF found.
Checking read port address `\key'[0] in module `\rc4': no address FF found.

yosys> opt_clean

3.21.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> memory_share

3.21.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.21.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> memory_collect

3.21.9. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.22. Printing statistics.

=== rc4 ===

   Number of wires:               2428
   Number of wire bits:          14157
   Number of public wires:         266
   Number of public wire bits:    2105
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2405
     $adffe                          4
     $alu                            8
     $and                            1
     $bmux                           4
     $dffe                         258
     $eq                             7
     $logic_not                      1
     $mem_v2                         1
     $mod                            1
     $mux                         1316
     $ne                           517
     $not                           10
     $or                             4
     $reduce_and                   261
     $reduce_or                     10
     $shl                            2


yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> stat

3.24. Printing statistics.

=== rc4 ===

   Number of wires:               2428
   Number of wire bits:          14157
   Number of public wires:         266
   Number of public wire bits:    2105
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2405
     $adffe                          4
     $alu                            8
     $and                            1
     $bmux                           4
     $dffe                         258
     $eq                             7
     $logic_not                      1
     $mem_v2                         1
     $mod                            1
     $mux                         1316
     $ne                           517
     $not                           10
     $or                             4
     $reduce_and                   261
     $reduce_or                     10
     $shl                            2


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.25. Executing TECHMAP pass (map to technology primitives).

3.25.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.25.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.25.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$0d6d95e3fa0eb6b4a427f21fbcbdc6321e6ab338\_80_rs_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using template $paramod$constmap:135935dfae9f11465e573bdec8f1bbae74879dd5$paramod$1454c092ca45c604bd96f84667bfd88e7a804a87\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $bmux.
Using template $paramod$2cc4789d5a719afe0bc0832cf6985fee41d79c1e\_90_mod for cells of type $mod.
Using template $paramod$2f5fb04daf2da94d981bf9455fa4454c6ec8b705\_90_alu for cells of type $alu.
Using template $paramod$a2af9b43308e3114c3b5dd3f4dc3329b2387395d\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $or.
Using template $paramod$ec32b97001540459632a2df9accd677d3703ea0f\_90_alu for cells of type $alu.
Using template $paramod$2cc4789d5a719afe0bc0832cf6985fee41d79c1e\$__div_mod_trunc for cells of type $__div_mod_trunc.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Running "alumacc" on wrapper $extern:wrap:$neg:Y_WIDTH=8:A_WIDTH=8:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:Y_WIDTH=8:A_WIDTH=8:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:Y_WIDTH=8:A_WIDTH=8:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod\$__div_mod_u\WIDTH=32'00000000000000000000000000001000 for cells of type $__div_mod_u.
Using template $paramod$20023d03b69683be1b101d066075b4a39f462309\_80_rs_alu for cells of type $alu.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=8:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=8:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=8:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=9:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=9:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=9:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=10:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=10:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=10:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=11:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=11:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=11:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=12:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=12:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=12:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=13:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=13:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=13:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=14:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=14:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=14:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=15:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=15:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=15:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$fd7bfb1a4f3a7c2ac1a35670d0fa64ccc7b91841\_90_alu for cells of type $alu.
Using template $paramod$089a78a8a0966fcc055e2feb3e29c6d35fa032d4\_80_rs_alu for cells of type $alu.
Using template $paramod$78464f9f65d57061f7490f3fe5dd257e4a61e2b7\_90_alu for cells of type $alu.
Using template $paramod$78648aff6d035ceca1e51be5292d8e9748cdc2be\_90_alu for cells of type $alu.
Using template $paramod$5ece6c5f43fb71f6d288804e401c83703363913e\_90_alu for cells of type $alu.
Using template $paramod$faa58573f9d1592ccf4bfc12206a71a8d2733e33\_90_alu for cells of type $alu.
Using template $paramod$7fb440a4f56077cf55596eac05c516869c752d23\_90_alu for cells of type $alu.
Using template $paramod$33acca59acb78d0be1d2963f30b104550f2b2c75\_90_alu for cells of type $alu.
Using template $paramod$f7417944f96f261f97a49c7e5ba603b32499b5a9\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001111 for cells of type $lcu.
No more expansions possible.
<suppressed ~9693 debug messages>

yosys> stat

3.26. Printing statistics.

=== rc4 ===

   Number of wires:               5808
   Number of wire bits:          62513
   Number of public wires:         266
   Number of public wire bits:    2105
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              29195
     $_AND_                       1492
     $_DFFE_PP0N_                    8
     $_DFFE_PP0P_                   12
     $_DFFE_PP_                   2067
     $_MUX_                      22126
     $_NOT_                        323
     $_OR_                        1226
     $_XOR_                       1860
     $mem_v2                         1
     adder_carry                    80


yosys> opt

3.27. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~6534 debug messages>

yosys> opt_merge -nomux

3.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~2769 debug messages>
Removed a total of 923 cells.

yosys> opt_muxtree

3.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 156 unused cells and 3431 unused wires.
<suppressed ~157 debug messages>

yosys> opt_expr

3.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.27.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.27.16. Finished OPT passes. (There is nothing left to do.)

yosys> opt -fast -full

3.28. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~4768 debug messages>

yosys> opt_merge

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

yosys> opt_dff

3.28.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$32707 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8408 [7], Q = \S[168] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32706 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8408 [6], Q = \S[168] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32708 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6584 [0], Q = \S[16] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32632 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6572 [4], Q = \S[15] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32616 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8276 [4], Q = \S[157] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32671 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8360 [3], Q = \S[164] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32670 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8360 [2], Q = \S[164] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32669 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8360 [1], Q = \S[164] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32668 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8360 [0], Q = \S[164] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31433 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7700 [5], Q = \S[109] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32624 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8288 [4], Q = \S[158] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32631 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6572 [3], Q = \S[15] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32615 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8276 [3], Q = \S[157] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32667 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8348 [7], Q = \S[163] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32666 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8348 [6], Q = \S[163] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32665 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8348 [5], Q = \S[163] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32664 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8348 [4], Q = \S[163] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32663 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8348 [3], Q = \S[163] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32623 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8288 [3], Q = \S[158] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32630 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6572 [2], Q = \S[15] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32614 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8276 [2], Q = \S[157] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32662 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8348 [2], Q = \S[163] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32661 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8348 [1], Q = \S[163] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31432 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7700 [4], Q = \S[109] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32660 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8348 [0], Q = \S[163] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32659 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8336 [7], Q = \S[162] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32622 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8288 [2], Q = \S[158] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32629 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6572 [1], Q = \S[15] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32613 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8276 [1], Q = \S[157] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32658 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8336 [6], Q = \S[162] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32657 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8336 [5], Q = \S[162] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32656 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8336 [4], Q = \S[162] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32655 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8336 [3], Q = \S[162] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32654 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8336 [2], Q = \S[162] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32621 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8288 [1], Q = \S[158] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32628 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6572 [0], Q = \S[15] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32612 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8276 [0], Q = \S[157] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31431 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7700 [3], Q = \S[109] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32653 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8336 [1], Q = \S[162] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32652 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8336 [0], Q = \S[162] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32651 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8324 [7], Q = \S[161] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32650 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8324 [6], Q = \S[161] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32620 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8288 [0], Q = \S[158] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32627 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8288 [7], Q = \S[158] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31425 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7580 [5], Q = \S[99] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32649 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8324 [5], Q = \S[161] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32648 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8324 [4], Q = \S[161] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32647 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8324 [3], Q = \S[161] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31430 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7700 [2], Q = \S[109] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32646 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8324 [2], Q = \S[161] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32619 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8276 [7], Q = \S[157] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32626 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8288 [6], Q = \S[158] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32611 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8264 [7], Q = \S[156] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32645 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8324 [1], Q = \S[161] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32644 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8324 [0], Q = \S[161] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32643 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8312 [7], Q = \S[160] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32642 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8312 [6], Q = \S[160] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32641 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8312 [5], Q = \S[160] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31426 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7580 [6], Q = \S[99] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31427 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7580 [7], Q = \S[99] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32610 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8264 [6], Q = \S[156] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32640 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8312 [4], Q = \S[160] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31429 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7700 [1], Q = \S[109] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32639 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8312 [3], Q = \S[160] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32638 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8312 [2], Q = \S[160] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32637 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8312 [1], Q = \S[160] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32618 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8276 [6], Q = \S[157] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32625 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8288 [5], Q = \S[158] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32609 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8264 [5], Q = \S[156] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32636 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8312 [0], Q = \S[160] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32635 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6572 [7], Q = \S[15] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32634 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6572 [6], Q = \S[15] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32633 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6572 [5], Q = \S[15] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31428 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7700 [0], Q = \S[109] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32617 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8276 [5], Q = \S[157] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31438 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7820 [2], Q = \S[119] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32702 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8408 [2], Q = \S[168] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32701 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8408 [1], Q = \S[168] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32700 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8408 [0], Q = \S[168] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32699 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8396 [7], Q = \S[167] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32698 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8396 [6], Q = \S[167] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32697 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8396 [5], Q = \S[167] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32171 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7604 [7], Q = \S[101] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32170 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7604 [6], Q = \S[101] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32696 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8396 [4], Q = \S[167] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31437 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7820 [1], Q = \S[119] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32695 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8396 [3], Q = \S[167] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32694 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8396 [2], Q = \S[167] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32693 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8396 [1], Q = \S[167] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32692 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8396 [0], Q = \S[167] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32691 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8384 [7], Q = \S[166] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32690 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8384 [6], Q = \S[166] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32689 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8384 [5], Q = \S[166] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31436 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7820 [0], Q = \S[119] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32169 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7604 [5], Q = \S[101] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32688 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8384 [4], Q = \S[166] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32687 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8384 [3], Q = \S[166] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32686 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8384 [2], Q = \S[166] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32685 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8384 [1], Q = \S[166] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32684 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8384 [0], Q = \S[166] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32683 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8372 [7], Q = \S[165] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32682 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8372 [6], Q = \S[165] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32167 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7604 [3], Q = \S[101] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31435 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7700 [7], Q = \S[109] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32681 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8372 [5], Q = \S[165] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32680 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8372 [4], Q = \S[165] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32679 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8372 [3], Q = \S[165] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32678 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8372 [2], Q = \S[165] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32677 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8372 [1], Q = \S[165] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32676 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8372 [0], Q = \S[165] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32166 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7604 [2], Q = \S[101] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32675 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8360 [7], Q = \S[164] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32705 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8408 [5], Q = \S[168] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31434 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7700 [6], Q = \S[109] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32704 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8408 [4], Q = \S[168] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32674 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8360 [6], Q = \S[164] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32673 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8360 [5], Q = \S[164] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32165 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7604 [1], Q = \S[101] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32703 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8408 [3], Q = \S[168] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31861 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7148 [1], Q = \S[63] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32672 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8360 [4], Q = \S[164] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31862 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7148 [2], Q = \S[63] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31826 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7088 [6], Q = \S[58] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32608 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8264 [4], Q = \S[156] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32607 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8264 [3], Q = \S[156] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32606 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8264 [2], Q = \S[156] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31825 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7088 [5], Q = \S[58] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31824 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7088 [4], Q = \S[58] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32602 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8252 [6], Q = \S[155] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32603 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8252 [7], Q = \S[155] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32604 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8264 [0], Q = \S[156] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31424 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7580 [4], Q = \S[99] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32605 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8264 [1], Q = \S[156] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32168 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7604 [4], Q = \S[101] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32601 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8252 [5], Q = \S[155] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32600 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8252 [4], Q = \S[155] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32599 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8252 [3], Q = \S[155] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32598 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8252 [2], Q = \S[155] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31423 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7580 [3], Q = \S[99] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32597 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8252 [1], Q = \S[155] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32596 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8252 [0], Q = \S[155] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31823 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7088 [3], Q = \S[58] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32164 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7604 [0], Q = \S[101] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32161 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7592 [5], Q = \S[100] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32159 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7592 [3], Q = \S[100] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32157 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7592 [1], Q = \S[100] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32155 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6392 [7], Q = \S[0] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32153 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6392 [5], Q = \S[0] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32139 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7556 [7], Q = \S[97] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32595 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8240 [7], Q = \S[154] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32594 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8240 [6], Q = \S[154] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32593 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8240 [5], Q = \S[154] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32592 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8240 [4], Q = \S[154] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32591 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8240 [3], Q = \S[154] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31422 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7580 [2], Q = \S[99] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32590 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8240 [2], Q = \S[154] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31821 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7088 [1], Q = \S[58] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32589 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8240 [1], Q = \S[154] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32588 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8240 [0], Q = \S[154] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32587 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8228 [7], Q = \S[153] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32586 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8228 [6], Q = \S[153] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32585 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8228 [5], Q = \S[153] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32584 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8228 [4], Q = \S[153] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31421 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7580 [1], Q = \S[99] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31820 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7088 [0], Q = \S[58] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32583 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8228 [3], Q = \S[153] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32582 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8228 [2], Q = \S[153] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32581 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8228 [1], Q = \S[153] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32580 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8228 [0], Q = \S[153] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32579 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8216 [7], Q = \S[152] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32578 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8216 [6], Q = \S[152] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32577 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8216 [5], Q = \S[152] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31819 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7076 [7], Q = \S[57] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31420 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7580 [0], Q = \S[99] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32576 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8216 [4], Q = \S[152] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32575 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8216 [3], Q = \S[152] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32574 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8216 [2], Q = \S[152] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32573 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8216 [1], Q = \S[152] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32572 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8216 [0], Q = \S[152] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32571 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8204 [7], Q = \S[151] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31818 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7076 [6], Q = \S[57] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32570 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8204 [6], Q = \S[151] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31419 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7460 [7], Q = \S[89] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32569 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8204 [5], Q = \S[151] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32568 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8204 [4], Q = \S[151] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32567 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8204 [3], Q = \S[151] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32566 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8204 [2], Q = \S[151] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32565 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8204 [1], Q = \S[151] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31817 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7076 [5], Q = \S[57] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32564 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8204 [0], Q = \S[151] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32563 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8192 [7], Q = \S[150] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31418 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7460 [6], Q = \S[89] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32562 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8192 [6], Q = \S[150] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32561 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8192 [5], Q = \S[150] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32560 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8192 [4], Q = \S[150] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32559 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8192 [3], Q = \S[150] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31816 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7076 [4], Q = \S[57] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32558 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8192 [2], Q = \S[150] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32557 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8192 [1], Q = \S[150] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32556 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8192 [0], Q = \S[150] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31417 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7460 [5], Q = \S[89] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32555 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6560 [7], Q = \S[14] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32554 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6560 [6], Q = \S[14] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32553 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6560 [5], Q = \S[14] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31815 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7076 [3], Q = \S[57] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32552 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6560 [4], Q = \S[14] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32551 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6560 [3], Q = \S[14] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32550 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6560 [2], Q = \S[14] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32549 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6560 [1], Q = \S[14] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31416 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7460 [4], Q = \S[89] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32548 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6560 [0], Q = \S[14] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32547 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8168 [7], Q = \S[148] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31814 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7076 [2], Q = \S[57] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32546 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8168 [6], Q = \S[148] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32545 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8168 [5], Q = \S[148] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32544 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8168 [4], Q = \S[148] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32543 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8168 [3], Q = \S[148] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32542 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8168 [2], Q = \S[148] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31415 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7460 [3], Q = \S[89] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32541 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8168 [1], Q = \S[148] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31813 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7076 [1], Q = \S[57] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32540 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8168 [0], Q = \S[148] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32539 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8156 [7], Q = \S[147] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32538 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8156 [6], Q = \S[147] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32537 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8156 [5], Q = \S[147] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32536 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8156 [4], Q = \S[147] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32535 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8156 [3], Q = \S[147] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31414 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7460 [2], Q = \S[89] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31812 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7076 [0], Q = \S[57] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32534 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8156 [2], Q = \S[147] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32533 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8156 [1], Q = \S[147] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32532 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8156 [0], Q = \S[147] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32531 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8144 [7], Q = \S[146] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32530 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8144 [6], Q = \S[146] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32529 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8144 [5], Q = \S[146] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32528 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8144 [4], Q = \S[146] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31811 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7064 [7], Q = \S[56] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31413 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7460 [1], Q = \S[89] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32527 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8144 [3], Q = \S[146] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32526 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8144 [2], Q = \S[146] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32525 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8144 [1], Q = \S[146] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32524 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8144 [0], Q = \S[146] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32523 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8132 [7], Q = \S[145] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32522 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8132 [6], Q = \S[145] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31810 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7064 [6], Q = \S[56] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32521 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8132 [5], Q = \S[145] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31412 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7460 [0], Q = \S[89] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32520 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8132 [4], Q = \S[145] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32519 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8132 [3], Q = \S[145] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32518 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8132 [2], Q = \S[145] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32517 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8132 [1], Q = \S[145] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32516 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8132 [0], Q = \S[145] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31809 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7064 [5], Q = \S[56] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32515 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8120 [7], Q = \S[144] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32514 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8120 [6], Q = \S[144] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31411 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7340 [7], Q = \S[79] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32513 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8120 [5], Q = \S[144] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32512 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8120 [4], Q = \S[144] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32511 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8120 [3], Q = \S[144] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32510 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8120 [2], Q = \S[144] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31808 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7064 [4], Q = \S[56] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32509 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8120 [1], Q = \S[144] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32508 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8120 [0], Q = \S[144] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32507 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8108 [7], Q = \S[143] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31410 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7340 [6], Q = \S[79] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32506 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8108 [6], Q = \S[143] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32505 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8108 [5], Q = \S[143] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32504 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8108 [4], Q = \S[143] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31807 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7064 [3], Q = \S[56] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32503 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8108 [3], Q = \S[143] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32502 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8108 [2], Q = \S[143] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32501 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8108 [1], Q = \S[143] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32500 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8108 [0], Q = \S[143] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31409 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7340 [5], Q = \S[79] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32499 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8096 [7], Q = \S[142] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32498 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8096 [6], Q = \S[142] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31806 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7064 [2], Q = \S[56] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32497 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8096 [5], Q = \S[142] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32496 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8096 [4], Q = \S[142] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32495 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8096 [3], Q = \S[142] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32494 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8096 [2], Q = \S[142] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32493 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8096 [1], Q = \S[142] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31408 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7340 [4], Q = \S[79] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32492 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8096 [0], Q = \S[142] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31805 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7064 [1], Q = \S[56] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32491 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8084 [7], Q = \S[141] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32490 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8084 [6], Q = \S[141] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32489 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8084 [5], Q = \S[141] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32488 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8084 [4], Q = \S[141] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32487 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8084 [3], Q = \S[141] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32486 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8084 [2], Q = \S[141] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31407 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7340 [3], Q = \S[79] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31804 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7064 [0], Q = \S[56] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32485 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8084 [1], Q = \S[141] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32484 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8084 [0], Q = \S[141] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32483 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8072 [7], Q = \S[140] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32482 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8072 [6], Q = \S[140] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32481 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8072 [5], Q = \S[140] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32480 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8072 [4], Q = \S[140] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32479 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8072 [3], Q = \S[140] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31803 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7052 [7], Q = \S[55] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31406 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7340 [2], Q = \S[79] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32478 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8072 [2], Q = \S[140] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32477 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8072 [1], Q = \S[140] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32476 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8072 [0], Q = \S[140] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32475 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6548 [7], Q = \S[13] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32474 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6548 [6], Q = \S[13] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32473 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6548 [5], Q = \S[13] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31802 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7052 [6], Q = \S[55] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32472 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6548 [4], Q = \S[13] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31405 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7340 [1], Q = \S[79] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32471 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6548 [3], Q = \S[13] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32470 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6548 [2], Q = \S[13] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32469 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6548 [1], Q = \S[13] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32468 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6548 [0], Q = \S[13] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32467 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8048 [7], Q = \S[138] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31801 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7052 [5], Q = \S[55] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32466 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8048 [6], Q = \S[138] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32465 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8048 [5], Q = \S[138] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31404 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7340 [0], Q = \S[79] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32464 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8048 [4], Q = \S[138] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32463 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8048 [3], Q = \S[138] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32462 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8048 [2], Q = \S[138] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32461 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8048 [1], Q = \S[138] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31800 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7052 [4], Q = \S[55] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32460 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8048 [0], Q = \S[138] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32459 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8036 [7], Q = \S[137] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32458 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8036 [6], Q = \S[137] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31403 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7220 [7], Q = \S[69] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32457 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8036 [5], Q = \S[137] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32456 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8036 [4], Q = \S[137] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32455 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8036 [3], Q = \S[137] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31799 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7052 [3], Q = \S[55] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31593 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6416 [5], Q = \S[2] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32454 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8036 [2], Q = \S[137] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32453 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8036 [1], Q = \S[137] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32452 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8036 [0], Q = \S[137] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32451 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8024 [7], Q = \S[136] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31402 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7220 [6], Q = \S[69] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32450 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8024 [6], Q = \S[136] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32449 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8024 [5], Q = \S[136] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31798 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7052 [2], Q = \S[55] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32448 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8024 [4], Q = \S[136] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32447 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8024 [3], Q = \S[136] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32446 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8024 [2], Q = \S[136] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32445 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8024 [1], Q = \S[136] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32444 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8024 [0], Q = \S[136] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31401 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7220 [5], Q = \S[69] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32443 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8012 [7], Q = \S[135] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31797 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7052 [1], Q = \S[55] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32442 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8012 [6], Q = \S[135] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32441 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8012 [5], Q = \S[135] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32440 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8012 [4], Q = \S[135] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32439 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8012 [3], Q = \S[135] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32438 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8012 [2], Q = \S[135] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32437 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8012 [1], Q = \S[135] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31400 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7220 [4], Q = \S[69] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31796 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7052 [0], Q = \S[55] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32436 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8012 [0], Q = \S[135] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32435 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8000 [7], Q = \S[134] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32434 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8000 [6], Q = \S[134] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32433 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8000 [5], Q = \S[134] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32432 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8000 [4], Q = \S[134] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32431 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8000 [3], Q = \S[134] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32430 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8000 [2], Q = \S[134] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31795 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7040 [7], Q = \S[54] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31399 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7220 [3], Q = \S[69] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32429 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8000 [1], Q = \S[134] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32428 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8000 [0], Q = \S[134] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32427 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7988 [7], Q = \S[133] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32426 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7988 [6], Q = \S[133] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32425 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7988 [5], Q = \S[133] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32424 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7988 [4], Q = \S[133] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31794 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7040 [6], Q = \S[54] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32423 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7988 [3], Q = \S[133] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31398 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7220 [2], Q = \S[69] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32422 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7988 [2], Q = \S[133] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32421 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7988 [1], Q = \S[133] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32420 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7988 [0], Q = \S[133] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32419 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7976 [7], Q = \S[132] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32418 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7976 [6], Q = \S[132] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31793 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7040 [5], Q = \S[54] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32417 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7976 [5], Q = \S[132] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32416 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7976 [4], Q = \S[132] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31397 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7220 [1], Q = \S[69] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32415 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7976 [3], Q = \S[132] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32414 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7976 [2], Q = \S[132] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32413 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7976 [1], Q = \S[132] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32412 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7976 [0], Q = \S[132] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31792 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7040 [4], Q = \S[54] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32411 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7964 [7], Q = \S[131] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32410 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7964 [6], Q = \S[131] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32409 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7964 [5], Q = \S[131] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31396 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7220 [0], Q = \S[69] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32408 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7964 [4], Q = \S[131] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32407 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7964 [3], Q = \S[131] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32406 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7964 [2], Q = \S[131] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31791 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7040 [3], Q = \S[54] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32405 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7964 [1], Q = \S[131] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32404 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7964 [0], Q = \S[131] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32403 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7952 [7], Q = \S[130] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32402 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7952 [6], Q = \S[130] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31395 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7100 [7], Q = \S[59] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32401 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7952 [5], Q = \S[130] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32400 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7952 [4], Q = \S[130] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31790 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7040 [2], Q = \S[54] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32399 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7952 [3], Q = \S[130] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32398 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7952 [2], Q = \S[130] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32397 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7952 [1], Q = \S[130] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32396 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7952 [0], Q = \S[130] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32395 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6536 [7], Q = \S[12] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31394 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7100 [6], Q = \S[59] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32394 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6536 [6], Q = \S[12] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31789 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7040 [1], Q = \S[54] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32393 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6536 [5], Q = \S[12] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32392 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6536 [4], Q = \S[12] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32391 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6536 [3], Q = \S[12] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32390 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6536 [2], Q = \S[12] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32389 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6536 [1], Q = \S[12] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32388 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6536 [0], Q = \S[12] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31393 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7100 [5], Q = \S[59] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31788 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7040 [0], Q = \S[54] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32387 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7928 [7], Q = \S[128] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32386 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7928 [6], Q = \S[128] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32385 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7928 [5], Q = \S[128] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32384 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7928 [4], Q = \S[128] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32383 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7928 [3], Q = \S[128] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32382 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7928 [2], Q = \S[128] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32381 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7928 [1], Q = \S[128] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31787 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7028 [7], Q = \S[53] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31392 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7100 [4], Q = \S[59] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32380 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7928 [0], Q = \S[128] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32379 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7916 [7], Q = \S[127] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32378 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7916 [6], Q = \S[127] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32377 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7916 [5], Q = \S[127] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32376 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7916 [4], Q = \S[127] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32375 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7916 [3], Q = \S[127] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31786 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7028 [6], Q = \S[53] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32374 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7916 [2], Q = \S[127] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31391 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7100 [3], Q = \S[59] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32373 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7916 [1], Q = \S[127] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32372 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7916 [0], Q = \S[127] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32371 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7904 [7], Q = \S[126] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32370 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7904 [6], Q = \S[126] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32369 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7904 [5], Q = \S[126] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31785 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7028 [5], Q = \S[53] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32368 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7904 [4], Q = \S[126] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32367 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7904 [3], Q = \S[126] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31390 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7100 [2], Q = \S[59] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32366 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7904 [2], Q = \S[126] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32365 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7904 [1], Q = \S[126] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32364 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7904 [0], Q = \S[126] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32363 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7892 [7], Q = \S[125] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31784 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7028 [4], Q = \S[53] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32362 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7892 [6], Q = \S[125] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32361 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7892 [5], Q = \S[125] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32360 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7892 [4], Q = \S[125] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31389 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7100 [1], Q = \S[59] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32359 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7892 [3], Q = \S[125] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32358 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7892 [2], Q = \S[125] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32357 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7892 [1], Q = \S[125] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31783 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7028 [3], Q = \S[53] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32356 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7892 [0], Q = \S[125] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32355 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7880 [7], Q = \S[124] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32354 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7880 [6], Q = \S[124] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32353 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7880 [5], Q = \S[124] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31388 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7100 [0], Q = \S[59] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32352 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7880 [4], Q = \S[124] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32351 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7880 [3], Q = \S[124] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31782 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7028 [2], Q = \S[53] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32350 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7880 [2], Q = \S[124] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32349 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7880 [1], Q = \S[124] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32348 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7880 [0], Q = \S[124] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32347 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7868 [7], Q = \S[123] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32346 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7868 [6], Q = \S[123] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31387 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6980 [7], Q = \S[49] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32345 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7868 [5], Q = \S[123] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31781 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7028 [1], Q = \S[53] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32344 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7868 [4], Q = \S[123] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32343 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7868 [3], Q = \S[123] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32342 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7868 [2], Q = \S[123] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32341 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7868 [1], Q = \S[123] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32340 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7868 [0], Q = \S[123] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32339 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7856 [7], Q = \S[122] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31386 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6980 [6], Q = \S[49] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31780 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7028 [0], Q = \S[53] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32338 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7856 [6], Q = \S[122] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32337 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7856 [5], Q = \S[122] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32336 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7856 [4], Q = \S[122] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32335 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7856 [3], Q = \S[122] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32334 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7856 [2], Q = \S[122] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32333 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7856 [1], Q = \S[122] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32332 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7856 [0], Q = \S[122] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31779 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7016 [7], Q = \S[52] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31385 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6980 [5], Q = \S[49] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32331 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7844 [7], Q = \S[121] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32330 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7844 [6], Q = \S[121] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32329 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7844 [5], Q = \S[121] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32328 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7844 [4], Q = \S[121] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32327 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7844 [3], Q = \S[121] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32326 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7844 [2], Q = \S[121] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31778 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7016 [6], Q = \S[52] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32325 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7844 [1], Q = \S[121] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31384 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6980 [4], Q = \S[49] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32324 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7844 [0], Q = \S[121] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32323 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7832 [7], Q = \S[120] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32322 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7832 [6], Q = \S[120] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32321 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7832 [5], Q = \S[120] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32320 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7832 [4], Q = \S[120] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31777 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7016 [5], Q = \S[52] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32319 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7832 [3], Q = \S[120] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32318 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7832 [2], Q = \S[120] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31383 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6980 [3], Q = \S[49] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32317 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7832 [1], Q = \S[120] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32316 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7832 [0], Q = \S[120] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32315 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6524 [7], Q = \S[11] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32314 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6524 [6], Q = \S[11] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31776 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7016 [4], Q = \S[52] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32313 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6524 [5], Q = \S[11] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32312 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6524 [4], Q = \S[11] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32311 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6524 [3], Q = \S[11] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31382 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6980 [2], Q = \S[49] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32310 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6524 [2], Q = \S[11] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32309 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6524 [1], Q = \S[11] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32308 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6524 [0], Q = \S[11] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31775 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7016 [3], Q = \S[52] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32307 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7808 [7], Q = \S[118] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32306 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7808 [6], Q = \S[118] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32305 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7808 [5], Q = \S[118] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32304 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7808 [4], Q = \S[118] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31381 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6980 [1], Q = \S[49] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32303 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7808 [3], Q = \S[118] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32302 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7808 [2], Q = \S[118] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31774 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7016 [2], Q = \S[52] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32301 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7808 [1], Q = \S[118] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32300 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7808 [0], Q = \S[118] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32299 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7796 [7], Q = \S[117] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32298 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7796 [6], Q = \S[117] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32297 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7796 [5], Q = \S[117] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31380 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6980 [0], Q = \S[49] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32296 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7796 [4], Q = \S[117] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31773 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7016 [1], Q = \S[52] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32295 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7796 [3], Q = \S[117] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32294 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7796 [2], Q = \S[117] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32293 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7796 [1], Q = \S[117] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32292 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7796 [0], Q = \S[117] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32291 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7784 [7], Q = \S[116] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32290 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7784 [6], Q = \S[116] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31379 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6860 [7], Q = \S[39] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31772 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7016 [0], Q = \S[52] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32289 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7784 [5], Q = \S[116] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32288 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7784 [4], Q = \S[116] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32287 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7784 [3], Q = \S[116] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32286 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7784 [2], Q = \S[116] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32285 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7784 [1], Q = \S[116] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32284 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7784 [0], Q = \S[116] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32283 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7772 [7], Q = \S[115] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31771 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7004 [7], Q = \S[51] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31378 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6860 [6], Q = \S[39] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32282 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7772 [6], Q = \S[115] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32281 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7772 [5], Q = \S[115] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32280 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7772 [4], Q = \S[115] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32279 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7772 [3], Q = \S[115] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32278 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7772 [2], Q = \S[115] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32277 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7772 [1], Q = \S[115] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31770 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7004 [6], Q = \S[51] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32276 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7772 [0], Q = \S[115] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31377 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6860 [5], Q = \S[39] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32275 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7760 [7], Q = \S[114] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32274 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7760 [6], Q = \S[114] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32273 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7760 [5], Q = \S[114] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32272 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7760 [4], Q = \S[114] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32271 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7760 [3], Q = \S[114] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31769 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7004 [5], Q = \S[51] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32270 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7760 [2], Q = \S[114] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32269 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7760 [1], Q = \S[114] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31376 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6860 [4], Q = \S[39] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32268 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7760 [0], Q = \S[114] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32267 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7748 [7], Q = \S[113] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32266 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7748 [6], Q = \S[113] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32265 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7748 [5], Q = \S[113] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31768 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7004 [4], Q = \S[51] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32264 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7748 [4], Q = \S[113] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32263 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7748 [3], Q = \S[113] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32262 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7748 [2], Q = \S[113] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31375 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6860 [3], Q = \S[39] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32261 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7748 [1], Q = \S[113] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32260 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7748 [0], Q = \S[113] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32259 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7736 [7], Q = \S[112] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31767 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7004 [3], Q = \S[51] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32258 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7736 [6], Q = \S[112] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32257 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7736 [5], Q = \S[112] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32256 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7736 [4], Q = \S[112] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32255 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7736 [3], Q = \S[112] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31374 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6860 [2], Q = \S[39] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32254 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7736 [2], Q = \S[112] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32253 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7736 [1], Q = \S[112] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31766 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7004 [2], Q = \S[51] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32252 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7736 [0], Q = \S[112] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32251 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7724 [7], Q = \S[111] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32250 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7724 [6], Q = \S[111] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32249 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7724 [5], Q = \S[111] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32248 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7724 [4], Q = \S[111] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31373 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6860 [1], Q = \S[39] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32247 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7724 [3], Q = \S[111] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31765 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7004 [1], Q = \S[51] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32246 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7724 [2], Q = \S[111] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32245 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7724 [1], Q = \S[111] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32244 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7724 [0], Q = \S[111] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32243 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7712 [7], Q = \S[110] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32242 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7712 [6], Q = \S[110] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32241 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7712 [5], Q = \S[110] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31372 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6860 [0], Q = \S[39] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31764 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7004 [0], Q = \S[51] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32240 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7712 [4], Q = \S[110] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32239 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7712 [3], Q = \S[110] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32238 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7712 [2], Q = \S[110] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32237 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7712 [1], Q = \S[110] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32236 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7712 [0], Q = \S[110] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32235 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6512 [7], Q = \S[10] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32234 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6512 [6], Q = \S[10] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31763 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6992 [7], Q = \S[50] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31371 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6740 [7], Q = \S[29] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32233 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6512 [5], Q = \S[10] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32232 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6512 [4], Q = \S[10] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32231 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6512 [3], Q = \S[10] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32230 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6512 [2], Q = \S[10] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32229 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6512 [1], Q = \S[10] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32228 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6512 [0], Q = \S[10] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31762 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6992 [6], Q = \S[50] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32227 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7688 [7], Q = \S[108] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31370 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6740 [6], Q = \S[29] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32226 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7688 [6], Q = \S[108] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32225 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7688 [5], Q = \S[108] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32224 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7688 [4], Q = \S[108] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32223 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7688 [3], Q = \S[108] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32222 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7688 [2], Q = \S[108] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31761 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6992 [5], Q = \S[50] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32221 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7688 [1], Q = \S[108] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32220 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7688 [0], Q = \S[108] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31369 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6740 [5], Q = \S[29] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32219 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7676 [7], Q = \S[107] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32218 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7676 [6], Q = \S[107] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32217 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7676 [5], Q = \S[107] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32216 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7676 [4], Q = \S[107] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31760 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6992 [4], Q = \S[50] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32215 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7676 [3], Q = \S[107] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32214 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7676 [2], Q = \S[107] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32213 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7676 [1], Q = \S[107] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31368 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6740 [4], Q = \S[29] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32212 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7676 [0], Q = \S[107] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32211 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7664 [7], Q = \S[106] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32210 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7664 [6], Q = \S[106] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31759 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6992 [3], Q = \S[50] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32209 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7664 [5], Q = \S[106] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32208 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7664 [4], Q = \S[106] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32207 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7664 [3], Q = \S[106] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32206 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7664 [2], Q = \S[106] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31367 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6740 [3], Q = \S[29] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32205 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7664 [1], Q = \S[106] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32204 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7664 [0], Q = \S[106] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31758 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6992 [2], Q = \S[50] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31941 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7268 [1], Q = \S[73] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31939 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7256 [7], Q = \S[72] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31937 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7256 [5], Q = \S[72] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31935 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7256 [3], Q = \S[72] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31933 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7256 [1], Q = \S[72] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31931 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7244 [7], Q = \S[71] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31858 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7136 [6], Q = \S[62] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32203 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7652 [7], Q = \S[105] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32202 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7652 [6], Q = \S[105] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32201 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7652 [5], Q = \S[105] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32200 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7652 [4], Q = \S[105] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32199 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7652 [3], Q = \S[105] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31366 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6740 [2], Q = \S[29] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32198 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7652 [2], Q = \S[105] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31757 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6992 [1], Q = \S[50] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32197 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7652 [1], Q = \S[105] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32196 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7652 [0], Q = \S[105] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32195 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7640 [7], Q = \S[104] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32194 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7640 [6], Q = \S[104] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32193 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7640 [5], Q = \S[104] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32192 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7640 [4], Q = \S[104] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31365 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6740 [1], Q = \S[29] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31756 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6992 [0], Q = \S[50] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32191 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7640 [3], Q = \S[104] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32190 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7640 [2], Q = \S[104] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32189 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7640 [1], Q = \S[104] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32188 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7640 [0], Q = \S[104] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32187 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7628 [7], Q = \S[103] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32186 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7628 [6], Q = \S[103] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32185 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7628 [5], Q = \S[103] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31755 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6440 [7], Q = \S[4] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31364 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6740 [0], Q = \S[29] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32184 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7628 [4], Q = \S[103] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32183 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7628 [3], Q = \S[103] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32182 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7628 [2], Q = \S[103] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32181 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7628 [1], Q = \S[103] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32180 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7628 [0], Q = \S[103] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32179 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7616 [7], Q = \S[102] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31754 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6440 [6], Q = \S[4] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32178 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7616 [6], Q = \S[102] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31363 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6620 [7], Q = \S[19] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32177 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7616 [5], Q = \S[102] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32176 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7616 [4], Q = \S[102] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32175 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7616 [3], Q = \S[102] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32174 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7616 [2], Q = \S[102] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31362 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6620 [6], Q = \S[19] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31753 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6440 [5], Q = \S[4] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32172 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7616 [0], Q = \S[102] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32173 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7616 [1], Q = \S[102] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32162 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7592 [6], Q = \S[100] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31752 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6440 [4], Q = \S[4] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31865 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7148 [5], Q = \S[63] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31361 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6620 [5], Q = \S[19] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31751 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6440 [3], Q = \S[4] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31750 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6440 [2], Q = \S[4] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31749 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6440 [1], Q = \S[4] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31748 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6440 [0], Q = \S[4] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31747 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6968 [7], Q = \S[48] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31746 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6968 [6], Q = \S[48] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31745 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6968 [5], Q = \S[48] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31744 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6968 [4], Q = \S[48] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31743 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6968 [3], Q = \S[48] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31742 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6968 [2], Q = \S[48] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31741 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6968 [1], Q = \S[48] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31740 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6968 [0], Q = \S[48] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31739 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6956 [7], Q = \S[47] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31738 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6956 [6], Q = \S[47] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31737 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6956 [5], Q = \S[47] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31736 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6956 [4], Q = \S[47] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31592 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6416 [4], Q = \S[2] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31735 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6956 [3], Q = \S[47] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31734 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6956 [2], Q = \S[47] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31907 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7208 [7], Q = \S[68] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31901 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7208 [1], Q = \S[68] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31895 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7196 [3], Q = \S[67] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31889 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7184 [5], Q = \S[66] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31885 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7184 [1], Q = \S[66] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31879 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7172 [3], Q = \S[65] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31869 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7160 [1], Q = \S[64] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31929 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7244 [5], Q = \S[71] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31927 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7244 [3], Q = \S[71] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31925 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7244 [1], Q = \S[71] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31923 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7232 [7], Q = \S[70] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31919 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7232 [3], Q = \S[70] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31915 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6464 [7], Q = \S[6] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31911 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6464 [3], Q = \S[6] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31893 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7196 [1], Q = \S[67] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31899 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7196 [7], Q = \S[67] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31905 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7208 [5], Q = \S[68] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31909 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6464 [1], Q = \S[6] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31913 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6464 [5], Q = \S[6] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31917 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7232 [1], Q = \S[70] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31921 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7232 [5], Q = \S[70] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31860 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7148 [0], Q = \S[63] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31856 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7136 [4], Q = \S[62] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31864 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7148 [4], Q = \S[63] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31873 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7160 [5], Q = \S[64] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31877 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7172 [1], Q = \S[65] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31883 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7172 [7], Q = \S[65] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31871 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7160 [3], Q = \S[64] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31867 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7148 [7], Q = \S[63] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31875 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7160 [7], Q = \S[64] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31881 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7172 [5], Q = \S[65] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31887 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7184 [3], Q = \S[66] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31891 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7184 [7], Q = \S[66] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31897 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7196 [5], Q = \S[67] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31903 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7208 [3], Q = \S[68] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$30943 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9510 [10], Q = \discardCount [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$30939 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9510 [6], Q = \discardCount [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31842 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7112 [6], Q = \S[60] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31844 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7124 [0], Q = \S[61] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31846 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7124 [2], Q = \S[61] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31848 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7124 [4], Q = \S[61] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31850 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7124 [6], Q = \S[61] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31852 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7136 [0], Q = \S[62] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31854 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7136 [2], Q = \S[62] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31830 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6452 [2], Q = \S[5] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31832 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6452 [4], Q = \S[5] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31834 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6452 [6], Q = \S[5] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31836 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7112 [0], Q = \S[60] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31838 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7112 [2], Q = \S[60] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31840 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7112 [4], Q = \S[60] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31828 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6452 [0], Q = \S[5] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31955 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7280 [7], Q = \S[74] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31953 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7280 [5], Q = \S[74] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31951 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7280 [3], Q = \S[74] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31949 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7280 [1], Q = \S[74] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31947 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7268 [7], Q = \S[73] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31945 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7268 [5], Q = \S[73] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31943 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7268 [3], Q = \S[73] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$30933 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9510 [0], Q = \discardCount [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31971 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7304 [7], Q = \S[76] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31967 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7304 [3], Q = \S[76] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31965 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7304 [1], Q = \S[76] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31963 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7292 [7], Q = \S[75] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31961 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7292 [5], Q = \S[75] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31959 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7292 [3], Q = \S[75] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31957 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7292 [1], Q = \S[75] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$30935 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9510 [2], Q = \discardCount [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32011 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7364 [7], Q = \S[81] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32009 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7364 [5], Q = \S[81] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32005 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7364 [1], Q = \S[81] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32001 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7352 [5], Q = \S[80] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31997 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7352 [1], Q = \S[80] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31993 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6476 [5], Q = \S[7] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31989 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6476 [1], Q = \S[7] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$30937 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9510 [4], Q = \discardCount [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32039 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7412 [3], Q = \S[85] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32037 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7412 [1], Q = \S[85] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32033 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7400 [5], Q = \S[84] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32029 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7400 [1], Q = \S[84] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32025 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7388 [5], Q = \S[83] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32021 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7388 [1], Q = \S[83] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32017 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7376 [5], Q = \S[82] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$30941 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9510 [8], Q = \discardCount [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32067 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7448 [7], Q = \S[88] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32065 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7448 [5], Q = \S[88] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32061 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7448 [1], Q = \S[88] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32057 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7436 [5], Q = \S[87] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32053 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7436 [1], Q = \S[87] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32049 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7424 [5], Q = \S[86] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32045 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7424 [1], Q = \S[86] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32095 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7496 [3], Q = \S[92] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32093 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7496 [1], Q = \S[92] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32089 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7484 [5], Q = \S[91] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32085 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7484 [1], Q = \S[91] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32081 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7472 [5], Q = \S[90] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32077 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7472 [1], Q = \S[90] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32073 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6488 [5], Q = \S[8] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32123 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7532 [7], Q = \S[95] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32121 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7532 [5], Q = \S[95] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32117 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7532 [1], Q = \S[95] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32113 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7520 [5], Q = \S[94] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32109 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7520 [1], Q = \S[94] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32105 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7508 [5], Q = \S[93] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32101 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7508 [1], Q = \S[93] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32151 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6392 [3], Q = \S[0] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32147 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7568 [7], Q = \S[98] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32143 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7568 [3], Q = \S[98] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32137 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7556 [5], Q = \S[97] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32133 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7556 [1], Q = \S[97] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32129 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7544 [5], Q = \S[96] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32125 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7544 [1], Q = \S[96] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32127 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7544 [3], Q = \S[96] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32131 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7544 [7], Q = \S[96] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32135 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7556 [3], Q = \S[97] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32141 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7568 [1], Q = \S[98] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32145 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7568 [5], Q = \S[98] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32149 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6392 [1], Q = \S[0] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32097 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7496 [5], Q = \S[92] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32099 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7496 [7], Q = \S[92] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32103 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7508 [3], Q = \S[93] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32107 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7508 [7], Q = \S[93] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32111 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7520 [3], Q = \S[94] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32115 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7520 [7], Q = \S[94] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32119 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7532 [3], Q = \S[95] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32069 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6488 [1], Q = \S[8] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32071 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6488 [3], Q = \S[8] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32075 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6488 [7], Q = \S[8] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32079 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7472 [3], Q = \S[90] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32083 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7472 [7], Q = \S[90] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32087 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7484 [3], Q = \S[91] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32091 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7484 [7], Q = \S[91] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32041 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7412 [5], Q = \S[85] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32043 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7412 [7], Q = \S[85] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32047 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7424 [3], Q = \S[86] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32051 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7424 [7], Q = \S[86] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32055 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7436 [3], Q = \S[87] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32059 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7436 [7], Q = \S[87] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32063 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7448 [3], Q = \S[88] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32013 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7376 [1], Q = \S[82] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32015 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7376 [3], Q = \S[82] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32019 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7376 [7], Q = \S[82] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32023 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7388 [3], Q = \S[83] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32027 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7388 [7], Q = \S[83] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32031 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7400 [3], Q = \S[84] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32035 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7400 [7], Q = \S[84] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31356 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6620 [0], Q = \S[19] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31985 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7328 [5], Q = \S[78] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31987 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7328 [7], Q = \S[78] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31991 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6476 [3], Q = \S[7] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31995 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6476 [7], Q = \S[7] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31999 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7352 [3], Q = \S[80] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32003 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7352 [7], Q = \S[80] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32007 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7364 [3], Q = \S[81] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31358 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6620 [2], Q = \S[19] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31969 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7304 [5], Q = \S[76] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31973 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7316 [1], Q = \S[77] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31975 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7316 [3], Q = \S[77] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31977 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7316 [5], Q = \S[77] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31979 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7316 [7], Q = \S[77] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31981 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7328 [1], Q = \S[78] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31983 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7328 [3], Q = \S[78] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31360 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6620 [4], Q = \S[19] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31733 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6956 [1], Q = \S[47] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31732 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6956 [0], Q = \S[47] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31731 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6944 [7], Q = \S[46] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31730 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6944 [6], Q = \S[46] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31729 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6944 [5], Q = \S[46] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31728 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6944 [4], Q = \S[46] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31727 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6944 [3], Q = \S[46] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31726 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6944 [2], Q = \S[46] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31725 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6944 [1], Q = \S[46] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31724 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6944 [0], Q = \S[46] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31723 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6932 [7], Q = \S[45] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31722 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6932 [6], Q = \S[45] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31721 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6932 [5], Q = \S[45] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31720 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6932 [4], Q = \S[45] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31719 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6932 [3], Q = \S[45] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31718 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6932 [2], Q = \S[45] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31717 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6932 [1], Q = \S[45] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31716 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6932 [0], Q = \S[45] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31715 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6920 [7], Q = \S[44] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31714 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6920 [6], Q = \S[44] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31713 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6920 [5], Q = \S[44] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31712 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6920 [4], Q = \S[44] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31711 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6920 [3], Q = \S[44] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31710 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6920 [2], Q = \S[44] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31709 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6920 [1], Q = \S[44] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31708 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6920 [0], Q = \S[44] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31707 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6908 [7], Q = \S[43] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31706 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6908 [6], Q = \S[43] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31705 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6908 [5], Q = \S[43] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31704 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6908 [4], Q = \S[43] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31703 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6908 [3], Q = \S[43] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31702 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6908 [2], Q = \S[43] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31701 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6908 [1], Q = \S[43] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31700 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6908 [0], Q = \S[43] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31699 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6896 [7], Q = \S[42] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31698 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6896 [6], Q = \S[42] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31697 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6896 [5], Q = \S[42] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31696 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6896 [4], Q = \S[42] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31695 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6896 [3], Q = \S[42] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31694 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6896 [2], Q = \S[42] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31693 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6896 [1], Q = \S[42] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31692 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6896 [0], Q = \S[42] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31691 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6884 [7], Q = \S[41] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31690 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6884 [6], Q = \S[41] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31689 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6884 [5], Q = \S[41] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31688 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6884 [4], Q = \S[41] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31687 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6884 [3], Q = \S[41] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31686 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6884 [2], Q = \S[41] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31685 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6884 [1], Q = \S[41] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31684 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6884 [0], Q = \S[41] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31683 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6872 [7], Q = \S[40] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31682 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6872 [6], Q = \S[40] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31681 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6872 [5], Q = \S[40] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31680 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6872 [4], Q = \S[40] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31679 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6872 [3], Q = \S[40] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31678 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6872 [2], Q = \S[40] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31677 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6872 [1], Q = \S[40] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31676 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6872 [0], Q = \S[40] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31675 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6428 [7], Q = \S[3] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31674 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6428 [6], Q = \S[3] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31673 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6428 [5], Q = \S[3] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31672 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6428 [4], Q = \S[3] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31671 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6428 [3], Q = \S[3] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31670 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6428 [2], Q = \S[3] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31669 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6428 [1], Q = \S[3] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31668 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6428 [0], Q = \S[3] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31667 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6848 [7], Q = \S[38] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31666 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6848 [6], Q = \S[38] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31665 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6848 [5], Q = \S[38] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31664 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6848 [4], Q = \S[38] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31663 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6848 [3], Q = \S[38] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31662 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6848 [2], Q = \S[38] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31661 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6848 [1], Q = \S[38] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31660 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6848 [0], Q = \S[38] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31659 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6836 [7], Q = \S[37] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31658 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6836 [6], Q = \S[37] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31657 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6836 [5], Q = \S[37] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31656 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6836 [4], Q = \S[37] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31655 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6836 [3], Q = \S[37] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31654 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6836 [2], Q = \S[37] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31653 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6836 [1], Q = \S[37] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31652 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6836 [0], Q = \S[37] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31651 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6824 [7], Q = \S[36] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31650 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6824 [6], Q = \S[36] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31649 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6824 [5], Q = \S[36] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31648 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6824 [4], Q = \S[36] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31647 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6824 [3], Q = \S[36] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31646 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6824 [2], Q = \S[36] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31645 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6824 [1], Q = \S[36] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31644 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6824 [0], Q = \S[36] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31643 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6812 [7], Q = \S[35] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31642 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6812 [6], Q = \S[35] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31641 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6812 [5], Q = \S[35] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31640 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6812 [4], Q = \S[35] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31639 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6812 [3], Q = \S[35] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31638 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6812 [2], Q = \S[35] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31637 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6812 [1], Q = \S[35] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31636 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6812 [0], Q = \S[35] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31635 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6800 [7], Q = \S[34] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31634 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6800 [6], Q = \S[34] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31633 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6800 [5], Q = \S[34] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31632 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6800 [4], Q = \S[34] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31631 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6800 [3], Q = \S[34] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31630 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6800 [2], Q = \S[34] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31629 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6800 [1], Q = \S[34] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31628 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6800 [0], Q = \S[34] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31627 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6788 [7], Q = \S[33] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31626 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6788 [6], Q = \S[33] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31625 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6788 [5], Q = \S[33] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31624 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6788 [4], Q = \S[33] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31623 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6788 [3], Q = \S[33] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31622 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6788 [2], Q = \S[33] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31621 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6788 [1], Q = \S[33] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31620 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6788 [0], Q = \S[33] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31619 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6776 [7], Q = \S[32] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31618 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6776 [6], Q = \S[32] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31617 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6776 [5], Q = \S[32] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31616 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6776 [4], Q = \S[32] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31615 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6776 [3], Q = \S[32] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31614 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6776 [2], Q = \S[32] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31613 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6776 [1], Q = \S[32] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31612 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6776 [0], Q = \S[32] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31611 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6764 [7], Q = \S[31] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31610 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6764 [6], Q = \S[31] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31609 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6764 [5], Q = \S[31] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31608 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6764 [4], Q = \S[31] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31607 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6764 [3], Q = \S[31] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31606 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6764 [2], Q = \S[31] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31605 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6764 [1], Q = \S[31] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31604 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6764 [0], Q = \S[31] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31603 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6752 [7], Q = \S[30] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31602 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6752 [6], Q = \S[30] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31601 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6752 [5], Q = \S[30] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31600 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6752 [4], Q = \S[30] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31599 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6752 [3], Q = \S[30] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31598 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6752 [2], Q = \S[30] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31597 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6752 [1], Q = \S[30] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31596 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6752 [0], Q = \S[30] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31595 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6416 [7], Q = \S[2] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31822 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7088 [2], Q = \S[58] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31594 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6416 [6], Q = \S[2] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32163 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7592 [7], Q = \S[100] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32160 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7592 [4], Q = \S[100] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32158 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7592 [2], Q = \S[100] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32156 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7592 [0], Q = \S[100] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32154 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6392 [6], Q = \S[0] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32152 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6392 [4], Q = \S[0] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32138 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7556 [6], Q = \S[97] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31591 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6416 [3], Q = \S[2] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31590 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6416 [2], Q = \S[2] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31589 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6416 [1], Q = \S[2] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31588 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6416 [0], Q = \S[2] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31587 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6728 [7], Q = \S[28] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31586 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6728 [6], Q = \S[28] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31585 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6728 [5], Q = \S[28] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31584 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6728 [4], Q = \S[28] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31583 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6728 [3], Q = \S[28] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31582 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6728 [2], Q = \S[28] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31581 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6728 [1], Q = \S[28] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31580 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6728 [0], Q = \S[28] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31579 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6716 [7], Q = \S[27] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31578 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6716 [6], Q = \S[27] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31577 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6716 [5], Q = \S[27] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31576 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6716 [4], Q = \S[27] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31575 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6716 [3], Q = \S[27] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31574 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6716 [2], Q = \S[27] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31573 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6716 [1], Q = \S[27] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31572 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6716 [0], Q = \S[27] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31571 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6704 [7], Q = \S[26] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31570 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6704 [6], Q = \S[26] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31569 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6704 [5], Q = \S[26] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31568 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6704 [4], Q = \S[26] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31567 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6704 [3], Q = \S[26] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31566 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6704 [2], Q = \S[26] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31565 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6704 [1], Q = \S[26] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31564 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6704 [0], Q = \S[26] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31563 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6692 [7], Q = \S[25] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31562 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6692 [6], Q = \S[25] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31561 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6692 [5], Q = \S[25] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31560 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6692 [4], Q = \S[25] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31559 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6692 [3], Q = \S[25] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31558 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6692 [2], Q = \S[25] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31557 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6692 [1], Q = \S[25] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31556 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6692 [0], Q = \S[25] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31555 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9452 [7], Q = \S[255] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31554 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9452 [6], Q = \S[255] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31553 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9452 [5], Q = \S[255] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31552 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9452 [4], Q = \S[255] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31551 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9452 [3], Q = \S[255] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31550 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9452 [2], Q = \S[255] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31549 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9452 [1], Q = \S[255] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31548 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9452 [0], Q = \S[255] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31547 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9380 [7], Q = \S[249] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31546 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9380 [6], Q = \S[249] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31545 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9380 [5], Q = \S[249] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31544 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9380 [4], Q = \S[249] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31543 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9380 [3], Q = \S[249] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31542 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9380 [2], Q = \S[249] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31541 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9380 [1], Q = \S[249] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31540 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9380 [0], Q = \S[249] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31539 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9260 [7], Q = \S[239] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33403 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6500 [7], Q = \S[9] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31538 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9260 [6], Q = \S[239] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33402 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6500 [6], Q = \S[9] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33401 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6500 [5], Q = \S[9] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33400 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6500 [4], Q = \S[9] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33399 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6500 [3], Q = \S[9] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33398 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6500 [2], Q = \S[9] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33397 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6500 [1], Q = \S[9] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33396 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6500 [0], Q = \S[9] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31537 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9260 [5], Q = \S[239] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33395 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9440 [7], Q = \S[254] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33394 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9440 [6], Q = \S[254] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33393 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9440 [5], Q = \S[254] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33392 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9440 [4], Q = \S[254] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33391 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9440 [3], Q = \S[254] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33390 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9440 [2], Q = \S[254] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33389 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9440 [1], Q = \S[254] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31536 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9260 [4], Q = \S[239] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33388 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9440 [0], Q = \S[254] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33387 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9428 [7], Q = \S[253] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33386 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9428 [6], Q = \S[253] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33385 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9428 [5], Q = \S[253] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33384 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9428 [4], Q = \S[253] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33383 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9428 [3], Q = \S[253] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33382 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9428 [2], Q = \S[253] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31535 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9260 [3], Q = \S[239] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33381 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9428 [1], Q = \S[253] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33380 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9428 [0], Q = \S[253] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33379 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9416 [7], Q = \S[252] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33378 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9416 [6], Q = \S[252] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33377 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9416 [5], Q = \S[252] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33376 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9416 [4], Q = \S[252] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33375 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9416 [3], Q = \S[252] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31534 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9260 [2], Q = \S[239] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33374 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9416 [2], Q = \S[252] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33373 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9416 [1], Q = \S[252] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33372 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9416 [0], Q = \S[252] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33371 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9404 [7], Q = \S[251] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33370 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9404 [6], Q = \S[251] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33369 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9404 [5], Q = \S[251] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33368 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9404 [4], Q = \S[251] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31533 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9260 [1], Q = \S[239] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33367 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9404 [3], Q = \S[251] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33366 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9404 [2], Q = \S[251] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33365 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9404 [1], Q = \S[251] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33364 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9404 [0], Q = \S[251] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33363 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9392 [7], Q = \S[250] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33362 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9392 [6], Q = \S[250] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33361 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9392 [5], Q = \S[250] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31532 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9260 [0], Q = \S[239] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33360 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9392 [4], Q = \S[250] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33359 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9392 [3], Q = \S[250] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33358 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9392 [2], Q = \S[250] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33357 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9392 [1], Q = \S[250] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33356 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9392 [0], Q = \S[250] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33355 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6680 [7], Q = \S[24] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33354 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6680 [6], Q = \S[24] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31531 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9140 [7], Q = \S[229] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33353 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6680 [5], Q = \S[24] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33352 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6680 [4], Q = \S[24] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33351 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6680 [3], Q = \S[24] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33350 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6680 [2], Q = \S[24] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33349 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6680 [1], Q = \S[24] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33348 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6680 [0], Q = \S[24] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33347 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9368 [7], Q = \S[248] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31530 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9140 [6], Q = \S[229] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33346 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9368 [6], Q = \S[248] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33345 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9368 [5], Q = \S[248] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33344 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9368 [4], Q = \S[248] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33343 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9368 [3], Q = \S[248] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33342 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9368 [2], Q = \S[248] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33341 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9368 [1], Q = \S[248] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33340 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9368 [0], Q = \S[248] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31529 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9140 [5], Q = \S[229] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33339 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9356 [7], Q = \S[247] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33338 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9356 [6], Q = \S[247] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33337 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9356 [5], Q = \S[247] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33336 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9356 [4], Q = \S[247] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33335 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9356 [3], Q = \S[247] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33334 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9356 [2], Q = \S[247] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33333 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9356 [1], Q = \S[247] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31528 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9140 [4], Q = \S[229] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33332 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9356 [0], Q = \S[247] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33331 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9344 [7], Q = \S[246] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33330 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9344 [6], Q = \S[246] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33329 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9344 [5], Q = \S[246] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33328 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9344 [4], Q = \S[246] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33327 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9344 [3], Q = \S[246] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33326 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9344 [2], Q = \S[246] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31527 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9140 [3], Q = \S[229] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31940 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7268 [0], Q = \S[73] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31938 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7256 [6], Q = \S[72] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31936 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7256 [4], Q = \S[72] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31934 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7256 [2], Q = \S[72] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31932 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7256 [0], Q = \S[72] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31930 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7244 [6], Q = \S[71] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31857 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7136 [5], Q = \S[62] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33325 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9344 [1], Q = \S[246] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33324 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9344 [0], Q = \S[246] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33323 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9332 [7], Q = \S[245] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33322 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9332 [6], Q = \S[245] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33321 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9332 [5], Q = \S[245] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33320 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9332 [4], Q = \S[245] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33319 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9332 [3], Q = \S[245] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31526 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9140 [2], Q = \S[229] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33318 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9332 [2], Q = \S[245] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33317 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9332 [1], Q = \S[245] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33316 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9332 [0], Q = \S[245] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33315 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9320 [7], Q = \S[244] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33314 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9320 [6], Q = \S[244] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33313 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9320 [5], Q = \S[244] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33312 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9320 [4], Q = \S[244] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31525 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9140 [1], Q = \S[229] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33311 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9320 [3], Q = \S[244] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33310 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9320 [2], Q = \S[244] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33309 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9320 [1], Q = \S[244] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33308 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9320 [0], Q = \S[244] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33307 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9308 [7], Q = \S[243] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33306 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9308 [6], Q = \S[243] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33305 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9308 [5], Q = \S[243] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31524 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9140 [0], Q = \S[229] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33304 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9308 [4], Q = \S[243] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33303 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9308 [3], Q = \S[243] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33302 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9308 [2], Q = \S[243] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33301 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9308 [1], Q = \S[243] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33300 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9308 [0], Q = \S[243] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33299 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9296 [7], Q = \S[242] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33298 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9296 [6], Q = \S[242] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31523 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9020 [7], Q = \S[219] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33297 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9296 [5], Q = \S[242] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33296 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9296 [4], Q = \S[242] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33295 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9296 [3], Q = \S[242] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33294 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9296 [2], Q = \S[242] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33293 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9296 [1], Q = \S[242] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33292 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9296 [0], Q = \S[242] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33291 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9284 [7], Q = \S[241] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31522 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9020 [6], Q = \S[219] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33290 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9284 [6], Q = \S[241] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33289 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9284 [5], Q = \S[241] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33288 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9284 [4], Q = \S[241] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33287 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9284 [3], Q = \S[241] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33286 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9284 [2], Q = \S[241] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33285 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9284 [1], Q = \S[241] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33284 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9284 [0], Q = \S[241] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31521 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9020 [5], Q = \S[219] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33283 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9272 [7], Q = \S[240] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33282 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9272 [6], Q = \S[240] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33281 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9272 [5], Q = \S[240] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33280 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9272 [4], Q = \S[240] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33279 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9272 [3], Q = \S[240] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33278 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9272 [2], Q = \S[240] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33277 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9272 [1], Q = \S[240] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31520 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9020 [4], Q = \S[219] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33276 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9272 [0], Q = \S[240] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33275 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6668 [7], Q = \S[23] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33274 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6668 [6], Q = \S[23] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33273 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6668 [5], Q = \S[23] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33272 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6668 [4], Q = \S[23] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33271 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6668 [3], Q = \S[23] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33270 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6668 [2], Q = \S[23] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31519 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9020 [3], Q = \S[219] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33269 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6668 [1], Q = \S[23] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33268 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6668 [0], Q = \S[23] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33267 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9248 [7], Q = \S[238] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33266 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9248 [6], Q = \S[238] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33265 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9248 [5], Q = \S[238] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33264 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9248 [4], Q = \S[238] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33263 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9248 [3], Q = \S[238] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31518 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9020 [2], Q = \S[219] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33262 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9248 [2], Q = \S[238] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33261 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9248 [1], Q = \S[238] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33260 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9248 [0], Q = \S[238] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33259 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9236 [7], Q = \S[237] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33258 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9236 [6], Q = \S[237] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33257 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9236 [5], Q = \S[237] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33256 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9236 [4], Q = \S[237] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31517 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9020 [1], Q = \S[219] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33255 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9236 [3], Q = \S[237] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33254 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9236 [2], Q = \S[237] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33253 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9236 [1], Q = \S[237] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33252 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9236 [0], Q = \S[237] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33251 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9224 [7], Q = \S[236] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33250 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9224 [6], Q = \S[236] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33249 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9224 [5], Q = \S[236] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31516 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9020 [0], Q = \S[219] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33248 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9224 [4], Q = \S[236] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33247 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9224 [3], Q = \S[236] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33246 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9224 [2], Q = \S[236] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33245 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9224 [1], Q = \S[236] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33244 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9224 [0], Q = \S[236] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33243 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9212 [7], Q = \S[235] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33242 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9212 [6], Q = \S[235] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31515 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8900 [7], Q = \S[209] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33241 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9212 [5], Q = \S[235] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33240 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9212 [4], Q = \S[235] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33239 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9212 [3], Q = \S[235] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33238 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9212 [2], Q = \S[235] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33237 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9212 [1], Q = \S[235] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33236 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9212 [0], Q = \S[235] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33235 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9200 [7], Q = \S[234] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31514 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8900 [6], Q = \S[209] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33234 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9200 [6], Q = \S[234] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33233 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9200 [5], Q = \S[234] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33232 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9200 [4], Q = \S[234] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33231 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9200 [3], Q = \S[234] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33230 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9200 [2], Q = \S[234] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33229 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9200 [1], Q = \S[234] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33228 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9200 [0], Q = \S[234] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31513 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8900 [5], Q = \S[209] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33227 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9188 [7], Q = \S[233] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33226 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9188 [6], Q = \S[233] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33225 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9188 [5], Q = \S[233] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33224 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9188 [4], Q = \S[233] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33223 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9188 [3], Q = \S[233] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33222 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9188 [2], Q = \S[233] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33221 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9188 [1], Q = \S[233] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31512 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8900 [4], Q = \S[209] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33220 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9188 [0], Q = \S[233] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33219 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9176 [7], Q = \S[232] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33218 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9176 [6], Q = \S[232] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33217 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9176 [5], Q = \S[232] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33216 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9176 [4], Q = \S[232] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33215 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9176 [3], Q = \S[232] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33214 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9176 [2], Q = \S[232] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31511 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8900 [3], Q = \S[209] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33213 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9176 [1], Q = \S[232] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33212 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9176 [0], Q = \S[232] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33211 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9164 [7], Q = \S[231] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33210 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9164 [6], Q = \S[231] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33209 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9164 [5], Q = \S[231] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33208 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9164 [4], Q = \S[231] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33207 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9164 [3], Q = \S[231] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31510 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8900 [2], Q = \S[209] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33206 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9164 [2], Q = \S[231] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33205 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9164 [1], Q = \S[231] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33204 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9164 [0], Q = \S[231] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33203 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9152 [7], Q = \S[230] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33202 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9152 [6], Q = \S[230] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33201 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9152 [5], Q = \S[230] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33200 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9152 [4], Q = \S[230] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31509 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8900 [1], Q = \S[209] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33199 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9152 [3], Q = \S[230] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33198 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9152 [2], Q = \S[230] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33197 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9152 [1], Q = \S[230] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33196 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9152 [0], Q = \S[230] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33195 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6656 [7], Q = \S[22] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33194 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6656 [6], Q = \S[22] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33193 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6656 [5], Q = \S[22] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31508 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8900 [0], Q = \S[209] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33192 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6656 [4], Q = \S[22] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33191 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6656 [3], Q = \S[22] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33190 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6656 [2], Q = \S[22] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33189 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6656 [1], Q = \S[22] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33188 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6656 [0], Q = \S[22] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33187 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9128 [7], Q = \S[228] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33186 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9128 [6], Q = \S[228] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31507 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8780 [7], Q = \S[199] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33185 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9128 [5], Q = \S[228] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33184 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9128 [4], Q = \S[228] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33183 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9128 [3], Q = \S[228] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33182 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9128 [2], Q = \S[228] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33181 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9128 [1], Q = \S[228] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33180 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9128 [0], Q = \S[228] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33179 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9116 [7], Q = \S[227] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31506 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8780 [6], Q = \S[199] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33178 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9116 [6], Q = \S[227] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33177 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9116 [5], Q = \S[227] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33176 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9116 [4], Q = \S[227] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33175 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9116 [3], Q = \S[227] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33174 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9116 [2], Q = \S[227] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33173 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9116 [1], Q = \S[227] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33172 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9116 [0], Q = \S[227] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31505 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8780 [5], Q = \S[199] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33171 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9104 [7], Q = \S[226] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33170 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9104 [6], Q = \S[226] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33169 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9104 [5], Q = \S[226] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33168 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9104 [4], Q = \S[226] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33167 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9104 [3], Q = \S[226] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33166 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9104 [2], Q = \S[226] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33165 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9104 [1], Q = \S[226] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31504 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8780 [4], Q = \S[199] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33164 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9104 [0], Q = \S[226] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33163 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9092 [7], Q = \S[225] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33162 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9092 [6], Q = \S[225] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33161 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9092 [5], Q = \S[225] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33160 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9092 [4], Q = \S[225] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33159 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9092 [3], Q = \S[225] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33158 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9092 [2], Q = \S[225] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31503 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8780 [3], Q = \S[199] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33157 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9092 [1], Q = \S[225] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33156 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9092 [0], Q = \S[225] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33155 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9080 [7], Q = \S[224] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33154 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9080 [6], Q = \S[224] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33153 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9080 [5], Q = \S[224] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33152 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9080 [4], Q = \S[224] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33151 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9080 [3], Q = \S[224] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31502 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8780 [2], Q = \S[199] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31906 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7208 [6], Q = \S[68] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31900 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7208 [0], Q = \S[68] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31894 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7196 [2], Q = \S[67] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31888 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7184 [4], Q = \S[66] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31884 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7184 [0], Q = \S[66] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31878 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7172 [2], Q = \S[65] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31868 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7160 [0], Q = \S[64] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31928 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7244 [4], Q = \S[71] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31926 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7244 [2], Q = \S[71] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31924 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7244 [0], Q = \S[71] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31922 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7232 [6], Q = \S[70] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31918 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7232 [2], Q = \S[70] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31914 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6464 [6], Q = \S[6] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31910 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6464 [2], Q = \S[6] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31892 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7196 [0], Q = \S[67] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31898 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7196 [6], Q = \S[67] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31904 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7208 [4], Q = \S[68] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31908 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6464 [0], Q = \S[6] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31912 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6464 [4], Q = \S[6] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31916 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7232 [0], Q = \S[70] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31920 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7232 [4], Q = \S[70] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31859 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7136 [7], Q = \S[62] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31855 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7136 [3], Q = \S[62] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31863 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7148 [3], Q = \S[63] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31872 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7160 [4], Q = \S[64] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31876 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7172 [0], Q = \S[65] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31882 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7172 [6], Q = \S[65] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31870 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7160 [2], Q = \S[64] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31866 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7148 [6], Q = \S[63] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31874 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7160 [6], Q = \S[64] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31880 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7172 [4], Q = \S[65] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31886 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7184 [2], Q = \S[66] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31890 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7184 [6], Q = \S[66] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31896 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7196 [4], Q = \S[67] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31902 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7208 [2], Q = \S[68] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$30942 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9510 [9], Q = \discardCount [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$30938 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9510 [5], Q = \discardCount [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31841 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7112 [5], Q = \S[60] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31843 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7112 [7], Q = \S[60] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31845 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7124 [1], Q = \S[61] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31847 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7124 [3], Q = \S[61] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31849 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7124 [5], Q = \S[61] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31851 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7124 [7], Q = \S[61] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31853 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7136 [1], Q = \S[62] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31829 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6452 [1], Q = \S[5] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31831 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6452 [3], Q = \S[5] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31833 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6452 [5], Q = \S[5] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31835 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6452 [7], Q = \S[5] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31837 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7112 [1], Q = \S[60] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31839 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7112 [3], Q = \S[60] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31827 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7088 [7], Q = \S[58] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31954 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7280 [6], Q = \S[74] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31952 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7280 [4], Q = \S[74] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31950 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7280 [2], Q = \S[74] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31948 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7280 [0], Q = \S[74] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31946 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7268 [6], Q = \S[73] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31944 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7268 [4], Q = \S[73] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31942 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7268 [2], Q = \S[73] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31970 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7304 [6], Q = \S[76] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31966 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7304 [2], Q = \S[76] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31964 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7304 [0], Q = \S[76] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31962 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7292 [6], Q = \S[75] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31960 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7292 [4], Q = \S[75] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31958 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7292 [2], Q = \S[75] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31956 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7292 [0], Q = \S[75] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$30934 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9510 [1], Q = \discardCount [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32010 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7364 [6], Q = \S[81] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32008 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7364 [4], Q = \S[81] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32004 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7364 [0], Q = \S[81] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32000 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7352 [4], Q = \S[80] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31996 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7352 [0], Q = \S[80] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31992 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6476 [4], Q = \S[7] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31988 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6476 [0], Q = \S[7] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$30936 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9510 [3], Q = \discardCount [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32038 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7412 [2], Q = \S[85] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32036 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7412 [0], Q = \S[85] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32032 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7400 [4], Q = \S[84] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32028 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7400 [0], Q = \S[84] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32024 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7388 [4], Q = \S[83] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32020 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7388 [0], Q = \S[83] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32016 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7376 [4], Q = \S[82] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$30940 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9510 [7], Q = \discardCount [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32066 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7448 [6], Q = \S[88] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32064 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7448 [4], Q = \S[88] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32060 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7448 [0], Q = \S[88] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32056 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7436 [4], Q = \S[87] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32052 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7436 [0], Q = \S[87] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32048 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7424 [4], Q = \S[86] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32044 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7424 [0], Q = \S[86] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32094 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7496 [2], Q = \S[92] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32092 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7496 [0], Q = \S[92] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32088 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7484 [4], Q = \S[91] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32084 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7484 [0], Q = \S[91] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32080 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7472 [4], Q = \S[90] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32076 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7472 [0], Q = \S[90] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32072 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6488 [4], Q = \S[8] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32122 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7532 [6], Q = \S[95] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32120 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7532 [4], Q = \S[95] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32116 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7532 [0], Q = \S[95] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32112 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7520 [4], Q = \S[94] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32108 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7520 [0], Q = \S[94] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32104 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7508 [4], Q = \S[93] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32100 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7508 [0], Q = \S[93] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32150 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6392 [2], Q = \S[0] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32146 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7568 [6], Q = \S[98] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32142 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7568 [2], Q = \S[98] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32136 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7556 [4], Q = \S[97] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32132 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7556 [0], Q = \S[97] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32128 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7544 [4], Q = \S[96] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32124 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7544 [0], Q = \S[96] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32126 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7544 [2], Q = \S[96] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32130 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7544 [6], Q = \S[96] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32134 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7556 [2], Q = \S[97] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32140 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7568 [0], Q = \S[98] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32144 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7568 [4], Q = \S[98] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32148 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6392 [0], Q = \S[0] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32096 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7496 [4], Q = \S[92] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32098 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7496 [6], Q = \S[92] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32102 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7508 [2], Q = \S[93] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32106 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7508 [6], Q = \S[93] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32110 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7520 [2], Q = \S[94] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32114 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7520 [6], Q = \S[94] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32118 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7532 [2], Q = \S[95] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32068 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6488 [0], Q = \S[8] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32070 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6488 [2], Q = \S[8] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32074 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6488 [6], Q = \S[8] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32078 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7472 [2], Q = \S[90] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32082 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7472 [6], Q = \S[90] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32086 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7484 [2], Q = \S[91] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32090 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7484 [6], Q = \S[91] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32040 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7412 [4], Q = \S[85] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32042 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7412 [6], Q = \S[85] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32046 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7424 [2], Q = \S[86] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32050 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7424 [6], Q = \S[86] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32054 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7436 [2], Q = \S[87] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32058 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7436 [6], Q = \S[87] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32062 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7448 [2], Q = \S[88] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32012 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7376 [0], Q = \S[82] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32014 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7376 [2], Q = \S[82] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32018 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7376 [6], Q = \S[82] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32022 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7388 [2], Q = \S[83] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32026 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7388 [6], Q = \S[83] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32030 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7400 [2], Q = \S[84] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32034 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7400 [6], Q = \S[84] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31984 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7328 [4], Q = \S[78] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31986 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7328 [6], Q = \S[78] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31990 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6476 [2], Q = \S[7] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31994 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6476 [6], Q = \S[7] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31998 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7352 [2], Q = \S[80] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32002 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7352 [6], Q = \S[80] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32006 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7364 [2], Q = \S[81] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31357 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6620 [1], Q = \S[19] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31968 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7304 [4], Q = \S[76] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31972 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7316 [0], Q = \S[77] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31974 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7316 [2], Q = \S[77] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31976 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7316 [4], Q = \S[77] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31978 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7316 [6], Q = \S[77] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31980 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7328 [0], Q = \S[78] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31982 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7328 [2], Q = \S[78] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31359 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6620 [3], Q = \S[19] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33150 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9080 [2], Q = \S[224] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33149 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9080 [1], Q = \S[224] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33148 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9080 [0], Q = \S[224] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33147 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9068 [7], Q = \S[223] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33146 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9068 [6], Q = \S[223] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33145 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9068 [5], Q = \S[223] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33144 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9068 [4], Q = \S[223] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31501 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8780 [1], Q = \S[199] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33143 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9068 [3], Q = \S[223] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33142 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9068 [2], Q = \S[223] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33141 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9068 [1], Q = \S[223] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33140 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9068 [0], Q = \S[223] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33139 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9056 [7], Q = \S[222] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33138 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9056 [6], Q = \S[222] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33137 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9056 [5], Q = \S[222] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31500 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8780 [0], Q = \S[199] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33136 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9056 [4], Q = \S[222] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33135 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9056 [3], Q = \S[222] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33134 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9056 [2], Q = \S[222] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33133 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9056 [1], Q = \S[222] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33132 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9056 [0], Q = \S[222] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33131 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9044 [7], Q = \S[221] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33130 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9044 [6], Q = \S[221] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31499 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8660 [7], Q = \S[189] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33129 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9044 [5], Q = \S[221] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33128 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9044 [4], Q = \S[221] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33127 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9044 [3], Q = \S[221] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33126 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9044 [2], Q = \S[221] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33125 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9044 [1], Q = \S[221] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33124 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9044 [0], Q = \S[221] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33123 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9032 [7], Q = \S[220] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31498 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8660 [6], Q = \S[189] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33122 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9032 [6], Q = \S[220] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33121 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9032 [5], Q = \S[220] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33120 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9032 [4], Q = \S[220] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33119 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9032 [3], Q = \S[220] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33118 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9032 [2], Q = \S[220] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33117 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9032 [1], Q = \S[220] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33116 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9032 [0], Q = \S[220] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31497 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8660 [5], Q = \S[189] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33115 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6644 [7], Q = \S[21] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33114 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6644 [6], Q = \S[21] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33113 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6644 [5], Q = \S[21] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33112 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6644 [4], Q = \S[21] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33111 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6644 [3], Q = \S[21] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33110 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6644 [2], Q = \S[21] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33109 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6644 [1], Q = \S[21] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31496 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8660 [4], Q = \S[189] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33108 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6644 [0], Q = \S[21] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33107 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9008 [7], Q = \S[218] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33106 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9008 [6], Q = \S[218] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33105 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9008 [5], Q = \S[218] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33104 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9008 [4], Q = \S[218] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33103 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9008 [3], Q = \S[218] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33102 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9008 [2], Q = \S[218] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31495 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8660 [3], Q = \S[189] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33101 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9008 [1], Q = \S[218] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33100 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$9008 [0], Q = \S[218] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33099 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8996 [7], Q = \S[217] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33098 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8996 [6], Q = \S[217] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33097 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8996 [5], Q = \S[217] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33096 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8996 [4], Q = \S[217] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33095 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8996 [3], Q = \S[217] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31494 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8660 [2], Q = \S[189] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33094 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8996 [2], Q = \S[217] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33093 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8996 [1], Q = \S[217] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33092 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8996 [0], Q = \S[217] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33091 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8984 [7], Q = \S[216] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33090 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8984 [6], Q = \S[216] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33089 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8984 [5], Q = \S[216] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33088 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8984 [4], Q = \S[216] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31493 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8660 [1], Q = \S[189] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33087 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8984 [3], Q = \S[216] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33086 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8984 [2], Q = \S[216] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33085 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8984 [1], Q = \S[216] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33084 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8984 [0], Q = \S[216] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33083 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8972 [7], Q = \S[215] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33082 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8972 [6], Q = \S[215] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33081 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8972 [5], Q = \S[215] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31492 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8660 [0], Q = \S[189] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33080 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8972 [4], Q = \S[215] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33079 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8972 [3], Q = \S[215] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33078 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8972 [2], Q = \S[215] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33077 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8972 [1], Q = \S[215] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33076 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8972 [0], Q = \S[215] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33075 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8960 [7], Q = \S[214] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33074 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8960 [6], Q = \S[214] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31491 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8540 [7], Q = \S[179] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33073 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8960 [5], Q = \S[214] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33072 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8960 [4], Q = \S[214] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33071 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8960 [3], Q = \S[214] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33070 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8960 [2], Q = \S[214] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33069 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8960 [1], Q = \S[214] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33068 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8960 [0], Q = \S[214] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33067 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8948 [7], Q = \S[213] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31490 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8540 [6], Q = \S[179] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33066 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8948 [6], Q = \S[213] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33065 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8948 [5], Q = \S[213] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33064 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8948 [4], Q = \S[213] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33063 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8948 [3], Q = \S[213] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33062 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8948 [2], Q = \S[213] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33061 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8948 [1], Q = \S[213] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33060 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8948 [0], Q = \S[213] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31489 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8540 [5], Q = \S[179] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33059 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8936 [7], Q = \S[212] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33058 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8936 [6], Q = \S[212] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33057 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8936 [5], Q = \S[212] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33056 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8936 [4], Q = \S[212] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33055 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8936 [3], Q = \S[212] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33054 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8936 [2], Q = \S[212] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33053 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8936 [1], Q = \S[212] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31488 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8540 [4], Q = \S[179] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33052 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8936 [0], Q = \S[212] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33051 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8924 [7], Q = \S[211] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33050 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8924 [6], Q = \S[211] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33049 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8924 [5], Q = \S[211] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33048 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8924 [4], Q = \S[211] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33047 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8924 [3], Q = \S[211] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33046 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8924 [2], Q = \S[211] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31487 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8540 [3], Q = \S[179] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33045 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8924 [1], Q = \S[211] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33044 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8924 [0], Q = \S[211] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33043 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8912 [7], Q = \S[210] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33042 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8912 [6], Q = \S[210] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33041 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8912 [5], Q = \S[210] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33040 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8912 [4], Q = \S[210] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33039 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8912 [3], Q = \S[210] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31486 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8540 [2], Q = \S[179] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33038 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8912 [2], Q = \S[210] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33037 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8912 [1], Q = \S[210] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33036 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8912 [0], Q = \S[210] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33035 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6632 [7], Q = \S[20] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33034 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6632 [6], Q = \S[20] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33033 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6632 [5], Q = \S[20] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33032 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6632 [4], Q = \S[20] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31485 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8540 [1], Q = \S[179] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33031 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6632 [3], Q = \S[20] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33030 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6632 [2], Q = \S[20] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33029 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6632 [1], Q = \S[20] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33028 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6632 [0], Q = \S[20] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33027 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8888 [7], Q = \S[208] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33026 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8888 [6], Q = \S[208] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33025 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8888 [5], Q = \S[208] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31484 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8540 [0], Q = \S[179] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33024 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8888 [4], Q = \S[208] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33023 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8888 [3], Q = \S[208] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33022 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8888 [2], Q = \S[208] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33021 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8888 [1], Q = \S[208] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33020 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8888 [0], Q = \S[208] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33019 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8876 [7], Q = \S[207] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33018 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8876 [6], Q = \S[207] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31483 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8420 [7], Q = \S[169] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33017 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8876 [5], Q = \S[207] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33016 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8876 [4], Q = \S[207] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33015 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8876 [3], Q = \S[207] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33014 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8876 [2], Q = \S[207] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33013 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8876 [1], Q = \S[207] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33012 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8876 [0], Q = \S[207] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33011 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8864 [7], Q = \S[206] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31482 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8420 [6], Q = \S[169] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33010 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8864 [6], Q = \S[206] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33009 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8864 [5], Q = \S[206] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33008 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8864 [4], Q = \S[206] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33007 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8864 [3], Q = \S[206] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33006 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8864 [2], Q = \S[206] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33005 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8864 [1], Q = \S[206] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33004 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8864 [0], Q = \S[206] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31481 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8420 [5], Q = \S[169] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33003 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8852 [7], Q = \S[205] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33002 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8852 [6], Q = \S[205] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33001 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8852 [5], Q = \S[205] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$33000 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8852 [4], Q = \S[205] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32999 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8852 [3], Q = \S[205] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32998 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8852 [2], Q = \S[205] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32997 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8852 [1], Q = \S[205] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31480 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8420 [4], Q = \S[169] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32996 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8852 [0], Q = \S[205] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32995 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8840 [7], Q = \S[204] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32994 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8840 [6], Q = \S[204] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32993 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8840 [5], Q = \S[204] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32992 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8840 [4], Q = \S[204] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32991 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8840 [3], Q = \S[204] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32990 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8840 [2], Q = \S[204] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31479 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8420 [3], Q = \S[169] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32989 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8840 [1], Q = \S[204] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32988 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8840 [0], Q = \S[204] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32987 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8828 [7], Q = \S[203] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32986 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8828 [6], Q = \S[203] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32985 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8828 [5], Q = \S[203] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32984 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8828 [4], Q = \S[203] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32983 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8828 [3], Q = \S[203] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31478 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8420 [2], Q = \S[169] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32982 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8828 [2], Q = \S[203] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32981 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8828 [1], Q = \S[203] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32980 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8828 [0], Q = \S[203] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32979 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8816 [7], Q = \S[202] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32978 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8816 [6], Q = \S[202] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32977 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8816 [5], Q = \S[202] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32976 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8816 [4], Q = \S[202] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31477 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8420 [1], Q = \S[169] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32975 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8816 [3], Q = \S[202] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32974 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8816 [2], Q = \S[202] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32973 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8816 [1], Q = \S[202] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32972 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8816 [0], Q = \S[202] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32971 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8804 [7], Q = \S[201] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32970 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8804 [6], Q = \S[201] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32969 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8804 [5], Q = \S[201] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31476 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8420 [0], Q = \S[169] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32968 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8804 [4], Q = \S[201] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32967 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8804 [3], Q = \S[201] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32966 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8804 [2], Q = \S[201] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32965 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8804 [1], Q = \S[201] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32964 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8804 [0], Q = \S[201] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32963 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8792 [7], Q = \S[200] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32962 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8792 [6], Q = \S[200] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31475 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8300 [7], Q = \S[159] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32961 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8792 [5], Q = \S[200] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32960 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8792 [4], Q = \S[200] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32959 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8792 [3], Q = \S[200] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32958 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8792 [2], Q = \S[200] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32957 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8792 [1], Q = \S[200] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32956 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8792 [0], Q = \S[200] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32955 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6404 [7], Q = \S[1] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31474 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8300 [6], Q = \S[159] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32954 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6404 [6], Q = \S[1] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32953 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6404 [5], Q = \S[1] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32952 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6404 [4], Q = \S[1] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32951 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6404 [3], Q = \S[1] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32950 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6404 [2], Q = \S[1] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32949 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6404 [1], Q = \S[1] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32948 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6404 [0], Q = \S[1] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31473 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8300 [5], Q = \S[159] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32947 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8768 [7], Q = \S[198] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32946 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8768 [6], Q = \S[198] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32945 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8768 [5], Q = \S[198] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32944 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8768 [4], Q = \S[198] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32943 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8768 [3], Q = \S[198] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32942 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8768 [2], Q = \S[198] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32941 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8768 [1], Q = \S[198] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31472 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8300 [4], Q = \S[159] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32940 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8768 [0], Q = \S[198] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32939 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8756 [7], Q = \S[197] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32938 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8756 [6], Q = \S[197] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32937 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8756 [5], Q = \S[197] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32936 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8756 [4], Q = \S[197] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32935 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8756 [3], Q = \S[197] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32934 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8756 [2], Q = \S[197] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31471 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8300 [3], Q = \S[159] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32933 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8756 [1], Q = \S[197] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32932 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8756 [0], Q = \S[197] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32931 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8744 [7], Q = \S[196] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32930 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8744 [6], Q = \S[196] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32929 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8744 [5], Q = \S[196] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32928 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8744 [4], Q = \S[196] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32927 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8744 [3], Q = \S[196] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31470 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8300 [2], Q = \S[159] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32926 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8744 [2], Q = \S[196] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32925 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8744 [1], Q = \S[196] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32924 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8744 [0], Q = \S[196] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32923 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8732 [7], Q = \S[195] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32922 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8732 [6], Q = \S[195] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32921 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8732 [5], Q = \S[195] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32920 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8732 [4], Q = \S[195] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31469 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8300 [1], Q = \S[159] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32919 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8732 [3], Q = \S[195] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32918 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8732 [2], Q = \S[195] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32917 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8732 [1], Q = \S[195] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32916 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8732 [0], Q = \S[195] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32915 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8720 [7], Q = \S[194] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32914 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8720 [6], Q = \S[194] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32913 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8720 [5], Q = \S[194] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31468 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8300 [0], Q = \S[159] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32912 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8720 [4], Q = \S[194] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32911 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8720 [3], Q = \S[194] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32910 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8720 [2], Q = \S[194] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32909 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8720 [1], Q = \S[194] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32908 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8720 [0], Q = \S[194] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32907 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8708 [7], Q = \S[193] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32906 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8708 [6], Q = \S[193] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31467 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8180 [7], Q = \S[149] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32905 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8708 [5], Q = \S[193] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32904 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8708 [4], Q = \S[193] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32903 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8708 [3], Q = \S[193] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32902 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8708 [2], Q = \S[193] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32901 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8708 [1], Q = \S[193] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32900 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8708 [0], Q = \S[193] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32899 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8696 [7], Q = \S[192] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31466 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8180 [6], Q = \S[149] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32898 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8696 [6], Q = \S[192] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32897 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8696 [5], Q = \S[192] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32896 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8696 [4], Q = \S[192] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32895 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8696 [3], Q = \S[192] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32894 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8696 [2], Q = \S[192] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32893 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8696 [1], Q = \S[192] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32892 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8696 [0], Q = \S[192] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31465 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8180 [5], Q = \S[149] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32891 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8684 [7], Q = \S[191] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32890 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8684 [6], Q = \S[191] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32889 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8684 [5], Q = \S[191] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32888 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8684 [4], Q = \S[191] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32887 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8684 [3], Q = \S[191] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32886 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8684 [2], Q = \S[191] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32885 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8684 [1], Q = \S[191] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31464 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8180 [4], Q = \S[149] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32884 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8684 [0], Q = \S[191] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32883 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8672 [7], Q = \S[190] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32882 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8672 [6], Q = \S[190] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32881 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8672 [5], Q = \S[190] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32880 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8672 [4], Q = \S[190] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32879 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8672 [3], Q = \S[190] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32878 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8672 [2], Q = \S[190] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31463 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8180 [3], Q = \S[149] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32877 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8672 [1], Q = \S[190] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32876 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8672 [0], Q = \S[190] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32875 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6608 [7], Q = \S[18] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32874 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6608 [6], Q = \S[18] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32873 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6608 [5], Q = \S[18] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32872 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6608 [4], Q = \S[18] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32871 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6608 [3], Q = \S[18] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31462 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8180 [2], Q = \S[149] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32870 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6608 [2], Q = \S[18] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32869 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6608 [1], Q = \S[18] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32868 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6608 [0], Q = \S[18] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32867 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8648 [7], Q = \S[188] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32866 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8648 [6], Q = \S[188] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32865 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8648 [5], Q = \S[188] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32864 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8648 [4], Q = \S[188] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31461 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8180 [1], Q = \S[149] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32863 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8648 [3], Q = \S[188] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32862 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8648 [2], Q = \S[188] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32861 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8648 [1], Q = \S[188] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32860 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8648 [0], Q = \S[188] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32859 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8636 [7], Q = \S[187] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32858 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8636 [6], Q = \S[187] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32857 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8636 [5], Q = \S[187] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31460 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8180 [0], Q = \S[149] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32856 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8636 [4], Q = \S[187] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32855 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8636 [3], Q = \S[187] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32854 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8636 [2], Q = \S[187] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32853 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8636 [1], Q = \S[187] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32852 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8636 [0], Q = \S[187] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32851 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8624 [7], Q = \S[186] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32850 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8624 [6], Q = \S[186] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31459 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8060 [7], Q = \S[139] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32849 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8624 [5], Q = \S[186] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32848 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8624 [4], Q = \S[186] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32847 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8624 [3], Q = \S[186] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32846 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8624 [2], Q = \S[186] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32845 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8624 [1], Q = \S[186] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32844 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8624 [0], Q = \S[186] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32843 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8612 [7], Q = \S[185] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31458 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8060 [6], Q = \S[139] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32842 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8612 [6], Q = \S[185] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32841 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8612 [5], Q = \S[185] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32840 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8612 [4], Q = \S[185] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32839 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8612 [3], Q = \S[185] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32838 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8612 [2], Q = \S[185] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32837 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8612 [1], Q = \S[185] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32836 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8612 [0], Q = \S[185] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31457 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8060 [5], Q = \S[139] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32835 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8600 [7], Q = \S[184] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32834 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8600 [6], Q = \S[184] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32833 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8600 [5], Q = \S[184] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32832 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8600 [4], Q = \S[184] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32831 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8600 [3], Q = \S[184] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32830 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8600 [2], Q = \S[184] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32829 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8600 [1], Q = \S[184] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31456 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8060 [4], Q = \S[139] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32828 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8600 [0], Q = \S[184] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32827 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8588 [7], Q = \S[183] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32826 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8588 [6], Q = \S[183] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32825 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8588 [5], Q = \S[183] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32824 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8588 [4], Q = \S[183] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32823 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8588 [3], Q = \S[183] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32822 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8588 [2], Q = \S[183] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31455 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8060 [3], Q = \S[139] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32821 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8588 [1], Q = \S[183] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32820 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8588 [0], Q = \S[183] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32819 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8576 [7], Q = \S[182] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32818 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8576 [6], Q = \S[182] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32817 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8576 [5], Q = \S[182] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32816 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8576 [4], Q = \S[182] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32815 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8576 [3], Q = \S[182] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31454 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8060 [2], Q = \S[139] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32814 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8576 [2], Q = \S[182] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32813 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8576 [1], Q = \S[182] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32812 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8576 [0], Q = \S[182] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32811 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8564 [7], Q = \S[181] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32810 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8564 [6], Q = \S[181] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32809 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8564 [5], Q = \S[181] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32808 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8564 [4], Q = \S[181] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31453 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8060 [1], Q = \S[139] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32807 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8564 [3], Q = \S[181] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32806 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8564 [2], Q = \S[181] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32805 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8564 [1], Q = \S[181] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32804 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8564 [0], Q = \S[181] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32803 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8552 [7], Q = \S[180] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32802 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8552 [6], Q = \S[180] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32801 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8552 [5], Q = \S[180] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31452 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8060 [0], Q = \S[139] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32800 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8552 [4], Q = \S[180] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32799 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8552 [3], Q = \S[180] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32798 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8552 [2], Q = \S[180] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32797 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8552 [1], Q = \S[180] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32796 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8552 [0], Q = \S[180] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32795 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6596 [7], Q = \S[17] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32794 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6596 [6], Q = \S[17] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31451 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7940 [7], Q = \S[129] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32793 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6596 [5], Q = \S[17] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32792 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6596 [4], Q = \S[17] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32791 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6596 [3], Q = \S[17] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32790 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6596 [2], Q = \S[17] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32789 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6596 [1], Q = \S[17] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32788 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6596 [0], Q = \S[17] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32787 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8528 [7], Q = \S[178] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31450 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7940 [6], Q = \S[129] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32786 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8528 [6], Q = \S[178] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32785 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8528 [5], Q = \S[178] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32784 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8528 [4], Q = \S[178] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32783 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8528 [3], Q = \S[178] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32782 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8528 [2], Q = \S[178] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32781 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8528 [1], Q = \S[178] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32780 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8528 [0], Q = \S[178] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31449 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7940 [5], Q = \S[129] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32779 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8516 [7], Q = \S[177] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32778 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8516 [6], Q = \S[177] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32777 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8516 [5], Q = \S[177] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32776 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8516 [4], Q = \S[177] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32775 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8516 [3], Q = \S[177] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32774 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8516 [2], Q = \S[177] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32773 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8516 [1], Q = \S[177] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31448 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7940 [4], Q = \S[129] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32772 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8516 [0], Q = \S[177] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32771 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8504 [7], Q = \S[176] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32770 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8504 [6], Q = \S[176] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32769 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8504 [5], Q = \S[176] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32768 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8504 [4], Q = \S[176] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32767 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8504 [3], Q = \S[176] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32766 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8504 [2], Q = \S[176] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31447 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7940 [3], Q = \S[129] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32765 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8504 [1], Q = \S[176] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32764 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8504 [0], Q = \S[176] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32763 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8492 [7], Q = \S[175] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32762 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8492 [6], Q = \S[175] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32761 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8492 [5], Q = \S[175] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32760 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8492 [4], Q = \S[175] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32759 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8492 [3], Q = \S[175] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31446 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7940 [2], Q = \S[129] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32758 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8492 [2], Q = \S[175] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32757 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8492 [1], Q = \S[175] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32756 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8492 [0], Q = \S[175] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32755 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8480 [7], Q = \S[174] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32754 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8480 [6], Q = \S[174] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32753 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8480 [5], Q = \S[174] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32752 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8480 [4], Q = \S[174] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31445 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7940 [1], Q = \S[129] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32751 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8480 [3], Q = \S[174] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32750 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8480 [2], Q = \S[174] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32749 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8480 [1], Q = \S[174] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32748 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8480 [0], Q = \S[174] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32747 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8468 [7], Q = \S[173] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32746 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8468 [6], Q = \S[173] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32745 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8468 [5], Q = \S[173] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31444 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7940 [0], Q = \S[129] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32744 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8468 [4], Q = \S[173] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32743 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8468 [3], Q = \S[173] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32742 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8468 [2], Q = \S[173] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32741 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8468 [1], Q = \S[173] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32740 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8468 [0], Q = \S[173] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32739 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8456 [7], Q = \S[172] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32738 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8456 [6], Q = \S[172] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31443 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7820 [7], Q = \S[119] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32737 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8456 [5], Q = \S[172] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32736 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8456 [4], Q = \S[172] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32735 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8456 [3], Q = \S[172] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32734 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8456 [2], Q = \S[172] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32733 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8456 [1], Q = \S[172] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32732 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8456 [0], Q = \S[172] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32731 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8444 [7], Q = \S[171] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31442 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7820 [6], Q = \S[119] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32730 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8444 [6], Q = \S[171] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32729 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8444 [5], Q = \S[171] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32728 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8444 [4], Q = \S[171] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32727 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8444 [3], Q = \S[171] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32726 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8444 [2], Q = \S[171] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32725 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8444 [1], Q = \S[171] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32724 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8444 [0], Q = \S[171] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31441 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7820 [5], Q = \S[119] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32723 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8432 [7], Q = \S[170] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32722 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8432 [6], Q = \S[170] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32721 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8432 [5], Q = \S[170] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32720 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8432 [4], Q = \S[170] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32719 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8432 [3], Q = \S[170] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32718 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8432 [2], Q = \S[170] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32717 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8432 [1], Q = \S[170] [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31440 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7820 [4], Q = \S[119] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32716 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$8432 [0], Q = \S[170] [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32715 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6584 [7], Q = \S[16] [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32714 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6584 [6], Q = \S[16] [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32713 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6584 [5], Q = \S[16] [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32712 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6584 [4], Q = \S[16] [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32711 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6584 [3], Q = \S[16] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32710 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6584 [2], Q = \S[16] [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31439 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$7820 [3], Q = \S[119] [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$32709 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2464:Mux$6584 [1], Q = \S[16] [1], rval = 1'0).

yosys> opt_clean

3.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 2059 unused cells and 786 unused wires.
<suppressed ~2060 debug messages>

3.28.5. Rerunning OPT passes. (Removed registers in this run.)

yosys> opt_expr -full

3.28.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~3 debug messages>

yosys> opt_merge

3.28.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff

3.28.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$31355 ($_DFFE_PP_) from module rc4 (D = $auto$simplemap.cc:309:simplemap_bmux$26665 [7], Q = \K [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31354 ($_DFFE_PP_) from module rc4 (D = $auto$simplemap.cc:309:simplemap_bmux$26665 [6], Q = \K [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31353 ($_DFFE_PP_) from module rc4 (D = $auto$simplemap.cc:309:simplemap_bmux$26665 [5], Q = \K [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31352 ($_DFFE_PP_) from module rc4 (D = $auto$simplemap.cc:309:simplemap_bmux$26665 [4], Q = \K [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31351 ($_DFFE_PP_) from module rc4 (D = $auto$simplemap.cc:309:simplemap_bmux$26665 [3], Q = \K [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31350 ($_DFFE_PP_) from module rc4 (D = $auto$simplemap.cc:309:simplemap_bmux$26665 [2], Q = \K [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31349 ($_DFFE_PP_) from module rc4 (D = $auto$simplemap.cc:309:simplemap_bmux$26665 [1], Q = \K [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$31348 ($_DFFE_PP_) from module rc4 (D = $auto$simplemap.cc:309:simplemap_bmux$26665 [0], Q = \K [0], rval = 1'0).

yosys> opt_clean

3.28.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 8 unused cells and 1 unused wires.
<suppressed ~9 debug messages>

3.28.10. Rerunning OPT passes. (Removed registers in this run.)

yosys> opt_expr -full

3.28.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge

3.28.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff

3.28.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

3.28.15. Finished fast OPT passes.

yosys> memory_map

3.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \key in module \rc4:
  created 7 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 7 $mux cells.
  write interface: 7 write mux blocks.

yosys> opt -full

3.30. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~7 debug messages>

yosys> opt_merge -nomux

3.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys> opt_reduce -full

3.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_share

3.30.6. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.7. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 18 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~1 debug messages>

3.30.10. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys> opt_reduce -full

3.30.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.30.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_share

3.30.14. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\key[6]$49204 ($dff) from module rc4 (D = \password_input, Q = \key[6]).
Adding EN signal on $memory\key[5]$49202 ($dff) from module rc4 (D = \password_input, Q = \key[5]).
Adding EN signal on $memory\key[4]$49200 ($dff) from module rc4 (D = \password_input, Q = \key[4]).
Adding EN signal on $memory\key[3]$49198 ($dff) from module rc4 (D = \password_input, Q = \key[3]).
Adding EN signal on $memory\key[2]$49196 ($dff) from module rc4 (D = \password_input, Q = \key[2]).
Adding EN signal on $memory\key[1]$49194 ($dff) from module rc4 (D = \password_input, Q = \key[1]).
Adding EN signal on $memory\key[0]$49192 ($dff) from module rc4 (D = \password_input, Q = \key[0]).

yosys> opt_clean

3.30.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 7 unused cells and 8 unused wires.
<suppressed ~8 debug messages>

yosys> opt_expr -full

3.30.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.30.18. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys> opt_reduce -full

3.30.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.30.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_share

3.30.22. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.23. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr -full

3.30.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.30.26. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.31. Executing ABC pass (technology mapping using ABC).

3.31.1. Summary of detected clock domains:
  1045 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6359, arst={ }, srst=$auto$rtlil.cc:2547:NotGate$45882
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5494, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5483, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5472, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5461, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5450, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5439, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5428, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5417, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5406, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6000, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  33 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5384, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5373, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5362, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5351, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5340, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5329, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5318, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5879, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5307, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5296, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5285, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5263, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5252, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5241, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5230, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5758, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5219, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5208, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5197, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5186, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5175, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5164, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  128 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5131, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5637, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5120, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5109, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5098, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5087, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5076, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5065, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5054, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5516, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5043, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5032, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5010, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4999, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4988, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4977, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4966, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5395, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4955, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4944, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4933, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4922, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4911, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4889, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4878, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5274, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4867, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4856, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4845, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4834, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4823, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4812, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4801, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5153, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4790, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4768, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4757, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4746, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4735, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4724, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4713, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5021, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4702, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4691, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4680, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4669, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4647, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4636, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4625, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4900, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4614, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4603, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4592, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4581, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4570, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4559, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4548, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4779, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4526, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4515, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4504, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4493, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4482, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4471, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  46 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3547, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4658, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4537, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4460, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4449, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4438, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4427, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4416, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4383, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4372, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4361, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4350, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4339, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4328, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4317, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4306, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4295, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4273, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4262, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4251, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4240, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4229, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4218, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4207, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4196, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3822, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3811, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  53 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3591, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3569, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  53 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3624, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  53 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3613, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3602, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  45 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3668, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  45 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3657, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  45 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3646, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3635, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  45 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3712, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  45 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3701, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3690, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  45 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3756, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  45 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3745, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  53 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3734, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3723, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3789, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  53 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3778, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3767, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3844, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3833, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3855, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4031, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  41 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4009, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  49 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4020, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  71 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3536, arst={ }, srst=!$auto$rtlil.cc:2398:Or$9514
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3910, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3899, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  45 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3976, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  45 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3965, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  45 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3954, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  45 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3943, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3932, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4185, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4174, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5142, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6319, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4152, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6308, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6297, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6286, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  49 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3998, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3888, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3877, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  53 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3866, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6275, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6264, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6253, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4405, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4141, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6231, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6220, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6209, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6198, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6187, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6176, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4130, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6165, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4284, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6154, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6143, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  41 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6132, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6110, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6099, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6088, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4119, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6077, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4163, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6066, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6055, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6044, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6033, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6022, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4108, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6011, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5989, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  53 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4042, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5978, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5967, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5956, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5945, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4097, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5934, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5923, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5912, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  53 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4394, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3921, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5901, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5890, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5868, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4086, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5857, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5846, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5835, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5824, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3800, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5813, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5802, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4075, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5791, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5780, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5769, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5747, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5736, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3679, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5725, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4064, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5714, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5703, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5692, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3580, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6352, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6341, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5681, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  41 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4053, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  41 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3987, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  45 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5560, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5549, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6330, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5538, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  49 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6121, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5615, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  53 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5670, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3558, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5604, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  64 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5593, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  31 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5582, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5648, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6242, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  45 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5571, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5659, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5626, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  58 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5505, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5527, arst={ }, srst=!$auto$rtlil.cc:2398:Or$6396
  8 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3515, arst=\rst, srst={ }
  1815 cells in clk=\clk, en=!$auto$opt_reduce.cc:134:opt_pmux$3501, arst=\rst, srst={ }
  2646 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3522, arst=\rst, srst={ }
  38 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6368, arst=\rst, srst={ }

3.31.2. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6359, synchronously reset by $auto$rtlil.cc:2547:NotGate$45882
Extracted 1039 gates and 2088 wires to a netlist network with 1049 inputs and 16 outputs.

3.31.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.2.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               XOR cells:        6
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:            ANDNOT cells:       55
ABC RESULTS:               NOR cells:      134
ABC RESULTS:             ORNOT cells:      307
ABC RESULTS:                OR cells:      226
ABC RESULTS:               AND cells:      366
ABC RESULTS:              NAND cells:      502
ABC RESULTS:               MUX cells:      488
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:     1023
ABC RESULTS:           input signals:     1049
ABC RESULTS:          output signals:       16
Removing temp directory.

3.31.3. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5494, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.4. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5483, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.5. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5472, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.6. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5461, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.7. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5450, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.8. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5439, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.9. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5428, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.10. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5417, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.11. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5406, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.12. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6000, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.13. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5384, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 33 gates and 66 wires to a netlist network with 33 inputs and 12 outputs.

3.31.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:        7
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.14. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5373, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.15. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5362, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.16. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5351, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.17. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5340, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.18. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5329, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.18.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.18.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.19. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5318, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.19.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.20. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5879, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.20.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.21. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5307, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.21.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.22. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5296, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.22.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.22.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.23. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5285, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.23.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.23.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.24. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5263, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.24.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.24.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.25. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5252, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.25.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.25.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.26. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5241, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.26.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.26.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.27. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5230, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.27.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.27.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.28. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5758, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.28.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.28.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.29. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5219, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.29.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.29.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.30. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5208, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.30.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.30.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.31. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5197, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.31.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.31.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.32. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5186, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.32.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.32.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.33. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5175, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.33.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.33.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.34. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5164, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.34.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.34.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.35. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5131, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 94 gates and 169 wires to a netlist network with 74 inputs and 50 outputs.

3.31.35.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.35.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:             ORNOT cells:        8
ABC RESULTS:                OR cells:        4
ABC RESULTS:              NAND cells:       20
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:       50
ABC RESULTS:        internal signals:       45
ABC RESULTS:           input signals:       74
ABC RESULTS:          output signals:       50
Removing temp directory.

3.31.36. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5637, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.36.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.36.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.37. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5120, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.37.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.37.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.38. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5109, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.38.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.38.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.39. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5098, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.39.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.39.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.40. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5087, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.40.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.40.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.41. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5076, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.41.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.41.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.42. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5065, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.42.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.42.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.43. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5054, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.43.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.43.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.44. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5516, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.44.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.44.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.45. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5043, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.45.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.45.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.46. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5032, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.46.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.46.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.47. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5010, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.47.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.47.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.48. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4999, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.48.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.48.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.49. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4988, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.49.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.49.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.50. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4977, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.50.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.50.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.51. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4966, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.51.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.51.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.52. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5395, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.52.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.52.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.53. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4955, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.53.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.53.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.54. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4944, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.54.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.54.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.55. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4933, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.55.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.55.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.56. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4922, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.56.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.56.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.57. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4911, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.57.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.57.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.58. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4889, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.58.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.58.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.59. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4878, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.59.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.59.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.60. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5274, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.60.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.60.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.61. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4867, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.61.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.61.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.62. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4856, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.62.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.62.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.63. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4845, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.63.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.63.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.64. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4834, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.64.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.64.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.65. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4823, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.65.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.65.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.66. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4812, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.66.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.66.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.67. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4801, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.67.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.67.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.68. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5153, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.68.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.68.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.69. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4790, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.69.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.69.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.70. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4768, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.70.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.70.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.71. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4757, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.71.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.71.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.72. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4746, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.72.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.72.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.73. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4735, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.73.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.73.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.74. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4724, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.74.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.74.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.75. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4713, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.75.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.75.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.76. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5021, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.76.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.76.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.77. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4702, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.77.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.77.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.78. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4691, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.78.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.78.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.79. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4680, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.79.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.79.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.80. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4669, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.80.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.80.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.81. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4647, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.81.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.81.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.82. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4636, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.82.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.82.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.83. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4625, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.83.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.83.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.84. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4900, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.84.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.84.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.85. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4614, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.85.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.85.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.86. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4603, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.86.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.86.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.87. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4592, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.87.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.87.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.88. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4581, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.88.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.88.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.89. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4570, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.89.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.89.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.90. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4559, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.90.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.90.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.91. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4548, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.91.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.91.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.92. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4779, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.92.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.92.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.93. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4526, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.93.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.93.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.94. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4515, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.94.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.94.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.95. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4504, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.95.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.95.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.96. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4493, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.96.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.96.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.97. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4482, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.97.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.97.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.98. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4471, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.98.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.98.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.99. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3547, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 46 gates and 83 wires to a netlist network with 37 inputs and 21 outputs.

3.31.99.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.99.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       21
Removing temp directory.

3.31.100. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4658, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.100.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.100.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.101. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4537, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.101.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.101.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.102. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4460, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.102.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.102.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.103. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4449, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.103.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.103.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.104. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4438, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.104.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.104.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.105. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4427, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.105.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.105.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.106. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4416, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.106.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.106.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.107. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4383, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.107.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.107.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.108. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4372, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.108.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.108.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.109. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4361, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.109.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.109.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.110. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4350, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.110.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.110.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.111. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4339, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.111.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.111.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.112. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4328, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.112.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.112.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.113. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4317, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.113.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.113.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.114. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4306, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.114.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.114.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.115. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4295, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.115.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.115.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.116. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4273, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 37 gates and 71 wires to a netlist network with 34 inputs and 15 outputs.

3.31.116.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.116.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       24
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       15
Removing temp directory.

3.31.117. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4262, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.117.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.117.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.118. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4251, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.118.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.118.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.119. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4240, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.119.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.119.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.120. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4229, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.120.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.120.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.121. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4218, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.121.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.121.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.122. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4207, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.122.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.122.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.123. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4196, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.123.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.123.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.124. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3822, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.124.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.124.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.125. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3811, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.125.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.125.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.126. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3591, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 53 gates and 91 wires to a netlist network with 38 inputs and 27 outputs.

3.31.126.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.126.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       40
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       27
Removing temp directory.

3.31.127. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3569, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.127.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.127.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.128. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3624, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 53 gates and 91 wires to a netlist network with 38 inputs and 27 outputs.

3.31.128.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.128.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       40
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       27
Removing temp directory.

3.31.129. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3613, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 53 gates and 91 wires to a netlist network with 38 inputs and 27 outputs.

3.31.129.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.129.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       40
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       27
Removing temp directory.

3.31.130. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3602, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 37 gates and 71 wires to a netlist network with 34 inputs and 15 outputs.

3.31.130.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.130.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       24
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       15
Removing temp directory.

3.31.131. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3668, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 45 gates and 81 wires to a netlist network with 36 inputs and 21 outputs.

3.31.131.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.131.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       21
Removing temp directory.

3.31.132. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3657, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 45 gates and 81 wires to a netlist network with 36 inputs and 21 outputs.

3.31.132.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.132.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       21
Removing temp directory.

3.31.133. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3646, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 45 gates and 81 wires to a netlist network with 36 inputs and 21 outputs.

3.31.133.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.133.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       21
Removing temp directory.

3.31.134. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3635, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 37 gates and 71 wires to a netlist network with 34 inputs and 15 outputs.

3.31.134.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.134.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       24
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       15
Removing temp directory.

3.31.135. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3712, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 45 gates and 81 wires to a netlist network with 36 inputs and 21 outputs.

3.31.135.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.135.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       21
Removing temp directory.

3.31.136. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3701, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 45 gates and 81 wires to a netlist network with 36 inputs and 21 outputs.

3.31.136.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.136.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       21
Removing temp directory.

3.31.137. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3690, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.137.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.137.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.138. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3756, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 45 gates and 81 wires to a netlist network with 36 inputs and 21 outputs.

3.31.138.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.138.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       21
Removing temp directory.

3.31.139. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3745, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 45 gates and 81 wires to a netlist network with 36 inputs and 21 outputs.

3.31.139.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.139.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       21
Removing temp directory.

3.31.140. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3734, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 53 gates and 91 wires to a netlist network with 38 inputs and 27 outputs.

3.31.140.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.140.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       40
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       27
Removing temp directory.

3.31.141. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3723, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 37 gates and 71 wires to a netlist network with 34 inputs and 15 outputs.

3.31.141.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.141.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       24
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       15
Removing temp directory.

3.31.142. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3789, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.142.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.142.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.143. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3778, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 53 gates and 91 wires to a netlist network with 38 inputs and 27 outputs.

3.31.143.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.143.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       40
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       27
Removing temp directory.

3.31.144. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3767, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 37 gates and 71 wires to a netlist network with 34 inputs and 15 outputs.

3.31.144.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.144.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       24
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       15
Removing temp directory.

3.31.145. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3844, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.145.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.145.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.146. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3833, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.146.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.146.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.147. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3855, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.147.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.147.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.148. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4031, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.148.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.148.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.149. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4009, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 41 gates and 76 wires to a netlist network with 35 inputs and 18 outputs.

3.31.149.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.149.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       28
ABC RESULTS:               BUF cells:        5
ABC RESULTS:        internal signals:       23
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       18
Removing temp directory.

3.31.150. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4020, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 49 gates and 86 wires to a netlist network with 37 inputs and 24 outputs.

3.31.150.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.150.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       36
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       24
Removing temp directory.

3.31.151. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3536, synchronously reset by !$auto$rtlil.cc:2398:Or$9514
Extracted 71 gates and 78 wires to a netlist network with 7 inputs and 5 outputs.

3.31.151.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.151.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       11
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       11
ABC RESULTS:              NAND cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        9
ABC RESULTS:        internal signals:       66
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.152. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3910, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.152.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.152.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.153. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3899, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.153.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.153.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.154. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3976, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 45 gates and 81 wires to a netlist network with 36 inputs and 21 outputs.

3.31.154.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.154.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       21
Removing temp directory.

3.31.155. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3965, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 45 gates and 81 wires to a netlist network with 36 inputs and 21 outputs.

3.31.155.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.155.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       21
Removing temp directory.

3.31.156. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3954, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 45 gates and 81 wires to a netlist network with 36 inputs and 21 outputs.

3.31.156.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.156.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       21
Removing temp directory.

3.31.157. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3943, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 45 gates and 81 wires to a netlist network with 36 inputs and 21 outputs.

3.31.157.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.157.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       21
Removing temp directory.

3.31.158. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3932, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.158.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.158.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.159. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4185, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.159.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.159.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.160. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4174, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.160.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.160.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.161. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5142, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.161.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.161.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.162. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6319, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.162.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.162.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.163. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4152, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.163.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.163.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.164. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6308, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.164.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.164.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.165. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6297, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.165.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.165.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.166. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6286, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.166.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.166.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.167. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3998, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 49 gates and 86 wires to a netlist network with 37 inputs and 24 outputs.

3.31.167.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.167.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       36
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       24
Removing temp directory.

3.31.168. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3888, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.168.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.168.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.169. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3877, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 37 gates and 71 wires to a netlist network with 34 inputs and 15 outputs.

3.31.169.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.169.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       24
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       15
Removing temp directory.

3.31.170. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3866, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 53 gates and 91 wires to a netlist network with 38 inputs and 27 outputs.

3.31.170.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.170.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       40
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       27
Removing temp directory.

3.31.171. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6275, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.171.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.171.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.172. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6264, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.172.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.172.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.173. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6253, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.173.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.173.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.174. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4405, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.174.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.174.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.175. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4141, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.175.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.175.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.176. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6231, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.176.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.176.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.177. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6220, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.177.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.177.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.178. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6209, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.178.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.178.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.179. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6198, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.179.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.179.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.180. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6187, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.180.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.180.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.181. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6176, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.181.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.181.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.182. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4130, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.182.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.182.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.183. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6165, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.183.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.183.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.184. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4284, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.184.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.184.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.185. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6154, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.185.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.185.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.186. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6143, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.186.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.186.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.187. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6132, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 41 gates and 76 wires to a netlist network with 35 inputs and 18 outputs.

3.31.187.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.187.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       28
ABC RESULTS:               BUF cells:        5
ABC RESULTS:        internal signals:       23
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       18
Removing temp directory.

3.31.188. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6110, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.188.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.188.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.189. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6099, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.189.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.189.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.190. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6088, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.190.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.190.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.191. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4119, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.191.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.191.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.192. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6077, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.192.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.192.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.193. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4163, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.193.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.193.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.194. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6066, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.194.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.194.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.195. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6055, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.195.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.195.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.196. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6044, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.196.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.196.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.197. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6033, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.197.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.197.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.198. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6022, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.198.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.198.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.199. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4108, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.199.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.199.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.200. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6011, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.200.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.200.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.201. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5989, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.201.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.201.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.202. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4042, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 53 gates and 91 wires to a netlist network with 38 inputs and 27 outputs.

3.31.202.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.202.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       40
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       27
Removing temp directory.

3.31.203. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5978, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.203.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.203.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.204. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5967, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.204.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.204.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.205. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5956, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.205.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.205.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.206. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5945, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.206.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.206.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.207. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4097, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.207.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.207.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.208. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5934, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.208.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.208.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.209. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5923, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.209.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.209.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.210. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5912, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.210.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.210.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.211. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4394, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 53 gates and 91 wires to a netlist network with 38 inputs and 27 outputs.

3.31.211.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.211.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       40
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       27
Removing temp directory.

3.31.212. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3921, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.212.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.212.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.213. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5901, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.213.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.213.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.214. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5890, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.214.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.214.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.215. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5868, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.215.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.215.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.216. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4086, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.216.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.216.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.217. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5857, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.217.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.217.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.218. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5846, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.218.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.218.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.219. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5835, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.219.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.219.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.220. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5824, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.220.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.220.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.221. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3800, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.221.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.221.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.222. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5813, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.222.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.222.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.223. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5802, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.223.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.223.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.224. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4075, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.224.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.224.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.225. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5791, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.225.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.225.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.226. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5780, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.226.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.226.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.227. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5769, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.227.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.227.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.228. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5747, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.228.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.228.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.229. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5736, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.229.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.229.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.230. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3679, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.230.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.230.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.231. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5725, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.231.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.231.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.232. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4064, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.232.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.232.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.233. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5714, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.233.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.233.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.234. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5703, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.234.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.234.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.235. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5692, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.235.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.235.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.236. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3580, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 37 gates and 71 wires to a netlist network with 34 inputs and 15 outputs.

3.31.236.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.236.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       24
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       15
Removing temp directory.

3.31.237. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6352, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 37 gates and 75 wires to a netlist network with 38 inputs and 17 outputs.

3.31.237.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.237.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               XOR cells:        8
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.238. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6341, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.238.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.238.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.239. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5681, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.239.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.239.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.240. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4053, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 41 gates and 78 wires to a netlist network with 37 inputs and 16 outputs.

3.31.240.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.240.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       24
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       16
Removing temp directory.

3.31.241. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3987, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 41 gates and 76 wires to a netlist network with 35 inputs and 18 outputs.

3.31.241.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.241.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       28
ABC RESULTS:               BUF cells:        5
ABC RESULTS:        internal signals:       23
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       18
Removing temp directory.

3.31.242. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5560, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 45 gates and 81 wires to a netlist network with 36 inputs and 21 outputs.

3.31.242.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.242.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       21
Removing temp directory.

3.31.243. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5549, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.243.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.243.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.244. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6330, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.244.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.244.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.245. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5538, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.245.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.245.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.246. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6121, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 49 gates and 86 wires to a netlist network with 37 inputs and 24 outputs.

3.31.246.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.246.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       36
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       24
Removing temp directory.

3.31.247. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5615, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 101 wires to a netlist network with 40 inputs and 33 outputs.

3.31.247.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.247.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.248. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5670, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 53 gates and 91 wires to a netlist network with 38 inputs and 27 outputs.

3.31.248.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.248.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       40
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       27
Removing temp directory.

3.31.249. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3558, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.249.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.249.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.250. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5604, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.250.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.250.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.251. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5593, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 62 gates and 102 wires to a netlist network with 40 inputs and 34 outputs.

3.31.251.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.251.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       34
Removing temp directory.

3.31.252. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5582, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 61 wires to a netlist network with 30 inputs and 11 outputs.

3.31.252.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.252.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.253. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5648, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.253.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.253.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.254. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6242, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.254.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.254.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.255. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5571, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 45 gates and 81 wires to a netlist network with 36 inputs and 21 outputs.

3.31.255.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.255.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       21
Removing temp directory.

3.31.256. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5659, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 37 gates and 71 wires to a netlist network with 34 inputs and 15 outputs.

3.31.256.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.256.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       24
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       15
Removing temp directory.

3.31.257. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5626, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.257.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.257.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.258. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5505, synchronously reset by !$auto$rtlil.cc:2398:Or$6396
Extracted 58 gates and 98 wires to a netlist network with 40 inputs and 31 outputs.

3.31.258.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.258.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       44
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       31
Removing temp directory.

3.31.259. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5527, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.31.259.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.259.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.260. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3515, asynchronously reset by \rst
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 5 outputs.

3.31.260.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.260.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               NOT cells:        3
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.261. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !$auto$opt_reduce.cc:134:opt_pmux$3501, asynchronously reset by \rst
Extracted 1795 gates and 2834 wires to a netlist network with 1037 inputs and 306 outputs.

3.31.261.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.261.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:              XNOR cells:        9
ABC RESULTS:            ANDNOT cells:       20
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               NOR cells:        7
ABC RESULTS:               NOT cells:       16
ABC RESULTS:              NAND cells:      316
ABC RESULTS:               MUX cells:      878
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:                OR cells:       16
ABC RESULTS:               AND cells:      449
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:     1491
ABC RESULTS:           input signals:     1037
ABC RESULTS:          output signals:      306
Removing temp directory.

3.31.262. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3522, asynchronously reset by \rst
Extracted 2622 gates and 4726 wires to a netlist network with 2103 inputs and 290 outputs.

3.31.262.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.262.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:      370
ABC RESULTS:             ORNOT cells:      648
ABC RESULTS:               NOR cells:      242
ABC RESULTS:              XNOR cells:       17
ABC RESULTS:               XOR cells:       13
ABC RESULTS:              NAND cells:      994
ABC RESULTS:                OR cells:      478
ABC RESULTS:               AND cells:     1066
ABC RESULTS:               MUX cells:      967
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:     2333
ABC RESULTS:           input signals:     2103
ABC RESULTS:          output signals:      290
Removing temp directory.

3.31.263. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6368, asynchronously reset by \rst
Extracted 38 gates and 53 wires to a netlist network with 14 inputs and 13 outputs.

3.31.263.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.263.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOT cells:        5
ABC RESULTS:               NOR cells:        5
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               MUX cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               AND cells:        4
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:       13
Removing temp directory.

yosys> abc -dff

3.32. Executing ABC pass (technology mapping using ABC).

3.32.1. Summary of detected clock domains:
  61 cells in clk=\clk, en=$abc$56570$auto$opt_dff.cc:219:make_patterns_logic$4416, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  57 cells in clk=\clk, en=$abc$56692$auto$opt_dff.cc:219:make_patterns_logic$4372, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  57 cells in clk=\clk, en=$abc$56790$auto$opt_dff.cc:219:make_patterns_logic$4350, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  57 cells in clk=\clk, en=$abc$56888$auto$opt_dff.cc:219:make_patterns_logic$4328, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  60 cells in clk=\clk, en=$abc$56398$auto$opt_dff.cc:219:make_patterns_logic$4460, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  57 cells in clk=\clk, en=$abc$56472$auto$opt_dff.cc:219:make_patterns_logic$4438, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$abc$56435$auto$opt_dff.cc:219:make_patterns_logic$4449, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  33 cells in clk=\clk, en=$abc$56533$auto$opt_dff.cc:219:make_patterns_logic$4427, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  33 cells in clk=\clk, en=$abc$56631$auto$opt_dff.cc:219:make_patterns_logic$4383, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  33 cells in clk=\clk, en=$abc$56729$auto$opt_dff.cc:219:make_patterns_logic$4361, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  33 cells in clk=\clk, en=$abc$56827$auto$opt_dff.cc:219:make_patterns_logic$4339, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  49 cells in clk=\clk, en=$abc$55331$auto$opt_dff.cc:219:make_patterns_logic$4669, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  57 cells in clk=\clk, en=$abc$54963$auto$opt_dff.cc:219:make_patterns_logic$4746, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  62 cells in clk=\clk, en=$abc$55919$auto$opt_dff.cc:219:make_patterns_logic$4779, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  41 cells in clk=\clk, en=$abc$56324$auto$opt_dff.cc:219:make_patterns_logic$4658, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$abc$55564$auto$opt_dff.cc:219:make_patterns_logic$4614, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  49 cells in clk=\clk, en=$abc$55196$auto$opt_dff.cc:219:make_patterns_logic$4702, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$abc$56115$auto$opt_dff.cc:219:make_patterns_logic$4493, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  57 cells in clk=\clk, en=$abc$55723$auto$opt_dff.cc:219:make_patterns_logic$4581, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$55956$auto$opt_dff.cc:219:make_patterns_logic$4526, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$55625$auto$opt_dff.cc:219:make_patterns_logic$4603, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  49 cells in clk=\clk, en=$abc$55392$auto$opt_dff.cc:219:make_patterns_logic$4647, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  57 cells in clk=\clk, en=$abc$55233$auto$opt_dff.cc:219:make_patterns_logic$4691, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$abc$55000$auto$opt_dff.cc:219:make_patterns_logic$4735, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  57 cells in clk=\clk, en=$abc$56078$auto$opt_dff.cc:219:make_patterns_logic$4504, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$abc$55527$auto$opt_dff.cc:219:make_patterns_logic$4900, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$abc$55159$auto$opt_dff.cc:219:make_patterns_logic$5021, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$56176$auto$opt_dff.cc:219:make_patterns_logic$4482, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  49 cells in clk=\clk, en=$abc$55760$auto$opt_dff.cc:219:make_patterns_logic$4570, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$56213$auto$opt_dff.cc:219:make_patterns_logic$4471, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  33 cells in clk=\clk, en=$abc$56017$auto$opt_dff.cc:219:make_patterns_logic$4515, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  41 cells in clk=\clk, en=$abc$55821$auto$opt_dff.cc:219:make_patterns_logic$4559, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  53 cells in clk=\clk, en=$abc$55490$auto$opt_dff.cc:219:make_patterns_logic$4625, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  65 cells in clk=\clk, en=$abc$56274$auto$opt_dff.cc:219:make_patterns_logic$3547, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  45 cells in clk=\clk, en=$abc$55858$auto$opt_dff.cc:219:make_patterns_logic$4548, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  33 cells in clk=\clk, en=$abc$55662$auto$opt_dff.cc:219:make_patterns_logic$4592, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  37 cells in clk=\clk, en=$abc$55429$auto$opt_dff.cc:219:make_patterns_logic$4636, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  33 cells in clk=\clk, en=$abc$55294$auto$opt_dff.cc:219:make_patterns_logic$4680, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$55061$auto$opt_dff.cc:219:make_patterns_logic$4724, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  33 cells in clk=\clk, en=$abc$54902$auto$opt_dff.cc:219:make_patterns_logic$4757, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$abc$54547$auto$opt_dff.cc:219:make_patterns_logic$4834, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  57 cells in clk=\clk, en=$abc$52750$auto$opt_dff.cc:219:make_patterns_logic$5219, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$abc$53212$auto$opt_dff.cc:219:make_patterns_logic$5120, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  57 cells in clk=\clk, en=$abc$53628$auto$opt_dff.cc:219:make_patterns_logic$5043, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$abc$54020$auto$opt_dff.cc:219:make_patterns_logic$4955, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  57 cells in clk=\clk, en=$abc$54412$auto$opt_dff.cc:219:make_patterns_logic$4867, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  57 cells in clk=\clk, en=$abc$52689$auto$opt_dff.cc:219:make_patterns_logic$5758, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$abc$53151$auto$opt_dff.cc:219:make_patterns_logic$5637, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$abc$53567$auto$opt_dff.cc:219:make_patterns_logic$5516, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$abc$53983$auto$opt_dff.cc:219:make_patterns_logic$5395, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$abc$54375$auto$opt_dff.cc:219:make_patterns_logic$5274, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  49 cells in clk=\clk, en=$abc$52591$auto$opt_dff.cc:219:make_patterns_logic$5241, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$abc$52983$auto$opt_dff.cc:219:make_patterns_logic$5164, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  49 cells in clk=\clk, en=$abc$53469$auto$opt_dff.cc:219:make_patterns_logic$5065, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  45 cells in clk=\clk, en=$abc$53885$auto$opt_dff.cc:219:make_patterns_logic$4977, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  61 cells in clk=\clk, en=$abc$54277$auto$opt_dff.cc:219:make_patterns_logic$4889, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  41 cells in clk=\clk, en=$abc$54841$auto$opt_dff.cc:219:make_patterns_logic$4768, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  49 cells in clk=\clk, en=$abc$52885$auto$opt_dff.cc:219:make_patterns_logic$5186, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  57 cells in clk=\clk, en=$abc$53371$auto$opt_dff.cc:219:make_patterns_logic$5087, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  49 cells in clk=\clk, en=$abc$53787$auto$opt_dff.cc:219:make_patterns_logic$4999, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  57 cells in clk=\clk, en=$abc$54179$auto$opt_dff.cc:219:make_patterns_logic$4922, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  41 cells in clk=\clk, en=$abc$55098$auto$opt_dff.cc:219:make_patterns_logic$4713, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  41 cells in clk=\clk, en=$abc$52946$auto$opt_dff.cc:219:make_patterns_logic$5175, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  41 cells in clk=\clk, en=$abc$53408$auto$opt_dff.cc:219:make_patterns_logic$5076, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  41 cells in clk=\clk, en=$abc$53848$auto$opt_dff.cc:219:make_patterns_logic$4988, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$54216$auto$opt_dff.cc:219:make_patterns_logic$4911, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  30 cells in clk=\clk, en=$abc$54780$auto$opt_dff.cc:219:make_patterns_logic$4790, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  57 cells in clk=\clk, en=$abc$52787$auto$opt_dff.cc:219:make_patterns_logic$5208, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$53273$auto$opt_dff.cc:219:make_patterns_logic$5109, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$53665$auto$opt_dff.cc:219:make_patterns_logic$5032, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$54081$auto$opt_dff.cc:219:make_patterns_logic$4944, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  41 cells in clk=\clk, en=$abc$54449$auto$opt_dff.cc:219:make_patterns_logic$4856, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  30 cells in clk=\clk, en=$abc$54608$auto$opt_dff.cc:219:make_patterns_logic$4823, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$54743$auto$opt_dff.cc:219:make_patterns_logic$5153, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  53 cells in clk=\clk, en=$abc$53044$auto$opt_dff.cc:219:make_patterns_logic$5131, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  33 cells in clk=\clk, en=$abc$53506$auto$opt_dff.cc:219:make_patterns_logic$5054, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  45 cells in clk=\clk, en=$abc$53946$auto$opt_dff.cc:219:make_patterns_logic$4966, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  33 cells in clk=\clk, en=$abc$54314$auto$opt_dff.cc:219:make_patterns_logic$4878, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  58 cells in clk=\clk, en=$abc$54706$auto$opt_dff.cc:219:make_patterns_logic$4801, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  33 cells in clk=\clk, en=$abc$52848$auto$opt_dff.cc:219:make_patterns_logic$5197, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  33 cells in clk=\clk, en=$abc$53310$auto$opt_dff.cc:219:make_patterns_logic$5098, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  30 cells in clk=\clk, en=$abc$53726$auto$opt_dff.cc:219:make_patterns_logic$5010, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  33 cells in clk=\clk, en=$abc$54118$auto$opt_dff.cc:219:make_patterns_logic$4933, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  49 cells in clk=\clk, en=$abc$54510$auto$opt_dff.cc:219:make_patterns_logic$4845, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  34 cells in clk=\clk, en=$abc$54645$auto$opt_dff.cc:219:make_patterns_logic$4812, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  5 cells in clk=\clk, en=$abc$64047$auto$opt_dff.cc:219:make_patterns_logic$3515, arst=\rst, srst={ }
  4354 cells in clk=\clk, en=!$abc$64057$auto$opt_reduce.cc:134:opt_pmux$3501, arst=\rst, srst={ }
  26 cells in clk=\clk, en=$abc$63647$auto$opt_dff.cc:219:make_patterns_logic$5593, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  21 cells in clk=\clk, en=$abc$63610$auto$opt_dff.cc:219:make_patterns_logic$5604, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  18 cells in clk=\clk, en=$abc$63573$auto$opt_dff.cc:219:make_patterns_logic$3558, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  21 cells in clk=\clk, en=$abc$63405$auto$opt_dff.cc:219:make_patterns_logic$6121, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  30 cells in clk=\clk, en=$abc$63822$auto$opt_dff.cc:219:make_patterns_logic$5571, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  15 cells in clk=\clk, en=$abc$63709$auto$opt_dff.cc:219:make_patterns_logic$5582, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  19 cells in clk=\clk, en=$abc$63031$auto$opt_dff.cc:219:make_patterns_logic$6341, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  16 cells in clk=\clk, en=$abc$63748$auto$opt_dff.cc:219:make_patterns_logic$5648, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$63092$auto$opt_dff.cc:219:make_patterns_logic$5681, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  16 cells in clk=\clk, en=$abc$63331$auto$opt_dff.cc:219:make_patterns_logic$6330, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  18 cells in clk=\clk, en=$abc$62845$auto$opt_dff.cc:219:make_patterns_logic$5703, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  17 cells in clk=\clk, en=$abc$63175$auto$opt_dff.cc:219:make_patterns_logic$3987, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  21 cells in clk=\clk, en=$abc$62747$auto$opt_dff.cc:219:make_patterns_logic$4064, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  18 cells in clk=\clk, en=$abc$62784$auto$opt_dff.cc:219:make_patterns_logic$5714, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  16 cells in clk=\clk, en=$abc$63457$auto$opt_dff.cc:219:make_patterns_logic$5615, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  27 cells in clk=\clk, en=$abc$63951$auto$opt_dff.cc:219:make_patterns_logic$5505, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  20 cells in clk=\clk, en=$abc$62551$auto$opt_dff.cc:219:make_patterns_logic$5747, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  17 cells in clk=\clk, en=$abc$62673$auto$opt_dff.cc:219:make_patterns_logic$3679, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  15 cells in clk=\clk, en=$abc$63518$auto$opt_dff.cc:219:make_patterns_logic$5670, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  35 cells in clk=\clk, en=$abc$63785$auto$opt_dff.cc:219:make_patterns_logic$6242, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  13 cells in clk=\clk, en=$abc$63221$auto$opt_dff.cc:219:make_patterns_logic$5560, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  18 cells in clk=\clk, en=$abc$63270$auto$opt_dff.cc:219:make_patterns_logic$5549, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  19 cells in clk=\clk, en=$abc$62514$auto$opt_dff.cc:219:make_patterns_logic$5769, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  20 cells in clk=\clk, en=$abc$62477$auto$opt_dff.cc:219:make_patterns_logic$5780, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  21 cells in clk=\clk, en=$abc$62257$auto$opt_dff.cc:219:make_patterns_logic$5813, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  19 cells in clk=\clk, en=$abc$62085$auto$opt_dff.cc:219:make_patterns_logic$5846, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  21 cells in clk=\clk, en=$abc$61913$auto$opt_dff.cc:219:make_patterns_logic$5890, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  20 cells in clk=\clk, en=$abc$61686$auto$opt_dff.cc:219:make_patterns_logic$5923, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  20 cells in clk=\clk, en=$abc$61466$auto$opt_dff.cc:219:make_patterns_logic$5956, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  17 cells in clk=\clk, en=$abc$61313$auto$opt_dff.cc:219:make_patterns_logic$4042, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  21 cells in clk=\clk, en=$abc$61080$auto$opt_dff.cc:219:make_patterns_logic$6033, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  13 cells in clk=\clk, en=$abc$62355$auto$opt_dff.cc:219:make_patterns_logic$4075, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  19 cells in clk=\clk, en=$abc$62122$auto$opt_dff.cc:219:make_patterns_logic$5835, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  21 cells in clk=\clk, en=$abc$61987$auto$opt_dff.cc:219:make_patterns_logic$4086, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  13 cells in clk=\clk, en=$abc$61564$auto$opt_dff.cc:219:make_patterns_logic$4097, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$61527$auto$opt_dff.cc:219:make_patterns_logic$5945, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$62416$auto$opt_dff.cc:219:make_patterns_logic$5791, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  16 cells in clk=\clk, en=$abc$62024$auto$opt_dff.cc:219:make_patterns_logic$5857, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  22 cells in clk=\clk, en=$abc$61839$auto$opt_dff.cc:219:make_patterns_logic$3921, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  19 cells in clk=\clk, en=$abc$61368$auto$opt_dff.cc:219:make_patterns_logic$5978, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  21 cells in clk=\clk, en=$abc$61178$auto$opt_dff.cc:219:make_patterns_logic$4108, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  19 cells in clk=\clk, en=$abc$62612$auto$opt_dff.cc:219:make_patterns_logic$5736, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  18 cells in clk=\clk, en=$abc$62220$auto$opt_dff.cc:219:make_patterns_logic$3800, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  16 cells in clk=\clk, en=$abc$62183$auto$opt_dff.cc:219:make_patterns_logic$5824, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  15 cells in clk=\clk, en=$abc$61876$auto$opt_dff.cc:219:make_patterns_logic$5901, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  16 cells in clk=\clk, en=$abc$61625$auto$opt_dff.cc:219:make_patterns_logic$5934, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  22 cells in clk=\clk, en=$abc$61215$auto$opt_dff.cc:219:make_patterns_logic$6011, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  18 cells in clk=\clk, en=$abc$61043$auto$opt_dff.cc:219:make_patterns_logic$6044, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  19 cells in clk=\clk, en=$abc$62710$auto$opt_dff.cc:219:make_patterns_logic$5725, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$62318$auto$opt_dff.cc:219:make_patterns_logic$5802, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  18 cells in clk=\clk, en=$abc$61950$auto$opt_dff.cc:219:make_patterns_logic$5868, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  21 cells in clk=\clk, en=$abc$61784$auto$opt_dff.cc:219:make_patterns_logic$4394, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  16 cells in clk=\clk, en=$abc$61429$auto$opt_dff.cc:219:make_patterns_logic$5967, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  17 cells in clk=\clk, en=$abc$60982$auto$opt_dff.cc:219:make_patterns_logic$6055, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  41 cells in clk=\clk, en=$abc$57421$auto$opt_dff.cc:219:make_patterns_logic$4196, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  25 cells in clk=\clk, en=$abc$57482$auto$opt_dff.cc:219:make_patterns_logic$3822, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  21 cells in clk=\clk, en=$abc$59882$auto$opt_dff.cc:219:make_patterns_logic$6264, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  17 cells in clk=\clk, en=$abc$59462$auto$opt_dff.cc:219:make_patterns_logic$4152, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$57084$auto$opt_dff.cc:219:make_patterns_logic$4273, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  28 cells in clk=\clk, en=$abc$63129$auto$opt_dff.cc:219:make_patterns_logic$4053, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$62882$auto$opt_dff.cc:219:make_patterns_logic$5692, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  31 cells in clk=\clk, en=$abc$56925$auto$opt_dff.cc:219:make_patterns_logic$4317, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  37 cells in clk=\clk, en=$abc$57543$auto$opt_dff.cc:219:make_patterns_logic$3811, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  40 cells in clk=\clk, en=$abc$58773$auto$opt_dff.cc:219:make_patterns_logic$4009, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  21 cells in clk=\clk, en=$abc$57023$auto$opt_dff.cc:219:make_patterns_logic$4295, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  20 cells in clk=\clk, en=$abc$60298$auto$opt_dff.cc:219:make_patterns_logic$6187, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  21 cells in clk=\clk, en=$abc$60651$auto$opt_dff.cc:219:make_patterns_logic$6110, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  44 cells in clk=\clk, en=$abc$62986$auto$opt_dff.cc:219:make_patterns_logic$6352, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  21 cells in clk=\clk, en=$abc$59401$auto$opt_dff.cc:219:make_patterns_logic$6319, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  13 cells in clk=\clk, en=$abc$59821$auto$opt_dff.cc:219:make_patterns_logic$6275, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$60237$auto$opt_dff.cc:219:make_patterns_logic$6198, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  13 cells in clk=\clk, en=$abc$60605$auto$opt_dff.cc:219:make_patterns_logic$6132, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$56986$auto$opt_dff.cc:219:make_patterns_logic$4306, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  15 cells in clk=\clk, en=$abc$57384$auto$opt_dff.cc:219:make_patterns_logic$4207, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  37 cells in clk=\clk, en=$abc$58712$auto$opt_dff.cc:219:make_patterns_logic$4031, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  22 cells in clk=\clk, en=$abc$59364$auto$opt_dff.cc:219:make_patterns_logic$5142, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  49 cells in clk=\clk, en=$abc$61723$auto$opt_dff.cc:219:make_patterns_logic$5912, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  28 cells in clk=\clk, en=$abc$57775$auto$opt_dff.cc:219:make_patterns_logic$3613, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  26 cells in clk=\clk, en=$abc$58577$auto$opt_dff.cc:219:make_patterns_logic$3844, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  35 cells in clk=\clk, en=$abc$57830$auto$opt_dff.cc:219:make_patterns_logic$3602, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  41 cells in clk=\clk, en=$abc$59597$auto$opt_dff.cc:219:make_patterns_logic$6286, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  22 cells in clk=\clk, en=$abc$57873$auto$opt_dff.cc:219:make_patterns_logic$3668, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  32 cells in clk=\clk, en=$abc$58534$auto$opt_dff.cc:219:make_patterns_logic$3767, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  36 cells in clk=\clk, en=$abc$62943$auto$opt_dff.cc:219:make_patterns_logic$3580, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  17 cells in clk=\clk, en=$abc$61252$auto$opt_dff.cc:219:make_patterns_logic$5989, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  36 cells in clk=\clk, en=$abc$58675$auto$opt_dff.cc:219:make_patterns_logic$3855, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  19 cells in clk=\clk, en=$abc$57323$auto$opt_dff.cc:219:make_patterns_logic$4218, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  26 cells in clk=\clk, en=$abc$57604$auto$opt_dff.cc:219:make_patterns_logic$3591, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  31 cells in clk=\clk, en=$abc$57720$auto$opt_dff.cc:219:make_patterns_logic$3624, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$59205$auto$opt_dff.cc:219:make_patterns_logic$3932, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  38 cells in clk=\clk, en=$abc$59686$auto$opt_dff.cc:219:make_patterns_logic$3888, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  39 cells in clk=\clk, en=$abc$57971$auto$opt_dff.cc:219:make_patterns_logic$3646, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  37 cells in clk=\clk, en=$abc$58638$auto$opt_dff.cc:219:make_patterns_logic$3833, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  18 cells in clk=\clk, en=$abc$59766$auto$opt_dff.cc:219:make_patterns_logic$3866, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  17 cells in clk=\clk, en=$abc$60200$auto$opt_dff.cc:219:make_patterns_logic$6209, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  17 cells in clk=\clk, en=$abc$60568$auto$opt_dff.cc:219:make_patterns_logic$6143, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  21 cells in clk=\clk, en=$abc$60945$auto$opt_dff.cc:219:make_patterns_logic$6066, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  15 cells in clk=\clk, en=$abc$57286$auto$opt_dff.cc:219:make_patterns_logic$4229, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  38 cells in clk=\clk, en=$abc$57659$auto$opt_dff.cc:219:make_patterns_logic$3569, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  37 cells in clk=\clk, en=$abc$59723$auto$opt_dff.cc:219:make_patterns_logic$3877, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  13 cells in clk=\clk, en=$abc$59266$auto$opt_dff.cc:219:make_patterns_logic$4185, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  27 cells in clk=\clk, en=$abc$58911$auto$opt_dff.cc:219:make_patterns_logic$3910, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  36 cells in clk=\clk, en=$abc$59156$auto$opt_dff.cc:219:make_patterns_logic$3943, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  30 cells in clk=\clk, en=$abc$59303$auto$opt_dff.cc:219:make_patterns_logic$4174, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  37 cells in clk=\clk, en=$abc$58161$auto$opt_dff.cc:219:make_patterns_logic$3690, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  20 cells in clk=\clk, en=$abc$60688$auto$opt_dff.cc:219:make_patterns_logic$6099, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  17 cells in clk=\clk, en=$abc$60017$auto$opt_dff.cc:219:make_patterns_logic$4141, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  17 cells in clk=\clk, en=$abc$60396$auto$opt_dff.cc:219:make_patterns_logic$4130, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  21 cells in clk=\clk, en=$abc$57127$auto$opt_dff.cc:219:make_patterns_logic$4262, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  31 cells in clk=\clk, en=$abc$58271$auto$opt_dff.cc:219:make_patterns_logic$3745, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  31 cells in clk=\clk, en=$abc$58222$auto$opt_dff.cc:219:make_patterns_logic$3756, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  13 cells in clk=\clk, en=$abc$59919$auto$opt_dff.cc:219:make_patterns_logic$6253, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  35 cells in clk=\clk, en=$abc$59009$auto$opt_dff.cc:219:make_patterns_logic$3976, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  25 cells in clk=\clk, en=$abc$57922$auto$opt_dff.cc:219:make_patterns_logic$3657, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  18 cells in clk=\clk, en=$abc$58819$auto$opt_dff.cc:219:make_patterns_logic$4020, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  26 cells in clk=\clk, en=$abc$59107$auto$opt_dff.cc:219:make_patterns_logic$3954, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  17 cells in clk=\clk, en=$abc$60139$auto$opt_dff.cc:219:make_patterns_logic$6220, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  19 cells in clk=\clk, en=$abc$57225$auto$opt_dff.cc:219:make_patterns_logic$4240, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  31 cells in clk=\clk, en=$abc$58320$auto$opt_dff.cc:219:make_patterns_logic$3734, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  30 cells in clk=\clk, en=$abc$58479$auto$opt_dff.cc:219:make_patterns_logic$3778, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  27 cells in clk=\clk, en=$abc$59058$auto$opt_dff.cc:219:make_patterns_logic$3965, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  17 cells in clk=\clk, en=$abc$60507$auto$opt_dff.cc:219:make_patterns_logic$6154, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$60908$auto$opt_dff.cc:219:make_patterns_logic$4163, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  24 cells in clk=\clk, en=$abc$58112$auto$opt_dff.cc:219:make_patterns_logic$3701, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  32 cells in clk=\clk, en=$abc$58375$auto$opt_dff.cc:219:make_patterns_logic$3723, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$59499$auto$opt_dff.cc:219:make_patterns_logic$6308, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$60078$auto$opt_dff.cc:219:make_patterns_logic$6231, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$60470$auto$opt_dff.cc:219:make_patterns_logic$4284, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  13 cells in clk=\clk, en=$abc$60786$auto$opt_dff.cc:219:make_patterns_logic$4119, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  31 cells in clk=\clk, en=$abc$58020$auto$opt_dff.cc:219:make_patterns_logic$3635, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  24 cells in clk=\clk, en=$abc$58948$auto$opt_dff.cc:219:make_patterns_logic$3899, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$59980$auto$opt_dff.cc:219:make_patterns_logic$4405, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  19 cells in clk=\clk, en=$abc$60433$auto$opt_dff.cc:219:make_patterns_logic$6165, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  18 cells in clk=\clk, en=$abc$60847$auto$opt_dff.cc:219:make_patterns_logic$6077, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$57188$auto$opt_dff.cc:219:make_patterns_logic$4251, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  38 cells in clk=\clk, en=$abc$58063$auto$opt_dff.cc:219:make_patterns_logic$3712, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  35 cells in clk=\clk, en=$abc$58418$auto$opt_dff.cc:219:make_patterns_logic$3789, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  37 cells in clk=\clk, en=$abc$59634$auto$opt_dff.cc:219:make_patterns_logic$3998, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$59536$auto$opt_dff.cc:219:make_patterns_logic$6297, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  16 cells in clk=\clk, en=$abc$60335$auto$opt_dff.cc:219:make_patterns_logic$6176, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$60749$auto$opt_dff.cc:219:make_patterns_logic$6088, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$61141$auto$opt_dff.cc:219:make_patterns_logic$6022, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  25 cells in clk=\clk, en=$abc$63871$auto$opt_dff.cc:219:make_patterns_logic$5659, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  13 cells in clk=\clk, en=$abc$64010$auto$opt_dff.cc:219:make_patterns_logic$5527, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  40 cells in clk=\clk, en=$abc$58871$auto$opt_dff.cc:219:make_patterns_logic$3536, arst={ }, srst=!$abc$58871$auto$rtlil.cc:2398:Or$9514
  5876 cells in clk=\clk, en=$abc$65789$auto$opt_dff.cc:219:make_patterns_logic$3522, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$abc$56361$auto$opt_dff.cc:219:make_patterns_logic$4537, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  19 cells in clk=\clk, en=$abc$63914$auto$opt_dff.cc:219:make_patterns_logic$5626, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  2104 cells in clk=\clk, en=$abc$49296$auto$opt_dff.cc:219:make_patterns_logic$6359, arst={ }, srst=$abc$49296$auto$rtlil.cc:2547:NotGate$45882
  22 cells in clk=\clk, en=$abc$51401$auto$opt_dff.cc:219:make_patterns_logic$5494, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  16 cells in clk=\clk, en=$abc$63368$auto$opt_dff.cc:219:make_patterns_logic$5538, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$51462$auto$opt_dff.cc:219:make_patterns_logic$5483, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  22 cells in clk=\clk, en=$abc$51499$auto$opt_dff.cc:219:make_patterns_logic$5472, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$51560$auto$opt_dff.cc:219:make_patterns_logic$5461, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  22 cells in clk=\clk, en=$abc$51597$auto$opt_dff.cc:219:make_patterns_logic$5450, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$51658$auto$opt_dff.cc:219:make_patterns_logic$5439, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  22 cells in clk=\clk, en=$abc$51695$auto$opt_dff.cc:219:make_patterns_logic$5428, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$51756$auto$opt_dff.cc:219:make_patterns_logic$5417, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$51793$auto$opt_dff.cc:219:make_patterns_logic$5406, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$51854$auto$opt_dff.cc:219:make_patterns_logic$6000, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$51915$auto$opt_dff.cc:219:make_patterns_logic$5384, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  22 cells in clk=\clk, en=$abc$51955$auto$opt_dff.cc:219:make_patterns_logic$5373, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$52016$auto$opt_dff.cc:219:make_patterns_logic$5362, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  22 cells in clk=\clk, en=$abc$52053$auto$opt_dff.cc:219:make_patterns_logic$5351, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$52114$auto$opt_dff.cc:219:make_patterns_logic$5340, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  16 cells in clk=\clk, en=$abc$52151$auto$opt_dff.cc:219:make_patterns_logic$5329, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  20 cells in clk=\clk, en=$abc$52212$auto$opt_dff.cc:219:make_patterns_logic$5318, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$52249$auto$opt_dff.cc:219:make_patterns_logic$5879, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  25 cells in clk=\clk, en=$abc$52310$auto$opt_dff.cc:219:make_patterns_logic$5307, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$52371$auto$opt_dff.cc:219:make_patterns_logic$5296, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$52408$auto$opt_dff.cc:219:make_patterns_logic$5285, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  15 cells in clk=\clk, en=$abc$52469$auto$opt_dff.cc:219:make_patterns_logic$5263, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  23 cells in clk=\clk, en=$abc$52628$auto$opt_dff.cc:219:make_patterns_logic$5230, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  31 cells in clk=\clk, en=$abc$52530$auto$opt_dff.cc:219:make_patterns_logic$5252, arst={ }, srst=!$abc$63951$auto$rtlil.cc:2398:Or$6396
  28 cells in clk=\clk, en=$abc$70602$auto$opt_dff.cc:219:make_patterns_logic$6368, arst=\rst, srst={ }

3.32.2. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56570$auto$opt_dff.cc:219:make_patterns_logic$4416, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.32.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.2.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       41
ABC RESULTS:          output signals:       33
Removing temp directory.

3.32.3. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56692$auto$opt_dff.cc:219:make_patterns_logic$4372, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 57 gates and 97 wires to a netlist network with 40 inputs and 30 outputs.

3.32.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       44
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       30
Removing temp directory.

3.32.4. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56790$auto$opt_dff.cc:219:make_patterns_logic$4350, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 57 gates and 97 wires to a netlist network with 40 inputs and 30 outputs.

3.32.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       44
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       30
Removing temp directory.

3.32.5. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56888$auto$opt_dff.cc:219:make_patterns_logic$4328, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 57 gates and 97 wires to a netlist network with 40 inputs and 30 outputs.

3.32.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       44
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       30
Removing temp directory.

3.32.6. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56398$auto$opt_dff.cc:219:make_patterns_logic$4460, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 60 gates and 100 wires to a netlist network with 40 inputs and 33 outputs.

3.32.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.32.7. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56472$auto$opt_dff.cc:219:make_patterns_logic$4438, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 57 gates and 97 wires to a netlist network with 40 inputs and 30 outputs.

3.32.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       44
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       30
Removing temp directory.

3.32.8. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56435$auto$opt_dff.cc:219:make_patterns_logic$4449, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.32.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       41
ABC RESULTS:          output signals:       33
Removing temp directory.

3.32.9. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56533$auto$opt_dff.cc:219:make_patterns_logic$4427, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 12 outputs.

3.32.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:        7
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       12
Removing temp directory.

3.32.10. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56631$auto$opt_dff.cc:219:make_patterns_logic$4383, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 12 outputs.

3.32.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:        7
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       12
Removing temp directory.

3.32.11. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56729$auto$opt_dff.cc:219:make_patterns_logic$4361, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 12 outputs.

3.32.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:        7
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       12
Removing temp directory.

3.32.12. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56827$auto$opt_dff.cc:219:make_patterns_logic$4339, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 12 outputs.

3.32.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:        7
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       12
Removing temp directory.

3.32.13. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55331$auto$opt_dff.cc:219:make_patterns_logic$4669, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 49 gates and 87 wires to a netlist network with 38 inputs and 24 outputs.

3.32.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       36
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       24
Removing temp directory.

3.32.14. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54963$auto$opt_dff.cc:219:make_patterns_logic$4746, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 57 gates and 97 wires to a netlist network with 40 inputs and 30 outputs.

3.32.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       44
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       30
Removing temp directory.

3.32.15. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55919$auto$opt_dff.cc:219:make_patterns_logic$4779, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 62 gates and 104 wires to a netlist network with 42 inputs and 34 outputs.

3.32.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       42
ABC RESULTS:          output signals:       34
Removing temp directory.

3.32.16. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56324$auto$opt_dff.cc:219:make_patterns_logic$4658, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 41 gates and 77 wires to a netlist network with 36 inputs and 18 outputs.

3.32.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       28
ABC RESULTS:               BUF cells:        5
ABC RESULTS:        internal signals:       23
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       18
Removing temp directory.

3.32.17. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55564$auto$opt_dff.cc:219:make_patterns_logic$4614, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.32.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       41
ABC RESULTS:          output signals:       33
Removing temp directory.

3.32.18. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55196$auto$opt_dff.cc:219:make_patterns_logic$4702, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 49 gates and 87 wires to a netlist network with 38 inputs and 24 outputs.

3.32.18.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.18.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       36
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       24
Removing temp directory.

3.32.19. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56115$auto$opt_dff.cc:219:make_patterns_logic$4493, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.32.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.19.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       41
ABC RESULTS:          output signals:       33
Removing temp directory.

3.32.20. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55723$auto$opt_dff.cc:219:make_patterns_logic$4581, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 57 gates and 97 wires to a netlist network with 40 inputs and 30 outputs.

3.32.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.20.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       44
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       30
Removing temp directory.

3.32.21. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55956$auto$opt_dff.cc:219:make_patterns_logic$4526, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.32.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.21.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:        9
Removing temp directory.

3.32.22. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55625$auto$opt_dff.cc:219:make_patterns_logic$4603, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.32.22.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.22.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:        9
Removing temp directory.

3.32.23. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55392$auto$opt_dff.cc:219:make_patterns_logic$4647, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 49 gates and 87 wires to a netlist network with 38 inputs and 24 outputs.

3.32.23.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.23.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       36
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       24
Removing temp directory.

3.32.24. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55233$auto$opt_dff.cc:219:make_patterns_logic$4691, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 57 gates and 97 wires to a netlist network with 40 inputs and 30 outputs.

3.32.24.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.24.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       44
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       30
Removing temp directory.

3.32.25. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55000$auto$opt_dff.cc:219:make_patterns_logic$4735, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.32.25.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.25.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       41
ABC RESULTS:          output signals:       33
Removing temp directory.

3.32.26. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56078$auto$opt_dff.cc:219:make_patterns_logic$4504, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 57 gates and 97 wires to a netlist network with 40 inputs and 30 outputs.

3.32.26.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.26.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       44
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       30
Removing temp directory.

3.32.27. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55527$auto$opt_dff.cc:219:make_patterns_logic$4900, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.32.27.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.27.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       41
ABC RESULTS:          output signals:       33
Removing temp directory.

3.32.28. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55159$auto$opt_dff.cc:219:make_patterns_logic$5021, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.32.28.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.28.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       41
ABC RESULTS:          output signals:       33
Removing temp directory.

3.32.29. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56176$auto$opt_dff.cc:219:make_patterns_logic$4482, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.32.29.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.29.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:        9
Removing temp directory.

3.32.30. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55760$auto$opt_dff.cc:219:make_patterns_logic$4570, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 49 gates and 87 wires to a netlist network with 38 inputs and 24 outputs.

3.32.30.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.30.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       36
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       24
Removing temp directory.

3.32.31. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56213$auto$opt_dff.cc:219:make_patterns_logic$4471, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.32.31.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.31.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:        9
Removing temp directory.

3.32.32. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56017$auto$opt_dff.cc:219:make_patterns_logic$4515, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 12 outputs.

3.32.32.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.32.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:        7
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       12
Removing temp directory.

3.32.33. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55821$auto$opt_dff.cc:219:make_patterns_logic$4559, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 41 gates and 77 wires to a netlist network with 36 inputs and 18 outputs.

3.32.33.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.33.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       28
ABC RESULTS:               BUF cells:        5
ABC RESULTS:        internal signals:       23
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       18
Removing temp directory.

3.32.34. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55490$auto$opt_dff.cc:219:make_patterns_logic$4625, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 53 gates and 92 wires to a netlist network with 39 inputs and 27 outputs.

3.32.34.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.34.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       40
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       39
ABC RESULTS:          output signals:       27
Removing temp directory.

3.32.35. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56274$auto$opt_dff.cc:219:make_patterns_logic$3547, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 65 gates and 109 wires to a netlist network with 44 inputs and 35 outputs.

3.32.35.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.35.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       30
ABC RESULTS:           input signals:       44
ABC RESULTS:          output signals:       35
Removing temp directory.

3.32.36. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55858$auto$opt_dff.cc:219:make_patterns_logic$4548, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 45 gates and 82 wires to a netlist network with 37 inputs and 21 outputs.

3.32.36.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.36.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       21
Removing temp directory.

3.32.37. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55662$auto$opt_dff.cc:219:make_patterns_logic$4592, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 12 outputs.

3.32.37.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.37.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:        7
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       12
Removing temp directory.

3.32.38. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55429$auto$opt_dff.cc:219:make_patterns_logic$4636, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 37 gates and 72 wires to a netlist network with 35 inputs and 15 outputs.

3.32.38.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.38.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       24
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       15
Removing temp directory.

3.32.39. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55294$auto$opt_dff.cc:219:make_patterns_logic$4680, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 12 outputs.

3.32.39.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.39.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:        7
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       12
Removing temp directory.

3.32.40. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55061$auto$opt_dff.cc:219:make_patterns_logic$4724, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.32.40.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.40.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:        9
Removing temp directory.

3.32.41. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54902$auto$opt_dff.cc:219:make_patterns_logic$4757, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 12 outputs.

3.32.41.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.41.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:        7
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       12
Removing temp directory.

3.32.42. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54547$auto$opt_dff.cc:219:make_patterns_logic$4834, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.32.42.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.42.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       41
ABC RESULTS:          output signals:       33
Removing temp directory.

3.32.43. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52750$auto$opt_dff.cc:219:make_patterns_logic$5219, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 57 gates and 97 wires to a netlist network with 40 inputs and 30 outputs.

3.32.43.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.43.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       44
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       30
Removing temp directory.

3.32.44. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53212$auto$opt_dff.cc:219:make_patterns_logic$5120, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.32.44.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.44.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       41
ABC RESULTS:          output signals:       33
Removing temp directory.

3.32.45. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53628$auto$opt_dff.cc:219:make_patterns_logic$5043, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 57 gates and 97 wires to a netlist network with 40 inputs and 30 outputs.

3.32.45.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.45.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       44
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       30
Removing temp directory.

3.32.46. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54020$auto$opt_dff.cc:219:make_patterns_logic$4955, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.32.46.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.46.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       41
ABC RESULTS:          output signals:       33
Removing temp directory.

3.32.47. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54412$auto$opt_dff.cc:219:make_patterns_logic$4867, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 57 gates and 97 wires to a netlist network with 40 inputs and 30 outputs.

3.32.47.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.47.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       44
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       30
Removing temp directory.

3.32.48. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52689$auto$opt_dff.cc:219:make_patterns_logic$5758, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 57 gates and 97 wires to a netlist network with 40 inputs and 30 outputs.

3.32.48.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.48.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       44
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       30
Removing temp directory.

3.32.49. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53151$auto$opt_dff.cc:219:make_patterns_logic$5637, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.32.49.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.49.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       41
ABC RESULTS:          output signals:       33
Removing temp directory.

3.32.50. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53567$auto$opt_dff.cc:219:make_patterns_logic$5516, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.32.50.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.50.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       41
ABC RESULTS:          output signals:       33
Removing temp directory.

3.32.51. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53983$auto$opt_dff.cc:219:make_patterns_logic$5395, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.32.51.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.51.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       41
ABC RESULTS:          output signals:       33
Removing temp directory.

3.32.52. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54375$auto$opt_dff.cc:219:make_patterns_logic$5274, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.32.52.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.52.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       41
ABC RESULTS:          output signals:       33
Removing temp directory.

3.32.53. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52591$auto$opt_dff.cc:219:make_patterns_logic$5241, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 49 gates and 87 wires to a netlist network with 38 inputs and 24 outputs.

3.32.53.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.53.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       36
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       24
Removing temp directory.

3.32.54. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52983$auto$opt_dff.cc:219:make_patterns_logic$5164, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.32.54.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.54.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       41
ABC RESULTS:          output signals:       33
Removing temp directory.

3.32.55. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53469$auto$opt_dff.cc:219:make_patterns_logic$5065, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 49 gates and 87 wires to a netlist network with 38 inputs and 24 outputs.

3.32.55.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.55.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       36
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       24
Removing temp directory.

3.32.56. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53885$auto$opt_dff.cc:219:make_patterns_logic$4977, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 45 gates and 82 wires to a netlist network with 37 inputs and 21 outputs.

3.32.56.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.56.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       21
Removing temp directory.

3.32.57. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54277$auto$opt_dff.cc:219:make_patterns_logic$4889, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.32.57.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.57.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       48
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       41
ABC RESULTS:          output signals:       33
Removing temp directory.

3.32.58. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54841$auto$opt_dff.cc:219:make_patterns_logic$4768, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 41 gates and 77 wires to a netlist network with 36 inputs and 18 outputs.

3.32.58.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.58.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       28
ABC RESULTS:               BUF cells:        5
ABC RESULTS:        internal signals:       23
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       18
Removing temp directory.

3.32.59. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52885$auto$opt_dff.cc:219:make_patterns_logic$5186, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 49 gates and 87 wires to a netlist network with 38 inputs and 24 outputs.

3.32.59.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.59.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       36
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       24
Removing temp directory.

3.32.60. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53371$auto$opt_dff.cc:219:make_patterns_logic$5087, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 57 gates and 97 wires to a netlist network with 40 inputs and 30 outputs.

3.32.60.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.60.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       44
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       30
Removing temp directory.

3.32.61. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53787$auto$opt_dff.cc:219:make_patterns_logic$4999, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 49 gates and 87 wires to a netlist network with 38 inputs and 24 outputs.

3.32.61.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.61.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       36
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       24
Removing temp directory.

3.32.62. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54179$auto$opt_dff.cc:219:make_patterns_logic$4922, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 57 gates and 97 wires to a netlist network with 40 inputs and 30 outputs.

3.32.62.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.62.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       44
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       30
Removing temp directory.

3.32.63. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55098$auto$opt_dff.cc:219:make_patterns_logic$4713, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 41 gates and 77 wires to a netlist network with 36 inputs and 18 outputs.

3.32.63.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.63.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       28
ABC RESULTS:               BUF cells:        5
ABC RESULTS:        internal signals:       23
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       18
Removing temp directory.

3.32.64. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52946$auto$opt_dff.cc:219:make_patterns_logic$5175, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 41 gates and 77 wires to a netlist network with 36 inputs and 18 outputs.

3.32.64.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.64.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       28
ABC RESULTS:               BUF cells:        5
ABC RESULTS:        internal signals:       23
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       18
Removing temp directory.

3.32.65. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53408$auto$opt_dff.cc:219:make_patterns_logic$5076, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 41 gates and 77 wires to a netlist network with 36 inputs and 18 outputs.

3.32.65.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.65.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       28
ABC RESULTS:               BUF cells:        5
ABC RESULTS:        internal signals:       23
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       18
Removing temp directory.

3.32.66. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53848$auto$opt_dff.cc:219:make_patterns_logic$4988, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 41 gates and 77 wires to a netlist network with 36 inputs and 18 outputs.

3.32.66.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.66.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       28
ABC RESULTS:               BUF cells:        5
ABC RESULTS:        internal signals:       23
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       18
Removing temp directory.

3.32.67. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54216$auto$opt_dff.cc:219:make_patterns_logic$4911, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.32.67.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.67.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:        9
Removing temp directory.

3.32.68. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54780$auto$opt_dff.cc:219:make_patterns_logic$4790, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 30 gates and 62 wires to a netlist network with 32 inputs and 10 outputs.

3.32.68.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.68.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.69. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52787$auto$opt_dff.cc:219:make_patterns_logic$5208, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 57 gates and 97 wires to a netlist network with 40 inputs and 30 outputs.

3.32.69.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.69.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       44
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       30
Removing temp directory.

3.32.70. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53273$auto$opt_dff.cc:219:make_patterns_logic$5109, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.32.70.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.70.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:        9
Removing temp directory.

3.32.71. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53665$auto$opt_dff.cc:219:make_patterns_logic$5032, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.32.71.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.71.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:        9
Removing temp directory.

3.32.72. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54081$auto$opt_dff.cc:219:make_patterns_logic$4944, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.32.72.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.72.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:        9
Removing temp directory.

3.32.73. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54449$auto$opt_dff.cc:219:make_patterns_logic$4856, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 41 gates and 77 wires to a netlist network with 36 inputs and 18 outputs.

3.32.73.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.73.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       28
ABC RESULTS:               BUF cells:        5
ABC RESULTS:        internal signals:       23
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       18
Removing temp directory.

3.32.74. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54608$auto$opt_dff.cc:219:make_patterns_logic$4823, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 30 gates and 62 wires to a netlist network with 32 inputs and 10 outputs.

3.32.74.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.74.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.75. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54743$auto$opt_dff.cc:219:make_patterns_logic$5153, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 9 outputs.

3.32.75.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.75.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:        9
Removing temp directory.

3.32.76. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53044$auto$opt_dff.cc:219:make_patterns_logic$5131, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 53 gates and 91 wires to a netlist network with 38 inputs and 29 outputs.

3.32.76.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.76.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        8
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       29
Removing temp directory.

3.32.77. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53506$auto$opt_dff.cc:219:make_patterns_logic$5054, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 12 outputs.

3.32.77.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.77.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:        7
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       12
Removing temp directory.

3.32.78. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53946$auto$opt_dff.cc:219:make_patterns_logic$4966, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 45 gates and 82 wires to a netlist network with 37 inputs and 21 outputs.

3.32.78.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.78.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       21
Removing temp directory.

3.32.79. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54314$auto$opt_dff.cc:219:make_patterns_logic$4878, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 12 outputs.

3.32.79.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.79.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:        7
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       12
Removing temp directory.

3.32.80. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54706$auto$opt_dff.cc:219:make_patterns_logic$4801, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 58 gates and 99 wires to a netlist network with 41 inputs and 31 outputs.

3.32.80.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.80.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       44
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       41
ABC RESULTS:          output signals:       31
Removing temp directory.

3.32.81. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52848$auto$opt_dff.cc:219:make_patterns_logic$5197, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 12 outputs.

3.32.81.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.81.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:        7
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       12
Removing temp directory.

3.32.82. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53310$auto$opt_dff.cc:219:make_patterns_logic$5098, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 12 outputs.

3.32.82.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.82.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:        7
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       12
Removing temp directory.

3.32.83. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53726$auto$opt_dff.cc:219:make_patterns_logic$5010, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 30 gates and 62 wires to a netlist network with 32 inputs and 10 outputs.

3.32.83.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.83.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.84. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54118$auto$opt_dff.cc:219:make_patterns_logic$4933, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 12 outputs.

3.32.84.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.84.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:        7
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       12
Removing temp directory.

3.32.85. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54510$auto$opt_dff.cc:219:make_patterns_logic$4845, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 49 gates and 87 wires to a netlist network with 38 inputs and 24 outputs.

3.32.85.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.85.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       36
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       24
Removing temp directory.

3.32.86. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54645$auto$opt_dff.cc:219:make_patterns_logic$4812, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 34 gates and 69 wires to a netlist network with 35 inputs and 13 outputs.

3.32.86.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.86.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:        7
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       13
Removing temp directory.

3.32.87. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$64047$auto$opt_dff.cc:219:make_patterns_logic$3515, asynchronously reset by \rst
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.32.87.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.87.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        2
Removing temp directory.

3.32.88. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !$abc$64057$auto$opt_reduce.cc:134:opt_pmux$3501, asynchronously reset by \rst
Extracted 4334 gates and 6086 wires to a netlist network with 1752 inputs and 2066 outputs.

3.32.88.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.88.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:             ORNOT cells:       63
ABC RESULTS:               NOT cells:       12
ABC RESULTS:               NOR cells:        6
ABC RESULTS:               MUX cells:     3510
ABC RESULTS:                OR cells:       37
ABC RESULTS:              NAND cells:     1052
ABC RESULTS:            ANDNOT cells:       19
ABC RESULTS:              ZERO cells:        2
ABC RESULTS:               ONE cells:        2
ABC RESULTS:               BUF cells:        8
ABC RESULTS:               AND cells:      444
ABC RESULTS:        internal signals:     2268
ABC RESULTS:           input signals:     1752
ABC RESULTS:          output signals:     2066
Removing temp directory.

3.32.89. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$63647$auto$opt_dff.cc:219:make_patterns_logic$5593, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 26 gates and 54 wires to a netlist network with 28 inputs and 19 outputs.

3.32.89.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.89.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       14
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       19
Removing temp directory.

3.32.90. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$63610$auto$opt_dff.cc:219:make_patterns_logic$5604, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 17 outputs.

3.32.90.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.90.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        7
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       17
Removing temp directory.

3.32.91. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$63573$auto$opt_dff.cc:219:make_patterns_logic$3558, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 14 outputs.

3.32.91.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.91.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       14
Removing temp directory.

3.32.92. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$63405$auto$opt_dff.cc:219:make_patterns_logic$6121, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 17 outputs.

3.32.92.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.92.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       17
Removing temp directory.

3.32.93. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$63822$auto$opt_dff.cc:219:make_patterns_logic$5571, synchronously reset by !$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 30 gates and 57 wires to a netlist network with 27 inputs and 23 outputs.

3.32.93.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.93.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       14
ABC RESULTS:               BUF cells:       14
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       23
Removing temp directory.

3.32.94. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$63709$auto$opt_dff.cc:219:make_patterns_logic$5582, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 9 outputs.

3.32.94.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.94.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               BUF cells:       15
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:        9
Removing temp directory.

3.32.95. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$63031$auto$opt_dff.cc:219:make_patterns_logic$6341, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 15 outputs.

3.32.95.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.95.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        5
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:       15
Removing temp directory.

3.32.96. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$63748$auto$opt_dff.cc:219:make_patterns_logic$5648, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 10 outputs.

3.32.96.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.96.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               BUF cells:       15
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.97. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$63092$auto$opt_dff.cc:219:make_patterns_logic$5681, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 56 wires to a netlist network with 27 inputs and 19 outputs.

3.32.97.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.97.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       19
Removing temp directory.

3.32.98. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$63331$auto$opt_dff.cc:219:make_patterns_logic$6330, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 12 outputs.

3.32.98.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.98.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        3
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       12
Removing temp directory.

3.32.99. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$62845$auto$opt_dff.cc:219:make_patterns_logic$5703, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 14 outputs.

3.32.99.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.99.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       14
Removing temp directory.

3.32.100. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$63175$auto$opt_dff.cc:219:make_patterns_logic$3987, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 13 outputs.

3.32.100.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.100.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       13
Removing temp directory.

3.32.101. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$62747$auto$opt_dff.cc:219:make_patterns_logic$4064, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 17 outputs.

3.32.101.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.101.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       17
Removing temp directory.

3.32.102. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$62784$auto$opt_dff.cc:219:make_patterns_logic$5714, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 14 outputs.

3.32.102.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.102.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       14
Removing temp directory.

3.32.103. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$63457$auto$opt_dff.cc:219:make_patterns_logic$5615, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 12 outputs.

3.32.103.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.103.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       12
Removing temp directory.

3.32.104. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$63951$auto$opt_dff.cc:219:make_patterns_logic$5505, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 27 gates and 55 wires to a netlist network with 28 inputs and 20 outputs.

3.32.104.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.104.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       14
ABC RESULTS:               BUF cells:       14
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       20
Removing temp directory.

3.32.105. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$62551$auto$opt_dff.cc:219:make_patterns_logic$5747, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 16 outputs.

3.32.105.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.105.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        7
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:       16
Removing temp directory.

3.32.106. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$62673$auto$opt_dff.cc:219:make_patterns_logic$3679, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 13 outputs.

3.32.106.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.106.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       13
Removing temp directory.

3.32.107. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$63518$auto$opt_dff.cc:219:make_patterns_logic$5670, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 15 gates and 32 wires to a netlist network with 17 inputs and 11 outputs.

3.32.107.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.107.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       11
Removing temp directory.

3.32.108. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$63785$auto$opt_dff.cc:219:make_patterns_logic$6242, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 35 gates and 65 wires to a netlist network with 30 inputs and 24 outputs.

3.32.108.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.108.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       22
ABC RESULTS:               BUF cells:       11
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       24
Removing temp directory.

3.32.109. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$63221$auto$opt_dff.cc:219:make_patterns_logic$5560, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 9 outputs.

3.32.109.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.109.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        9
Removing temp directory.

3.32.110. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$63270$auto$opt_dff.cc:219:make_patterns_logic$5549, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 14 outputs.

3.32.110.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.110.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        5
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       14
Removing temp directory.

3.32.111. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$62514$auto$opt_dff.cc:219:make_patterns_logic$5769, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 12 outputs.

3.32.111.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.111.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        6
ABC RESULTS:               BUF cells:       14
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:       12
Removing temp directory.

3.32.112. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$62477$auto$opt_dff.cc:219:make_patterns_logic$5780, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 16 outputs.

3.32.112.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.112.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        7
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:       16
Removing temp directory.

3.32.113. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$62257$auto$opt_dff.cc:219:make_patterns_logic$5813, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 17 outputs.

3.32.113.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.113.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        7
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       17
Removing temp directory.

3.32.114. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$62085$auto$opt_dff.cc:219:make_patterns_logic$5846, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 15 outputs.

3.32.114.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.114.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        6
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:       15
Removing temp directory.

3.32.115. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61913$auto$opt_dff.cc:219:make_patterns_logic$5890, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 17 outputs.

3.32.115.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.115.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       17
Removing temp directory.

3.32.116. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61686$auto$opt_dff.cc:219:make_patterns_logic$5923, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 16 outputs.

3.32.116.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.116.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        6
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:       16
Removing temp directory.

3.32.117. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61466$auto$opt_dff.cc:219:make_patterns_logic$5956, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 16 outputs.

3.32.117.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.117.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        7
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:       16
Removing temp directory.

3.32.118. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61313$auto$opt_dff.cc:219:make_patterns_logic$4042, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 13 outputs.

3.32.118.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.118.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       13
Removing temp directory.

3.32.119. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61080$auto$opt_dff.cc:219:make_patterns_logic$6033, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 17 outputs.

3.32.119.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.119.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        7
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       17
Removing temp directory.

3.32.120. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$62355$auto$opt_dff.cc:219:make_patterns_logic$4075, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 9 outputs.

3.32.120.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.120.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        9
Removing temp directory.

3.32.121. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$62122$auto$opt_dff.cc:219:make_patterns_logic$5835, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 15 outputs.

3.32.121.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.121.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        5
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:       15
Removing temp directory.

3.32.122. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61987$auto$opt_dff.cc:219:make_patterns_logic$4086, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 17 outputs.

3.32.122.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.122.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       17
Removing temp directory.

3.32.123. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61564$auto$opt_dff.cc:219:make_patterns_logic$4097, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 9 outputs.

3.32.123.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.123.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        9
Removing temp directory.

3.32.124. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61527$auto$opt_dff.cc:219:make_patterns_logic$5945, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 10 outputs.

3.32.124.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.124.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.125. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$62416$auto$opt_dff.cc:219:make_patterns_logic$5791, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 10 outputs.

3.32.125.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.125.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.126. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$62024$auto$opt_dff.cc:219:make_patterns_logic$5857, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 12 outputs.

3.32.126.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.126.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       12
Removing temp directory.

3.32.127. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61839$auto$opt_dff.cc:219:make_patterns_logic$3921, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 18 outputs.

3.32.127.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.127.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       18
Removing temp directory.

3.32.128. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61368$auto$opt_dff.cc:219:make_patterns_logic$5978, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 15 outputs.

3.32.128.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.128.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        5
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:       15
Removing temp directory.

3.32.129. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61178$auto$opt_dff.cc:219:make_patterns_logic$4108, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 17 outputs.

3.32.129.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.129.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       17
Removing temp directory.

3.32.130. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$62612$auto$opt_dff.cc:219:make_patterns_logic$5736, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 15 outputs.

3.32.130.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.130.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:       15
Removing temp directory.

3.32.131. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$62220$auto$opt_dff.cc:219:make_patterns_logic$3800, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 14 outputs.

3.32.131.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.131.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       14
Removing temp directory.

3.32.132. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$62183$auto$opt_dff.cc:219:make_patterns_logic$5824, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 12 outputs.

3.32.132.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.132.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        3
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       12
Removing temp directory.

3.32.133. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61876$auto$opt_dff.cc:219:make_patterns_logic$5901, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 15 gates and 32 wires to a netlist network with 17 inputs and 11 outputs.

3.32.133.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.133.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       11
Removing temp directory.

3.32.134. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61625$auto$opt_dff.cc:219:make_patterns_logic$5934, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 12 outputs.

3.32.134.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.134.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       12
Removing temp directory.

3.32.135. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61215$auto$opt_dff.cc:219:make_patterns_logic$6011, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 18 outputs.

3.32.135.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.135.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       18
Removing temp directory.

3.32.136. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61043$auto$opt_dff.cc:219:make_patterns_logic$6044, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 14 outputs.

3.32.136.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.136.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       14
Removing temp directory.

3.32.137. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$62710$auto$opt_dff.cc:219:make_patterns_logic$5725, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 15 outputs.

3.32.137.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.137.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:       15
Removing temp directory.

3.32.138. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$62318$auto$opt_dff.cc:219:make_patterns_logic$5802, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 10 outputs.

3.32.138.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.138.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.139. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61950$auto$opt_dff.cc:219:make_patterns_logic$5868, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 14 outputs.

3.32.139.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.139.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       14
Removing temp directory.

3.32.140. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61784$auto$opt_dff.cc:219:make_patterns_logic$4394, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 17 outputs.

3.32.140.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.140.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       17
Removing temp directory.

3.32.141. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61429$auto$opt_dff.cc:219:make_patterns_logic$5967, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 12 outputs.

3.32.141.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.141.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        3
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       12
Removing temp directory.

3.32.142. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60982$auto$opt_dff.cc:219:make_patterns_logic$6055, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 13 outputs.

3.32.142.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.142.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       13
Removing temp directory.

3.32.143. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57421$auto$opt_dff.cc:219:make_patterns_logic$4196, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 41 gates and 74 wires to a netlist network with 33 inputs and 25 outputs.

3.32.143.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.143.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       28
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       25
Removing temp directory.

3.32.144. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57482$auto$opt_dff.cc:219:make_patterns_logic$3822, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 13 outputs.

3.32.144.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.144.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       12
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       13
Removing temp directory.

3.32.145. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59882$auto$opt_dff.cc:219:make_patterns_logic$6264, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 17 outputs.

3.32.145.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.145.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       17
Removing temp directory.

3.32.146. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59462$auto$opt_dff.cc:219:make_patterns_logic$4152, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 13 outputs.

3.32.146.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.146.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       13
Removing temp directory.

3.32.147. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57084$auto$opt_dff.cc:219:make_patterns_logic$4273, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 10 outputs.

3.32.147.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.147.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.148. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$63129$auto$opt_dff.cc:219:make_patterns_logic$4053, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 28 gates and 55 wires to a netlist network with 27 inputs and 17 outputs.

3.32.148.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.148.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       14
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       17
Removing temp directory.

3.32.149. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$62882$auto$opt_dff.cc:219:make_patterns_logic$5692, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 56 wires to a netlist network with 27 inputs and 15 outputs.

3.32.149.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.149.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       14
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       15
Removing temp directory.

3.32.150. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56925$auto$opt_dff.cc:219:make_patterns_logic$4317, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 60 wires to a netlist network with 29 inputs and 21 outputs.

3.32.150.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.150.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       18
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       21
Removing temp directory.

3.32.151. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57543$auto$opt_dff.cc:219:make_patterns_logic$3811, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 37 gates and 66 wires to a netlist network with 29 inputs and 21 outputs.

3.32.151.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.151.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       24
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       21
Removing temp directory.

3.32.152. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58773$auto$opt_dff.cc:219:make_patterns_logic$4009, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 40 gates and 73 wires to a netlist network with 33 inputs and 24 outputs.

3.32.152.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.152.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       27
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       24
Removing temp directory.

3.32.153. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57023$auto$opt_dff.cc:219:make_patterns_logic$4295, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 17 outputs.

3.32.153.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.153.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       17
Removing temp directory.

3.32.154. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60298$auto$opt_dff.cc:219:make_patterns_logic$6187, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 16 outputs.

3.32.154.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.154.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        7
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:       16
Removing temp directory.

3.32.155. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60651$auto$opt_dff.cc:219:make_patterns_logic$6110, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 17 outputs.

3.32.155.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.155.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       17
Removing temp directory.

3.32.156. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$62986$auto$opt_dff.cc:219:make_patterns_logic$6352, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 44 gates and 79 wires to a netlist network with 35 inputs and 28 outputs.

3.32.156.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.156.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        7
ABC RESULTS:               MUX cells:       24
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       28
Removing temp directory.

3.32.157. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59401$auto$opt_dff.cc:219:make_patterns_logic$6319, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 17 outputs.

3.32.157.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.157.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        7
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       17
Removing temp directory.

3.32.158. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59821$auto$opt_dff.cc:219:make_patterns_logic$6275, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 9 outputs.

3.32.158.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.158.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        9
Removing temp directory.

3.32.159. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60237$auto$opt_dff.cc:219:make_patterns_logic$6198, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 10 outputs.

3.32.159.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.159.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.160. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60605$auto$opt_dff.cc:219:make_patterns_logic$6132, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 9 outputs.

3.32.160.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.160.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        9
Removing temp directory.

3.32.161. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56986$auto$opt_dff.cc:219:make_patterns_logic$4306, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 10 outputs.

3.32.161.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.161.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.162. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57384$auto$opt_dff.cc:219:make_patterns_logic$4207, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 15 gates and 32 wires to a netlist network with 17 inputs and 11 outputs.

3.32.162.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.162.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       11
Removing temp directory.

3.32.163. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58712$auto$opt_dff.cc:219:make_patterns_logic$4031, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 37 gates and 67 wires to a netlist network with 30 inputs and 21 outputs.

3.32.163.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.163.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       24
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       21
Removing temp directory.

3.32.164. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59364$auto$opt_dff.cc:219:make_patterns_logic$5142, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 18 outputs.

3.32.164.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.164.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       18
Removing temp directory.

3.32.165. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61723$auto$opt_dff.cc:219:make_patterns_logic$5912, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 49 gates and 84 wires to a netlist network with 35 inputs and 27 outputs.

3.32.165.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.165.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       36
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       27
Removing temp directory.

3.32.166. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57775$auto$opt_dff.cc:219:make_patterns_logic$3613, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 28 gates and 57 wires to a netlist network with 29 inputs and 15 outputs.

3.32.166.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.166.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       15
ABC RESULTS:               BUF cells:       11
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       15
Removing temp directory.

3.32.167. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58577$auto$opt_dff.cc:219:make_patterns_logic$3844, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 26 gates and 53 wires to a netlist network with 27 inputs and 13 outputs.

3.32.167.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.167.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       11
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       13
Removing temp directory.

3.32.168. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57830$auto$opt_dff.cc:219:make_patterns_logic$3602, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 35 gates and 65 wires to a netlist network with 30 inputs and 20 outputs.

3.32.168.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.168.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       21
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       20
Removing temp directory.

3.32.169. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59597$auto$opt_dff.cc:219:make_patterns_logic$6286, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 41 gates and 74 wires to a netlist network with 33 inputs and 25 outputs.

3.32.169.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.169.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       28
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       25
Removing temp directory.

3.32.170. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57873$auto$opt_dff.cc:219:make_patterns_logic$3668, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 10 outputs.

3.32.170.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.170.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.171. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58534$auto$opt_dff.cc:219:make_patterns_logic$3767, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 32 gates and 62 wires to a netlist network with 30 inputs and 18 outputs.

3.32.171.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.171.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       19
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       14
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       18
Removing temp directory.

3.32.172. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$62943$auto$opt_dff.cc:219:make_patterns_logic$3580, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 36 gates and 67 wires to a netlist network with 31 inputs and 21 outputs.

3.32.172.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.172.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:       21
Removing temp directory.

3.32.173. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61252$auto$opt_dff.cc:219:make_patterns_logic$5989, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 13 outputs.

3.32.173.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.173.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       13
Removing temp directory.

3.32.174. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58675$auto$opt_dff.cc:219:make_patterns_logic$3855, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 36 gates and 67 wires to a netlist network with 31 inputs and 21 outputs.

3.32.174.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.174.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:       21
Removing temp directory.

3.32.175. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57323$auto$opt_dff.cc:219:make_patterns_logic$4218, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 15 outputs.

3.32.175.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.175.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        6
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:       15
Removing temp directory.

3.32.176. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57604$auto$opt_dff.cc:219:make_patterns_logic$3591, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 26 gates and 53 wires to a netlist network with 27 inputs and 13 outputs.

3.32.176.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.176.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       11
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       13
Removing temp directory.

3.32.177. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57720$auto$opt_dff.cc:219:make_patterns_logic$3624, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 60 wires to a netlist network with 29 inputs and 17 outputs.

3.32.177.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.177.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       18
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       14
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       17
Removing temp directory.

3.32.178. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59205$auto$opt_dff.cc:219:make_patterns_logic$3932, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 10 outputs.

3.32.178.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.178.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.179. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59686$auto$opt_dff.cc:219:make_patterns_logic$3888, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 38 gates and 68 wires to a netlist network with 30 inputs and 22 outputs.

3.32.179.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.179.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       25
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       22
Removing temp directory.

3.32.180. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57971$auto$opt_dff.cc:219:make_patterns_logic$3646, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 39 gates and 70 wires to a netlist network with 31 inputs and 23 outputs.

3.32.180.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.180.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       25
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:       23
Removing temp directory.

3.32.181. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58638$auto$opt_dff.cc:219:make_patterns_logic$3833, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 37 gates and 66 wires to a netlist network with 29 inputs and 21 outputs.

3.32.181.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.181.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       24
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       21
Removing temp directory.

3.32.182. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59766$auto$opt_dff.cc:219:make_patterns_logic$3866, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 14 outputs.

3.32.182.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.182.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       14
Removing temp directory.

3.32.183. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60200$auto$opt_dff.cc:219:make_patterns_logic$6209, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 13 outputs.

3.32.183.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.183.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       13
Removing temp directory.

3.32.184. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60568$auto$opt_dff.cc:219:make_patterns_logic$6143, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 13 outputs.

3.32.184.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.184.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       13
Removing temp directory.

3.32.185. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60945$auto$opt_dff.cc:219:make_patterns_logic$6066, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 14 outputs.

3.32.185.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.185.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       14
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       14
Removing temp directory.

3.32.186. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57286$auto$opt_dff.cc:219:make_patterns_logic$4229, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 15 gates and 32 wires to a netlist network with 17 inputs and 11 outputs.

3.32.186.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.186.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       11
Removing temp directory.

3.32.187. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57659$auto$opt_dff.cc:219:make_patterns_logic$3569, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 38 gates and 68 wires to a netlist network with 30 inputs and 22 outputs.

3.32.187.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.187.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       24
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       22
Removing temp directory.

3.32.188. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59723$auto$opt_dff.cc:219:make_patterns_logic$3877, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 37 gates and 66 wires to a netlist network with 29 inputs and 21 outputs.

3.32.188.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.188.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       24
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       21
Removing temp directory.

3.32.189. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59266$auto$opt_dff.cc:219:make_patterns_logic$4185, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 9 outputs.

3.32.189.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.189.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        9
Removing temp directory.

3.32.190. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58911$auto$opt_dff.cc:219:make_patterns_logic$3910, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 27 gates and 55 wires to a netlist network with 28 inputs and 14 outputs.

3.32.190.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.190.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       14
ABC RESULTS:               BUF cells:       11
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       14
Removing temp directory.

3.32.191. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59156$auto$opt_dff.cc:219:make_patterns_logic$3943, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 36 gates and 67 wires to a netlist network with 31 inputs and 21 outputs.

3.32.191.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.191.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:       21
Removing temp directory.

3.32.192. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59303$auto$opt_dff.cc:219:make_patterns_logic$4174, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 30 gates and 58 wires to a netlist network with 28 inputs and 20 outputs.

3.32.192.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.192.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       17
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       20
Removing temp directory.

3.32.193. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58161$auto$opt_dff.cc:219:make_patterns_logic$3690, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 37 gates and 66 wires to a netlist network with 29 inputs and 21 outputs.

3.32.193.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.193.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       24
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       21
Removing temp directory.

3.32.194. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60688$auto$opt_dff.cc:219:make_patterns_logic$6099, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 16 outputs.

3.32.194.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.194.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        7
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:       16
Removing temp directory.

3.32.195. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60017$auto$opt_dff.cc:219:make_patterns_logic$4141, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 13 outputs.

3.32.195.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.195.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       13
Removing temp directory.

3.32.196. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60396$auto$opt_dff.cc:219:make_patterns_logic$4130, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 13 outputs.

3.32.196.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.196.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       13
Removing temp directory.

3.32.197. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57127$auto$opt_dff.cc:219:make_patterns_logic$4262, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 17 outputs.

3.32.197.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.197.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       17
Removing temp directory.

3.32.198. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58271$auto$opt_dff.cc:219:make_patterns_logic$3745, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 60 wires to a netlist network with 29 inputs and 17 outputs.

3.32.198.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.198.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       18
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       14
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       17
Removing temp directory.

3.32.199. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58222$auto$opt_dff.cc:219:make_patterns_logic$3756, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 60 wires to a netlist network with 29 inputs and 17 outputs.

3.32.199.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.199.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       18
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       14
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       17
Removing temp directory.

3.32.200. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59919$auto$opt_dff.cc:219:make_patterns_logic$6253, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 9 outputs.

3.32.200.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.200.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        9
Removing temp directory.

3.32.201. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59009$auto$opt_dff.cc:219:make_patterns_logic$3976, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 35 gates and 65 wires to a netlist network with 30 inputs and 20 outputs.

3.32.201.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.201.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       22
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       20
Removing temp directory.

3.32.202. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57922$auto$opt_dff.cc:219:make_patterns_logic$3657, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 13 outputs.

3.32.202.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.202.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       11
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       13
Removing temp directory.

3.32.203. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58819$auto$opt_dff.cc:219:make_patterns_logic$4020, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 18 gates and 39 wires to a netlist network with 21 inputs and 10 outputs.

3.32.203.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.203.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        5
ABC RESULTS:               BUF cells:       14
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.204. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59107$auto$opt_dff.cc:219:make_patterns_logic$3954, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 26 gates and 53 wires to a netlist network with 27 inputs and 13 outputs.

3.32.204.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.204.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       11
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       13
Removing temp directory.

3.32.205. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60139$auto$opt_dff.cc:219:make_patterns_logic$6220, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 13 outputs.

3.32.205.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.205.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       13
Removing temp directory.

3.32.206. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57225$auto$opt_dff.cc:219:make_patterns_logic$4240, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 15 outputs.

3.32.206.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.206.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        6
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:       15
Removing temp directory.

3.32.207. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58320$auto$opt_dff.cc:219:make_patterns_logic$3734, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 60 wires to a netlist network with 29 inputs and 17 outputs.

3.32.207.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.207.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       18
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       14
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       17
Removing temp directory.

3.32.208. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58479$auto$opt_dff.cc:219:make_patterns_logic$3778, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 30 gates and 58 wires to a netlist network with 28 inputs and 16 outputs.

3.32.208.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.208.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       17
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       14
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       16
Removing temp directory.

3.32.209. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59058$auto$opt_dff.cc:219:make_patterns_logic$3965, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 27 gates and 55 wires to a netlist network with 28 inputs and 14 outputs.

3.32.209.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.209.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       14
ABC RESULTS:               BUF cells:       11
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       14
Removing temp directory.

3.32.210. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60507$auto$opt_dff.cc:219:make_patterns_logic$6154, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 13 outputs.

3.32.210.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.210.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       13
Removing temp directory.

3.32.211. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60908$auto$opt_dff.cc:219:make_patterns_logic$4163, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 10 outputs.

3.32.211.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.211.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.212. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58112$auto$opt_dff.cc:219:make_patterns_logic$3701, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 24 gates and 51 wires to a netlist network with 27 inputs and 12 outputs.

3.32.212.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.212.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       11
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       12
Removing temp directory.

3.32.213. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58375$auto$opt_dff.cc:219:make_patterns_logic$3723, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 32 gates and 62 wires to a netlist network with 30 inputs and 18 outputs.

3.32.213.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.213.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       18
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       14
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       18
Removing temp directory.

3.32.214. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59499$auto$opt_dff.cc:219:make_patterns_logic$6308, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 10 outputs.

3.32.214.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.214.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.215. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60078$auto$opt_dff.cc:219:make_patterns_logic$6231, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 10 outputs.

3.32.215.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.215.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.216. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60470$auto$opt_dff.cc:219:make_patterns_logic$4284, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 10 outputs.

3.32.216.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.216.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.217. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60786$auto$opt_dff.cc:219:make_patterns_logic$4119, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 9 outputs.

3.32.217.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.217.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        9
Removing temp directory.

3.32.218. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58020$auto$opt_dff.cc:219:make_patterns_logic$3635, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 60 wires to a netlist network with 29 inputs and 17 outputs.

3.32.218.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.218.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       18
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       14
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       17
Removing temp directory.

3.32.219. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58948$auto$opt_dff.cc:219:make_patterns_logic$3899, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 24 gates and 51 wires to a netlist network with 27 inputs and 12 outputs.

3.32.219.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.219.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       11
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       12
Removing temp directory.

3.32.220. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59980$auto$opt_dff.cc:219:make_patterns_logic$4405, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 10 outputs.

3.32.220.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.220.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.221. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60433$auto$opt_dff.cc:219:make_patterns_logic$6165, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 15 outputs.

3.32.221.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.221.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        5
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:       15
Removing temp directory.

3.32.222. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60847$auto$opt_dff.cc:219:make_patterns_logic$6077, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 14 outputs.

3.32.222.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.222.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        5
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       14
Removing temp directory.

3.32.223. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57188$auto$opt_dff.cc:219:make_patterns_logic$4251, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 10 outputs.

3.32.223.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.223.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.224. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58063$auto$opt_dff.cc:219:make_patterns_logic$3712, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 38 gates and 68 wires to a netlist network with 30 inputs and 22 outputs.

3.32.224.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.224.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       25
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       22
Removing temp directory.

3.32.225. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58418$auto$opt_dff.cc:219:make_patterns_logic$3789, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 35 gates and 65 wires to a netlist network with 30 inputs and 20 outputs.

3.32.225.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.225.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       22
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       20
Removing temp directory.

3.32.226. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59634$auto$opt_dff.cc:219:make_patterns_logic$3998, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 37 gates and 67 wires to a netlist network with 30 inputs and 21 outputs.

3.32.226.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.226.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       24
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       21
Removing temp directory.

3.32.227. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59536$auto$opt_dff.cc:219:make_patterns_logic$6297, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 10 outputs.

3.32.227.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.227.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.228. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60335$auto$opt_dff.cc:219:make_patterns_logic$6176, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 12 outputs.

3.32.228.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.228.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        3
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       12
Removing temp directory.

3.32.229. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60749$auto$opt_dff.cc:219:make_patterns_logic$6088, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 10 outputs.

3.32.229.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.229.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.230. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$61141$auto$opt_dff.cc:219:make_patterns_logic$6022, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 10 outputs.

3.32.230.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.230.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.231. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$63871$auto$opt_dff.cc:219:make_patterns_logic$5659, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 25 gates and 52 wires to a netlist network with 27 inputs and 18 outputs.

3.32.231.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.231.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       12
ABC RESULTS:               BUF cells:       14
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       18
Removing temp directory.

3.32.232. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$64010$auto$opt_dff.cc:219:make_patterns_logic$5527, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 9 outputs.

3.32.232.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.232.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        9
Removing temp directory.

3.32.233. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58871$auto$opt_dff.cc:219:make_patterns_logic$3536, synchronously reset by !$abc$58871$auto$rtlil.cc:2398:Or$9514
Extracted 40 gates and 46 wires to a netlist network with 6 inputs and 6 outputs.

3.32.233.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.233.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       11
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:       12
ABC RESULTS:              NAND cells:        3
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        9
ABC RESULTS:        internal signals:       34
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        6
Removing temp directory.

3.32.234. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$65789$auto$opt_dff.cc:219:make_patterns_logic$3522, asynchronously reset by \rst
Extracted 5818 gates and 8778 wires to a netlist network with 2960 inputs and 312 outputs.

3.32.234.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.234.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        2
ABC RESULTS:             ORNOT cells:      413
ABC RESULTS:              XNOR cells:       16
ABC RESULTS:               NOR cells:      180
ABC RESULTS:               XOR cells:       25
ABC RESULTS:                OR cells:      405
ABC RESULTS:            ANDNOT cells:      420
ABC RESULTS:               AND cells:     1093
ABC RESULTS:              NAND cells:     1415
ABC RESULTS:               MUX cells:     1664
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:     5506
ABC RESULTS:           input signals:     2960
ABC RESULTS:          output signals:      312
Removing temp directory.

3.32.235. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56361$auto$opt_dff.cc:219:make_patterns_logic$4537, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 37 gates and 66 wires to a netlist network with 29 inputs and 21 outputs.

3.32.235.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.235.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       24
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       21
Removing temp directory.

3.32.236. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$63914$auto$opt_dff.cc:219:make_patterns_logic$5626, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 12 outputs.

3.32.236.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.236.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        6
ABC RESULTS:               BUF cells:       14
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:       12
Removing temp directory.

3.32.237. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49296$auto$opt_dff.cc:219:make_patterns_logic$6359, synchronously reset by $abc$49296$auto$rtlil.cc:2547:NotGate$45882
Extracted 2098 gates and 3148 wires to a netlist network with 1050 inputs and 16 outputs.

3.32.237.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.237.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               XOR cells:        7
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:                OR cells:      148
ABC RESULTS:             ORNOT cells:      201
ABC RESULTS:            ANDNOT cells:       38
ABC RESULTS:               NOR cells:       89
ABC RESULTS:               AND cells:      260
ABC RESULTS:              NAND cells:      376
ABC RESULTS:               MUX cells:      648
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:     2082
ABC RESULTS:           input signals:     1050
ABC RESULTS:          output signals:       16
Removing temp directory.

3.32.238. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51401$auto$opt_dff.cc:219:make_patterns_logic$5494, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 18 outputs.

3.32.238.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.238.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       18
Removing temp directory.

3.32.239. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$63368$auto$opt_dff.cc:219:make_patterns_logic$5538, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 12 outputs.

3.32.239.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.239.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        3
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       12
Removing temp directory.

3.32.240. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51462$auto$opt_dff.cc:219:make_patterns_logic$5483, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 10 outputs.

3.32.240.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.240.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.241. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51499$auto$opt_dff.cc:219:make_patterns_logic$5472, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 18 outputs.

3.32.241.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.241.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       18
Removing temp directory.

3.32.242. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51560$auto$opt_dff.cc:219:make_patterns_logic$5461, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 10 outputs.

3.32.242.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.242.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.243. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51597$auto$opt_dff.cc:219:make_patterns_logic$5450, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 18 outputs.

3.32.243.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.243.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       18
Removing temp directory.

3.32.244. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51658$auto$opt_dff.cc:219:make_patterns_logic$5439, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 10 outputs.

3.32.244.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.244.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.245. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51695$auto$opt_dff.cc:219:make_patterns_logic$5428, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 18 outputs.

3.32.245.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.245.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       18
Removing temp directory.

3.32.246. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51756$auto$opt_dff.cc:219:make_patterns_logic$5417, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 10 outputs.

3.32.246.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.246.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.247. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51793$auto$opt_dff.cc:219:make_patterns_logic$5406, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 10 outputs.

3.32.247.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.247.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.248. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51854$auto$opt_dff.cc:219:make_patterns_logic$6000, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 10 outputs.

3.32.248.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.248.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.249. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51915$auto$opt_dff.cc:219:make_patterns_logic$5384, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 10 outputs.

3.32.249.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.249.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.250. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51955$auto$opt_dff.cc:219:make_patterns_logic$5373, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 18 outputs.

3.32.250.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.250.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       18
Removing temp directory.

3.32.251. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52016$auto$opt_dff.cc:219:make_patterns_logic$5362, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 10 outputs.

3.32.251.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.251.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.252. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52053$auto$opt_dff.cc:219:make_patterns_logic$5351, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 18 outputs.

3.32.252.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.252.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       18
Removing temp directory.

3.32.253. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52114$auto$opt_dff.cc:219:make_patterns_logic$5340, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 10 outputs.

3.32.253.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.253.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.254. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52151$auto$opt_dff.cc:219:make_patterns_logic$5329, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 12 outputs.

3.32.254.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.254.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       12
Removing temp directory.

3.32.255. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52212$auto$opt_dff.cc:219:make_patterns_logic$5318, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 16 outputs.

3.32.255.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.255.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        6
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:       16
Removing temp directory.

3.32.256. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52249$auto$opt_dff.cc:219:make_patterns_logic$5879, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 10 outputs.

3.32.256.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.256.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.257. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52310$auto$opt_dff.cc:219:make_patterns_logic$5307, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 23 gates and 49 wires to a netlist network with 26 inputs and 19 outputs.

3.32.257.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.257.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       19
Removing temp directory.

3.32.258. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52371$auto$opt_dff.cc:219:make_patterns_logic$5296, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 10 outputs.

3.32.258.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.258.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.259. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52408$auto$opt_dff.cc:219:make_patterns_logic$5285, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 10 outputs.

3.32.259.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.259.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.260. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52469$auto$opt_dff.cc:219:make_patterns_logic$5263, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 11 outputs.

3.32.260.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.260.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        3
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       11
Removing temp directory.

3.32.261. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52628$auto$opt_dff.cc:219:make_patterns_logic$5230, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 12 outputs.

3.32.261.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.261.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       10
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       12
Removing temp directory.

3.32.262. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52530$auto$opt_dff.cc:219:make_patterns_logic$5252, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 58 wires to a netlist network with 27 inputs and 18 outputs.

3.32.262.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.262.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       18
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       18
Removing temp directory.

3.32.263. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$70602$auto$opt_dff.cc:219:make_patterns_logic$6368, asynchronously reset by \rst
Extracted 28 gates and 36 wires to a netlist network with 8 inputs and 12 outputs.

3.32.263.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.263.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:        3
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               AND cells:        7
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:       12
Removing temp directory.

yosys> abc -dff

3.33. Executing ABC pass (technology mapping using ABC).

3.33.1. Summary of detected clock domains:
  59 cells in clk=\clk, en=$abc$70637$abc$56570$auto$opt_dff.cc:219:make_patterns_logic$4416, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  55 cells in clk=\clk, en=$abc$70699$abc$56692$auto$opt_dff.cc:219:make_patterns_logic$4372, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  55 cells in clk=\clk, en=$abc$70758$abc$56790$auto$opt_dff.cc:219:make_patterns_logic$4350, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  59 cells in clk=\clk, en=$abc$70817$abc$56888$auto$opt_dff.cc:219:make_patterns_logic$4328, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  60 cells in clk=\clk, en=$abc$70876$abc$56398$auto$opt_dff.cc:219:make_patterns_logic$4460, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  55 cells in clk=\clk, en=$abc$70937$abc$56472$auto$opt_dff.cc:219:make_patterns_logic$4438, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  59 cells in clk=\clk, en=$abc$70996$abc$56435$auto$opt_dff.cc:219:make_patterns_logic$4449, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  31 cells in clk=\clk, en=$abc$71058$abc$56533$auto$opt_dff.cc:219:make_patterns_logic$4427, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  31 cells in clk=\clk, en=$abc$71099$abc$56631$auto$opt_dff.cc:219:make_patterns_logic$4383, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  31 cells in clk=\clk, en=$abc$71140$abc$56729$auto$opt_dff.cc:219:make_patterns_logic$4361, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  27 cells in clk=\clk, en=$abc$71181$abc$56827$auto$opt_dff.cc:219:make_patterns_logic$4339, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  47 cells in clk=\clk, en=$abc$71222$abc$55331$auto$opt_dff.cc:219:make_patterns_logic$4669, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  56 cells in clk=\clk, en=$abc$71275$abc$54963$auto$opt_dff.cc:219:make_patterns_logic$4746, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  56 cells in clk=\clk, en=$abc$71334$abc$55919$auto$opt_dff.cc:219:make_patterns_logic$4779, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  38 cells in clk=\clk, en=$abc$71397$abc$56324$auto$opt_dff.cc:219:make_patterns_logic$4658, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  45 cells in clk=\clk, en=$abc$71444$abc$55564$auto$opt_dff.cc:219:make_patterns_logic$4614, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  53 cells in clk=\clk, en=$abc$71506$abc$55196$auto$opt_dff.cc:219:make_patterns_logic$4702, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  55 cells in clk=\clk, en=$abc$71559$abc$56115$auto$opt_dff.cc:219:make_patterns_logic$4493, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  49 cells in clk=\clk, en=$abc$71621$abc$55723$auto$opt_dff.cc:219:make_patterns_logic$4581, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  27 cells in clk=\clk, en=$abc$71680$abc$55956$auto$opt_dff.cc:219:make_patterns_logic$4526, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  37 cells in clk=\clk, en=$abc$71718$abc$55625$auto$opt_dff.cc:219:make_patterns_logic$4603, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  51 cells in clk=\clk, en=$abc$71756$abc$55392$auto$opt_dff.cc:219:make_patterns_logic$4647, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  50 cells in clk=\clk, en=$abc$71809$abc$55233$auto$opt_dff.cc:219:make_patterns_logic$4691, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  58 cells in clk=\clk, en=$abc$71868$abc$55000$auto$opt_dff.cc:219:make_patterns_logic$4735, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  47 cells in clk=\clk, en=$abc$71930$abc$56078$auto$opt_dff.cc:219:make_patterns_logic$4504, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  56 cells in clk=\clk, en=$abc$71989$abc$55527$auto$opt_dff.cc:219:make_patterns_logic$4900, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  51 cells in clk=\clk, en=$abc$72051$abc$55159$auto$opt_dff.cc:219:make_patterns_logic$5021, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  27 cells in clk=\clk, en=$abc$72113$abc$56176$auto$opt_dff.cc:219:make_patterns_logic$4482, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  42 cells in clk=\clk, en=$abc$72151$abc$55760$auto$opt_dff.cc:219:make_patterns_logic$4570, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  27 cells in clk=\clk, en=$abc$72204$abc$56213$auto$opt_dff.cc:219:make_patterns_logic$4471, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  38 cells in clk=\clk, en=$abc$72242$abc$56017$auto$opt_dff.cc:219:make_patterns_logic$4515, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  40 cells in clk=\clk, en=$abc$72283$abc$55821$auto$opt_dff.cc:219:make_patterns_logic$4559, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  48 cells in clk=\clk, en=$abc$72330$abc$55490$auto$opt_dff.cc:219:make_patterns_logic$4625, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  53 cells in clk=\clk, en=$abc$72386$abc$56274$auto$opt_dff.cc:219:make_patterns_logic$3547, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  52 cells in clk=\clk, en=$abc$72452$abc$55858$auto$opt_dff.cc:219:make_patterns_logic$4548, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  30 cells in clk=\clk, en=$abc$72502$abc$55662$auto$opt_dff.cc:219:make_patterns_logic$4592, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  34 cells in clk=\clk, en=$abc$72543$abc$55429$auto$opt_dff.cc:219:make_patterns_logic$4636, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  30 cells in clk=\clk, en=$abc$72587$abc$55294$auto$opt_dff.cc:219:make_patterns_logic$4680, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  27 cells in clk=\clk, en=$abc$72628$abc$55061$auto$opt_dff.cc:219:make_patterns_logic$4724, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  27 cells in clk=\clk, en=$abc$72666$abc$54902$auto$opt_dff.cc:219:make_patterns_logic$4757, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  51 cells in clk=\clk, en=$abc$72707$abc$54547$auto$opt_dff.cc:219:make_patterns_logic$4834, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  48 cells in clk=\clk, en=$abc$72769$abc$52750$auto$opt_dff.cc:219:make_patterns_logic$5219, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  51 cells in clk=\clk, en=$abc$72828$abc$53212$auto$opt_dff.cc:219:make_patterns_logic$5120, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  48 cells in clk=\clk, en=$abc$72890$abc$53628$auto$opt_dff.cc:219:make_patterns_logic$5043, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  51 cells in clk=\clk, en=$abc$72949$abc$54020$auto$opt_dff.cc:219:make_patterns_logic$4955, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  48 cells in clk=\clk, en=$abc$73011$abc$54412$auto$opt_dff.cc:219:make_patterns_logic$4867, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  51 cells in clk=\clk, en=$abc$73070$abc$52689$auto$opt_dff.cc:219:make_patterns_logic$5758, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  45 cells in clk=\clk, en=$abc$73129$abc$53151$auto$opt_dff.cc:219:make_patterns_logic$5637, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  51 cells in clk=\clk, en=$abc$73191$abc$53567$auto$opt_dff.cc:219:make_patterns_logic$5516, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  51 cells in clk=\clk, en=$abc$73253$abc$53983$auto$opt_dff.cc:219:make_patterns_logic$5395, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  36 cells in clk=\clk, en=$abc$73315$abc$54375$auto$opt_dff.cc:219:make_patterns_logic$5274, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  39 cells in clk=\clk, en=$abc$73377$abc$52591$auto$opt_dff.cc:219:make_patterns_logic$5241, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  42 cells in clk=\clk, en=$abc$73430$abc$52983$auto$opt_dff.cc:219:make_patterns_logic$5164, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  42 cells in clk=\clk, en=$abc$73492$abc$53469$auto$opt_dff.cc:219:make_patterns_logic$5065, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  39 cells in clk=\clk, en=$abc$73545$abc$53885$auto$opt_dff.cc:219:make_patterns_logic$4977, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  51 cells in clk=\clk, en=$abc$73595$abc$54277$auto$opt_dff.cc:219:make_patterns_logic$4889, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  27 cells in clk=\clk, en=$abc$73657$abc$54841$auto$opt_dff.cc:219:make_patterns_logic$4768, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  42 cells in clk=\clk, en=$abc$73704$abc$52885$auto$opt_dff.cc:219:make_patterns_logic$5186, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  49 cells in clk=\clk, en=$abc$73757$abc$53371$auto$opt_dff.cc:219:make_patterns_logic$5087, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  42 cells in clk=\clk, en=$abc$73816$abc$53787$auto$opt_dff.cc:219:make_patterns_logic$4999, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  50 cells in clk=\clk, en=$abc$73869$abc$54179$auto$opt_dff.cc:219:make_patterns_logic$4922, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  27 cells in clk=\clk, en=$abc$73928$abc$55098$auto$opt_dff.cc:219:make_patterns_logic$4713, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  36 cells in clk=\clk, en=$abc$73975$abc$52946$auto$opt_dff.cc:219:make_patterns_logic$5175, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  36 cells in clk=\clk, en=$abc$74022$abc$53408$auto$opt_dff.cc:219:make_patterns_logic$5076, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  36 cells in clk=\clk, en=$abc$74069$abc$53848$auto$opt_dff.cc:219:make_patterns_logic$4988, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  27 cells in clk=\clk, en=$abc$74116$abc$54216$auto$opt_dff.cc:219:make_patterns_logic$4911, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  28 cells in clk=\clk, en=$abc$74154$abc$54780$auto$opt_dff.cc:219:make_patterns_logic$4790, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  48 cells in clk=\clk, en=$abc$74193$abc$52787$auto$opt_dff.cc:219:make_patterns_logic$5208, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  27 cells in clk=\clk, en=$abc$74252$abc$53273$auto$opt_dff.cc:219:make_patterns_logic$5109, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  27 cells in clk=\clk, en=$abc$74290$abc$53665$auto$opt_dff.cc:219:make_patterns_logic$5032, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  27 cells in clk=\clk, en=$abc$74328$abc$54081$auto$opt_dff.cc:219:make_patterns_logic$4944, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  49 cells in clk=\clk, en=$abc$74366$abc$54449$auto$opt_dff.cc:219:make_patterns_logic$4856, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  28 cells in clk=\clk, en=$abc$74413$abc$54608$auto$opt_dff.cc:219:make_patterns_logic$4823, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  36 cells in clk=\clk, en=$abc$74452$abc$54743$auto$opt_dff.cc:219:make_patterns_logic$5153, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  59 cells in clk=\clk, en=$abc$74490$abc$53044$auto$opt_dff.cc:219:make_patterns_logic$5131, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  30 cells in clk=\clk, en=$abc$74548$abc$53506$auto$opt_dff.cc:219:make_patterns_logic$5054, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  39 cells in clk=\clk, en=$abc$74589$abc$53946$auto$opt_dff.cc:219:make_patterns_logic$4966, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  30 cells in clk=\clk, en=$abc$74639$abc$54314$auto$opt_dff.cc:219:make_patterns_logic$4878, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  52 cells in clk=\clk, en=$abc$74680$abc$54706$auto$opt_dff.cc:219:make_patterns_logic$4801, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  30 cells in clk=\clk, en=$abc$74740$abc$52848$auto$opt_dff.cc:219:make_patterns_logic$5197, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  30 cells in clk=\clk, en=$abc$74781$abc$53310$auto$opt_dff.cc:219:make_patterns_logic$5098, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  27 cells in clk=\clk, en=$abc$74822$abc$53726$auto$opt_dff.cc:219:make_patterns_logic$5010, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  30 cells in clk=\clk, en=$abc$74861$abc$54118$auto$opt_dff.cc:219:make_patterns_logic$4933, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  31 cells in clk=\clk, en=$abc$74902$abc$54510$auto$opt_dff.cc:219:make_patterns_logic$4845, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$74955$abc$54645$auto$opt_dff.cc:219:make_patterns_logic$4812, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  5 cells in clk=\clk, en=$abc$74997$abc$64047$auto$opt_dff.cc:219:make_patterns_logic$3515, arst=\rst, srst={ }
  4068 cells in clk=\clk, en=!$abc$75004$abc$64057$auto$opt_reduce.cc:134:opt_pmux$3501, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$80170$abc$63647$auto$opt_dff.cc:219:make_patterns_logic$5593, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  30 cells in clk=\clk, en=$abc$80211$abc$63610$auto$opt_dff.cc:219:make_patterns_logic$5604, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  22 cells in clk=\clk, en=$abc$80249$abc$63573$auto$opt_dff.cc:219:make_patterns_logic$3558, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  38 cells in clk=\clk, en=$abc$80284$abc$63405$auto$opt_dff.cc:219:make_patterns_logic$6121, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  26 cells in clk=\clk, en=$abc$80322$abc$63822$auto$opt_dff.cc:219:make_patterns_logic$5571, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  15 cells in clk=\clk, en=$abc$80367$abc$63709$auto$opt_dff.cc:219:make_patterns_logic$5582, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  36 cells in clk=\clk, en=$abc$80398$abc$63031$auto$opt_dff.cc:219:make_patterns_logic$6341, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  24 cells in clk=\clk, en=$abc$80434$abc$63748$auto$opt_dff.cc:219:make_patterns_logic$5648, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  26 cells in clk=\clk, en=$abc$80466$abc$63092$auto$opt_dff.cc:219:make_patterns_logic$5681, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  15 cells in clk=\clk, en=$abc$80508$abc$63331$auto$opt_dff.cc:219:make_patterns_logic$6330, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$80541$abc$62845$auto$opt_dff.cc:219:make_patterns_logic$5703, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  26 cells in clk=\clk, en=$abc$80576$abc$63175$auto$opt_dff.cc:219:make_patterns_logic$3987, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  31 cells in clk=\clk, en=$abc$80610$abc$62747$auto$opt_dff.cc:219:make_patterns_logic$4064, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  34 cells in clk=\clk, en=$abc$80648$abc$62784$auto$opt_dff.cc:219:make_patterns_logic$5714, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  24 cells in clk=\clk, en=$abc$80683$abc$63457$auto$opt_dff.cc:219:make_patterns_logic$5615, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  31 cells in clk=\clk, en=$abc$80716$abc$63951$auto$opt_dff.cc:219:make_patterns_logic$5505, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  28 cells in clk=\clk, en=$abc$80758$abc$62551$auto$opt_dff.cc:219:make_patterns_logic$5747, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  27 cells in clk=\clk, en=$abc$80795$abc$62673$auto$opt_dff.cc:219:make_patterns_logic$3679, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  41 cells in clk=\clk, en=$abc$80829$abc$63518$auto$opt_dff.cc:219:make_patterns_logic$5670, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  18 cells in clk=\clk, en=$abc$80861$abc$63785$auto$opt_dff.cc:219:make_patterns_logic$6242, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  13 cells in clk=\clk, en=$abc$80908$abc$63221$auto$opt_dff.cc:219:make_patterns_logic$5560, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  27 cells in clk=\clk, en=$abc$80938$abc$63270$auto$opt_dff.cc:219:make_patterns_logic$5549, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$80973$abc$62514$auto$opt_dff.cc:219:make_patterns_logic$5769, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  34 cells in clk=\clk, en=$abc$81007$abc$62477$auto$opt_dff.cc:219:make_patterns_logic$5780, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  33 cells in clk=\clk, en=$abc$81044$abc$62257$auto$opt_dff.cc:219:make_patterns_logic$5813, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  31 cells in clk=\clk, en=$abc$81082$abc$62085$auto$opt_dff.cc:219:make_patterns_logic$5846, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  27 cells in clk=\clk, en=$abc$81118$abc$61913$auto$opt_dff.cc:219:make_patterns_logic$5890, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  32 cells in clk=\clk, en=$abc$81156$abc$61686$auto$opt_dff.cc:219:make_patterns_logic$5923, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  31 cells in clk=\clk, en=$abc$81193$abc$61466$auto$opt_dff.cc:219:make_patterns_logic$5956, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  24 cells in clk=\clk, en=$abc$81230$abc$61313$auto$opt_dff.cc:219:make_patterns_logic$4042, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  24 cells in clk=\clk, en=$abc$81264$abc$61080$auto$opt_dff.cc:219:make_patterns_logic$6033, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  23 cells in clk=\clk, en=$abc$81302$abc$62355$auto$opt_dff.cc:219:make_patterns_logic$4075, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  30 cells in clk=\clk, en=$abc$81332$abc$62122$auto$opt_dff.cc:219:make_patterns_logic$5835, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  28 cells in clk=\clk, en=$abc$81368$abc$61987$auto$opt_dff.cc:219:make_patterns_logic$4086, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  27 cells in clk=\clk, en=$abc$81406$abc$61564$auto$opt_dff.cc:219:make_patterns_logic$4097, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  25 cells in clk=\clk, en=$abc$81436$abc$61527$auto$opt_dff.cc:219:make_patterns_logic$5945, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  27 cells in clk=\clk, en=$abc$81467$abc$62416$auto$opt_dff.cc:219:make_patterns_logic$5791, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  25 cells in clk=\clk, en=$abc$81498$abc$62024$auto$opt_dff.cc:219:make_patterns_logic$5857, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  27 cells in clk=\clk, en=$abc$81531$abc$61839$auto$opt_dff.cc:219:make_patterns_logic$3921, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  27 cells in clk=\clk, en=$abc$81570$abc$61368$auto$opt_dff.cc:219:make_patterns_logic$5978, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  28 cells in clk=\clk, en=$abc$81606$abc$61178$auto$opt_dff.cc:219:make_patterns_logic$4108, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  31 cells in clk=\clk, en=$abc$81644$abc$62612$auto$opt_dff.cc:219:make_patterns_logic$5736, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  23 cells in clk=\clk, en=$abc$81680$abc$62220$auto$opt_dff.cc:219:make_patterns_logic$3800, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  28 cells in clk=\clk, en=$abc$81715$abc$62183$auto$opt_dff.cc:219:make_patterns_logic$5824, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  20 cells in clk=\clk, en=$abc$81748$abc$61876$auto$opt_dff.cc:219:make_patterns_logic$5901, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  26 cells in clk=\clk, en=$abc$81780$abc$61625$auto$opt_dff.cc:219:make_patterns_logic$5934, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$81813$abc$61215$auto$opt_dff.cc:219:make_patterns_logic$6011, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  27 cells in clk=\clk, en=$abc$81852$abc$61043$auto$opt_dff.cc:219:make_patterns_logic$6044, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  30 cells in clk=\clk, en=$abc$81887$abc$62710$auto$opt_dff.cc:219:make_patterns_logic$5725, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  28 cells in clk=\clk, en=$abc$81923$abc$62318$auto$opt_dff.cc:219:make_patterns_logic$5802, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  27 cells in clk=\clk, en=$abc$81954$abc$61950$auto$opt_dff.cc:219:make_patterns_logic$5868, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  28 cells in clk=\clk, en=$abc$81989$abc$61784$auto$opt_dff.cc:219:make_patterns_logic$4394, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  28 cells in clk=\clk, en=$abc$82027$abc$61429$auto$opt_dff.cc:219:make_patterns_logic$5967, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  42 cells in clk=\clk, en=$abc$82060$abc$60982$auto$opt_dff.cc:219:make_patterns_logic$6055, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  32 cells in clk=\clk, en=$abc$82094$abc$57421$auto$opt_dff.cc:219:make_patterns_logic$4196, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  26 cells in clk=\clk, en=$abc$82144$abc$57482$auto$opt_dff.cc:219:make_patterns_logic$3822, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  23 cells in clk=\clk, en=$abc$82182$abc$59882$auto$opt_dff.cc:219:make_patterns_logic$6264, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  24 cells in clk=\clk, en=$abc$82220$abc$59462$auto$opt_dff.cc:219:make_patterns_logic$4152, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  33 cells in clk=\clk, en=$abc$82254$abc$57084$auto$opt_dff.cc:219:make_patterns_logic$4273, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  44 cells in clk=\clk, en=$abc$82285$abc$63129$auto$opt_dff.cc:219:make_patterns_logic$4053, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  31 cells in clk=\clk, en=$abc$82326$abc$62882$auto$opt_dff.cc:219:make_patterns_logic$5692, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  36 cells in clk=\clk, en=$abc$82366$abc$56925$auto$opt_dff.cc:219:make_patterns_logic$4317, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  37 cells in clk=\clk, en=$abc$82410$abc$57543$auto$opt_dff.cc:219:make_patterns_logic$3811, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  21 cells in clk=\clk, en=$abc$82456$abc$58773$auto$opt_dff.cc:219:make_patterns_logic$4009, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  22 cells in clk=\clk, en=$abc$82505$abc$57023$auto$opt_dff.cc:219:make_patterns_logic$4295, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  28 cells in clk=\clk, en=$abc$82543$abc$60298$auto$opt_dff.cc:219:make_patterns_logic$6187, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  43 cells in clk=\clk, en=$abc$82580$abc$60651$auto$opt_dff.cc:219:make_patterns_logic$6110, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  18 cells in clk=\clk, en=$abc$82618$abc$62986$auto$opt_dff.cc:219:make_patterns_logic$6352, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  24 cells in clk=\clk, en=$abc$82671$abc$59401$auto$opt_dff.cc:219:make_patterns_logic$6319, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  15 cells in clk=\clk, en=$abc$82709$abc$59821$auto$opt_dff.cc:219:make_patterns_logic$6275, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  24 cells in clk=\clk, en=$abc$82739$abc$60237$auto$opt_dff.cc:219:make_patterns_logic$6198, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  19 cells in clk=\clk, en=$abc$82770$abc$60605$auto$opt_dff.cc:219:make_patterns_logic$6132, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  15 cells in clk=\clk, en=$abc$82800$abc$56986$auto$opt_dff.cc:219:make_patterns_logic$4306, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  26 cells in clk=\clk, en=$abc$82831$abc$57384$auto$opt_dff.cc:219:make_patterns_logic$4207, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  22 cells in clk=\clk, en=$abc$82863$abc$58712$auto$opt_dff.cc:219:make_patterns_logic$4031, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  50 cells in clk=\clk, en=$abc$82909$abc$59364$auto$opt_dff.cc:219:make_patterns_logic$5142, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  36 cells in clk=\clk, en=$abc$82948$abc$61723$auto$opt_dff.cc:219:make_patterns_logic$5912, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  33 cells in clk=\clk, en=$abc$83002$abc$57775$auto$opt_dff.cc:219:make_patterns_logic$3613, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  38 cells in clk=\clk, en=$abc$83042$abc$58577$auto$opt_dff.cc:219:make_patterns_logic$3844, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  33 cells in clk=\clk, en=$abc$83080$abc$57830$auto$opt_dff.cc:219:make_patterns_logic$3602, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  38 cells in clk=\clk, en=$abc$83125$abc$59597$auto$opt_dff.cc:219:make_patterns_logic$6286, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  19 cells in clk=\clk, en=$abc$83175$abc$57873$auto$opt_dff.cc:219:make_patterns_logic$3668, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  38 cells in clk=\clk, en=$abc$83210$abc$58534$auto$opt_dff.cc:219:make_patterns_logic$3767, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  17 cells in clk=\clk, en=$abc$83253$abc$62943$auto$opt_dff.cc:219:make_patterns_logic$3580, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  37 cells in clk=\clk, en=$abc$83299$abc$61252$auto$opt_dff.cc:219:make_patterns_logic$5989, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  21 cells in clk=\clk, en=$abc$83333$abc$58675$auto$opt_dff.cc:219:make_patterns_logic$3855, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  34 cells in clk=\clk, en=$abc$83379$abc$57323$auto$opt_dff.cc:219:make_patterns_logic$4218, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  32 cells in clk=\clk, en=$abc$83415$abc$57604$auto$opt_dff.cc:219:make_patterns_logic$3591, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  21 cells in clk=\clk, en=$abc$83453$abc$57720$auto$opt_dff.cc:219:make_patterns_logic$3624, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  40 cells in clk=\clk, en=$abc$83495$abc$59205$auto$opt_dff.cc:219:make_patterns_logic$3932, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  39 cells in clk=\clk, en=$abc$83526$abc$59686$auto$opt_dff.cc:219:make_patterns_logic$3888, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  39 cells in clk=\clk, en=$abc$83573$abc$57971$auto$opt_dff.cc:219:make_patterns_logic$3646, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  19 cells in clk=\clk, en=$abc$83621$abc$58638$auto$opt_dff.cc:219:make_patterns_logic$3833, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  24 cells in clk=\clk, en=$abc$83667$abc$59766$auto$opt_dff.cc:219:make_patterns_logic$3866, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  19 cells in clk=\clk, en=$abc$83702$abc$60200$auto$opt_dff.cc:219:make_patterns_logic$6209, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  28 cells in clk=\clk, en=$abc$83736$abc$60568$auto$opt_dff.cc:219:make_patterns_logic$6143, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  28 cells in clk=\clk, en=$abc$83770$abc$60945$auto$opt_dff.cc:219:make_patterns_logic$6066, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$83806$abc$57286$auto$opt_dff.cc:219:make_patterns_logic$4229, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  31 cells in clk=\clk, en=$abc$83838$abc$57659$auto$opt_dff.cc:219:make_patterns_logic$3569, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  23 cells in clk=\clk, en=$abc$83885$abc$59723$auto$opt_dff.cc:219:make_patterns_logic$3877, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  32 cells in clk=\clk, en=$abc$83931$abc$59266$auto$opt_dff.cc:219:make_patterns_logic$4185, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  27 cells in clk=\clk, en=$abc$83961$abc$58911$auto$opt_dff.cc:219:make_patterns_logic$3910, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  34 cells in clk=\clk, en=$abc$84000$abc$59156$auto$opt_dff.cc:219:make_patterns_logic$3943, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  36 cells in clk=\clk, en=$abc$84046$abc$59303$auto$opt_dff.cc:219:make_patterns_logic$4174, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  20 cells in clk=\clk, en=$abc$84089$abc$58161$auto$opt_dff.cc:219:make_patterns_logic$3690, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  22 cells in clk=\clk, en=$abc$84135$abc$60688$auto$opt_dff.cc:219:make_patterns_logic$6099, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  27 cells in clk=\clk, en=$abc$84172$abc$60017$auto$opt_dff.cc:219:make_patterns_logic$4141, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  26 cells in clk=\clk, en=$abc$84206$abc$60396$auto$opt_dff.cc:219:make_patterns_logic$4130, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  23 cells in clk=\clk, en=$abc$84240$abc$57127$auto$opt_dff.cc:219:make_patterns_logic$4262, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  38 cells in clk=\clk, en=$abc$84278$abc$58271$auto$opt_dff.cc:219:make_patterns_logic$3745, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  21 cells in clk=\clk, en=$abc$84320$abc$58222$auto$opt_dff.cc:219:make_patterns_logic$3756, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  31 cells in clk=\clk, en=$abc$84362$abc$59919$auto$opt_dff.cc:219:make_patterns_logic$6253, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  41 cells in clk=\clk, en=$abc$84392$abc$59009$auto$opt_dff.cc:219:make_patterns_logic$3976, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  24 cells in clk=\clk, en=$abc$84437$abc$57922$auto$opt_dff.cc:219:make_patterns_logic$3657, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  38 cells in clk=\clk, en=$abc$84475$abc$58819$auto$opt_dff.cc:219:make_patterns_logic$4020, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  20 cells in clk=\clk, en=$abc$84508$abc$59107$auto$opt_dff.cc:219:make_patterns_logic$3954, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  20 cells in clk=\clk, en=$abc$84546$abc$60139$auto$opt_dff.cc:219:make_patterns_logic$6220, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  33 cells in clk=\clk, en=$abc$84580$abc$57225$auto$opt_dff.cc:219:make_patterns_logic$4240, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  37 cells in clk=\clk, en=$abc$84616$abc$58320$auto$opt_dff.cc:219:make_patterns_logic$3734, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  28 cells in clk=\clk, en=$abc$84658$abc$58479$auto$opt_dff.cc:219:make_patterns_logic$3778, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  19 cells in clk=\clk, en=$abc$84699$abc$59058$auto$opt_dff.cc:219:make_patterns_logic$3965, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  23 cells in clk=\clk, en=$abc$84738$abc$60507$auto$opt_dff.cc:219:make_patterns_logic$6154, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  37 cells in clk=\clk, en=$abc$84772$abc$60908$auto$opt_dff.cc:219:make_patterns_logic$4163, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  31 cells in clk=\clk, en=$abc$84803$abc$58112$auto$opt_dff.cc:219:make_patterns_logic$3701, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  22 cells in clk=\clk, en=$abc$84840$abc$58375$auto$opt_dff.cc:219:make_patterns_logic$3723, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  15 cells in clk=\clk, en=$abc$84883$abc$59499$auto$opt_dff.cc:219:make_patterns_logic$6308, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  23 cells in clk=\clk, en=$abc$84914$abc$60078$auto$opt_dff.cc:219:make_patterns_logic$6231, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  15 cells in clk=\clk, en=$abc$84945$abc$60470$auto$opt_dff.cc:219:make_patterns_logic$4284, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  40 cells in clk=\clk, en=$abc$84976$abc$60786$auto$opt_dff.cc:219:make_patterns_logic$4119, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  40 cells in clk=\clk, en=$abc$85006$abc$58020$auto$opt_dff.cc:219:make_patterns_logic$3635, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  18 cells in clk=\clk, en=$abc$85048$abc$58948$auto$opt_dff.cc:219:make_patterns_logic$3899, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  13 cells in clk=\clk, en=$abc$85085$abc$59980$auto$opt_dff.cc:219:make_patterns_logic$4405, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  28 cells in clk=\clk, en=$abc$85116$abc$60433$auto$opt_dff.cc:219:make_patterns_logic$6165, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  19 cells in clk=\clk, en=$abc$85152$abc$60847$auto$opt_dff.cc:219:make_patterns_logic$6077, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  35 cells in clk=\clk, en=$abc$85187$abc$57188$auto$opt_dff.cc:219:make_patterns_logic$4251, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  34 cells in clk=\clk, en=$abc$85218$abc$58063$auto$opt_dff.cc:219:make_patterns_logic$3712, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  39 cells in clk=\clk, en=$abc$85265$abc$58418$auto$opt_dff.cc:219:make_patterns_logic$3789, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  18 cells in clk=\clk, en=$abc$85310$abc$59634$auto$opt_dff.cc:219:make_patterns_logic$3998, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  16 cells in clk=\clk, en=$abc$85356$abc$59536$auto$opt_dff.cc:219:make_patterns_logic$6297, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  25 cells in clk=\clk, en=$abc$85387$abc$60335$auto$opt_dff.cc:219:make_patterns_logic$6176, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$85420$abc$60749$auto$opt_dff.cc:219:make_patterns_logic$6088, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  35 cells in clk=\clk, en=$abc$93352$abc$51695$auto$opt_dff.cc:219:make_patterns_logic$5428, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  43 cells in clk=\clk, en=$abc$93827$abc$52408$auto$opt_dff.cc:219:make_patterns_logic$5285, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  40 cells in clk=\clk, en=$abc$93725$abc$52249$auto$opt_dff.cc:219:make_patterns_logic$5879, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  32 cells in clk=\clk, en=$abc$85451$abc$61141$auto$opt_dff.cc:219:make_patterns_logic$6022, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  37 cells in clk=\clk, en=$abc$93926$abc$52530$auto$opt_dff.cc:219:make_patterns_logic$5252, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$93422$abc$51793$auto$opt_dff.cc:219:make_patterns_logic$5406, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  21 cells in clk=\clk, en=$abc$93148$abc$63368$auto$opt_dff.cc:219:make_patterns_logic$5538, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  22 cells in clk=\clk, en=$abc$93282$abc$51597$auto$opt_dff.cc:219:make_patterns_logic$5450, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  24 cells in clk=\clk, en=$abc$93484$abc$51915$auto$opt_dff.cc:219:make_patterns_logic$5384, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  34 cells in clk=\clk, en=$abc$93624$abc$52114$auto$opt_dff.cc:219:make_patterns_logic$5340, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  1783 cells in clk=\clk, en=$abc$91323$abc$49296$auto$opt_dff.cc:219:make_patterns_logic$6359, arst={ }, srst=$abc$91323$abc$49296$auto$rtlil.cc:2547:NotGate$45882
  20 cells in clk=\clk, en=$abc$93321$abc$51658$auto$opt_dff.cc:219:make_patterns_logic$5439, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  21 cells in clk=\clk, en=$abc$93251$abc$51560$auto$opt_dff.cc:219:make_patterns_logic$5461, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  31 cells in clk=\clk, en=$abc$93796$abc$52371$auto$opt_dff.cc:219:make_patterns_logic$5296, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  33 cells in clk=\clk, en=$abc$91289$abc$63914$auto$opt_dff.cc:219:make_patterns_logic$5626, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  30 cells in clk=\clk, en=$abc$93554$abc$52016$auto$opt_dff.cc:219:make_patterns_logic$5362, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  38 cells in clk=\clk, en=$abc$93858$abc$52469$auto$opt_dff.cc:219:make_patterns_logic$5263, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  35 cells in clk=\clk, en=$abc$93688$abc$52212$auto$opt_dff.cc:219:make_patterns_logic$5318, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  25 cells in clk=\clk, en=$abc$93756$abc$52310$auto$opt_dff.cc:219:make_patterns_logic$5307, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  32 cells in clk=\clk, en=$abc$93453$abc$51854$auto$opt_dff.cc:219:make_patterns_logic$6000, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  28 cells in clk=\clk, en=$abc$85482$abc$63871$auto$opt_dff.cc:219:make_patterns_logic$5659, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  17 cells in clk=\clk, en=$abc$93181$abc$51462$auto$opt_dff.cc:219:make_patterns_logic$5483, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  23 cells in clk=\clk, en=$abc$93212$abc$51499$auto$opt_dff.cc:219:make_patterns_logic$5472, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  24 cells in clk=\clk, en=$abc$93585$abc$52053$auto$opt_dff.cc:219:make_patterns_logic$5351, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  15 cells in clk=\clk, en=$abc$85522$abc$64010$auto$opt_dff.cc:219:make_patterns_logic$5527, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  40 cells in clk=\clk, en=$abc$85552$abc$58871$auto$opt_dff.cc:219:make_patterns_logic$3536, arst={ }, srst=!$abc$85552$abc$58871$auto$rtlil.cc:2398:Or$9514
  32 cells in clk=\clk, en=$abc$93515$abc$51955$auto$opt_dff.cc:219:make_patterns_logic$5373, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  23 cells in clk=\clk, en=$abc$93890$abc$52628$auto$opt_dff.cc:219:make_patterns_logic$5230, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  6207 cells in clk=\clk, en=$abc$85593$abc$65789$auto$opt_dff.cc:219:make_patterns_logic$3522, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$93655$abc$52151$auto$opt_dff.cc:219:make_patterns_logic$5329, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  23 cells in clk=\clk, en=$abc$93391$abc$51756$auto$opt_dff.cc:219:make_patterns_logic$5417, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  33 cells in clk=\clk, en=$abc$93109$abc$51401$auto$opt_dff.cc:219:make_patterns_logic$5494, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  15 cells in clk=\clk, en=$abc$91243$abc$56361$auto$opt_dff.cc:219:make_patterns_logic$4537, arst={ }, srst=!$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  31 cells in clk=\clk, en=$abc$93968$abc$70602$auto$opt_dff.cc:219:make_patterns_logic$6368, arst=\rst, srst={ }

3.33.2. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$70637$abc$56570$auto$opt_dff.cc:219:make_patterns_logic$4416, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 59 gates and 98 wires to a netlist network with 39 inputs and 33 outputs.

3.33.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.2.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       46
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       39
ABC RESULTS:          output signals:       33
Removing temp directory.

3.33.3. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$70699$abc$56692$auto$opt_dff.cc:219:make_patterns_logic$4372, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 55 gates and 93 wires to a netlist network with 38 inputs and 30 outputs.

3.33.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       42
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       30
Removing temp directory.

3.33.4. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$70758$abc$56790$auto$opt_dff.cc:219:make_patterns_logic$4350, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 55 gates and 93 wires to a netlist network with 38 inputs and 30 outputs.

3.33.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       42
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       30
Removing temp directory.

3.33.5. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$70817$abc$56888$auto$opt_dff.cc:219:make_patterns_logic$4328, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 59 gates and 98 wires to a netlist network with 39 inputs and 33 outputs.

3.33.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       46
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       39
ABC RESULTS:          output signals:       33
Removing temp directory.

3.33.6. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$70876$abc$56398$auto$opt_dff.cc:219:make_patterns_logic$4460, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 60 gates and 100 wires to a netlist network with 40 inputs and 34 outputs.

3.33.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       46
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       34
Removing temp directory.

3.33.7. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$70937$abc$56472$auto$opt_dff.cc:219:make_patterns_logic$4438, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 55 gates and 93 wires to a netlist network with 38 inputs and 30 outputs.

3.33.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       42
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       30
Removing temp directory.

3.33.8. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$70996$abc$56435$auto$opt_dff.cc:219:make_patterns_logic$4449, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 59 gates and 98 wires to a netlist network with 39 inputs and 33 outputs.

3.33.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       46
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       39
ABC RESULTS:          output signals:       33
Removing temp directory.

3.33.9. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$71058$abc$56533$auto$opt_dff.cc:219:make_patterns_logic$4427, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 63 wires to a netlist network with 32 inputs and 12 outputs.

3.33.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       18
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       19
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       12
Removing temp directory.

3.33.10. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$71099$abc$56631$auto$opt_dff.cc:219:make_patterns_logic$4383, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 63 wires to a netlist network with 32 inputs and 12 outputs.

3.33.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       18
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       19
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       12
Removing temp directory.

3.33.11. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$71140$abc$56729$auto$opt_dff.cc:219:make_patterns_logic$4361, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 63 wires to a netlist network with 32 inputs and 12 outputs.

3.33.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       18
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       19
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       12
Removing temp directory.

3.33.12. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$71181$abc$56827$auto$opt_dff.cc:219:make_patterns_logic$4339, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 27 gates and 56 wires to a netlist network with 29 inputs and 9 outputs.

3.33.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       14
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:        9
Removing temp directory.

3.33.13. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$71222$abc$55331$auto$opt_dff.cc:219:make_patterns_logic$4669, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 24 outputs.

3.33.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       34
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:       23
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       24
Removing temp directory.

3.33.14. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$71275$abc$54963$auto$opt_dff.cc:219:make_patterns_logic$4746, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 56 gates and 95 wires to a netlist network with 39 inputs and 33 outputs.

3.33.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       43
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:       23
ABC RESULTS:           input signals:       39
ABC RESULTS:          output signals:       33
Removing temp directory.

3.33.15. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$71334$abc$55919$auto$opt_dff.cc:219:make_patterns_logic$4779, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 56 gates and 96 wires to a netlist network with 40 inputs and 34 outputs.

3.33.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       42
ABC RESULTS:               BUF cells:        5
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       34
Removing temp directory.

3.33.16. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$71397$abc$56324$auto$opt_dff.cc:219:make_patterns_logic$4658, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 38 gates and 72 wires to a netlist network with 34 inputs and 18 outputs.

3.33.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       25
ABC RESULTS:               BUF cells:        7
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       18
Removing temp directory.

3.33.17. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$71444$abc$55564$auto$opt_dff.cc:219:make_patterns_logic$4614, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 45 gates and 81 wires to a netlist network with 36 inputs and 24 outputs.

3.33.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       24
Removing temp directory.

3.33.18. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$71506$abc$55196$auto$opt_dff.cc:219:make_patterns_logic$4702, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 53 gates and 92 wires to a netlist network with 39 inputs and 33 outputs.

3.33.18.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.18.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       40
ABC RESULTS:               BUF cells:        7
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       39
ABC RESULTS:          output signals:       33
Removing temp directory.

3.33.19. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$71559$abc$56115$auto$opt_dff.cc:219:make_patterns_logic$4493, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 55 gates and 94 wires to a netlist network with 39 inputs and 33 outputs.

3.33.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.19.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       42
ABC RESULTS:               BUF cells:        5
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:       39
ABC RESULTS:          output signals:       33
Removing temp directory.

3.33.20. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$71621$abc$55723$auto$opt_dff.cc:219:make_patterns_logic$4581, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 49 gates and 87 wires to a netlist network with 38 inputs and 30 outputs.

3.33.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.20.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       36
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       19
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       30
Removing temp directory.

3.33.21. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$71680$abc$55956$auto$opt_dff.cc:219:make_patterns_logic$4526, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 27 gates and 56 wires to a netlist network with 29 inputs and 9 outputs.

3.33.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.21.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       14
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:        9
Removing temp directory.

3.33.22. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$71718$abc$55625$auto$opt_dff.cc:219:make_patterns_logic$4603, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 37 gates and 71 wires to a netlist network with 34 inputs and 18 outputs.

3.33.22.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.22.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       24
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       19
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       18
Removing temp directory.

3.33.23. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$71756$abc$55392$auto$opt_dff.cc:219:make_patterns_logic$4647, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 51 gates and 89 wires to a netlist network with 38 inputs and 33 outputs.

3.33.23.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.23.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       38
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       33
Removing temp directory.

3.33.24. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$71809$abc$55233$auto$opt_dff.cc:219:make_patterns_logic$4691, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 50 gates and 88 wires to a netlist network with 38 inputs and 30 outputs.

3.33.24.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.24.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       37
ABC RESULTS:               BUF cells:        7
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       30
Removing temp directory.

3.33.25. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$71868$abc$55000$auto$opt_dff.cc:219:make_patterns_logic$4735, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 58 gates and 97 wires to a netlist network with 39 inputs and 33 outputs.

3.33.25.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.25.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       45
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       39
ABC RESULTS:          output signals:       33
Removing temp directory.

3.33.26. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$71930$abc$56078$auto$opt_dff.cc:219:make_patterns_logic$4504, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 24 outputs.

3.33.26.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.26.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       34
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:       23
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       24
Removing temp directory.

3.33.27. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$71989$abc$55527$auto$opt_dff.cc:219:make_patterns_logic$4900, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 56 gates and 95 wires to a netlist network with 39 inputs and 33 outputs.

3.33.27.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.27.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       43
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:       23
ABC RESULTS:           input signals:       39
ABC RESULTS:          output signals:       33
Removing temp directory.

3.33.28. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$72051$abc$55159$auto$opt_dff.cc:219:make_patterns_logic$5021, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 51 gates and 89 wires to a netlist network with 38 inputs and 33 outputs.

3.33.28.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.28.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       38
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       33
Removing temp directory.

3.33.29. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$72113$abc$56176$auto$opt_dff.cc:219:make_patterns_logic$4482, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 27 gates and 56 wires to a netlist network with 29 inputs and 9 outputs.

3.33.29.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.29.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       14
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:        9
Removing temp directory.

3.33.30. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$72151$abc$55760$auto$opt_dff.cc:219:make_patterns_logic$4570, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 42 gates and 77 wires to a netlist network with 35 inputs and 21 outputs.

3.33.30.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.30.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       29
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       21
Removing temp directory.

3.33.31. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$72204$abc$56213$auto$opt_dff.cc:219:make_patterns_logic$4471, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 27 gates and 56 wires to a netlist network with 29 inputs and 9 outputs.

3.33.31.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.31.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       14
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:        9
Removing temp directory.

3.33.32. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$72242$abc$56017$auto$opt_dff.cc:219:make_patterns_logic$4515, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 38 gates and 72 wires to a netlist network with 34 inputs and 18 outputs.

3.33.32.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.32.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       25
ABC RESULTS:               BUF cells:        7
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       18
Removing temp directory.

3.33.33. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$72283$abc$55821$auto$opt_dff.cc:219:make_patterns_logic$4559, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 40 gates and 75 wires to a netlist network with 35 inputs and 21 outputs.

3.33.33.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.33.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       27
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       19
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       21
Removing temp directory.

3.33.34. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$72330$abc$55490$auto$opt_dff.cc:219:make_patterns_logic$4625, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 27 outputs.

3.33.34.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.34.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       35
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       27
Removing temp directory.

3.33.35. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$72386$abc$56274$auto$opt_dff.cc:219:make_patterns_logic$3547, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 53 gates and 93 wires to a netlist network with 40 inputs and 33 outputs.

3.33.35.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.35.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       39
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.33.36. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$72452$abc$55858$auto$opt_dff.cc:219:make_patterns_logic$4548, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 33 outputs.

3.33.36.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.36.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       39
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       19
ABC RESULTS:           input signals:       39
ABC RESULTS:          output signals:       33
Removing temp directory.

3.33.37. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$72502$abc$55662$auto$opt_dff.cc:219:make_patterns_logic$4592, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 30 gates and 61 wires to a netlist network with 31 inputs and 12 outputs.

3.33.37.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.37.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       17
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:       12
Removing temp directory.

3.33.38. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$72543$abc$55429$auto$opt_dff.cc:219:make_patterns_logic$4636, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 34 gates and 67 wires to a netlist network with 33 inputs and 15 outputs.

3.33.38.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.38.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       21
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       19
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       15
Removing temp directory.

3.33.39. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$72587$abc$55294$auto$opt_dff.cc:219:make_patterns_logic$4680, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 30 gates and 61 wires to a netlist network with 31 inputs and 12 outputs.

3.33.39.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.39.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       17
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:       12
Removing temp directory.

3.33.40. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$72628$abc$55061$auto$opt_dff.cc:219:make_patterns_logic$4724, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 27 gates and 56 wires to a netlist network with 29 inputs and 9 outputs.

3.33.40.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.40.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       14
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:        9
Removing temp directory.

3.33.41. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$72666$abc$54902$auto$opt_dff.cc:219:make_patterns_logic$4757, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 27 gates and 56 wires to a netlist network with 29 inputs and 9 outputs.

3.33.41.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.41.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       14
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:        9
Removing temp directory.

3.33.42. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$72707$abc$54547$auto$opt_dff.cc:219:make_patterns_logic$4834, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 51 gates and 89 wires to a netlist network with 38 inputs and 33 outputs.

3.33.42.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.42.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       38
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       33
Removing temp directory.

3.33.43. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$72769$abc$52750$auto$opt_dff.cc:219:make_patterns_logic$5219, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 30 outputs.

3.33.43.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.43.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       35
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       30
Removing temp directory.

3.33.44. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$72828$abc$53212$auto$opt_dff.cc:219:make_patterns_logic$5120, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 51 gates and 89 wires to a netlist network with 38 inputs and 33 outputs.

3.33.44.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.44.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       38
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       33
Removing temp directory.

3.33.45. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$72890$abc$53628$auto$opt_dff.cc:219:make_patterns_logic$5043, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 30 outputs.

3.33.45.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.45.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       35
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       30
Removing temp directory.

3.33.46. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$72949$abc$54020$auto$opt_dff.cc:219:make_patterns_logic$4955, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 51 gates and 89 wires to a netlist network with 38 inputs and 33 outputs.

3.33.46.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.46.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       38
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       33
Removing temp directory.

3.33.47. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73011$abc$54412$auto$opt_dff.cc:219:make_patterns_logic$4867, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 30 outputs.

3.33.47.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.47.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       35
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       30
Removing temp directory.

3.33.48. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73070$abc$52689$auto$opt_dff.cc:219:make_patterns_logic$5758, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 51 gates and 89 wires to a netlist network with 38 inputs and 33 outputs.

3.33.48.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.48.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       38
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       33
Removing temp directory.

3.33.49. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73129$abc$53151$auto$opt_dff.cc:219:make_patterns_logic$5637, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 45 gates and 81 wires to a netlist network with 36 inputs and 27 outputs.

3.33.49.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.49.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       27
Removing temp directory.

3.33.50. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73191$abc$53567$auto$opt_dff.cc:219:make_patterns_logic$5516, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 51 gates and 89 wires to a netlist network with 38 inputs and 33 outputs.

3.33.50.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.50.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       38
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       33
Removing temp directory.

3.33.51. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73253$abc$53983$auto$opt_dff.cc:219:make_patterns_logic$5395, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 51 gates and 89 wires to a netlist network with 38 inputs and 33 outputs.

3.33.51.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.51.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       38
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       33
Removing temp directory.

3.33.52. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73315$abc$54375$auto$opt_dff.cc:219:make_patterns_logic$5274, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 36 gates and 69 wires to a netlist network with 33 inputs and 18 outputs.

3.33.52.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.52.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       18
Removing temp directory.

3.33.53. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73377$abc$52591$auto$opt_dff.cc:219:make_patterns_logic$5241, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 39 gates and 73 wires to a netlist network with 34 inputs and 21 outputs.

3.33.53.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.53.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       26
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       21
Removing temp directory.

3.33.54. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73430$abc$52983$auto$opt_dff.cc:219:make_patterns_logic$5164, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 42 gates and 77 wires to a netlist network with 35 inputs and 24 outputs.

3.33.54.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.54.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       29
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       24
Removing temp directory.

3.33.55. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73492$abc$53469$auto$opt_dff.cc:219:make_patterns_logic$5065, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 42 gates and 77 wires to a netlist network with 35 inputs and 24 outputs.

3.33.55.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.55.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       29
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       24
Removing temp directory.

3.33.56. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73545$abc$53885$auto$opt_dff.cc:219:make_patterns_logic$4977, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 39 gates and 73 wires to a netlist network with 34 inputs and 21 outputs.

3.33.56.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.56.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       26
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       21
Removing temp directory.

3.33.57. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73595$abc$54277$auto$opt_dff.cc:219:make_patterns_logic$4889, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 51 gates and 89 wires to a netlist network with 38 inputs and 33 outputs.

3.33.57.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.57.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       38
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       33
Removing temp directory.

3.33.58. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73657$abc$54841$auto$opt_dff.cc:219:make_patterns_logic$4768, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 27 gates and 56 wires to a netlist network with 29 inputs and 9 outputs.

3.33.58.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.58.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       14
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:        9
Removing temp directory.

3.33.59. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73704$abc$52885$auto$opt_dff.cc:219:make_patterns_logic$5186, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 42 gates and 77 wires to a netlist network with 35 inputs and 24 outputs.

3.33.59.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.59.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       29
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       24
Removing temp directory.

3.33.60. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73757$abc$53371$auto$opt_dff.cc:219:make_patterns_logic$5087, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 49 gates and 87 wires to a netlist network with 38 inputs and 31 outputs.

3.33.60.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.60.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       35
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       31
Removing temp directory.

3.33.61. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73816$abc$53787$auto$opt_dff.cc:219:make_patterns_logic$4999, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 42 gates and 77 wires to a netlist network with 35 inputs and 24 outputs.

3.33.61.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.61.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       29
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       24
Removing temp directory.

3.33.62. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73869$abc$54179$auto$opt_dff.cc:219:make_patterns_logic$4922, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 50 gates and 88 wires to a netlist network with 38 inputs and 30 outputs.

3.33.62.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.62.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       37
ABC RESULTS:               BUF cells:        7
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       30
Removing temp directory.

3.33.63. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73928$abc$55098$auto$opt_dff.cc:219:make_patterns_logic$4713, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 27 gates and 56 wires to a netlist network with 29 inputs and 9 outputs.

3.33.63.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.63.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       14
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:        9
Removing temp directory.

3.33.64. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$73975$abc$52946$auto$opt_dff.cc:219:make_patterns_logic$5175, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 36 gates and 69 wires to a netlist network with 33 inputs and 18 outputs.

3.33.64.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.64.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       18
Removing temp directory.

3.33.65. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$74022$abc$53408$auto$opt_dff.cc:219:make_patterns_logic$5076, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 36 gates and 69 wires to a netlist network with 33 inputs and 18 outputs.

3.33.65.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.65.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       18
Removing temp directory.

3.33.66. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$74069$abc$53848$auto$opt_dff.cc:219:make_patterns_logic$4988, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 36 gates and 69 wires to a netlist network with 33 inputs and 18 outputs.

3.33.66.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.66.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       18
Removing temp directory.

3.33.67. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$74116$abc$54216$auto$opt_dff.cc:219:make_patterns_logic$4911, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 27 gates and 56 wires to a netlist network with 29 inputs and 9 outputs.

3.33.67.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.67.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       14
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:        9
Removing temp directory.

3.33.68. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$74154$abc$54780$auto$opt_dff.cc:219:make_patterns_logic$4790, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 10 outputs.

3.33.68.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.68.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       14
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       10
Removing temp directory.

3.33.69. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$74193$abc$52787$auto$opt_dff.cc:219:make_patterns_logic$5208, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 30 outputs.

3.33.69.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.69.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       35
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       30
Removing temp directory.

3.33.70. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$74252$abc$53273$auto$opt_dff.cc:219:make_patterns_logic$5109, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 27 gates and 56 wires to a netlist network with 29 inputs and 9 outputs.

3.33.70.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.70.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       14
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:        9
Removing temp directory.

3.33.71. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$74290$abc$53665$auto$opt_dff.cc:219:make_patterns_logic$5032, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 27 gates and 56 wires to a netlist network with 29 inputs and 9 outputs.

3.33.71.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.71.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       14
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:        9
Removing temp directory.

3.33.72. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$74328$abc$54081$auto$opt_dff.cc:219:make_patterns_logic$4944, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 27 gates and 56 wires to a netlist network with 29 inputs and 9 outputs.

3.33.72.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.72.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       14
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:        9
Removing temp directory.

3.33.73. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$74366$abc$54449$auto$opt_dff.cc:219:make_patterns_logic$4856, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 49 gates and 87 wires to a netlist network with 38 inputs and 31 outputs.

3.33.73.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.73.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       35
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       31
Removing temp directory.

3.33.74. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$74413$abc$54608$auto$opt_dff.cc:219:make_patterns_logic$4823, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 10 outputs.

3.33.74.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.74.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       14
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       10
Removing temp directory.

3.33.75. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$74452$abc$54743$auto$opt_dff.cc:219:make_patterns_logic$5153, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 36 gates and 69 wires to a netlist network with 33 inputs and 18 outputs.

3.33.75.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.75.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       18
Removing temp directory.

3.33.76. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$74490$abc$53044$auto$opt_dff.cc:219:make_patterns_logic$5131, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 59 gates and 98 wires to a netlist network with 39 inputs and 41 outputs.

3.33.76.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.76.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        8
ABC RESULTS:               MUX cells:       38
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       39
ABC RESULTS:          output signals:       41
Removing temp directory.

3.33.77. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$74548$abc$53506$auto$opt_dff.cc:219:make_patterns_logic$5054, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 30 gates and 61 wires to a netlist network with 31 inputs and 12 outputs.

3.33.77.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.77.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       17
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:       12
Removing temp directory.

3.33.78. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$74589$abc$53946$auto$opt_dff.cc:219:make_patterns_logic$4966, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 39 gates and 73 wires to a netlist network with 34 inputs and 21 outputs.

3.33.78.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.78.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       26
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       21
Removing temp directory.

3.33.79. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$74639$abc$54314$auto$opt_dff.cc:219:make_patterns_logic$4878, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 30 gates and 61 wires to a netlist network with 31 inputs and 12 outputs.

3.33.79.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.79.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       17
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:       12
Removing temp directory.

3.33.80. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$74680$abc$54706$auto$opt_dff.cc:219:make_patterns_logic$4801, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 34 outputs.

3.33.80.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.80.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       38
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       39
ABC RESULTS:          output signals:       34
Removing temp directory.

3.33.81. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$74740$abc$52848$auto$opt_dff.cc:219:make_patterns_logic$5197, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 30 gates and 61 wires to a netlist network with 31 inputs and 12 outputs.

3.33.81.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.81.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       17
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:       12
Removing temp directory.

3.33.82. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$74781$abc$53310$auto$opt_dff.cc:219:make_patterns_logic$5098, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 30 gates and 61 wires to a netlist network with 31 inputs and 12 outputs.

3.33.82.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.82.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       17
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:       12
Removing temp directory.

3.33.83. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$74822$abc$53726$auto$opt_dff.cc:219:make_patterns_logic$5010, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 27 gates and 56 wires to a netlist network with 29 inputs and 9 outputs.

3.33.83.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.83.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       14
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:        9
Removing temp directory.

3.33.84. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$74861$abc$54118$auto$opt_dff.cc:219:make_patterns_logic$4933, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 30 gates and 61 wires to a netlist network with 31 inputs and 12 outputs.

3.33.84.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.84.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       17
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:       12
Removing temp directory.

3.33.85. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$74902$abc$54510$auto$opt_dff.cc:219:make_patterns_logic$4845, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 63 wires to a netlist network with 32 inputs and 13 outputs.

3.33.85.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.85.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       17
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       13
Removing temp directory.

3.33.86. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$74955$abc$54645$auto$opt_dff.cc:219:make_patterns_logic$4812, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 11 outputs.

3.33.86.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.86.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       14
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:       11
Removing temp directory.

3.33.87. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$74997$abc$64047$auto$opt_dff.cc:219:make_patterns_logic$3515, asynchronously reset by \rst
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.33.87.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.87.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        2
Removing temp directory.

3.33.88. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !$abc$75004$abc$64057$auto$opt_reduce.cc:134:opt_pmux$3501, asynchronously reset by \rst
Extracted 4048 gates and 5928 wires to a netlist network with 1880 inputs and 2112 outputs.

3.33.88.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.88.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               NOR cells:        4
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               NOT cells:       14
ABC RESULTS:             ORNOT cells:       66
ABC RESULTS:               MUX cells:     3417
ABC RESULTS:                OR cells:       36
ABC RESULTS:              NAND cells:      310
ABC RESULTS:            ANDNOT cells:       22
ABC RESULTS:               BUF cells:        8
ABC RESULTS:               AND cells:      249
ABC RESULTS:        internal signals:     1936
ABC RESULTS:           input signals:     1880
ABC RESULTS:          output signals:     2112
Removing temp directory.

3.33.89. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80170$abc$63647$auto$opt_dff.cc:219:make_patterns_logic$5593, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 34 gates and 66 wires to a netlist network with 32 inputs and 24 outputs.

3.33.89.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.89.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       19
ABC RESULTS:               BUF cells:       13
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       24
Removing temp directory.

3.33.90. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80211$abc$63610$auto$opt_dff.cc:219:make_patterns_logic$5604, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 30 gates and 60 wires to a netlist network with 30 inputs and 19 outputs.

3.33.90.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.90.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       19
Removing temp directory.

3.33.91. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80249$abc$63573$auto$opt_dff.cc:219:make_patterns_logic$3558, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 22 gates and 47 wires to a netlist network with 25 inputs and 14 outputs.

3.33.91.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.91.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        9
ABC RESULTS:               BUF cells:       14
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       14
Removing temp directory.

3.33.92. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80284$abc$63405$auto$opt_dff.cc:219:make_patterns_logic$6121, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 38 gates and 74 wires to a netlist network with 36 inputs and 29 outputs.

3.33.92.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.92.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        8
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               MUX cells:       18
ABC RESULTS:               BUF cells:       13
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       29
Removing temp directory.

3.33.93. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80322$abc$63822$auto$opt_dff.cc:219:make_patterns_logic$5571, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 26 gates and 55 wires to a netlist network with 29 inputs and 20 outputs.

3.33.93.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.93.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       15
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       20
Removing temp directory.

3.33.94. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80367$abc$63709$auto$opt_dff.cc:219:make_patterns_logic$5582, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 11 outputs.

3.33.94.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.94.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       11
Removing temp directory.

3.33.95. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80398$abc$63031$auto$opt_dff.cc:219:make_patterns_logic$6341, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 25 outputs.

3.33.95.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.95.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       25
Removing temp directory.

3.33.96. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80434$abc$63748$auto$opt_dff.cc:219:make_patterns_logic$5648, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 24 gates and 48 wires to a netlist network with 24 inputs and 15 outputs.

3.33.96.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.96.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       11
ABC RESULTS:               BUF cells:       13
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       15
Removing temp directory.

3.33.97. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80466$abc$63092$auto$opt_dff.cc:219:make_patterns_logic$5681, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 26 gates and 50 wires to a netlist network with 24 inputs and 22 outputs.

3.33.97.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.97.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        8
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        6
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       22
Removing temp directory.

3.33.98. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80508$abc$63331$auto$opt_dff.cc:219:make_patterns_logic$6330, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 15 gates and 30 wires to a netlist network with 15 inputs and 11 outputs.

3.33.98.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.98.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       11
Removing temp directory.

3.33.99. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80541$abc$62845$auto$opt_dff.cc:219:make_patterns_logic$5703, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 49 wires to a netlist network with 20 inputs and 25 outputs.

3.33.99.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.99.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       15
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       25
Removing temp directory.

3.33.100. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80576$abc$63175$auto$opt_dff.cc:219:make_patterns_logic$3987, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 26 gates and 52 wires to a netlist network with 26 inputs and 22 outputs.

3.33.100.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.100.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       22
Removing temp directory.

3.33.101. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80610$abc$62747$auto$opt_dff.cc:219:make_patterns_logic$4064, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 56 wires to a netlist network with 25 inputs and 27 outputs.

3.33.101.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.101.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       27
Removing temp directory.

3.33.102. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80648$abc$62784$auto$opt_dff.cc:219:make_patterns_logic$5714, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 34 gates and 60 wires to a netlist network with 26 inputs and 28 outputs.

3.33.102.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.102.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       15
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       15
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       28
Removing temp directory.

3.33.103. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80683$abc$63457$auto$opt_dff.cc:219:make_patterns_logic$5615, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 24 gates and 48 wires to a netlist network with 24 inputs and 18 outputs.

3.33.103.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.103.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       15
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       18
Removing temp directory.

3.33.104. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80716$abc$63951$auto$opt_dff.cc:219:make_patterns_logic$5505, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 56 wires to a netlist network with 25 inputs and 27 outputs.

3.33.104.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.104.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       27
Removing temp directory.

3.33.105. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80758$abc$62551$auto$opt_dff.cc:219:make_patterns_logic$5747, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 28 gates and 52 wires to a netlist network with 24 inputs and 24 outputs.

3.33.105.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.105.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               MUX cells:        6
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       24
Removing temp directory.

3.33.106. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80795$abc$62673$auto$opt_dff.cc:219:make_patterns_logic$3679, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 27 gates and 54 wires to a netlist network with 27 inputs and 23 outputs.

3.33.106.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.106.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        9
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       23
Removing temp directory.

3.33.107. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80829$abc$63518$auto$opt_dff.cc:219:make_patterns_logic$5670, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 41 gates and 74 wires to a netlist network with 33 inputs and 30 outputs.

3.33.107.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.107.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               MUX cells:       17
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       30
Removing temp directory.

3.33.108. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80861$abc$63785$auto$opt_dff.cc:219:make_patterns_logic$6242, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 14 outputs.

3.33.108.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.108.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       14
Removing temp directory.

3.33.109. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80908$abc$63221$auto$opt_dff.cc:219:make_patterns_logic$5560, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 9 outputs.

3.33.109.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.109.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        9
Removing temp directory.

3.33.110. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80938$abc$63270$auto$opt_dff.cc:219:make_patterns_logic$5549, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 27 gates and 57 wires to a netlist network with 30 inputs and 20 outputs.

3.33.110.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.110.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       14
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       20
Removing temp directory.

3.33.111. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80973$abc$62514$auto$opt_dff.cc:219:make_patterns_logic$5769, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 10 outputs.

3.33.111.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.111.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       10
Removing temp directory.

3.33.112. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81007$abc$62477$auto$opt_dff.cc:219:make_patterns_logic$5780, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 34 gates and 59 wires to a netlist network with 25 inputs and 30 outputs.

3.33.112.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.112.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        7
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       15
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       30
Removing temp directory.

3.33.113. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81044$abc$62257$auto$opt_dff.cc:219:make_patterns_logic$5813, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 33 gates and 57 wires to a netlist network with 24 inputs and 29 outputs.

3.33.113.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.113.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        6
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       15
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       29
Removing temp directory.

3.33.114. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81082$abc$62085$auto$opt_dff.cc:219:make_patterns_logic$5846, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 55 wires to a netlist network with 24 inputs and 27 outputs.

3.33.114.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.114.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        7
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       27
Removing temp directory.

3.33.115. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81118$abc$61913$auto$opt_dff.cc:219:make_patterns_logic$5890, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 27 gates and 48 wires to a netlist network with 21 inputs and 23 outputs.

3.33.115.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.115.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:       23
Removing temp directory.

3.33.116. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81156$abc$61686$auto$opt_dff.cc:219:make_patterns_logic$5923, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 32 gates and 57 wires to a netlist network with 25 inputs and 28 outputs.

3.33.116.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.116.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        6
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       28
Removing temp directory.

3.33.117. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81193$abc$61466$auto$opt_dff.cc:219:make_patterns_logic$5956, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 55 wires to a netlist network with 24 inputs and 27 outputs.

3.33.117.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.117.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               MUX cells:        7
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       27
Removing temp directory.

3.33.118. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81230$abc$61313$auto$opt_dff.cc:219:make_patterns_logic$4042, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 24 gates and 44 wires to a netlist network with 20 inputs and 20 outputs.

3.33.118.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.118.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               MUX cells:        3
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       20
Removing temp directory.

3.33.119. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81264$abc$61080$auto$opt_dff.cc:219:make_patterns_logic$6033, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 24 gates and 47 wires to a netlist network with 23 inputs and 20 outputs.

3.33.119.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.119.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        5
ABC RESULTS:              NAND cells:        8
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       20
Removing temp directory.

3.33.120. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81302$abc$62355$auto$opt_dff.cc:219:make_patterns_logic$4075, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 23 gates and 39 wires to a netlist network with 16 inputs and 19 outputs.

3.33.120.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.120.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:       12
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       19
Removing temp directory.

3.33.121. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81332$abc$62122$auto$opt_dff.cc:219:make_patterns_logic$5835, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 30 gates and 53 wires to a netlist network with 23 inputs and 26 outputs.

3.33.121.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.121.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        5
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       26
Removing temp directory.

3.33.122. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81368$abc$61987$auto$opt_dff.cc:219:make_patterns_logic$4086, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 28 gates and 51 wires to a netlist network with 23 inputs and 24 outputs.

3.33.122.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.122.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               MUX cells:        4
ABC RESULTS:              NAND cells:       10
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       24
Removing temp directory.

3.33.123. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81406$abc$61564$auto$opt_dff.cc:219:make_patterns_logic$4097, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 27 gates and 50 wires to a netlist network with 23 inputs and 23 outputs.

3.33.123.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.123.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        5
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       23
Removing temp directory.

3.33.124. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81436$abc$61527$auto$opt_dff.cc:219:make_patterns_logic$5945, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 25 gates and 43 wires to a netlist network with 18 inputs and 21 outputs.

3.33.124.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.124.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       21
Removing temp directory.

3.33.125. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81467$abc$62416$auto$opt_dff.cc:219:make_patterns_logic$5791, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 27 gates and 45 wires to a netlist network with 18 inputs and 23 outputs.

3.33.125.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.125.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               AND cells:        3
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       23
Removing temp directory.

3.33.126. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81498$abc$62024$auto$opt_dff.cc:219:make_patterns_logic$5857, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 25 gates and 43 wires to a netlist network with 18 inputs and 21 outputs.

3.33.126.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.126.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       21
Removing temp directory.

3.33.127. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81531$abc$61839$auto$opt_dff.cc:219:make_patterns_logic$3921, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 27 gates and 50 wires to a netlist network with 23 inputs and 23 outputs.

3.33.127.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.127.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               MUX cells:        6
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       23
Removing temp directory.

3.33.128. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81570$abc$61368$auto$opt_dff.cc:219:make_patterns_logic$5978, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 27 gates and 48 wires to a netlist network with 21 inputs and 23 outputs.

3.33.128.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.128.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:       23
Removing temp directory.

3.33.129. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81606$abc$61178$auto$opt_dff.cc:219:make_patterns_logic$4108, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 28 gates and 52 wires to a netlist network with 24 inputs and 24 outputs.

3.33.129.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.129.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        5
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       24
Removing temp directory.

3.33.130. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81644$abc$62612$auto$opt_dff.cc:219:make_patterns_logic$5736, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 54 wires to a netlist network with 23 inputs and 27 outputs.

3.33.130.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.130.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        4
ABC RESULTS:              NAND cells:       15
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       27
Removing temp directory.

3.33.131. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81680$abc$62220$auto$opt_dff.cc:219:make_patterns_logic$3800, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 23 gates and 46 wires to a netlist network with 23 inputs and 19 outputs.

3.33.131.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.131.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        6
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       19
Removing temp directory.

3.33.132. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81715$abc$62183$auto$opt_dff.cc:219:make_patterns_logic$5824, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 28 gates and 49 wires to a netlist network with 21 inputs and 24 outputs.

3.33.132.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.132.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:       24
Removing temp directory.

3.33.133. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81748$abc$61876$auto$opt_dff.cc:219:make_patterns_logic$5901, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 16 outputs.

3.33.133.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.133.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:       16
Removing temp directory.

3.33.134. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81780$abc$61625$auto$opt_dff.cc:219:make_patterns_logic$5934, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 26 gates and 45 wires to a netlist network with 19 inputs and 22 outputs.

3.33.134.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.134.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       22
Removing temp directory.

3.33.135. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81813$abc$61215$auto$opt_dff.cc:219:make_patterns_logic$6011, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 52 wires to a netlist network with 23 inputs and 25 outputs.

3.33.135.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.135.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        6
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       25
Removing temp directory.

3.33.136. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81852$abc$61043$auto$opt_dff.cc:219:make_patterns_logic$6044, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 27 gates and 53 wires to a netlist network with 26 inputs and 23 outputs.

3.33.136.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.136.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       23
Removing temp directory.

3.33.137. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81887$abc$62710$auto$opt_dff.cc:219:make_patterns_logic$5725, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 30 gates and 52 wires to a netlist network with 22 inputs and 26 outputs.

3.33.137.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.137.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        4
ABC RESULTS:              NAND cells:       15
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:       26
Removing temp directory.

3.33.138. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81923$abc$62318$auto$opt_dff.cc:219:make_patterns_logic$5802, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 28 gates and 47 wires to a netlist network with 19 inputs and 24 outputs.

3.33.138.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.138.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        2
ABC RESULTS:              NAND cells:       15
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       24
Removing temp directory.

3.33.139. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81954$abc$61950$auto$opt_dff.cc:219:make_patterns_logic$5868, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 27 gates and 48 wires to a netlist network with 21 inputs and 23 outputs.

3.33.139.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.139.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       12
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:       23
Removing temp directory.

3.33.140. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81989$abc$61784$auto$opt_dff.cc:219:make_patterns_logic$4394, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 28 gates and 52 wires to a netlist network with 24 inputs and 24 outputs.

3.33.140.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.140.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        5
ABC RESULTS:              NAND cells:       12
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       24
Removing temp directory.

3.33.141. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82027$abc$61429$auto$opt_dff.cc:219:make_patterns_logic$5967, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 28 gates and 50 wires to a netlist network with 22 inputs and 24 outputs.

3.33.141.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.141.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        4
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:       24
Removing temp directory.

3.33.142. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82060$abc$60982$auto$opt_dff.cc:219:make_patterns_logic$6055, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 42 gates and 78 wires to a netlist network with 36 inputs and 27 outputs.

3.33.142.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.142.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               MUX cells:       22
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       27
Removing temp directory.

3.33.143. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82094$abc$57421$auto$opt_dff.cc:219:make_patterns_logic$4196, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 32 gates and 61 wires to a netlist network with 29 inputs and 20 outputs.

3.33.143.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.143.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               MUX cells:       18
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       20
Removing temp directory.

3.33.144. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82144$abc$57482$auto$opt_dff.cc:219:make_patterns_logic$3822, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 26 gates and 51 wires to a netlist network with 25 inputs and 22 outputs.

3.33.144.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.144.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        8
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       22
Removing temp directory.

3.33.145. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82182$abc$59882$auto$opt_dff.cc:219:make_patterns_logic$6264, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 19 outputs.

3.33.145.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.145.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       19
Removing temp directory.

3.33.146. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82220$abc$59462$auto$opt_dff.cc:219:make_patterns_logic$4152, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 24 gates and 47 wires to a netlist network with 23 inputs and 20 outputs.

3.33.146.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.146.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               MUX cells:        5
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       20
Removing temp directory.

3.33.147. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82254$abc$57084$auto$opt_dff.cc:219:make_patterns_logic$4273, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 33 gates and 60 wires to a netlist network with 27 inputs and 25 outputs.

3.33.147.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.147.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:       12
ABC RESULTS:               MUX cells:       10
ABC RESULTS:               BUF cells:       14
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       25
Removing temp directory.

3.33.148. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82285$abc$63129$auto$opt_dff.cc:219:make_patterns_logic$4053, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 44 gates and 80 wires to a netlist network with 36 inputs and 29 outputs.

3.33.148.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.148.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:       10
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       29
Removing temp directory.

3.33.149. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82326$abc$62882$auto$opt_dff.cc:219:make_patterns_logic$5692, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 57 wires to a netlist network with 26 inputs and 21 outputs.

3.33.149.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.149.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               MUX cells:       12
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       21
Removing temp directory.

3.33.150. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82366$abc$56925$auto$opt_dff.cc:219:make_patterns_logic$4317, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 36 gates and 67 wires to a netlist network with 31 inputs and 26 outputs.

3.33.150.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.150.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               MUX cells:       22
ABC RESULTS:               BUF cells:       13
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:       26
Removing temp directory.

3.33.151. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82410$abc$57543$auto$opt_dff.cc:219:make_patterns_logic$3811, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 37 gates and 67 wires to a netlist network with 30 inputs and 27 outputs.

3.33.151.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.151.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:       13
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       27
Removing temp directory.

3.33.152. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82456$abc$58773$auto$opt_dff.cc:219:make_patterns_logic$4009, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 21 gates and 42 wires to a netlist network with 21 inputs and 17 outputs.

3.33.152.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.152.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        3
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:       17
Removing temp directory.

3.33.153. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82505$abc$57023$auto$opt_dff.cc:219:make_patterns_logic$4295, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 18 outputs.

3.33.153.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.153.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       18
Removing temp directory.

3.33.154. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82543$abc$60298$auto$opt_dff.cc:219:make_patterns_logic$6187, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 28 gates and 54 wires to a netlist network with 26 inputs and 24 outputs.

3.33.154.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.154.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:              NAND cells:       10
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       24
Removing temp directory.

3.33.155. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82580$abc$60651$auto$opt_dff.cc:219:make_patterns_logic$6110, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 43 gates and 79 wires to a netlist network with 36 inputs and 29 outputs.

3.33.155.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.155.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:       12
ABC RESULTS:               MUX cells:       21
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       14
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       29
Removing temp directory.

3.33.156. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82618$abc$62986$auto$opt_dff.cc:219:make_patterns_logic$6352, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 14 outputs.

3.33.156.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.156.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       14
Removing temp directory.

3.33.157. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82671$abc$59401$auto$opt_dff.cc:219:make_patterns_logic$6319, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 24 gates and 49 wires to a netlist network with 25 inputs and 20 outputs.

3.33.157.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.157.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       20
Removing temp directory.

3.33.158. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82709$abc$59821$auto$opt_dff.cc:219:make_patterns_logic$6275, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 11 outputs.

3.33.158.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.158.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       11
Removing temp directory.

3.33.159. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82739$abc$60237$auto$opt_dff.cc:219:make_patterns_logic$6198, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 24 gates and 46 wires to a netlist network with 22 inputs and 20 outputs.

3.33.159.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.159.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        3
ABC RESULTS:              NAND cells:       10
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:       20
Removing temp directory.

3.33.160. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82770$abc$60605$auto$opt_dff.cc:219:make_patterns_logic$6132, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 19 gates and 35 wires to a netlist network with 16 inputs and 15 outputs.

3.33.160.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.160.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       15
Removing temp directory.

3.33.161. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82800$abc$56986$auto$opt_dff.cc:219:make_patterns_logic$4306, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 11 outputs.

3.33.161.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.161.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        3
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       11
Removing temp directory.

3.33.162. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82831$abc$57384$auto$opt_dff.cc:219:make_patterns_logic$4207, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 26 gates and 51 wires to a netlist network with 25 inputs and 16 outputs.

3.33.162.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.162.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               MUX cells:       11
ABC RESULTS:               BUF cells:       13
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       16
Removing temp directory.

3.33.163. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82863$abc$58712$auto$opt_dff.cc:219:make_patterns_logic$4031, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 22 gates and 43 wires to a netlist network with 21 inputs and 18 outputs.

3.33.163.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.163.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        3
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:       18
Removing temp directory.

3.33.164. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82909$abc$59364$auto$opt_dff.cc:219:make_patterns_logic$5142, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 50 gates and 85 wires to a netlist network with 35 inputs and 31 outputs.

3.33.164.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.164.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:       15
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:       19
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       31
Removing temp directory.

3.33.165. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82948$abc$61723$auto$opt_dff.cc:219:make_patterns_logic$5912, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 36 gates and 66 wires to a netlist network with 30 inputs and 24 outputs.

3.33.165.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.165.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       24
Removing temp directory.

3.33.166. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83002$abc$57775$auto$opt_dff.cc:219:make_patterns_logic$3613, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 33 gates and 63 wires to a netlist network with 30 inputs and 23 outputs.

3.33.166.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.166.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               MUX cells:       15
ABC RESULTS:               BUF cells:       13
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       23
Removing temp directory.

3.33.167. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83042$abc$58577$auto$opt_dff.cc:219:make_patterns_logic$3844, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 38 gates and 68 wires to a netlist network with 30 inputs and 28 outputs.

3.33.167.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.167.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:       13
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       28
Removing temp directory.

3.33.168. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83080$abc$57830$auto$opt_dff.cc:219:make_patterns_logic$3602, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 33 gates and 62 wires to a netlist network with 29 inputs and 22 outputs.

3.33.168.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.168.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               MUX cells:       15
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       22
Removing temp directory.

3.33.169. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83125$abc$59597$auto$opt_dff.cc:219:make_patterns_logic$6286, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 38 gates and 71 wires to a netlist network with 33 inputs and 26 outputs.

3.33.169.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.169.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       26
Removing temp directory.

3.33.170. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83175$abc$57873$auto$opt_dff.cc:219:make_patterns_logic$3668, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 9 outputs.

3.33.170.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.170.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        6
ABC RESULTS:               BUF cells:       13
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:        9
Removing temp directory.

3.33.171. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83210$abc$58534$auto$opt_dff.cc:219:make_patterns_logic$3767, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 38 gates and 69 wires to a netlist network with 31 inputs and 26 outputs.

3.33.171.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.171.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:       11
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:       26
Removing temp directory.

3.33.172. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83253$abc$62943$auto$opt_dff.cc:219:make_patterns_logic$3580, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 13 outputs.

3.33.172.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.172.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        3
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       13
Removing temp directory.

3.33.173. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83299$abc$61252$auto$opt_dff.cc:219:make_patterns_logic$5989, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 37 gates and 66 wires to a netlist network with 29 inputs and 26 outputs.

3.33.173.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.173.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       12
ABC RESULTS:               MUX cells:       14
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       26
Removing temp directory.

3.33.174. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83333$abc$58675$auto$opt_dff.cc:219:make_patterns_logic$3855, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 21 gates and 42 wires to a netlist network with 21 inputs and 17 outputs.

3.33.174.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.174.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        3
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:       17
Removing temp directory.

3.33.175. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83379$abc$57323$auto$opt_dff.cc:219:make_patterns_logic$4218, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 34 gates and 64 wires to a netlist network with 30 inputs and 24 outputs.

3.33.175.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.175.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:       13
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       24
Removing temp directory.

3.33.176. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83415$abc$57604$auto$opt_dff.cc:219:make_patterns_logic$3591, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 32 gates and 59 wires to a netlist network with 27 inputs and 22 outputs.

3.33.176.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.176.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       19
ABC RESULTS:               BUF cells:       13
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       22
Removing temp directory.

3.33.177. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83453$abc$57720$auto$opt_dff.cc:219:make_patterns_logic$3624, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 21 gates and 42 wires to a netlist network with 21 inputs and 17 outputs.

3.33.177.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.177.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:       17
Removing temp directory.

3.33.178. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83495$abc$59205$auto$opt_dff.cc:219:make_patterns_logic$3932, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 40 gates and 73 wires to a netlist network with 33 inputs and 25 outputs.

3.33.178.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.178.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               MUX cells:       19
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       25
Removing temp directory.

3.33.179. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83526$abc$59686$auto$opt_dff.cc:219:make_patterns_logic$3888, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 39 gates and 70 wires to a netlist network with 31 inputs and 29 outputs.

3.33.179.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.179.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               MUX cells:       22
ABC RESULTS:               BUF cells:       13
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:       29
Removing temp directory.

3.33.180. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83573$abc$57971$auto$opt_dff.cc:219:make_patterns_logic$3646, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 39 gates and 71 wires to a netlist network with 32 inputs and 29 outputs.

3.33.180.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.180.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               MUX cells:       21
ABC RESULTS:               BUF cells:       13
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       29
Removing temp directory.

3.33.181. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83621$abc$58638$auto$opt_dff.cc:219:make_patterns_logic$3833, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 19 gates and 37 wires to a netlist network with 18 inputs and 15 outputs.

3.33.181.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.181.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       15
Removing temp directory.

3.33.182. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83667$abc$59766$auto$opt_dff.cc:219:make_patterns_logic$3866, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 24 gates and 48 wires to a netlist network with 24 inputs and 20 outputs.

3.33.182.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.182.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        5
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       20
Removing temp directory.

3.33.183. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83702$abc$60200$auto$opt_dff.cc:219:make_patterns_logic$6209, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 19 gates and 39 wires to a netlist network with 20 inputs and 15 outputs.

3.33.183.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.183.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       15
Removing temp directory.

3.33.184. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83736$abc$60568$auto$opt_dff.cc:219:make_patterns_logic$6143, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 28 gates and 54 wires to a netlist network with 26 inputs and 21 outputs.

3.33.184.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.184.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               MUX cells:        9
ABC RESULTS:               BUF cells:       14
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       21
Removing temp directory.

3.33.185. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83770$abc$60945$auto$opt_dff.cc:219:make_patterns_logic$6066, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 28 gates and 54 wires to a netlist network with 26 inputs and 24 outputs.

3.33.185.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.185.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        8
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       24
Removing temp directory.

3.33.186. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83806$abc$57286$auto$opt_dff.cc:219:make_patterns_logic$4229, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 56 wires to a netlist network with 27 inputs and 18 outputs.

3.33.186.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.186.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               MUX cells:       14
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       18
Removing temp directory.

3.33.187. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83838$abc$57659$auto$opt_dff.cc:219:make_patterns_logic$3569, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 57 wires to a netlist network with 26 inputs and 21 outputs.

3.33.187.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.187.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       18
ABC RESULTS:               BUF cells:       13
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       21
Removing temp directory.

3.33.188. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83885$abc$59723$auto$opt_dff.cc:219:make_patterns_logic$3877, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 23 gates and 45 wires to a netlist network with 22 inputs and 19 outputs.

3.33.188.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.188.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        4
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:       19
Removing temp directory.

3.33.189. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83931$abc$59266$auto$opt_dff.cc:219:make_patterns_logic$4185, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 32 gates and 60 wires to a netlist network with 28 inputs and 22 outputs.

3.33.189.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.189.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               MUX cells:       18
ABC RESULTS:               BUF cells:       13
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       22
Removing temp directory.

3.33.190. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83961$abc$58911$auto$opt_dff.cc:219:make_patterns_logic$3910, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 27 gates and 55 wires to a netlist network with 28 inputs and 17 outputs.

3.33.190.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.190.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               MUX cells:        9
ABC RESULTS:               BUF cells:       13
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       17
Removing temp directory.

3.33.191. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84000$abc$59156$auto$opt_dff.cc:219:make_patterns_logic$3943, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 34 gates and 65 wires to a netlist network with 31 inputs and 26 outputs.

3.33.191.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.191.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:       14
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:       26
Removing temp directory.

3.33.192. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84046$abc$59303$auto$opt_dff.cc:219:make_patterns_logic$4174, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 36 gates and 65 wires to a netlist network with 29 inputs and 24 outputs.

3.33.192.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.192.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:       10
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       24
Removing temp directory.

3.33.193. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84089$abc$58161$auto$opt_dff.cc:219:make_patterns_logic$3690, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 20 gates and 39 wires to a netlist network with 19 inputs and 16 outputs.

3.33.193.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.193.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       16
Removing temp directory.

3.33.194. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84135$abc$60688$auto$opt_dff.cc:219:make_patterns_logic$6099, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 22 gates and 41 wires to a netlist network with 19 inputs and 18 outputs.

3.33.194.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.194.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:       10
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       18
Removing temp directory.

3.33.195. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84172$abc$60017$auto$opt_dff.cc:219:make_patterns_logic$4141, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 27 gates and 49 wires to a netlist network with 22 inputs and 23 outputs.

3.33.195.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.195.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        5
ABC RESULTS:              NAND cells:       12
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:       23
Removing temp directory.

3.33.196. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84206$abc$60396$auto$opt_dff.cc:219:make_patterns_logic$4130, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 26 gates and 46 wires to a netlist network with 20 inputs and 22 outputs.

3.33.196.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.196.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        3
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       22
Removing temp directory.

3.33.197. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84240$abc$57127$auto$opt_dff.cc:219:make_patterns_logic$4262, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 13 outputs.

3.33.197.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.197.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       13
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       13
Removing temp directory.

3.33.198. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84278$abc$58271$auto$opt_dff.cc:219:make_patterns_logic$3745, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 38 gates and 68 wires to a netlist network with 30 inputs and 28 outputs.

3.33.198.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.198.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:       13
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       28
Removing temp directory.

3.33.199. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84320$abc$58222$auto$opt_dff.cc:219:make_patterns_logic$3756, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 21 gates and 41 wires to a netlist network with 20 inputs and 17 outputs.

3.33.199.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.199.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        2
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       17
Removing temp directory.

3.33.200. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84362$abc$59919$auto$opt_dff.cc:219:make_patterns_logic$6253, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 57 wires to a netlist network with 26 inputs and 21 outputs.

3.33.200.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.200.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       18
ABC RESULTS:               BUF cells:       13
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       21
Removing temp directory.

3.33.201. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84392$abc$59009$auto$opt_dff.cc:219:make_patterns_logic$3976, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 41 gates and 75 wires to a netlist network with 34 inputs and 31 outputs.

3.33.201.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.201.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               MUX cells:       23
ABC RESULTS:               BUF cells:       13
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       31
Removing temp directory.

3.33.202. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84437$abc$57922$auto$opt_dff.cc:219:make_patterns_logic$3657, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 24 gates and 49 wires to a netlist network with 25 inputs and 18 outputs.

3.33.202.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.202.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               MUX cells:        5
ABC RESULTS:               BUF cells:       15
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       18
Removing temp directory.

3.33.203. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84475$abc$58819$auto$opt_dff.cc:219:make_patterns_logic$4020, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 38 gates and 71 wires to a netlist network with 33 inputs and 25 outputs.

3.33.203.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.203.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               MUX cells:       21
ABC RESULTS:               BUF cells:       11
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       25
Removing temp directory.

3.33.204. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84508$abc$59107$auto$opt_dff.cc:219:make_patterns_logic$3954, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 20 gates and 39 wires to a netlist network with 19 inputs and 16 outputs.

3.33.204.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.204.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       16
Removing temp directory.

3.33.205. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84546$abc$60139$auto$opt_dff.cc:219:make_patterns_logic$6220, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 16 outputs.

3.33.205.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.205.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        4
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:       16
Removing temp directory.

3.33.206. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84580$abc$57225$auto$opt_dff.cc:219:make_patterns_logic$4240, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 33 gates and 61 wires to a netlist network with 28 inputs and 23 outputs.

3.33.206.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.206.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               MUX cells:       18
ABC RESULTS:               BUF cells:       13
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       23
Removing temp directory.

3.33.207. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84616$abc$58320$auto$opt_dff.cc:219:make_patterns_logic$3734, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 37 gates and 66 wires to a netlist network with 29 inputs and 27 outputs.

3.33.207.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.207.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               MUX cells:       19
ABC RESULTS:               BUF cells:       13
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       27
Removing temp directory.

3.33.208. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84658$abc$58479$auto$opt_dff.cc:219:make_patterns_logic$3778, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 28 gates and 54 wires to a netlist network with 26 inputs and 18 outputs.

3.33.208.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.208.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               MUX cells:       10
ABC RESULTS:               BUF cells:       13
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       18
Removing temp directory.

3.33.209. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84699$abc$59058$auto$opt_dff.cc:219:make_patterns_logic$3965, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 15 outputs.

3.33.209.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.209.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       15
Removing temp directory.

3.33.210. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84738$abc$60507$auto$opt_dff.cc:219:make_patterns_logic$6154, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 23 gates and 44 wires to a netlist network with 21 inputs and 19 outputs.

3.33.210.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.210.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:        3
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:       19
Removing temp directory.

3.33.211. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84772$abc$60908$auto$opt_dff.cc:219:make_patterns_logic$4163, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 37 gates and 69 wires to a netlist network with 32 inputs and 24 outputs.

3.33.211.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.211.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:       10
ABC RESULTS:               MUX cells:       17
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       24
Removing temp directory.

3.33.212. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84803$abc$58112$auto$opt_dff.cc:219:make_patterns_logic$3701, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 61 wires to a netlist network with 30 inputs and 21 outputs.

3.33.212.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.212.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       13
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       21
Removing temp directory.

3.33.213. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84840$abc$58375$auto$opt_dff.cc:219:make_patterns_logic$3723, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 22 gates and 43 wires to a netlist network with 21 inputs and 18 outputs.

3.33.213.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.213.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        3
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:       18
Removing temp directory.

3.33.214. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84883$abc$59499$auto$opt_dff.cc:219:make_patterns_logic$6308, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 15 gates and 30 wires to a netlist network with 15 inputs and 11 outputs.

3.33.214.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.214.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       11
Removing temp directory.

3.33.215. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84914$abc$60078$auto$opt_dff.cc:219:make_patterns_logic$6231, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 23 gates and 40 wires to a netlist network with 17 inputs and 19 outputs.

3.33.215.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.215.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:       12
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       19
Removing temp directory.

3.33.216. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84945$abc$60470$auto$opt_dff.cc:219:make_patterns_logic$4284, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 11 outputs.

3.33.216.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.216.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       11
Removing temp directory.

3.33.217. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84976$abc$60786$auto$opt_dff.cc:219:make_patterns_logic$4119, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 40 gates and 72 wires to a netlist network with 32 inputs and 26 outputs.

3.33.217.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.217.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:       11
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:       18
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       14
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       26
Removing temp directory.

3.33.218. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85006$abc$58020$auto$opt_dff.cc:219:make_patterns_logic$3635, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 40 gates and 73 wires to a netlist network with 33 inputs and 30 outputs.

3.33.218.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.218.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               MUX cells:       22
ABC RESULTS:               BUF cells:       13
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       30
Removing temp directory.

3.33.219. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85048$abc$58948$auto$opt_dff.cc:219:make_patterns_logic$3899, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 18 gates and 34 wires to a netlist network with 16 inputs and 14 outputs.

3.33.219.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.219.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       14
Removing temp directory.

3.33.220. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85085$abc$59980$auto$opt_dff.cc:219:make_patterns_logic$4405, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 9 outputs.

3.33.220.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.220.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        9
Removing temp directory.

3.33.221. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85116$abc$60433$auto$opt_dff.cc:219:make_patterns_logic$6165, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 28 gates and 54 wires to a netlist network with 26 inputs and 24 outputs.

3.33.221.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.221.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               MUX cells:        7
ABC RESULTS:               AND cells:        3
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       24
Removing temp directory.

3.33.222. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85152$abc$60847$auto$opt_dff.cc:219:make_patterns_logic$6077, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 19 gates and 35 wires to a netlist network with 16 inputs and 15 outputs.

3.33.222.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.222.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       15
Removing temp directory.

3.33.223. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85187$abc$57188$auto$opt_dff.cc:219:make_patterns_logic$4251, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 35 gates and 64 wires to a netlist network with 29 inputs and 24 outputs.

3.33.223.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.223.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               MUX cells:       20
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       24
Removing temp directory.

3.33.224. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85218$abc$58063$auto$opt_dff.cc:219:make_patterns_logic$3712, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 34 gates and 62 wires to a netlist network with 28 inputs and 24 outputs.

3.33.224.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.224.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:       13
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       24
Removing temp directory.

3.33.225. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85265$abc$58418$auto$opt_dff.cc:219:make_patterns_logic$3789, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 39 gates and 72 wires to a netlist network with 33 inputs and 28 outputs.

3.33.225.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.225.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               MUX cells:       21
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       28
Removing temp directory.

3.33.226. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85310$abc$59634$auto$opt_dff.cc:219:make_patterns_logic$3998, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 18 gates and 35 wires to a netlist network with 17 inputs and 14 outputs.

3.33.226.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.226.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       14
Removing temp directory.

3.33.227. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85356$abc$59536$auto$opt_dff.cc:219:make_patterns_logic$6297, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 12 outputs.

3.33.227.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.227.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       12
Removing temp directory.

3.33.228. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85387$abc$60335$auto$opt_dff.cc:219:make_patterns_logic$6176, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 25 gates and 48 wires to a netlist network with 23 inputs and 21 outputs.

3.33.228.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.228.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        5
ABC RESULTS:              NAND cells:       10
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       21
Removing temp directory.

3.33.229. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85420$abc$60749$auto$opt_dff.cc:219:make_patterns_logic$6088, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 56 wires to a netlist network with 27 inputs and 25 outputs.

3.33.229.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.229.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        8
ABC RESULTS:              NAND cells:       10
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       25
Removing temp directory.

3.33.230. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93352$abc$51695$auto$opt_dff.cc:219:make_patterns_logic$5428, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 35 gates and 64 wires to a netlist network with 29 inputs and 28 outputs.

3.33.230.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.230.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       14
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       28
Removing temp directory.

3.33.231. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93827$abc$52408$auto$opt_dff.cc:219:make_patterns_logic$5285, synchronously reset by !$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 43 gates and 72 wires to a netlist network with 29 inputs and 26 outputs.

3.33.231.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.231.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       28
ABC RESULTS:               BUF cells:        7
ABC RESULTS:        internal signals:       17
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       26
Removing temp directory.

3.33.232. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93725$abc$52249$auto$opt_dff.cc:219:make_patterns_logic$5879, synchronously reset by !$abc$108592$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 40 gates and 71 wires to a netlist network with 31 inputs and 26 outputs.

3.33.232.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.232.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               MUX cells:       17
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       14
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:       26
Removing temp directory.

3.33.233. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85451$abc$61141$auto$opt_dff.cc:219:make_patterns_logic$6022, synchronously reset by !$abc$108592$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 32 gates and 62 wires to a netlist network with 30 inputs and 25 outputs.

3.33.233.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.233.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       14
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       25
Removing temp directory.

3.33.234. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93926$abc$52530$auto$opt_dff.cc:219:make_patterns_logic$5252, synchronously reset by !$abc$108592$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 37 gates and 67 wires to a netlist network with 30 inputs and 21 outputs.

3.33.234.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.234.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       24
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       21
Removing temp directory.

3.33.235. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93422$abc$51793$auto$opt_dff.cc:219:make_patterns_logic$5406, synchronously reset by !$abc$108592$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 10 outputs.

3.33.235.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.235.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       10
Removing temp directory.

3.33.236. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93148$abc$63368$auto$opt_dff.cc:219:make_patterns_logic$5538, synchronously reset by !$abc$108592$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 21 gates and 46 wires to a netlist network with 25 inputs and 14 outputs.

3.33.236.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.236.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               MUX cells:        7
ABC RESULTS:               BUF cells:       14
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       14
Removing temp directory.

3.33.237. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93282$abc$51597$auto$opt_dff.cc:219:make_patterns_logic$5450, synchronously reset by !$abc$108592$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 22 gates and 47 wires to a netlist network with 25 inputs and 15 outputs.

3.33.237.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.237.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       14
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       15
Removing temp directory.

3.33.238. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93484$abc$51915$auto$opt_dff.cc:219:make_patterns_logic$5384, synchronously reset by !$abc$108592$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 24 gates and 41 wires to a netlist network with 17 inputs and 20 outputs.

3.33.238.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.238.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:       12
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       20
Removing temp directory.

3.33.239. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93624$abc$52114$auto$opt_dff.cc:219:make_patterns_logic$5340, synchronously reset by !$abc$108592$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 34 gates and 62 wires to a netlist network with 28 inputs and 27 outputs.

3.33.239.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.239.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       10
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:       12
ABC RESULTS:               BUF cells:       14
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       27
Removing temp directory.

3.33.240. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$91323$abc$49296$auto$opt_dff.cc:219:make_patterns_logic$6359, synchronously reset by $abc$91323$abc$49296$auto$rtlil.cc:2547:NotGate$45882
Extracted 1777 gates and 2828 wires to a netlist network with 1051 inputs and 17 outputs.

3.33.240.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.240.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               XOR cells:        6
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:               NOR cells:       58
ABC RESULTS:               AND cells:      239
ABC RESULTS:                OR cells:      140
ABC RESULTS:             ORNOT cells:      171
ABC RESULTS:            ANDNOT cells:       46
ABC RESULTS:              NAND cells:      368
ABC RESULTS:               MUX cells:      678
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:     1760
ABC RESULTS:           input signals:     1051
ABC RESULTS:          output signals:       17
Removing temp directory.

3.33.241. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93321$abc$51658$auto$opt_dff.cc:219:make_patterns_logic$5439, synchronously reset by !$abc$108592$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 16 outputs.

3.33.241.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.241.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        5
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:       16
Removing temp directory.

3.33.242. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93251$abc$51560$auto$opt_dff.cc:219:make_patterns_logic$5461, synchronously reset by !$abc$108592$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 16 outputs.

3.33.242.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.242.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               MUX cells:        7
ABC RESULTS:               BUF cells:       15
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       16
Removing temp directory.

3.33.243. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93796$abc$52371$auto$opt_dff.cc:219:make_patterns_logic$5296, synchronously reset by !$abc$108592$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 56 wires to a netlist network with 25 inputs and 26 outputs.

3.33.243.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.243.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               MUX cells:        9
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               BUF cells:       15
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       26
Removing temp directory.

3.33.244. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$91289$abc$63914$auto$opt_dff.cc:219:make_patterns_logic$5626, synchronously reset by !$abc$108592$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 33 gates and 59 wires to a netlist network with 26 inputs and 23 outputs.

3.33.244.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.244.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:             ORNOT cells:        8
ABC RESULTS:               MUX cells:       10
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       23
Removing temp directory.

3.33.245. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93554$abc$52016$auto$opt_dff.cc:219:make_patterns_logic$5362, synchronously reset by !$abc$108592$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 30 gates and 56 wires to a netlist network with 26 inputs and 23 outputs.

3.33.245.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.245.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       14
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       23
Removing temp directory.

3.33.246. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93858$abc$52469$auto$opt_dff.cc:219:make_patterns_logic$5263, synchronously reset by !$abc$108592$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 38 gates and 66 wires to a netlist network with 28 inputs and 24 outputs.

3.33.246.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.246.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       15
ABC RESULTS:               MUX cells:       12
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       14
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       24
Removing temp directory.

3.33.247. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93688$abc$52212$auto$opt_dff.cc:219:make_patterns_logic$5318, synchronously reset by !$abc$108592$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 35 gates and 62 wires to a netlist network with 27 inputs and 25 outputs.

3.33.247.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.247.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               MUX cells:       12
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       25
Removing temp directory.

3.33.248. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93756$abc$52310$auto$opt_dff.cc:219:make_patterns_logic$5307, synchronously reset by !$abc$108592$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 25 gates and 45 wires to a netlist network with 20 inputs and 21 outputs.

3.33.248.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.248.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        2
ABC RESULTS:              NAND cells:       11
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       21
Removing temp directory.

3.33.249. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93453$abc$51854$auto$opt_dff.cc:219:make_patterns_logic$6000, synchronously reset by !$abc$108592$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 32 gates and 58 wires to a netlist network with 26 inputs and 22 outputs.

3.33.249.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.249.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               MUX cells:        9
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       22
Removing temp directory.

3.33.250. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85482$abc$63871$auto$opt_dff.cc:219:make_patterns_logic$5659, synchronously reset by !$abc$108592$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 28 gates and 50 wires to a netlist network with 22 inputs and 22 outputs.

3.33.250.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.250.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               MUX cells:        5
ABC RESULTS:               BUF cells:       15
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:       22
Removing temp directory.

3.33.251. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93181$abc$51462$auto$opt_dff.cc:219:make_patterns_logic$5483, synchronously reset by !$abc$108592$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 17 gates and 37 wires to a netlist network with 20 inputs and 11 outputs.

3.33.251.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.251.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               MUX cells:        3
ABC RESULTS:               BUF cells:       15
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       11
Removing temp directory.

3.33.252. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93212$abc$51499$auto$opt_dff.cc:219:make_patterns_logic$5472, synchronously reset by !$abc$108592$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 23 gates and 47 wires to a netlist network with 24 inputs and 17 outputs.

3.33.252.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.252.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       15
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       17
Removing temp directory.

3.33.253. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93585$abc$52053$auto$opt_dff.cc:219:make_patterns_logic$5351, synchronously reset by !$abc$108592$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 20 outputs.

3.33.253.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.253.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       20
Removing temp directory.

3.33.254. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85522$abc$64010$auto$opt_dff.cc:219:make_patterns_logic$5527, synchronously reset by !$abc$108592$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 15 gates and 32 wires to a netlist network with 17 inputs and 9 outputs.

3.33.254.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.254.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               BUF cells:       15
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:        9
Removing temp directory.

3.33.255. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85552$abc$58871$auto$opt_dff.cc:219:make_patterns_logic$3536, synchronously reset by !$abc$85552$abc$58871$auto$rtlil.cc:2398:Or$9514
Extracted 40 gates and 47 wires to a netlist network with 7 inputs and 5 outputs.

3.33.255.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.255.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       11
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:       12
ABC RESULTS:              NAND cells:        3
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        9
ABC RESULTS:        internal signals:       35
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.256. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93515$abc$51955$auto$opt_dff.cc:219:make_patterns_logic$5373, synchronously reset by !$abc$108592$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 32 gates and 57 wires to a netlist network with 25 inputs and 22 outputs.

3.33.256.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.256.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:       11
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:       10
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       22
Removing temp directory.

3.33.257. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93890$abc$52628$auto$opt_dff.cc:219:make_patterns_logic$5230, synchronously reset by !$abc$108592$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 23 gates and 47 wires to a netlist network with 24 inputs and 12 outputs.

3.33.257.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.257.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       10
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       12
Removing temp directory.

3.33.258. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85593$abc$65789$auto$opt_dff.cc:219:make_patterns_logic$3522, asynchronously reset by \rst
Extracted 6149 gates and 9910 wires to a netlist network with 3761 inputs and 316 outputs.

3.33.258.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.258.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               XOR cells:       21
ABC RESULTS:               NOR cells:      217
ABC RESULTS:             ORNOT cells:      484
ABC RESULTS:              XNOR cells:       23
ABC RESULTS:                OR cells:      378
ABC RESULTS:            ANDNOT cells:      436
ABC RESULTS:               AND cells:     1742
ABC RESULTS:              NAND cells:     1949
ABC RESULTS:               MUX cells:     1578
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:     5833
ABC RESULTS:           input signals:     3761
ABC RESULTS:          output signals:      316
Removing temp directory.

3.33.259. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93655$abc$52151$auto$opt_dff.cc:219:make_patterns_logic$5329, synchronously reset by !$abc$108592$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 58 wires to a netlist network with 27 inputs and 22 outputs.

3.33.259.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.259.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               MUX cells:        9
ABC RESULTS:               BUF cells:       13
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       22
Removing temp directory.

3.33.260. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93391$abc$51756$auto$opt_dff.cc:219:make_patterns_logic$5417, synchronously reset by !$abc$108592$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 23 gates and 40 wires to a netlist network with 17 inputs and 19 outputs.

3.33.260.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.260.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:       11
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       19
Removing temp directory.

3.33.261. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93109$abc$51401$auto$opt_dff.cc:219:make_patterns_logic$5494, synchronously reset by !$abc$108592$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 63 wires to a netlist network with 32 inputs and 22 outputs.

3.33.261.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.261.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               MUX cells:       15
ABC RESULTS:               BUF cells:       13
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       22
Removing temp directory.

3.33.262. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$91243$abc$56361$auto$opt_dff.cc:219:make_patterns_logic$4537, synchronously reset by !$abc$108592$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 15 gates and 32 wires to a netlist network with 17 inputs and 9 outputs.

3.33.262.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.262.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               BUF cells:       15
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:        9
Removing temp directory.

3.33.263. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93968$abc$70602$auto$opt_dff.cc:219:make_patterns_logic$6368, asynchronously reset by \rst
Extracted 31 gates and 44 wires to a netlist network with 13 inputs and 13 outputs.

3.33.263.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.263.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        4
ABC RESULTS:               NOT cells:        3
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:                OR cells:        3
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               AND cells:        8
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:       13
Removing temp directory.

yosys> opt_ffinv

3.34. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt -sat

3.35. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~408 debug messages>

yosys> opt_merge -nomux

3.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

yosys> opt_muxtree

3.35.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys> opt_reduce

3.35.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.35.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.35.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.35.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 90361 unused wires.
<suppressed ~121 debug messages>

yosys> opt_expr

3.35.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.35.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.35.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys> opt_reduce

3.35.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.35.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.35.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.35.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.35.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.35.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.36. Executing ABC pass (technology mapping using ABC).

3.36.1. Summary of detected clock domains:
  7300 cells in clk=\clk, en=!$abc$111292$abc$98284$abc$75004$abc$64057$auto$opt_reduce.cc:134:opt_pmux$3501, arst=\rst, srst={ }
  5 cells in clk=\clk, en=$abc$64047$auto$opt_dff.cc:219:make_patterns_logic$3515, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$54645$auto$opt_dff.cc:219:make_patterns_logic$4812, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$54510$auto$opt_dff.cc:219:make_patterns_logic$4845, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$54118$auto$opt_dff.cc:219:make_patterns_logic$4933, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$53726$auto$opt_dff.cc:219:make_patterns_logic$5010, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$53310$auto$opt_dff.cc:219:make_patterns_logic$5098, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$52848$auto$opt_dff.cc:219:make_patterns_logic$5197, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  16 cells in clk=\clk, en=$abc$54706$auto$opt_dff.cc:219:make_patterns_logic$4801, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$54314$auto$opt_dff.cc:219:make_patterns_logic$4878, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$53946$auto$opt_dff.cc:219:make_patterns_logic$4966, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$53506$auto$opt_dff.cc:219:make_patterns_logic$5054, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  37 cells in clk=\clk, en=$abc$53044$auto$opt_dff.cc:219:make_patterns_logic$5131, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$54743$auto$opt_dff.cc:219:make_patterns_logic$5153, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  30 cells in clk=\clk, en=$abc$54608$auto$opt_dff.cc:219:make_patterns_logic$4823, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  19 cells in clk=\clk, en=$abc$54449$auto$opt_dff.cc:219:make_patterns_logic$4856, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  28 cells in clk=\clk, en=$abc$54081$auto$opt_dff.cc:219:make_patterns_logic$4944, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  28 cells in clk=\clk, en=$abc$53665$auto$opt_dff.cc:219:make_patterns_logic$5032, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$53273$auto$opt_dff.cc:219:make_patterns_logic$5109, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  16 cells in clk=\clk, en=$abc$52787$auto$opt_dff.cc:219:make_patterns_logic$5208, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  30 cells in clk=\clk, en=$abc$54780$auto$opt_dff.cc:219:make_patterns_logic$4790, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  28 cells in clk=\clk, en=$abc$54216$auto$opt_dff.cc:219:make_patterns_logic$4911, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  28 cells in clk=\clk, en=$abc$53848$auto$opt_dff.cc:219:make_patterns_logic$4988, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$53408$auto$opt_dff.cc:219:make_patterns_logic$5076, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$52946$auto$opt_dff.cc:219:make_patterns_logic$5175, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$55098$auto$opt_dff.cc:219:make_patterns_logic$4713, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  15 cells in clk=\clk, en=$abc$54179$auto$opt_dff.cc:219:make_patterns_logic$4922, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  15 cells in clk=\clk, en=$abc$53787$auto$opt_dff.cc:219:make_patterns_logic$4999, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  19 cells in clk=\clk, en=$abc$53371$auto$opt_dff.cc:219:make_patterns_logic$5087, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  15 cells in clk=\clk, en=$abc$52885$auto$opt_dff.cc:219:make_patterns_logic$5186, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$54841$auto$opt_dff.cc:219:make_patterns_logic$4768, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  20 cells in clk=\clk, en=$abc$54277$auto$opt_dff.cc:219:make_patterns_logic$4889, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  15 cells in clk=\clk, en=$abc$53885$auto$opt_dff.cc:219:make_patterns_logic$4977, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  17 cells in clk=\clk, en=$abc$53469$auto$opt_dff.cc:219:make_patterns_logic$5065, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  17 cells in clk=\clk, en=$abc$52983$auto$opt_dff.cc:219:make_patterns_logic$5164, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$52591$auto$opt_dff.cc:219:make_patterns_logic$5241, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$54375$auto$opt_dff.cc:219:make_patterns_logic$5274, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$53983$auto$opt_dff.cc:219:make_patterns_logic$5395, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$53567$auto$opt_dff.cc:219:make_patterns_logic$5516, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$53151$auto$opt_dff.cc:219:make_patterns_logic$5637, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$52689$auto$opt_dff.cc:219:make_patterns_logic$5758, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  15 cells in clk=\clk, en=$abc$54412$auto$opt_dff.cc:219:make_patterns_logic$4867, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  16 cells in clk=\clk, en=$abc$54020$auto$opt_dff.cc:219:make_patterns_logic$4955, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  20 cells in clk=\clk, en=$abc$53628$auto$opt_dff.cc:219:make_patterns_logic$5043, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  19 cells in clk=\clk, en=$abc$53212$auto$opt_dff.cc:219:make_patterns_logic$5120, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  27 cells in clk=\clk, en=$abc$52750$auto$opt_dff.cc:219:make_patterns_logic$5219, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$54547$auto$opt_dff.cc:219:make_patterns_logic$4834, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$54902$auto$opt_dff.cc:219:make_patterns_logic$4757, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$55061$auto$opt_dff.cc:219:make_patterns_logic$4724, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$55294$auto$opt_dff.cc:219:make_patterns_logic$4680, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$55429$auto$opt_dff.cc:219:make_patterns_logic$4636, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$55662$auto$opt_dff.cc:219:make_patterns_logic$4592, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$55858$auto$opt_dff.cc:219:make_patterns_logic$4548, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$56274$auto$opt_dff.cc:219:make_patterns_logic$3547, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$55490$auto$opt_dff.cc:219:make_patterns_logic$4625, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$55821$auto$opt_dff.cc:219:make_patterns_logic$4559, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$56017$auto$opt_dff.cc:219:make_patterns_logic$4515, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$56213$auto$opt_dff.cc:219:make_patterns_logic$4471, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  15 cells in clk=\clk, en=$abc$55760$auto$opt_dff.cc:219:make_patterns_logic$4570, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$56176$auto$opt_dff.cc:219:make_patterns_logic$4482, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  13 cells in clk=\clk, en=$abc$55159$auto$opt_dff.cc:219:make_patterns_logic$5021, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  13 cells in clk=\clk, en=$abc$55527$auto$opt_dff.cc:219:make_patterns_logic$4900, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  13 cells in clk=\clk, en=$abc$56078$auto$opt_dff.cc:219:make_patterns_logic$4504, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$55000$auto$opt_dff.cc:219:make_patterns_logic$4735, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  16 cells in clk=\clk, en=$abc$55233$auto$opt_dff.cc:219:make_patterns_logic$4691, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  21 cells in clk=\clk, en=$abc$55392$auto$opt_dff.cc:219:make_patterns_logic$4647, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$55625$auto$opt_dff.cc:219:make_patterns_logic$4603, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$55956$auto$opt_dff.cc:219:make_patterns_logic$4526, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  16 cells in clk=\clk, en=$abc$55723$auto$opt_dff.cc:219:make_patterns_logic$4581, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  16 cells in clk=\clk, en=$abc$56115$auto$opt_dff.cc:219:make_patterns_logic$4493, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  16 cells in clk=\clk, en=$abc$55196$auto$opt_dff.cc:219:make_patterns_logic$4702, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$55564$auto$opt_dff.cc:219:make_patterns_logic$4614, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$56324$auto$opt_dff.cc:219:make_patterns_logic$4658, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  16 cells in clk=\clk, en=$abc$55919$auto$opt_dff.cc:219:make_patterns_logic$4779, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$54963$auto$opt_dff.cc:219:make_patterns_logic$4746, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$55331$auto$opt_dff.cc:219:make_patterns_logic$4669, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$56827$auto$opt_dff.cc:219:make_patterns_logic$4339, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$56729$auto$opt_dff.cc:219:make_patterns_logic$4361, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$56631$auto$opt_dff.cc:219:make_patterns_logic$4383, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$56533$auto$opt_dff.cc:219:make_patterns_logic$4427, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  13 cells in clk=\clk, en=$abc$56435$auto$opt_dff.cc:219:make_patterns_logic$4449, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  13 cells in clk=\clk, en=$abc$56472$auto$opt_dff.cc:219:make_patterns_logic$4438, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  14 cells in clk=\clk, en=$abc$56398$auto$opt_dff.cc:219:make_patterns_logic$4460, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  13 cells in clk=\clk, en=$abc$56888$auto$opt_dff.cc:219:make_patterns_logic$4328, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  13 cells in clk=\clk, en=$abc$56790$auto$opt_dff.cc:219:make_patterns_logic$4350, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  13 cells in clk=\clk, en=$abc$56692$auto$opt_dff.cc:219:make_patterns_logic$4372, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$56570$auto$opt_dff.cc:219:make_patterns_logic$4416, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  30 cells in clk=\clk, en=$abc$118419$abc$93968$abc$70602$auto$opt_dff.cc:219:make_patterns_logic$6368, arst=\rst, srst={ }
  17 cells in clk=\clk, en=$abc$118388$abc$91243$abc$56361$auto$opt_dff.cc:219:make_patterns_logic$4537, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$118343$abc$93109$abc$51401$auto$opt_dff.cc:219:make_patterns_logic$5494, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  33 cells in clk=\clk, en=$abc$118303$abc$93391$abc$51756$auto$opt_dff.cc:219:make_patterns_logic$5417, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  33 cells in clk=\clk, en=$abc$118258$abc$93655$abc$52151$auto$opt_dff.cc:219:make_patterns_logic$5329, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  5736 cells in clk=\clk, en=$abc$111413$abc$85593$abc$65789$auto$opt_dff.cc:219:make_patterns_logic$3522, arst=\rst, srst={ }
  15 cells in clk=\clk, en=$abc$111377$abc$93890$abc$52628$auto$opt_dff.cc:219:make_patterns_logic$5230, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  31 cells in clk=\clk, en=$abc$111332$abc$93515$abc$51955$auto$opt_dff.cc:219:make_patterns_logic$5373, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  38 cells in clk=\clk, en=$abc$111292$abc$85552$abc$58871$auto$opt_dff.cc:219:make_patterns_logic$3536, arst={ }, srst=!$abc$111292$abc$85552$abc$58871$auto$rtlil.cc:2398:Or$9514
  17 cells in clk=\clk, en=$abc$111261$abc$85522$abc$64010$auto$opt_dff.cc:219:make_patterns_logic$5527, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  31 cells in clk=\clk, en=$abc$111220$abc$93585$abc$52053$auto$opt_dff.cc:219:make_patterns_logic$5351, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  25 cells in clk=\clk, en=$abc$111181$abc$93212$abc$51499$auto$opt_dff.cc:219:make_patterns_logic$5472, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  17 cells in clk=\clk, en=$abc$111148$abc$93181$abc$51462$auto$opt_dff.cc:219:make_patterns_logic$5483, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  32 cells in clk=\clk, en=$abc$111104$abc$85482$abc$63871$auto$opt_dff.cc:219:make_patterns_logic$5659, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  34 cells in clk=\clk, en=$abc$111059$abc$93453$abc$51854$auto$opt_dff.cc:219:make_patterns_logic$6000, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  31 cells in clk=\clk, en=$abc$111017$abc$93756$abc$52310$auto$opt_dff.cc:219:make_patterns_logic$5307, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  23 cells in clk=\clk, en=$abc$110969$abc$93688$abc$52212$auto$opt_dff.cc:219:make_patterns_logic$5318, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  34 cells in clk=\clk, en=$abc$110920$abc$93858$abc$52469$auto$opt_dff.cc:219:make_patterns_logic$5263, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  23 cells in clk=\clk, en=$abc$110875$abc$93554$abc$52016$auto$opt_dff.cc:219:make_patterns_logic$5362, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  35 cells in clk=\clk, en=$abc$110829$abc$91289$abc$63914$auto$opt_dff.cc:219:make_patterns_logic$5626, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  23 cells in clk=\clk, en=$abc$110782$abc$93796$abc$52371$auto$opt_dff.cc:219:make_patterns_logic$5296, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  17 cells in clk=\clk, en=$abc$110745$abc$93251$abc$51560$auto$opt_dff.cc:219:make_patterns_logic$5461, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  25 cells in clk=\clk, en=$abc$110708$abc$93321$abc$51658$auto$opt_dff.cc:219:make_patterns_logic$5439, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  1724 cells in clk=\clk, en=$abc$108981$abc$91323$abc$49296$auto$opt_dff.cc:219:make_patterns_logic$6359, arst={ }, srst=$abc$108981$abc$91323$abc$49296$auto$rtlil.cc:2547:NotGate$45882
  23 cells in clk=\clk, en=$abc$108932$abc$93624$abc$52114$auto$opt_dff.cc:219:make_patterns_logic$5340, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  35 cells in clk=\clk, en=$abc$108891$abc$93484$abc$51915$auto$opt_dff.cc:219:make_patterns_logic$5384, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  17 cells in clk=\clk, en=$abc$108854$abc$93282$abc$51597$auto$opt_dff.cc:219:make_patterns_logic$5450, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  25 cells in clk=\clk, en=$abc$108818$abc$93148$abc$63368$auto$opt_dff.cc:219:make_patterns_logic$5538, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  19 cells in clk=\clk, en=$abc$108787$abc$93422$abc$51793$auto$opt_dff.cc:219:make_patterns_logic$5406, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  16 cells in clk=\clk, en=$abc$108741$abc$93926$abc$52530$auto$opt_dff.cc:219:make_patterns_logic$5252, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  28 cells in clk=\clk, en=$abc$108694$abc$85451$abc$61141$auto$opt_dff.cc:219:make_patterns_logic$6022, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  33 cells in clk=\clk, en=$abc$108643$abc$93725$abc$52249$auto$opt_dff.cc:219:make_patterns_logic$5879, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  15 cells in clk=\clk, en=$abc$108592$abc$93827$abc$52408$auto$opt_dff.cc:219:make_patterns_logic$5285, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  23 cells in clk=\clk, en=$abc$108542$abc$93352$abc$51695$auto$opt_dff.cc:219:make_patterns_logic$5428, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  31 cells in clk=\clk, en=$abc$108496$abc$85420$abc$60749$auto$opt_dff.cc:219:make_patterns_logic$6088, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$108454$abc$85387$abc$60335$auto$opt_dff.cc:219:make_patterns_logic$6176, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  24 cells in clk=\clk, en=$abc$108421$abc$85356$abc$59536$auto$opt_dff.cc:219:make_patterns_logic$6297, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  31 cells in clk=\clk, en=$abc$108386$abc$85310$abc$59634$auto$opt_dff.cc:219:make_patterns_logic$3998, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  30 cells in clk=\clk, en=$abc$108334$abc$85265$abc$58418$auto$opt_dff.cc:219:make_patterns_logic$3789, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$108286$abc$85218$abc$58063$auto$opt_dff.cc:219:make_patterns_logic$3712, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  26 cells in clk=\clk, en=$abc$108238$abc$85187$abc$57188$auto$opt_dff.cc:219:make_patterns_logic$4251, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$108202$abc$85152$abc$60847$auto$opt_dff.cc:219:make_patterns_logic$6077, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  21 cells in clk=\clk, en=$abc$108157$abc$85116$abc$60433$auto$opt_dff.cc:219:make_patterns_logic$6165, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  13 cells in clk=\clk, en=$abc$108127$abc$85085$abc$59980$auto$opt_dff.cc:219:make_patterns_logic$4405, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  27 cells in clk=\clk, en=$abc$108092$abc$85048$abc$58948$auto$opt_dff.cc:219:make_patterns_logic$3899, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$108038$abc$85006$abc$58020$auto$opt_dff.cc:219:make_patterns_logic$3635, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  31 cells in clk=\clk, en=$abc$107987$abc$84976$abc$60786$auto$opt_dff.cc:219:make_patterns_logic$4119, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  26 cells in clk=\clk, en=$abc$107955$abc$84945$abc$60470$auto$opt_dff.cc:219:make_patterns_logic$4284, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  31 cells in clk=\clk, en=$abc$107915$abc$84914$abc$60078$auto$opt_dff.cc:219:make_patterns_logic$6231, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  27 cells in clk=\clk, en=$abc$107883$abc$84883$abc$59499$auto$opt_dff.cc:219:make_patterns_logic$6308, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  30 cells in clk=\clk, en=$abc$107844$abc$84840$abc$58375$auto$opt_dff.cc:219:make_patterns_logic$3723, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  21 cells in clk=\clk, en=$abc$107799$abc$84803$abc$58112$auto$opt_dff.cc:219:make_patterns_logic$3701, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  31 cells in clk=\clk, en=$abc$107751$abc$84772$abc$60908$auto$opt_dff.cc:219:make_patterns_logic$4163, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$107711$abc$84738$abc$60507$auto$opt_dff.cc:219:make_patterns_logic$6154, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  30 cells in clk=\clk, en=$abc$107675$abc$84699$abc$59058$auto$opt_dff.cc:219:make_patterns_logic$3965, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  27 cells in clk=\clk, en=$abc$107633$abc$84658$abc$58479$auto$opt_dff.cc:219:make_patterns_logic$3778, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  21 cells in clk=\clk, en=$abc$107582$abc$84616$abc$58320$auto$opt_dff.cc:219:make_patterns_logic$3734, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  26 cells in clk=\clk, en=$abc$107535$abc$84580$abc$57225$auto$opt_dff.cc:219:make_patterns_logic$4240, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  25 cells in clk=\clk, en=$abc$107498$abc$84546$abc$60139$auto$opt_dff.cc:219:make_patterns_logic$6220, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  31 cells in clk=\clk, en=$abc$107461$abc$84508$abc$59107$auto$opt_dff.cc:219:make_patterns_logic$3954, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  30 cells in clk=\clk, en=$abc$107411$abc$84475$abc$58819$auto$opt_dff.cc:219:make_patterns_logic$4020, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  28 cells in clk=\clk, en=$abc$107371$abc$84437$abc$57922$auto$opt_dff.cc:219:make_patterns_logic$3657, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  21 cells in clk=\clk, en=$abc$107316$abc$84392$abc$59009$auto$opt_dff.cc:219:make_patterns_logic$3976, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  25 cells in clk=\clk, en=$abc$107271$abc$84362$abc$59919$auto$opt_dff.cc:219:make_patterns_logic$6253, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  28 cells in clk=\clk, en=$abc$107233$abc$84320$abc$58222$auto$opt_dff.cc:219:make_patterns_logic$3756, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  20 cells in clk=\clk, en=$abc$107181$abc$84278$abc$58271$auto$opt_dff.cc:219:make_patterns_logic$3745, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  19 cells in clk=\clk, en=$abc$107144$abc$84240$abc$57127$auto$opt_dff.cc:219:make_patterns_logic$4262, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  33 cells in clk=\clk, en=$abc$107101$abc$84206$abc$60396$auto$opt_dff.cc:219:make_patterns_logic$4130, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  24 cells in clk=\clk, en=$abc$107057$abc$84172$abc$60017$auto$opt_dff.cc:219:make_patterns_logic$4141, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  23 cells in clk=\clk, en=$abc$107018$abc$84135$abc$60688$auto$opt_dff.cc:219:make_patterns_logic$6099, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  28 cells in clk=\clk, en=$abc$106981$abc$84089$abc$58161$auto$opt_dff.cc:219:make_patterns_logic$3690, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  23 cells in clk=\clk, en=$abc$106932$abc$84046$abc$59303$auto$opt_dff.cc:219:make_patterns_logic$4174, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  23 cells in clk=\clk, en=$abc$106883$abc$84000$abc$59156$auto$opt_dff.cc:219:make_patterns_logic$3943, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  22 cells in clk=\clk, en=$abc$106842$abc$83961$abc$58911$auto$opt_dff.cc:219:make_patterns_logic$3910, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  26 cells in clk=\clk, en=$abc$106796$abc$83931$abc$59266$auto$opt_dff.cc:219:make_patterns_logic$4185, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  33 cells in clk=\clk, en=$abc$106756$abc$83885$abc$59723$auto$opt_dff.cc:219:make_patterns_logic$3877, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  24 cells in clk=\clk, en=$abc$106711$abc$83838$abc$57659$auto$opt_dff.cc:219:make_patterns_logic$3569, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  18 cells in clk=\clk, en=$abc$106669$abc$83806$abc$57286$auto$opt_dff.cc:219:make_patterns_logic$4229, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  21 cells in clk=\clk, en=$abc$106624$abc$83770$abc$60945$auto$opt_dff.cc:219:make_patterns_logic$6066, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  20 cells in clk=\clk, en=$abc$106581$abc$83736$abc$60568$auto$opt_dff.cc:219:make_patterns_logic$6143, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  18 cells in clk=\clk, en=$abc$106545$abc$83702$abc$60200$auto$opt_dff.cc:219:make_patterns_logic$6209, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  25 cells in clk=\clk, en=$abc$106504$abc$83667$abc$59766$auto$opt_dff.cc:219:make_patterns_logic$3866, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  31 cells in clk=\clk, en=$abc$106468$abc$83621$abc$58638$auto$opt_dff.cc:219:make_patterns_logic$3833, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  20 cells in clk=\clk, en=$abc$106415$abc$83573$abc$57971$auto$opt_dff.cc:219:make_patterns_logic$3646, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  19 cells in clk=\clk, en=$abc$106362$abc$83526$abc$59686$auto$opt_dff.cc:219:make_patterns_logic$3888, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  30 cells in clk=\clk, en=$abc$106312$abc$83495$abc$59205$auto$opt_dff.cc:219:make_patterns_logic$3932, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  22 cells in clk=\clk, en=$abc$106274$abc$83453$abc$57720$auto$opt_dff.cc:219:make_patterns_logic$3624, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  24 cells in clk=\clk, en=$abc$106228$abc$83415$abc$57604$auto$opt_dff.cc:219:make_patterns_logic$3591, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  27 cells in clk=\clk, en=$abc$106180$abc$83379$abc$57323$auto$opt_dff.cc:219:make_patterns_logic$4218, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$106142$abc$83333$abc$58675$auto$opt_dff.cc:219:make_patterns_logic$3855, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  34 cells in clk=\clk, en=$abc$106092$abc$83299$abc$61252$auto$opt_dff.cc:219:make_patterns_logic$5989, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  16 cells in clk=\clk, en=$abc$106058$abc$83253$abc$62943$auto$opt_dff.cc:219:make_patterns_logic$3580, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  19 cells in clk=\clk, en=$abc$106008$abc$83210$abc$58534$auto$opt_dff.cc:219:make_patterns_logic$3767, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  17 cells in clk=\clk, en=$abc$105975$abc$83175$abc$57873$auto$opt_dff.cc:219:make_patterns_logic$3668, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  17 cells in clk=\clk, en=$abc$105924$abc$83125$abc$59597$auto$opt_dff.cc:219:make_patterns_logic$6286, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  30 cells in clk=\clk, en=$abc$105878$abc$83080$abc$57830$auto$opt_dff.cc:219:make_patterns_logic$3602, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  21 cells in clk=\clk, en=$abc$105826$abc$83042$abc$58577$auto$opt_dff.cc:219:make_patterns_logic$3844, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  21 cells in clk=\clk, en=$abc$105779$abc$83002$abc$57775$auto$opt_dff.cc:219:make_patterns_logic$3613, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  31 cells in clk=\clk, en=$abc$105730$abc$82948$abc$61723$auto$opt_dff.cc:219:make_patterns_logic$5912, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  26 cells in clk=\clk, en=$abc$105673$abc$82909$abc$59364$auto$opt_dff.cc:219:make_patterns_logic$5142, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  32 cells in clk=\clk, en=$abc$105634$abc$82863$abc$58712$auto$opt_dff.cc:219:make_patterns_logic$4031, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  18 cells in clk=\clk, en=$abc$105594$abc$82831$abc$57384$auto$opt_dff.cc:219:make_patterns_logic$4207, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  26 cells in clk=\clk, en=$abc$105562$abc$82800$abc$56986$auto$opt_dff.cc:219:make_patterns_logic$4306, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  28 cells in clk=\clk, en=$abc$105526$abc$82770$abc$60605$auto$opt_dff.cc:219:make_patterns_logic$6132, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  31 cells in clk=\clk, en=$abc$105485$abc$82739$abc$60237$auto$opt_dff.cc:219:make_patterns_logic$6198, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  25 cells in clk=\clk, en=$abc$105453$abc$82709$abc$59821$auto$opt_dff.cc:219:make_patterns_logic$6275, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  17 cells in clk=\clk, en=$abc$105412$abc$82671$abc$59401$auto$opt_dff.cc:219:make_patterns_logic$6319, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  17 cells in clk=\clk, en=$abc$105377$abc$82618$abc$62986$auto$opt_dff.cc:219:make_patterns_logic$6352, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  24 cells in clk=\clk, en=$abc$105324$abc$82580$abc$60651$auto$opt_dff.cc:219:make_patterns_logic$6110, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  22 cells in clk=\clk, en=$abc$105279$abc$82543$abc$60298$auto$opt_dff.cc:219:make_patterns_logic$6187, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  18 cells in clk=\clk, en=$abc$105240$abc$82505$abc$57023$auto$opt_dff.cc:219:make_patterns_logic$4295, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  22 cells in clk=\clk, en=$abc$105202$abc$82456$abc$58773$auto$opt_dff.cc:219:make_patterns_logic$4009, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  27 cells in clk=\clk, en=$abc$105151$abc$82410$abc$57543$auto$opt_dff.cc:219:make_patterns_logic$3811, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  18 cells in clk=\clk, en=$abc$105101$abc$82366$abc$56925$auto$opt_dff.cc:219:make_patterns_logic$4317, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  33 cells in clk=\clk, en=$abc$105057$abc$82326$abc$62882$auto$opt_dff.cc:219:make_patterns_logic$5692, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  31 cells in clk=\clk, en=$abc$105002$abc$82285$abc$63129$auto$opt_dff.cc:219:make_patterns_logic$4053, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  34 cells in clk=\clk, en=$abc$104954$abc$82254$abc$57084$auto$opt_dff.cc:219:make_patterns_logic$4273, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  24 cells in clk=\clk, en=$abc$104913$abc$82220$abc$59462$auto$opt_dff.cc:219:make_patterns_logic$4152, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  17 cells in clk=\clk, en=$abc$104873$abc$82182$abc$59882$auto$opt_dff.cc:219:make_patterns_logic$6264, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  23 cells in clk=\clk, en=$abc$104830$abc$82144$abc$57482$auto$opt_dff.cc:219:make_patterns_logic$3822, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  19 cells in clk=\clk, en=$abc$104785$abc$82094$abc$57421$auto$opt_dff.cc:219:make_patterns_logic$4196, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  30 cells in clk=\clk, en=$abc$104733$abc$82060$abc$60982$auto$opt_dff.cc:219:make_patterns_logic$6055, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  35 cells in clk=\clk, en=$abc$104688$abc$82027$abc$61429$auto$opt_dff.cc:219:make_patterns_logic$5967, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  26 cells in clk=\clk, en=$abc$104643$abc$81989$abc$61784$auto$opt_dff.cc:219:make_patterns_logic$4394, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  26 cells in clk=\clk, en=$abc$104599$abc$81954$abc$61950$auto$opt_dff.cc:219:make_patterns_logic$5868, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  37 cells in clk=\clk, en=$abc$104554$abc$81923$abc$62318$auto$opt_dff.cc:219:make_patterns_logic$5802, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  34 cells in clk=\clk, en=$abc$104507$abc$81887$abc$62710$auto$opt_dff.cc:219:make_patterns_logic$5725, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  22 cells in clk=\clk, en=$abc$104463$abc$81852$abc$61043$auto$opt_dff.cc:219:make_patterns_logic$6044, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  27 cells in clk=\clk, en=$abc$104417$abc$81813$abc$61215$auto$opt_dff.cc:219:make_patterns_logic$6011, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  35 cells in clk=\clk, en=$abc$104374$abc$81780$abc$61625$auto$opt_dff.cc:219:make_patterns_logic$5934, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  23 cells in clk=\clk, en=$abc$104337$abc$81748$abc$61876$auto$opt_dff.cc:219:make_patterns_logic$5901, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  33 cells in clk=\clk, en=$abc$104292$abc$81715$abc$62183$auto$opt_dff.cc:219:make_patterns_logic$5824, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  20 cells in clk=\clk, en=$abc$104252$abc$81680$abc$62220$auto$opt_dff.cc:219:make_patterns_logic$3800, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  26 cells in clk=\clk, en=$abc$104204$abc$81644$abc$62612$auto$opt_dff.cc:219:make_patterns_logic$5736, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  24 cells in clk=\clk, en=$abc$104159$abc$81606$abc$61178$auto$opt_dff.cc:219:make_patterns_logic$4108, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  27 cells in clk=\clk, en=$abc$104115$abc$81570$abc$61368$auto$opt_dff.cc:219:make_patterns_logic$5978, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  22 cells in clk=\clk, en=$abc$104071$abc$81531$abc$61839$auto$opt_dff.cc:219:make_patterns_logic$3921, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  34 cells in clk=\clk, en=$abc$104029$abc$81498$abc$62024$auto$opt_dff.cc:219:make_patterns_logic$5857, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  37 cells in clk=\clk, en=$abc$103985$abc$81467$abc$62416$auto$opt_dff.cc:219:make_patterns_logic$5791, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  34 cells in clk=\clk, en=$abc$103943$abc$81436$abc$61527$auto$opt_dff.cc:219:make_patterns_logic$5945, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  32 cells in clk=\clk, en=$abc$103899$abc$81406$abc$61564$auto$opt_dff.cc:219:make_patterns_logic$4097, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  23 cells in clk=\clk, en=$abc$103854$abc$81368$abc$61987$auto$opt_dff.cc:219:make_patterns_logic$4086, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  25 cells in clk=\clk, en=$abc$103807$abc$81332$abc$62122$auto$opt_dff.cc:219:make_patterns_logic$5835, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  33 cells in clk=\clk, en=$abc$103767$abc$81302$abc$62355$auto$opt_dff.cc:219:make_patterns_logic$4075, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  21 cells in clk=\clk, en=$abc$103726$abc$81264$abc$61080$auto$opt_dff.cc:219:make_patterns_logic$6033, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  24 cells in clk=\clk, en=$abc$103685$abc$81230$abc$61313$auto$opt_dff.cc:219:make_patterns_logic$4042, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  26 cells in clk=\clk, en=$abc$103637$abc$81193$abc$61466$auto$opt_dff.cc:219:make_patterns_logic$5956, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  26 cells in clk=\clk, en=$abc$103588$abc$81156$abc$61686$auto$opt_dff.cc:219:make_patterns_logic$5923, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  26 cells in clk=\clk, en=$abc$103544$abc$81118$abc$61913$auto$opt_dff.cc:219:make_patterns_logic$5890, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  26 cells in clk=\clk, en=$abc$103496$abc$81082$abc$62085$auto$opt_dff.cc:219:make_patterns_logic$5846, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  28 cells in clk=\clk, en=$abc$103446$abc$81044$abc$62257$auto$opt_dff.cc:219:make_patterns_logic$5813, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$103395$abc$81007$abc$62477$auto$opt_dff.cc:219:make_patterns_logic$5780, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  18 cells in clk=\clk, en=$abc$103364$abc$80973$abc$62514$auto$opt_dff.cc:219:make_patterns_logic$5769, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  18 cells in clk=\clk, en=$abc$103322$abc$80938$abc$63270$auto$opt_dff.cc:219:make_patterns_logic$5549, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  25 cells in clk=\clk, en=$abc$103292$abc$80908$abc$63221$auto$opt_dff.cc:219:make_patterns_logic$5560, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  18 cells in clk=\clk, en=$abc$103257$abc$80861$abc$63785$auto$opt_dff.cc:219:make_patterns_logic$6242, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  25 cells in clk=\clk, en=$abc$103203$abc$80829$abc$63518$auto$opt_dff.cc:219:make_patterns_logic$5670, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  20 cells in clk=\clk, en=$abc$103159$abc$80795$abc$62673$auto$opt_dff.cc:219:make_patterns_logic$3679, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  27 cells in clk=\clk, en=$abc$103114$abc$80758$abc$62551$auto$opt_dff.cc:219:make_patterns_logic$5747, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  28 cells in clk=\clk, en=$abc$103066$abc$80716$abc$63951$auto$opt_dff.cc:219:make_patterns_logic$5505, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  26 cells in clk=\clk, en=$abc$103026$abc$80683$abc$63457$auto$opt_dff.cc:219:make_patterns_logic$5615, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  37 cells in clk=\clk, en=$abc$102976$abc$80648$abc$62784$auto$opt_dff.cc:219:make_patterns_logic$5714, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  25 cells in clk=\clk, en=$abc$102928$abc$80610$abc$62747$auto$opt_dff.cc:219:make_patterns_logic$4064, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  23 cells in clk=\clk, en=$abc$102885$abc$80576$abc$63175$auto$opt_dff.cc:219:make_patterns_logic$3987, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  29 cells in clk=\clk, en=$abc$102839$abc$80541$abc$62845$auto$opt_dff.cc:219:make_patterns_logic$5703, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  26 cells in clk=\clk, en=$abc$102807$abc$80508$abc$63331$auto$opt_dff.cc:219:make_patterns_logic$6330, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  25 cells in clk=\clk, en=$abc$102764$abc$80466$abc$63092$auto$opt_dff.cc:219:make_patterns_logic$5681, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  17 cells in clk=\clk, en=$abc$102726$abc$80434$abc$63748$auto$opt_dff.cc:219:make_patterns_logic$5648, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  18 cells in clk=\clk, en=$abc$102677$abc$80398$abc$63031$auto$opt_dff.cc:219:make_patterns_logic$6341, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  28 cells in clk=\clk, en=$abc$102645$abc$80367$abc$63709$auto$opt_dff.cc:219:make_patterns_logic$5582, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  17 cells in clk=\clk, en=$abc$102603$abc$80322$abc$63822$auto$opt_dff.cc:219:make_patterns_logic$5571, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  21 cells in clk=\clk, en=$abc$102551$abc$80284$abc$63405$auto$opt_dff.cc:219:make_patterns_logic$6121, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  17 cells in clk=\clk, en=$abc$102514$abc$80249$abc$63573$auto$opt_dff.cc:219:make_patterns_logic$3558, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  18 cells in clk=\clk, en=$abc$102471$abc$80211$abc$63610$auto$opt_dff.cc:219:make_patterns_logic$5604, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
  22 cells in clk=\clk, en=$abc$102423$abc$80170$abc$63647$auto$opt_dff.cc:219:make_patterns_logic$5593, arst={ }, srst=!$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396

3.36.2. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !$abc$111292$abc$98284$abc$75004$abc$64057$auto$opt_reduce.cc:134:opt_pmux$3501, asynchronously reset by \rst
Extracted 7280 gates and 10095 wires to a netlist network with 2815 inputs and 3305 outputs.

3.36.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.2.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOR cells:        4
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:               NOT cells:       12
ABC RESULTS:             ORNOT cells:     2107
ABC RESULTS:               MUX cells:     1478
ABC RESULTS:                OR cells:     2105
ABC RESULTS:              NAND cells:     5595
ABC RESULTS:               AND cells:     3142
ABC RESULTS:            ANDNOT cells:       27
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:     3975
ABC RESULTS:           input signals:     2815
ABC RESULTS:          output signals:     3305
Removing temp directory.

3.36.3. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$64047$auto$opt_dff.cc:219:make_patterns_logic$3515, asynchronously reset by \rst
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.36.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

3.36.4. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54645$auto$opt_dff.cc:219:make_patterns_logic$4812, synchronously reset by !$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 34 gates and 62 wires to a netlist network with 28 inputs and 30 outputs.

3.36.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               AND cells:        5
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               MUX cells:       14
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       30
Removing temp directory.

3.36.5. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54510$auto$opt_dff.cc:219:make_patterns_logic$4845, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 56 wires to a netlist network with 27 inputs and 25 outputs.

3.36.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               MUX cells:       11
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.6. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54118$auto$opt_dff.cc:219:make_patterns_logic$4933, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 55 wires to a netlist network with 26 inputs and 25 outputs.

3.36.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:       15
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.7. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53726$auto$opt_dff.cc:219:make_patterns_logic$5010, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 55 wires to a netlist network with 26 inputs and 25 outputs.

3.36.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               MUX cells:        9
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.8. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53310$auto$opt_dff.cc:219:make_patterns_logic$5098, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 57 wires to a netlist network with 28 inputs and 25 outputs.

3.36.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        5
ABC RESULTS:                OR cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:       11
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.9. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52848$auto$opt_dff.cc:219:make_patterns_logic$5197, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 56 wires to a netlist network with 27 inputs and 25 outputs.

3.36.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               MUX cells:       12
ABC RESULTS:                OR cells:        3
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.10. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54706$auto$opt_dff.cc:219:make_patterns_logic$4801, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 12 outputs.

3.36.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       12
Removing temp directory.

3.36.11. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54314$auto$opt_dff.cc:219:make_patterns_logic$4878, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 55 wires to a netlist network with 26 inputs and 25 outputs.

3.36.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               MUX cells:       14
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.12. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53946$auto$opt_dff.cc:219:make_patterns_logic$4966, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 57 wires to a netlist network with 28 inputs and 25 outputs.

3.36.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               MUX cells:       15
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.13. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53506$auto$opt_dff.cc:219:make_patterns_logic$5054, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 57 wires to a netlist network with 28 inputs and 25 outputs.

3.36.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        5
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:               MUX cells:       10
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.14. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53044$auto$opt_dff.cc:219:make_patterns_logic$5131, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 37 gates and 63 wires to a netlist network with 26 inputs and 33 outputs.

3.36.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:       11
ABC RESULTS:             ORNOT cells:        9
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       33
Removing temp directory.

3.36.15. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54743$auto$opt_dff.cc:219:make_patterns_logic$5153, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 56 wires to a netlist network with 27 inputs and 25 outputs.

3.36.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        6
ABC RESULTS:                OR cells:        3
ABC RESULTS:               MUX cells:       11
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.16. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54608$auto$opt_dff.cc:219:make_patterns_logic$4823, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 30 gates and 56 wires to a netlist network with 26 inputs and 26 outputs.

3.36.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       15
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       26
Removing temp directory.

3.36.17. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54449$auto$opt_dff.cc:219:make_patterns_logic$4856, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 19 gates and 38 wires to a netlist network with 19 inputs and 15 outputs.

3.36.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               MUX cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       15
Removing temp directory.

3.36.18. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54081$auto$opt_dff.cc:219:make_patterns_logic$4944, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 28 gates and 55 wires to a netlist network with 27 inputs and 24 outputs.

3.36.18.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.18.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               MUX cells:       11
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       24
Removing temp directory.

3.36.19. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53665$auto$opt_dff.cc:219:make_patterns_logic$5032, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 28 gates and 54 wires to a netlist network with 26 inputs and 24 outputs.

3.36.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.19.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       15
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       24
Removing temp directory.

3.36.20. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53273$auto$opt_dff.cc:219:make_patterns_logic$5109, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 57 wires to a netlist network with 28 inputs and 25 outputs.

3.36.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.20.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               MUX cells:       12
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.21. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52787$auto$opt_dff.cc:219:make_patterns_logic$5208, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 12 outputs.

3.36.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.21.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        5
ABC RESULTS:                OR cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       12
Removing temp directory.

3.36.22. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54780$auto$opt_dff.cc:219:make_patterns_logic$4790, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 30 gates and 56 wires to a netlist network with 26 inputs and 26 outputs.

3.36.22.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.22.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       15
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       26
Removing temp directory.

3.36.23. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54216$auto$opt_dff.cc:219:make_patterns_logic$4911, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 28 gates and 52 wires to a netlist network with 24 inputs and 24 outputs.

3.36.23.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.23.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       15
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       24
Removing temp directory.

3.36.24. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53848$auto$opt_dff.cc:219:make_patterns_logic$4988, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 28 gates and 54 wires to a netlist network with 26 inputs and 24 outputs.

3.36.24.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.24.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:       14
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       24
Removing temp directory.

3.36.25. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53408$auto$opt_dff.cc:219:make_patterns_logic$5076, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 58 wires to a netlist network with 29 inputs and 25 outputs.

3.36.25.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.25.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               MUX cells:       13
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.26. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52946$auto$opt_dff.cc:219:make_patterns_logic$5175, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 57 wires to a netlist network with 28 inputs and 25 outputs.

3.36.26.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.26.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        5
ABC RESULTS:                OR cells:        2
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.27. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55098$auto$opt_dff.cc:219:make_patterns_logic$4713, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 54 wires to a netlist network with 25 inputs and 25 outputs.

3.36.27.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.27.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.28. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54179$auto$opt_dff.cc:219:make_patterns_logic$4922, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 15 gates and 32 wires to a netlist network with 17 inputs and 11 outputs.

3.36.28.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.28.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       11
Removing temp directory.

3.36.29. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53787$auto$opt_dff.cc:219:make_patterns_logic$4999, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 15 gates and 32 wires to a netlist network with 17 inputs and 11 outputs.

3.36.29.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.29.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       11
Removing temp directory.

3.36.30. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53371$auto$opt_dff.cc:219:make_patterns_logic$5087, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 15 outputs.

3.36.30.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.30.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       15
Removing temp directory.

3.36.31. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52885$auto$opt_dff.cc:219:make_patterns_logic$5186, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 15 gates and 30 wires to a netlist network with 15 inputs and 11 outputs.

3.36.31.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.31.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       11
Removing temp directory.

3.36.32. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54841$auto$opt_dff.cc:219:make_patterns_logic$4768, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 55 wires to a netlist network with 26 inputs and 25 outputs.

3.36.32.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.32.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               MUX cells:        8
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.33. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54277$auto$opt_dff.cc:219:make_patterns_logic$4889, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 20 gates and 36 wires to a netlist network with 16 inputs and 16 outputs.

3.36.33.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.33.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       16
Removing temp directory.

3.36.34. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53885$auto$opt_dff.cc:219:make_patterns_logic$4977, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 15 gates and 32 wires to a netlist network with 17 inputs and 11 outputs.

3.36.34.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.34.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       11
Removing temp directory.

3.36.35. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53469$auto$opt_dff.cc:219:make_patterns_logic$5065, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 17 gates and 33 wires to a netlist network with 16 inputs and 13 outputs.

3.36.35.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.35.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       13
Removing temp directory.

3.36.36. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52983$auto$opt_dff.cc:219:make_patterns_logic$5164, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 17 gates and 34 wires to a netlist network with 17 inputs and 13 outputs.

3.36.36.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.36.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       13
Removing temp directory.

3.36.37. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52591$auto$opt_dff.cc:219:make_patterns_logic$5241, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 54 wires to a netlist network with 25 inputs and 25 outputs.

3.36.37.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.37.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:       12
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.38. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54375$auto$opt_dff.cc:219:make_patterns_logic$5274, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 54 wires to a netlist network with 25 inputs and 25 outputs.

3.36.38.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.38.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       13
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.39. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53983$auto$opt_dff.cc:219:make_patterns_logic$5395, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 54 wires to a netlist network with 25 inputs and 25 outputs.

3.36.39.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.39.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:       10
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.40. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53567$auto$opt_dff.cc:219:make_patterns_logic$5516, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 55 wires to a netlist network with 26 inputs and 25 outputs.

3.36.40.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.40.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               MUX cells:       10
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.41. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53151$auto$opt_dff.cc:219:make_patterns_logic$5637, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 56 wires to a netlist network with 27 inputs and 25 outputs.

3.36.41.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.41.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.42. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52689$auto$opt_dff.cc:219:make_patterns_logic$5758, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 56 wires to a netlist network with 27 inputs and 25 outputs.

3.36.42.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.42.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       12
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.43. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54412$auto$opt_dff.cc:219:make_patterns_logic$4867, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 15 gates and 30 wires to a netlist network with 15 inputs and 11 outputs.

3.36.43.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.43.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       11
Removing temp directory.

3.36.44. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54020$auto$opt_dff.cc:219:make_patterns_logic$4955, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 16 gates and 31 wires to a netlist network with 15 inputs and 12 outputs.

3.36.44.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.44.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       12
Removing temp directory.

3.36.45. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53628$auto$opt_dff.cc:219:make_patterns_logic$5043, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 20 gates and 37 wires to a netlist network with 17 inputs and 16 outputs.

3.36.45.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.45.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        6
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       16
Removing temp directory.

3.36.46. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53212$auto$opt_dff.cc:219:make_patterns_logic$5120, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 19 gates and 38 wires to a netlist network with 19 inputs and 15 outputs.

3.36.46.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.46.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               MUX cells:        3
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       15
Removing temp directory.

3.36.47. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52750$auto$opt_dff.cc:219:make_patterns_logic$5219, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 27 gates and 53 wires to a netlist network with 26 inputs and 23 outputs.

3.36.47.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.47.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        5
ABC RESULTS:                OR cells:        2
ABC RESULTS:               MUX cells:       11
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       23
Removing temp directory.

3.36.48. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54547$auto$opt_dff.cc:219:make_patterns_logic$4834, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 10 outputs.

3.36.48.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.48.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       10
Removing temp directory.

3.36.49. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54902$auto$opt_dff.cc:219:make_patterns_logic$4757, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 54 wires to a netlist network with 25 inputs and 25 outputs.

3.36.49.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.49.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               MUX cells:       15
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.50. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55061$auto$opt_dff.cc:219:make_patterns_logic$4724, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 54 wires to a netlist network with 25 inputs and 25 outputs.

3.36.50.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.50.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:       15
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.51. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55294$auto$opt_dff.cc:219:make_patterns_logic$4680, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 54 wires to a netlist network with 25 inputs and 25 outputs.

3.36.51.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.51.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.52. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55429$auto$opt_dff.cc:219:make_patterns_logic$4636, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 54 wires to a netlist network with 25 inputs and 25 outputs.

3.36.52.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.52.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               MUX cells:       15
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.53. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55662$auto$opt_dff.cc:219:make_patterns_logic$4592, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 54 wires to a netlist network with 25 inputs and 25 outputs.

3.36.53.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.53.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:                OR cells:        3
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.54. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55858$auto$opt_dff.cc:219:make_patterns_logic$4548, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 55 wires to a netlist network with 26 inputs and 25 outputs.

3.36.54.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.54.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        5
ABC RESULTS:                OR cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:       12
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.55. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56274$auto$opt_dff.cc:219:make_patterns_logic$3547, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 54 wires to a netlist network with 25 inputs and 25 outputs.

3.36.55.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.55.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:       11
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.56. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55490$auto$opt_dff.cc:219:make_patterns_logic$4625, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 10 outputs.

3.36.56.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.56.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       10
Removing temp directory.

3.36.57. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55821$auto$opt_dff.cc:219:make_patterns_logic$4559, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 54 wires to a netlist network with 25 inputs and 25 outputs.

3.36.57.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.57.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       14
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.58. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56017$auto$opt_dff.cc:219:make_patterns_logic$4515, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 53 wires to a netlist network with 24 inputs and 25 outputs.

3.36.58.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.58.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.59. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56213$auto$opt_dff.cc:219:make_patterns_logic$4471, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 53 wires to a netlist network with 24 inputs and 25 outputs.

3.36.59.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.59.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.60. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55760$auto$opt_dff.cc:219:make_patterns_logic$4570, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 15 gates and 30 wires to a netlist network with 15 inputs and 11 outputs.

3.36.60.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.60.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       11
Removing temp directory.

3.36.61. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56176$auto$opt_dff.cc:219:make_patterns_logic$4482, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 54 wires to a netlist network with 25 inputs and 25 outputs.

3.36.61.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.61.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.62. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55159$auto$opt_dff.cc:219:make_patterns_logic$5021, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 9 outputs.

3.36.62.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.62.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        9
Removing temp directory.

3.36.63. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55527$auto$opt_dff.cc:219:make_patterns_logic$4900, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 9 outputs.

3.36.63.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.63.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        9
Removing temp directory.

3.36.64. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56078$auto$opt_dff.cc:219:make_patterns_logic$4504, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 9 outputs.

3.36.64.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.64.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        9
Removing temp directory.

3.36.65. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55000$auto$opt_dff.cc:219:make_patterns_logic$4735, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 10 outputs.

3.36.65.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.65.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       10
Removing temp directory.

3.36.66. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55233$auto$opt_dff.cc:219:make_patterns_logic$4691, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 12 outputs.

3.36.66.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.66.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       12
Removing temp directory.

3.36.67. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55392$auto$opt_dff.cc:219:make_patterns_logic$4647, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 21 gates and 38 wires to a netlist network with 17 inputs and 17 outputs.

3.36.67.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.67.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       17
Removing temp directory.

3.36.68. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55625$auto$opt_dff.cc:219:make_patterns_logic$4603, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 54 wires to a netlist network with 25 inputs and 25 outputs.

3.36.68.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.68.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               MUX cells:       15
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.69. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55956$auto$opt_dff.cc:219:make_patterns_logic$4526, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 53 wires to a netlist network with 24 inputs and 25 outputs.

3.36.69.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.69.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.70. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55723$auto$opt_dff.cc:219:make_patterns_logic$4581, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 12 outputs.

3.36.70.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.70.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       12
Removing temp directory.

3.36.71. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56115$auto$opt_dff.cc:219:make_patterns_logic$4493, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 12 outputs.

3.36.71.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.71.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       12
Removing temp directory.

3.36.72. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55196$auto$opt_dff.cc:219:make_patterns_logic$4702, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 12 outputs.

3.36.72.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.72.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       12
Removing temp directory.

3.36.73. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55564$auto$opt_dff.cc:219:make_patterns_logic$4614, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 10 outputs.

3.36.73.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.73.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       10
Removing temp directory.

3.36.74. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56324$auto$opt_dff.cc:219:make_patterns_logic$4658, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 53 wires to a netlist network with 24 inputs and 25 outputs.

3.36.74.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.74.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:       15
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.75. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55919$auto$opt_dff.cc:219:make_patterns_logic$4779, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 12 outputs.

3.36.75.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.75.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       12
Removing temp directory.

3.36.76. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54963$auto$opt_dff.cc:219:make_patterns_logic$4746, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 10 outputs.

3.36.76.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.76.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       10
Removing temp directory.

3.36.77. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55331$auto$opt_dff.cc:219:make_patterns_logic$4669, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 10 outputs.

3.36.77.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.77.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       10
Removing temp directory.

3.36.78. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56827$auto$opt_dff.cc:219:make_patterns_logic$4339, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 53 wires to a netlist network with 24 inputs and 25 outputs.

3.36.78.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.78.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.79. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56729$auto$opt_dff.cc:219:make_patterns_logic$4361, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 53 wires to a netlist network with 24 inputs and 25 outputs.

3.36.79.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.79.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.80. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56631$auto$opt_dff.cc:219:make_patterns_logic$4383, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 53 wires to a netlist network with 24 inputs and 25 outputs.

3.36.80.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.80.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.81. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56533$auto$opt_dff.cc:219:make_patterns_logic$4427, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 53 wires to a netlist network with 24 inputs and 25 outputs.

3.36.81.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.81.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.82. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56435$auto$opt_dff.cc:219:make_patterns_logic$4449, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 9 outputs.

3.36.82.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.82.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        9
Removing temp directory.

3.36.83. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56472$auto$opt_dff.cc:219:make_patterns_logic$4438, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 9 outputs.

3.36.83.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.83.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        9
Removing temp directory.

3.36.84. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56398$auto$opt_dff.cc:219:make_patterns_logic$4460, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 10 outputs.

3.36.84.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.84.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       10
Removing temp directory.

3.36.85. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56888$auto$opt_dff.cc:219:make_patterns_logic$4328, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 9 outputs.

3.36.85.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.85.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        9
Removing temp directory.

3.36.86. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56790$auto$opt_dff.cc:219:make_patterns_logic$4350, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 9 outputs.

3.36.86.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.86.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        9
Removing temp directory.

3.36.87. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56692$auto$opt_dff.cc:219:make_patterns_logic$4372, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 9 outputs.

3.36.87.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.87.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        9
Removing temp directory.

3.36.88. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56570$auto$opt_dff.cc:219:make_patterns_logic$4416, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 53 wires to a netlist network with 24 inputs and 25 outputs.

3.36.88.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.88.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.89. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$118419$abc$93968$abc$70602$auto$opt_dff.cc:219:make_patterns_logic$6368, asynchronously reset by \rst
Extracted 30 gates and 43 wires to a netlist network with 13 inputs and 12 outputs.

3.36.89.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.89.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        4
ABC RESULTS:               NOT cells:        2
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:                OR cells:        3
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               AND cells:        8
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:       12
Removing temp directory.

3.36.90. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$118388$abc$91243$abc$56361$auto$opt_dff.cc:219:make_patterns_logic$4537, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 17 gates and 33 wires to a netlist network with 16 inputs and 13 outputs.

3.36.90.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.90.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        6
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       13
Removing temp directory.

3.36.91. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$118343$abc$93109$abc$51401$auto$opt_dff.cc:219:make_patterns_logic$5494, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 56 wires to a netlist network with 27 inputs and 25 outputs.

3.36.91.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.91.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:       11
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.92. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$118303$abc$93391$abc$51756$auto$opt_dff.cc:219:make_patterns_logic$5417, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 33 gates and 59 wires to a netlist network with 26 inputs and 29 outputs.

3.36.92.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.92.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       12
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:        9
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       29
Removing temp directory.

3.36.93. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$118258$abc$93655$abc$52151$auto$opt_dff.cc:219:make_patterns_logic$5329, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 33 gates and 59 wires to a netlist network with 26 inputs and 29 outputs.

3.36.93.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.93.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       12
ABC RESULTS:               MUX cells:        9
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       29
Removing temp directory.

3.36.94. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$111413$abc$85593$abc$65789$auto$opt_dff.cc:219:make_patterns_logic$3522, asynchronously reset by \rst
Extracted 5678 gates and 8933 wires to a netlist network with 3255 inputs and 321 outputs.

3.36.94.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.94.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        2
ABC RESULTS:             ORNOT cells:      363
ABC RESULTS:               NOR cells:      149
ABC RESULTS:               XOR cells:       24
ABC RESULTS:            ANDNOT cells:      527
ABC RESULTS:              XNOR cells:       21
ABC RESULTS:                OR cells:      382
ABC RESULTS:               AND cells:     1629
ABC RESULTS:              NAND cells:     1538
ABC RESULTS:               MUX cells:     1176
ABC RESULTS:               BUF cells:        6
ABC RESULTS:        internal signals:     5357
ABC RESULTS:           input signals:     3255
ABC RESULTS:          output signals:      321
Removing temp directory.

3.36.95. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$111377$abc$93890$abc$52628$auto$opt_dff.cc:219:make_patterns_logic$5230, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 15 gates and 30 wires to a netlist network with 15 inputs and 11 outputs.

3.36.95.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.95.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       11
Removing temp directory.

3.36.96. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$111332$abc$93515$abc$51955$auto$opt_dff.cc:219:make_patterns_logic$5373, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 56 wires to a netlist network with 25 inputs and 27 outputs.

3.36.96.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.96.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       12
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       27
Removing temp directory.

3.36.97. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$111292$abc$85552$abc$58871$auto$opt_dff.cc:219:make_patterns_logic$3536, synchronously reset by !$abc$111292$abc$85552$abc$58871$auto$rtlil.cc:2398:Or$9514
Extracted 38 gates and 44 wires to a netlist network with 6 inputs and 4 outputs.

3.36.97.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.97.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       11
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:       12
ABC RESULTS:              NAND cells:        3
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        9
ABC RESULTS:        internal signals:       34
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.98. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$111261$abc$85522$abc$64010$auto$opt_dff.cc:219:make_patterns_logic$5527, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 17 gates and 32 wires to a netlist network with 15 inputs and 13 outputs.

3.36.98.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.98.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        6
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       13
Removing temp directory.

3.36.99. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$111220$abc$93585$abc$52053$auto$opt_dff.cc:219:make_patterns_logic$5351, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 56 wires to a netlist network with 25 inputs and 27 outputs.

3.36.99.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.99.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       12
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       27
Removing temp directory.

3.36.100. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$111181$abc$93212$abc$51499$auto$opt_dff.cc:219:make_patterns_logic$5472, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 25 gates and 49 wires to a netlist network with 24 inputs and 21 outputs.

3.36.100.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.100.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       21
Removing temp directory.

3.36.101. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$111148$abc$93181$abc$51462$auto$opt_dff.cc:219:make_patterns_logic$5483, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 17 gates and 32 wires to a netlist network with 15 inputs and 13 outputs.

3.36.101.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.101.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       13
Removing temp directory.

3.36.102. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$111104$abc$85482$abc$63871$auto$opt_dff.cc:219:make_patterns_logic$5659, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 32 gates and 57 wires to a netlist network with 25 inputs and 28 outputs.

3.36.102.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.102.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:       14
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       28
Removing temp directory.

3.36.103. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$111059$abc$93453$abc$51854$auto$opt_dff.cc:219:make_patterns_logic$6000, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 34 gates and 59 wires to a netlist network with 25 inputs and 30 outputs.

3.36.103.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.103.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       30
Removing temp directory.

3.36.104. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$111017$abc$93756$abc$52310$auto$opt_dff.cc:219:make_patterns_logic$5307, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 56 wires to a netlist network with 25 inputs and 27 outputs.

3.36.104.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.104.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       12
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       27
Removing temp directory.

3.36.105. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$110969$abc$93688$abc$52212$auto$opt_dff.cc:219:make_patterns_logic$5318, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 23 gates and 39 wires to a netlist network with 16 inputs and 19 outputs.

3.36.105.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.105.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       12
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       19
Removing temp directory.

3.36.106. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$110920$abc$93858$abc$52469$auto$opt_dff.cc:219:make_patterns_logic$5263, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 34 gates and 59 wires to a netlist network with 25 inputs and 30 outputs.

3.36.106.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.106.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       15
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       30
Removing temp directory.

3.36.107. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$110875$abc$93554$abc$52016$auto$opt_dff.cc:219:make_patterns_logic$5362, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 23 gates and 39 wires to a netlist network with 16 inputs and 19 outputs.

3.36.107.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.107.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       12
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       19
Removing temp directory.

3.36.108. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$110829$abc$91289$abc$63914$auto$opt_dff.cc:219:make_patterns_logic$5626, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 35 gates and 60 wires to a netlist network with 25 inputs and 31 outputs.

3.36.108.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.108.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       15
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       31
Removing temp directory.

3.36.109. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$110782$abc$93796$abc$52371$auto$opt_dff.cc:219:make_patterns_logic$5296, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 23 gates and 39 wires to a netlist network with 16 inputs and 19 outputs.

3.36.109.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.109.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       12
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       19
Removing temp directory.

3.36.110. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$110745$abc$93251$abc$51560$auto$opt_dff.cc:219:make_patterns_logic$5461, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 17 gates and 32 wires to a netlist network with 15 inputs and 13 outputs.

3.36.110.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.110.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       13
Removing temp directory.

3.36.111. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$110708$abc$93321$abc$51658$auto$opt_dff.cc:219:make_patterns_logic$5439, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 25 gates and 49 wires to a netlist network with 24 inputs and 21 outputs.

3.36.111.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.111.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       21
Removing temp directory.

3.36.112. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$108981$abc$91323$abc$49296$auto$opt_dff.cc:219:make_patterns_logic$6359, synchronously reset by $abc$108981$abc$91323$abc$49296$auto$rtlil.cc:2547:NotGate$45882
Extracted 1718 gates and 2769 wires to a netlist network with 1051 inputs and 17 outputs.

3.36.112.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.112.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               XOR cells:        7
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:            ANDNOT cells:       25
ABC RESULTS:             ORNOT cells:      135
ABC RESULTS:               NOR cells:       39
ABC RESULTS:                OR cells:      133
ABC RESULTS:               AND cells:      250
ABC RESULTS:              NAND cells:      386
ABC RESULTS:               MUX cells:      696
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:     1701
ABC RESULTS:           input signals:     1051
ABC RESULTS:          output signals:       17
Removing temp directory.

3.36.113. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$108932$abc$93624$abc$52114$auto$opt_dff.cc:219:make_patterns_logic$5340, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 23 gates and 39 wires to a netlist network with 16 inputs and 19 outputs.

3.36.113.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.113.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       19
Removing temp directory.

3.36.114. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$108891$abc$93484$abc$51915$auto$opt_dff.cc:219:make_patterns_logic$5384, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 35 gates and 60 wires to a netlist network with 25 inputs and 31 outputs.

3.36.114.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.114.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:       16
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       31
Removing temp directory.

3.36.115. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$108854$abc$93282$abc$51597$auto$opt_dff.cc:219:make_patterns_logic$5450, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 17 gates and 32 wires to a netlist network with 15 inputs and 13 outputs.

3.36.115.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.115.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        6
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       13
Removing temp directory.

3.36.116. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$108818$abc$93148$abc$63368$auto$opt_dff.cc:219:make_patterns_logic$5538, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 25 gates and 49 wires to a netlist network with 24 inputs and 21 outputs.

3.36.116.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.116.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       21
Removing temp directory.

3.36.117. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$108787$abc$93422$abc$51793$auto$opt_dff.cc:219:make_patterns_logic$5406, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 19 gates and 34 wires to a netlist network with 15 inputs and 15 outputs.

3.36.117.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.117.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       15
Removing temp directory.

3.36.118. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$108741$abc$93926$abc$52530$auto$opt_dff.cc:219:make_patterns_logic$5252, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 16 gates and 31 wires to a netlist network with 15 inputs and 12 outputs.

3.36.118.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.118.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       12
Removing temp directory.

3.36.119. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$108694$abc$85451$abc$61141$auto$opt_dff.cc:219:make_patterns_logic$6022, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 28 gates and 53 wires to a netlist network with 25 inputs and 24 outputs.

3.36.119.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.119.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       24
Removing temp directory.

3.36.120. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$108643$abc$93725$abc$52249$auto$opt_dff.cc:219:make_patterns_logic$5879, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 33 gates and 58 wires to a netlist network with 25 inputs and 29 outputs.

3.36.120.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.120.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       29
Removing temp directory.

3.36.121. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$108592$abc$93827$abc$52408$auto$opt_dff.cc:219:make_patterns_logic$5285, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 15 gates and 30 wires to a netlist network with 15 inputs and 11 outputs.

3.36.121.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.121.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       11
Removing temp directory.

3.36.122. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$108542$abc$93352$abc$51695$auto$opt_dff.cc:219:make_patterns_logic$5428, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 23 gates and 39 wires to a netlist network with 16 inputs and 19 outputs.

3.36.122.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.122.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       12
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       19
Removing temp directory.

3.36.123. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$108496$abc$85420$abc$60749$auto$opt_dff.cc:219:make_patterns_logic$6088, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 57 wires to a netlist network with 26 inputs and 27 outputs.

3.36.123.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.123.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       27
Removing temp directory.

3.36.124. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$108454$abc$85387$abc$60335$auto$opt_dff.cc:219:make_patterns_logic$6176, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 54 wires to a netlist network with 25 inputs and 25 outputs.

3.36.124.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.124.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.125. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$108421$abc$85356$abc$59536$auto$opt_dff.cc:219:make_patterns_logic$6297, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 24 gates and 48 wires to a netlist network with 24 inputs and 20 outputs.

3.36.125.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.125.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       20
Removing temp directory.

3.36.126. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$108386$abc$85310$abc$59634$auto$opt_dff.cc:219:make_patterns_logic$3998, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 56 wires to a netlist network with 25 inputs and 27 outputs.

3.36.126.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.126.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       27
Removing temp directory.

3.36.127. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$108334$abc$85265$abc$58418$auto$opt_dff.cc:219:make_patterns_logic$3789, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 30 gates and 56 wires to a netlist network with 26 inputs and 26 outputs.

3.36.127.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.127.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       10
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       26
Removing temp directory.

3.36.128. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$108286$abc$85218$abc$58063$auto$opt_dff.cc:219:make_patterns_logic$3712, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 54 wires to a netlist network with 25 inputs and 25 outputs.

3.36.128.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.128.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.129. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$108238$abc$85187$abc$57188$auto$opt_dff.cc:219:make_patterns_logic$4251, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 26 gates and 50 wires to a netlist network with 24 inputs and 22 outputs.

3.36.129.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.129.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       22
Removing temp directory.

3.36.130. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$108202$abc$85152$abc$60847$auto$opt_dff.cc:219:make_patterns_logic$6077, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 54 wires to a netlist network with 25 inputs and 25 outputs.

3.36.130.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.130.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.131. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$108157$abc$85116$abc$60433$auto$opt_dff.cc:219:make_patterns_logic$6165, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 21 gates and 37 wires to a netlist network with 16 inputs and 17 outputs.

3.36.131.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.131.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:       10
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       17
Removing temp directory.

3.36.132. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$108127$abc$85085$abc$59980$auto$opt_dff.cc:219:make_patterns_logic$4405, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 9 outputs.

3.36.132.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.132.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        9
Removing temp directory.

3.36.133. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$108092$abc$85048$abc$58948$auto$opt_dff.cc:219:make_patterns_logic$3899, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 27 gates and 52 wires to a netlist network with 25 inputs and 23 outputs.

3.36.133.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.133.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       23
Removing temp directory.

3.36.134. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$108038$abc$85006$abc$58020$auto$opt_dff.cc:219:make_patterns_logic$3635, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 54 wires to a netlist network with 25 inputs and 25 outputs.

3.36.134.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.134.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.135. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$107987$abc$84976$abc$60786$auto$opt_dff.cc:219:make_patterns_logic$4119, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 56 wires to a netlist network with 25 inputs and 27 outputs.

3.36.135.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.135.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:       12
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       27
Removing temp directory.

3.36.136. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$107955$abc$84945$abc$60470$auto$opt_dff.cc:219:make_patterns_logic$4284, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 26 gates and 50 wires to a netlist network with 24 inputs and 22 outputs.

3.36.136.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.136.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       22
Removing temp directory.

3.36.137. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$107915$abc$84914$abc$60078$auto$opt_dff.cc:219:make_patterns_logic$6231, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 56 wires to a netlist network with 25 inputs and 27 outputs.

3.36.137.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.137.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       12
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       27
Removing temp directory.

3.36.138. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$107883$abc$84883$abc$59499$auto$opt_dff.cc:219:make_patterns_logic$6308, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 27 gates and 53 wires to a netlist network with 26 inputs and 23 outputs.

3.36.138.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.138.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       23
Removing temp directory.

3.36.139. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$107844$abc$84840$abc$58375$auto$opt_dff.cc:219:make_patterns_logic$3723, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 30 gates and 56 wires to a netlist network with 26 inputs and 26 outputs.

3.36.139.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.139.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       26
Removing temp directory.

3.36.140. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$107799$abc$84803$abc$58112$auto$opt_dff.cc:219:make_patterns_logic$3701, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 21 gates and 37 wires to a netlist network with 16 inputs and 17 outputs.

3.36.140.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.140.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       17
Removing temp directory.

3.36.141. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$107751$abc$84772$abc$60908$auto$opt_dff.cc:219:make_patterns_logic$4163, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 56 wires to a netlist network with 25 inputs and 27 outputs.

3.36.141.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.141.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       27
Removing temp directory.

3.36.142. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$107711$abc$84738$abc$60507$auto$opt_dff.cc:219:make_patterns_logic$6154, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 55 wires to a netlist network with 26 inputs and 25 outputs.

3.36.142.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.142.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.143. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$107675$abc$84699$abc$59058$auto$opt_dff.cc:219:make_patterns_logic$3965, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 30 gates and 56 wires to a netlist network with 26 inputs and 26 outputs.

3.36.143.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.143.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       26
Removing temp directory.

3.36.144. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$107633$abc$84658$abc$58479$auto$opt_dff.cc:219:make_patterns_logic$3778, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 27 gates and 52 wires to a netlist network with 25 inputs and 23 outputs.

3.36.144.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.144.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       23
Removing temp directory.

3.36.145. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$107582$abc$84616$abc$58320$auto$opt_dff.cc:219:make_patterns_logic$3734, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 21 gates and 37 wires to a netlist network with 16 inputs and 17 outputs.

3.36.145.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.145.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       17
Removing temp directory.

3.36.146. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$107535$abc$84580$abc$57225$auto$opt_dff.cc:219:make_patterns_logic$4240, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 26 gates and 50 wires to a netlist network with 24 inputs and 22 outputs.

3.36.146.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.146.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       22
Removing temp directory.

3.36.147. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$107498$abc$84546$abc$60139$auto$opt_dff.cc:219:make_patterns_logic$6220, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 25 gates and 49 wires to a netlist network with 24 inputs and 21 outputs.

3.36.147.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.147.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       21
Removing temp directory.

3.36.148. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$107461$abc$84508$abc$59107$auto$opt_dff.cc:219:make_patterns_logic$3954, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 56 wires to a netlist network with 25 inputs and 27 outputs.

3.36.148.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.148.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       12
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       27
Removing temp directory.

3.36.149. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$107411$abc$84475$abc$58819$auto$opt_dff.cc:219:make_patterns_logic$4020, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 30 gates and 55 wires to a netlist network with 25 inputs and 26 outputs.

3.36.149.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.149.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:       12
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       26
Removing temp directory.

3.36.150. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$107371$abc$84437$abc$57922$auto$opt_dff.cc:219:make_patterns_logic$3657, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 28 gates and 53 wires to a netlist network with 25 inputs and 24 outputs.

3.36.150.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.150.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       24
Removing temp directory.

3.36.151. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$107316$abc$84392$abc$59009$auto$opt_dff.cc:219:make_patterns_logic$3976, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 21 gates and 37 wires to a netlist network with 16 inputs and 17 outputs.

3.36.151.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.151.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       10
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       17
Removing temp directory.

3.36.152. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$107271$abc$84362$abc$59919$auto$opt_dff.cc:219:make_patterns_logic$6253, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 25 gates and 49 wires to a netlist network with 24 inputs and 21 outputs.

3.36.152.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.152.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       21
Removing temp directory.

3.36.153. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$107233$abc$84320$abc$58222$auto$opt_dff.cc:219:make_patterns_logic$3756, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 28 gates and 53 wires to a netlist network with 25 inputs and 24 outputs.

3.36.153.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.153.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       24
Removing temp directory.

3.36.154. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$107181$abc$84278$abc$58271$auto$opt_dff.cc:219:make_patterns_logic$3745, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 20 gates and 36 wires to a netlist network with 16 inputs and 16 outputs.

3.36.154.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.154.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       16
Removing temp directory.

3.36.155. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$107144$abc$84240$abc$57127$auto$opt_dff.cc:219:make_patterns_logic$4262, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 19 gates and 35 wires to a netlist network with 16 inputs and 15 outputs.

3.36.155.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.155.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       15
Removing temp directory.

3.36.156. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$107101$abc$84206$abc$60396$auto$opt_dff.cc:219:make_patterns_logic$4130, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 33 gates and 59 wires to a netlist network with 26 inputs and 29 outputs.

3.36.156.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.156.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:       14
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       29
Removing temp directory.

3.36.157. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$107057$abc$84172$abc$60017$auto$opt_dff.cc:219:make_patterns_logic$4141, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 24 gates and 41 wires to a netlist network with 17 inputs and 20 outputs.

3.36.157.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.157.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       20
Removing temp directory.

3.36.158. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$107018$abc$84135$abc$60688$auto$opt_dff.cc:219:make_patterns_logic$6099, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 23 gates and 40 wires to a netlist network with 17 inputs and 19 outputs.

3.36.158.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.158.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       19
Removing temp directory.

3.36.159. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$106981$abc$84089$abc$58161$auto$opt_dff.cc:219:make_patterns_logic$3690, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 28 gates and 53 wires to a netlist network with 25 inputs and 24 outputs.

3.36.159.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.159.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       24
Removing temp directory.

3.36.160. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$106932$abc$84046$abc$59303$auto$opt_dff.cc:219:make_patterns_logic$4174, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 23 gates and 39 wires to a netlist network with 16 inputs and 19 outputs.

3.36.160.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.160.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       19
Removing temp directory.

3.36.161. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$106883$abc$84000$abc$59156$auto$opt_dff.cc:219:make_patterns_logic$3943, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 23 gates and 39 wires to a netlist network with 16 inputs and 19 outputs.

3.36.161.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.161.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       12
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       19
Removing temp directory.

3.36.162. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$106842$abc$83961$abc$58911$auto$opt_dff.cc:219:make_patterns_logic$3910, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 22 gates and 39 wires to a netlist network with 17 inputs and 18 outputs.

3.36.162.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.162.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       18
Removing temp directory.

3.36.163. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$106796$abc$83931$abc$59266$auto$opt_dff.cc:219:make_patterns_logic$4185, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 26 gates and 50 wires to a netlist network with 24 inputs and 22 outputs.

3.36.163.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.163.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        7
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       22
Removing temp directory.

3.36.164. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$106756$abc$83885$abc$59723$auto$opt_dff.cc:219:make_patterns_logic$3877, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 33 gates and 58 wires to a netlist network with 25 inputs and 29 outputs.

3.36.164.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.164.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       14
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       29
Removing temp directory.

3.36.165. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$106711$abc$83838$abc$57659$auto$opt_dff.cc:219:make_patterns_logic$3569, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 24 gates and 48 wires to a netlist network with 24 inputs and 20 outputs.

3.36.165.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.165.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       20
Removing temp directory.

3.36.166. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$106669$abc$83806$abc$57286$auto$opt_dff.cc:219:make_patterns_logic$4229, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 18 gates and 33 wires to a netlist network with 15 inputs and 14 outputs.

3.36.166.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.166.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       14
Removing temp directory.

3.36.167. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$106624$abc$83770$abc$60945$auto$opt_dff.cc:219:make_patterns_logic$6066, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 21 gates and 37 wires to a netlist network with 16 inputs and 17 outputs.

3.36.167.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.167.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       17
Removing temp directory.

3.36.168. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$106581$abc$83736$abc$60568$auto$opt_dff.cc:219:make_patterns_logic$6143, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 20 gates and 36 wires to a netlist network with 16 inputs and 16 outputs.

3.36.168.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.168.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       16
Removing temp directory.

3.36.169. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$106545$abc$83702$abc$60200$auto$opt_dff.cc:219:make_patterns_logic$6209, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 18 gates and 34 wires to a netlist network with 16 inputs and 14 outputs.

3.36.169.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.169.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        4
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       14
Removing temp directory.

3.36.170. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$106504$abc$83667$abc$59766$auto$opt_dff.cc:219:make_patterns_logic$3866, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 25 gates and 41 wires to a netlist network with 16 inputs and 21 outputs.

3.36.170.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.170.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       14
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       21
Removing temp directory.

3.36.171. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$106468$abc$83621$abc$58638$auto$opt_dff.cc:219:make_patterns_logic$3833, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 56 wires to a netlist network with 25 inputs and 27 outputs.

3.36.171.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.171.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       12
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       27
Removing temp directory.

3.36.172. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$106415$abc$83573$abc$57971$auto$opt_dff.cc:219:make_patterns_logic$3646, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 20 gates and 36 wires to a netlist network with 16 inputs and 16 outputs.

3.36.172.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.172.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       16
Removing temp directory.

3.36.173. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$106362$abc$83526$abc$59686$auto$opt_dff.cc:219:make_patterns_logic$3888, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 19 gates and 35 wires to a netlist network with 16 inputs and 15 outputs.

3.36.173.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.173.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       15
Removing temp directory.

3.36.174. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$106312$abc$83495$abc$59205$auto$opt_dff.cc:219:make_patterns_logic$3932, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 30 gates and 55 wires to a netlist network with 25 inputs and 26 outputs.

3.36.174.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.174.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:       12
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       26
Removing temp directory.

3.36.175. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$106274$abc$83453$abc$57720$auto$opt_dff.cc:219:make_patterns_logic$3624, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 22 gates and 39 wires to a netlist network with 17 inputs and 18 outputs.

3.36.175.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.175.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       18
Removing temp directory.

3.36.176. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$106228$abc$83415$abc$57604$auto$opt_dff.cc:219:make_patterns_logic$3591, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 24 gates and 48 wires to a netlist network with 24 inputs and 20 outputs.

3.36.176.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.176.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       20
Removing temp directory.

3.36.177. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$106180$abc$83379$abc$57323$auto$opt_dff.cc:219:make_patterns_logic$4218, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 27 gates and 52 wires to a netlist network with 25 inputs and 23 outputs.

3.36.177.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.177.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        7
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       23
Removing temp directory.

3.36.178. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$106142$abc$83333$abc$58675$auto$opt_dff.cc:219:make_patterns_logic$3855, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 54 wires to a netlist network with 25 inputs and 25 outputs.

3.36.178.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.178.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       10
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.179. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$106092$abc$83299$abc$61252$auto$opt_dff.cc:219:make_patterns_logic$5989, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 34 gates and 59 wires to a netlist network with 25 inputs and 30 outputs.

3.36.179.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.179.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       15
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       30
Removing temp directory.

3.36.180. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$106058$abc$83253$abc$62943$auto$opt_dff.cc:219:make_patterns_logic$3580, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 16 gates and 31 wires to a netlist network with 15 inputs and 12 outputs.

3.36.180.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.180.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       12
Removing temp directory.

3.36.181. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$106008$abc$83210$abc$58534$auto$opt_dff.cc:219:make_patterns_logic$3767, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 19 gates and 35 wires to a netlist network with 16 inputs and 15 outputs.

3.36.181.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.181.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       15
Removing temp directory.

3.36.182. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$105975$abc$83175$abc$57873$auto$opt_dff.cc:219:make_patterns_logic$3668, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 17 gates and 32 wires to a netlist network with 15 inputs and 13 outputs.

3.36.182.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.182.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       13
Removing temp directory.

3.36.183. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$105924$abc$83125$abc$59597$auto$opt_dff.cc:219:make_patterns_logic$6286, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 17 gates and 33 wires to a netlist network with 16 inputs and 13 outputs.

3.36.183.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.183.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        4
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       13
Removing temp directory.

3.36.184. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$105878$abc$83080$abc$57830$auto$opt_dff.cc:219:make_patterns_logic$3602, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 30 gates and 56 wires to a netlist network with 26 inputs and 26 outputs.

3.36.184.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.184.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       26
Removing temp directory.

3.36.185. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$105826$abc$83042$abc$58577$auto$opt_dff.cc:219:make_patterns_logic$3844, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 21 gates and 37 wires to a netlist network with 16 inputs and 17 outputs.

3.36.185.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.185.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       10
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       17
Removing temp directory.

3.36.186. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$105779$abc$83002$abc$57775$auto$opt_dff.cc:219:make_patterns_logic$3613, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 21 gates and 37 wires to a netlist network with 16 inputs and 17 outputs.

3.36.186.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.186.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       17
Removing temp directory.

3.36.187. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$105730$abc$82948$abc$61723$auto$opt_dff.cc:219:make_patterns_logic$5912, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 57 wires to a netlist network with 26 inputs and 27 outputs.

3.36.187.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.187.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:       10
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       27
Removing temp directory.

3.36.188. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$105673$abc$82909$abc$59364$auto$opt_dff.cc:219:make_patterns_logic$5142, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 26 gates and 42 wires to a netlist network with 16 inputs and 22 outputs.

3.36.188.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.188.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       15
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       22
Removing temp directory.

3.36.189. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$105634$abc$82863$abc$58712$auto$opt_dff.cc:219:make_patterns_logic$4031, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 32 gates and 57 wires to a netlist network with 25 inputs and 28 outputs.

3.36.189.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.189.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       28
Removing temp directory.

3.36.190. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$105594$abc$82831$abc$57384$auto$opt_dff.cc:219:make_patterns_logic$4207, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 18 gates and 33 wires to a netlist network with 15 inputs and 14 outputs.

3.36.190.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.190.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       14
Removing temp directory.

3.36.191. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$105562$abc$82800$abc$56986$auto$opt_dff.cc:219:make_patterns_logic$4306, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 26 gates and 50 wires to a netlist network with 24 inputs and 22 outputs.

3.36.191.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.191.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       22
Removing temp directory.

3.36.192. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$105526$abc$82770$abc$60605$auto$opt_dff.cc:219:make_patterns_logic$6132, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 28 gates and 53 wires to a netlist network with 25 inputs and 24 outputs.

3.36.192.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.192.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       24
Removing temp directory.

3.36.193. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$105485$abc$82739$abc$60237$auto$opt_dff.cc:219:make_patterns_logic$6198, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 58 wires to a netlist network with 27 inputs and 27 outputs.

3.36.193.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.193.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       27
Removing temp directory.

3.36.194. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$105453$abc$82709$abc$59821$auto$opt_dff.cc:219:make_patterns_logic$6275, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 25 gates and 50 wires to a netlist network with 25 inputs and 21 outputs.

3.36.194.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.194.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        4
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       21
Removing temp directory.

3.36.195. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$105412$abc$82671$abc$59401$auto$opt_dff.cc:219:make_patterns_logic$6319, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 17 gates and 32 wires to a netlist network with 15 inputs and 13 outputs.

3.36.195.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.195.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       13
Removing temp directory.

3.36.196. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$105377$abc$82618$abc$62986$auto$opt_dff.cc:219:make_patterns_logic$6352, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 17 gates and 32 wires to a netlist network with 15 inputs and 13 outputs.

3.36.196.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.196.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       13
Removing temp directory.

3.36.197. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$105324$abc$82580$abc$60651$auto$opt_dff.cc:219:make_patterns_logic$6110, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 24 gates and 41 wires to a netlist network with 17 inputs and 20 outputs.

3.36.197.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.197.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       12
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       20
Removing temp directory.

3.36.198. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$105279$abc$82543$abc$60298$auto$opt_dff.cc:219:make_patterns_logic$6187, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 22 gates and 39 wires to a netlist network with 17 inputs and 18 outputs.

3.36.198.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.198.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       18
Removing temp directory.

3.36.199. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$105240$abc$82505$abc$57023$auto$opt_dff.cc:219:make_patterns_logic$4295, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 18 gates and 33 wires to a netlist network with 15 inputs and 14 outputs.

3.36.199.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.199.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        7
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       14
Removing temp directory.

3.36.200. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$105202$abc$82456$abc$58773$auto$opt_dff.cc:219:make_patterns_logic$4009, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 22 gates and 38 wires to a netlist network with 16 inputs and 18 outputs.

3.36.200.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.200.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:       12
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       18
Removing temp directory.

3.36.201. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$105151$abc$82410$abc$57543$auto$opt_dff.cc:219:make_patterns_logic$3811, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 27 gates and 52 wires to a netlist network with 25 inputs and 23 outputs.

3.36.201.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.201.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       23
Removing temp directory.

3.36.202. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$105101$abc$82366$abc$56925$auto$opt_dff.cc:219:make_patterns_logic$4317, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 18 gates and 33 wires to a netlist network with 15 inputs and 14 outputs.

3.36.202.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.202.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       14
Removing temp directory.

3.36.203. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$105057$abc$82326$abc$62882$auto$opt_dff.cc:219:make_patterns_logic$5692, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 33 gates and 59 wires to a netlist network with 26 inputs and 29 outputs.

3.36.203.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.203.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:       12
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       29
Removing temp directory.

3.36.204. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$105002$abc$82285$abc$63129$auto$opt_dff.cc:219:make_patterns_logic$4053, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 31 gates and 57 wires to a netlist network with 26 inputs and 27 outputs.

3.36.204.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.204.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:       12
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       27
Removing temp directory.

3.36.205. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$104954$abc$82254$abc$57084$auto$opt_dff.cc:219:make_patterns_logic$4273, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 34 gates and 60 wires to a netlist network with 26 inputs and 30 outputs.

3.36.205.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.205.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       14
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       30
Removing temp directory.

3.36.206. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$104913$abc$82220$abc$59462$auto$opt_dff.cc:219:make_patterns_logic$4152, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 24 gates and 40 wires to a netlist network with 16 inputs and 20 outputs.

3.36.206.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.206.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       12
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       20
Removing temp directory.

3.36.207. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$104873$abc$82182$abc$59882$auto$opt_dff.cc:219:make_patterns_logic$6264, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 17 gates and 33 wires to a netlist network with 16 inputs and 13 outputs.

3.36.207.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.207.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        4
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       13
Removing temp directory.

3.36.208. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$104830$abc$82144$abc$57482$auto$opt_dff.cc:219:make_patterns_logic$3822, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 23 gates and 39 wires to a netlist network with 16 inputs and 19 outputs.

3.36.208.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.208.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       12
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       19
Removing temp directory.

3.36.209. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$104785$abc$82094$abc$57421$auto$opt_dff.cc:219:make_patterns_logic$4196, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 19 gates and 35 wires to a netlist network with 16 inputs and 15 outputs.

3.36.209.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.209.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       15
Removing temp directory.

3.36.210. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$104733$abc$82060$abc$60982$auto$opt_dff.cc:219:make_patterns_logic$6055, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 30 gates and 57 wires to a netlist network with 27 inputs and 26 outputs.

3.36.210.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.210.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       26
Removing temp directory.

3.36.211. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$104688$abc$82027$abc$61429$auto$opt_dff.cc:219:make_patterns_logic$5967, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 35 gates and 61 wires to a netlist network with 26 inputs and 31 outputs.

3.36.211.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.211.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:       14
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       31
Removing temp directory.

3.36.212. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$104643$abc$81989$abc$61784$auto$opt_dff.cc:219:make_patterns_logic$4394, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 26 gates and 43 wires to a netlist network with 17 inputs and 22 outputs.

3.36.212.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.212.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:       14
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       22
Removing temp directory.

3.36.213. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$104599$abc$81954$abc$61950$auto$opt_dff.cc:219:make_patterns_logic$5868, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 26 gates and 42 wires to a netlist network with 16 inputs and 22 outputs.

3.36.213.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.213.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       15
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       22
Removing temp directory.

3.36.214. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$104554$abc$81923$abc$62318$auto$opt_dff.cc:219:make_patterns_logic$5802, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 37 gates and 63 wires to a netlist network with 26 inputs and 33 outputs.

3.36.214.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.214.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:       16
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       33
Removing temp directory.

3.36.215. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$104507$abc$81887$abc$62710$auto$opt_dff.cc:219:make_patterns_logic$5725, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 34 gates and 60 wires to a netlist network with 26 inputs and 30 outputs.

3.36.215.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.215.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:       15
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       30
Removing temp directory.

3.36.216. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$104463$abc$81852$abc$61043$auto$opt_dff.cc:219:make_patterns_logic$6044, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 22 gates and 40 wires to a netlist network with 18 inputs and 18 outputs.

3.36.216.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.216.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       18
Removing temp directory.

3.36.217. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$104417$abc$81813$abc$61215$auto$opt_dff.cc:219:make_patterns_logic$6011, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 27 gates and 44 wires to a netlist network with 17 inputs and 23 outputs.

3.36.217.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.217.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:       14
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       23
Removing temp directory.

3.36.218. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$104374$abc$81780$abc$61625$auto$opt_dff.cc:219:make_patterns_logic$5934, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 35 gates and 62 wires to a netlist network with 27 inputs and 31 outputs.

3.36.218.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.218.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       14
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       31
Removing temp directory.

3.36.219. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$104337$abc$81748$abc$61876$auto$opt_dff.cc:219:make_patterns_logic$5901, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 23 gates and 40 wires to a netlist network with 17 inputs and 19 outputs.

3.36.219.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.219.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:       10
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       19
Removing temp directory.

3.36.220. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$104292$abc$81715$abc$62183$auto$opt_dff.cc:219:make_patterns_logic$5824, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 33 gates and 58 wires to a netlist network with 25 inputs and 29 outputs.

3.36.220.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.220.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       14
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       29
Removing temp directory.

3.36.221. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$104252$abc$81680$abc$62220$auto$opt_dff.cc:219:make_patterns_logic$3800, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 20 gates and 37 wires to a netlist network with 17 inputs and 16 outputs.

3.36.221.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.221.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       16
Removing temp directory.

3.36.222. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$104204$abc$81644$abc$62612$auto$opt_dff.cc:219:make_patterns_logic$5736, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 26 gates and 43 wires to a netlist network with 17 inputs and 22 outputs.

3.36.222.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.222.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:       15
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       22
Removing temp directory.

3.36.223. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$104159$abc$81606$abc$61178$auto$opt_dff.cc:219:make_patterns_logic$4108, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 24 gates and 41 wires to a netlist network with 17 inputs and 20 outputs.

3.36.223.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.223.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       20
Removing temp directory.

3.36.224. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$104115$abc$81570$abc$61368$auto$opt_dff.cc:219:make_patterns_logic$5978, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 27 gates and 44 wires to a netlist network with 17 inputs and 23 outputs.

3.36.224.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.224.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:       14
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       23
Removing temp directory.

3.36.225. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$104071$abc$81531$abc$61839$auto$opt_dff.cc:219:make_patterns_logic$3921, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 22 gates and 38 wires to a netlist network with 16 inputs and 18 outputs.

3.36.225.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.225.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:       12
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       18
Removing temp directory.

3.36.226. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$104029$abc$81498$abc$62024$auto$opt_dff.cc:219:make_patterns_logic$5857, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 34 gates and 60 wires to a netlist network with 26 inputs and 30 outputs.

3.36.226.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.226.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       14
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       30
Removing temp directory.

3.36.227. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$103985$abc$81467$abc$62416$auto$opt_dff.cc:219:make_patterns_logic$5791, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 37 gates and 63 wires to a netlist network with 26 inputs and 33 outputs.

3.36.227.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.227.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               AND cells:        4
ABC RESULTS:              NAND cells:       14
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       33
Removing temp directory.

3.36.228. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$103943$abc$81436$abc$61527$auto$opt_dff.cc:219:make_patterns_logic$5945, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 34 gates and 60 wires to a netlist network with 26 inputs and 30 outputs.

3.36.228.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.228.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       14
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       30
Removing temp directory.

3.36.229. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$103899$abc$81406$abc$61564$auto$opt_dff.cc:219:make_patterns_logic$4097, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 32 gates and 58 wires to a netlist network with 26 inputs and 28 outputs.

3.36.229.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.229.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       12
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       28
Removing temp directory.

3.36.230. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$103854$abc$81368$abc$61987$auto$opt_dff.cc:219:make_patterns_logic$4086, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 23 gates and 39 wires to a netlist network with 16 inputs and 19 outputs.

3.36.230.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.230.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       19
Removing temp directory.

3.36.231. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$103807$abc$81332$abc$62122$auto$opt_dff.cc:219:make_patterns_logic$5835, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 25 gates and 41 wires to a netlist network with 16 inputs and 21 outputs.

3.36.231.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.231.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       14
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       21
Removing temp directory.

3.36.232. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$103767$abc$81302$abc$62355$auto$opt_dff.cc:219:make_patterns_logic$4075, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 33 gates and 59 wires to a netlist network with 26 inputs and 29 outputs.

3.36.232.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.232.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       29
Removing temp directory.

3.36.233. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$103726$abc$81264$abc$61080$auto$opt_dff.cc:219:make_patterns_logic$6033, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 21 gates and 38 wires to a netlist network with 17 inputs and 17 outputs.

3.36.233.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.233.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       17
Removing temp directory.

3.36.234. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$103685$abc$81230$abc$61313$auto$opt_dff.cc:219:make_patterns_logic$4042, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 24 gates and 41 wires to a netlist network with 17 inputs and 20 outputs.

3.36.234.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.234.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       20
Removing temp directory.

3.36.235. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$103637$abc$81193$abc$61466$auto$opt_dff.cc:219:make_patterns_logic$5956, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 26 gates and 43 wires to a netlist network with 17 inputs and 22 outputs.

3.36.235.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.235.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       14
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       22
Removing temp directory.

3.36.236. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$103588$abc$81156$abc$61686$auto$opt_dff.cc:219:make_patterns_logic$5923, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 26 gates and 43 wires to a netlist network with 17 inputs and 22 outputs.

3.36.236.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.236.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       22
Removing temp directory.

3.36.237. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$103544$abc$81118$abc$61913$auto$opt_dff.cc:219:make_patterns_logic$5890, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 26 gates and 43 wires to a netlist network with 17 inputs and 22 outputs.

3.36.237.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.237.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       22
Removing temp directory.

3.36.238. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$103496$abc$81082$abc$62085$auto$opt_dff.cc:219:make_patterns_logic$5846, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 26 gates and 43 wires to a netlist network with 17 inputs and 22 outputs.

3.36.238.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.238.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       14
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       22
Removing temp directory.

3.36.239. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$103446$abc$81044$abc$62257$auto$opt_dff.cc:219:make_patterns_logic$5813, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 28 gates and 44 wires to a netlist network with 16 inputs and 24 outputs.

3.36.239.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.239.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:       16
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       24
Removing temp directory.

3.36.240. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$103395$abc$81007$abc$62477$auto$opt_dff.cc:219:make_patterns_logic$5780, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 46 wires to a netlist network with 17 inputs and 25 outputs.

3.36.240.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.240.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:       16
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.241. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$103364$abc$80973$abc$62514$auto$opt_dff.cc:219:make_patterns_logic$5769, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 18 gates and 34 wires to a netlist network with 16 inputs and 14 outputs.

3.36.241.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.241.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       14
Removing temp directory.

3.36.242. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$103322$abc$80938$abc$63270$auto$opt_dff.cc:219:make_patterns_logic$5549, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 18 gates and 34 wires to a netlist network with 16 inputs and 14 outputs.

3.36.242.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.242.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       14
Removing temp directory.

3.36.243. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$103292$abc$80908$abc$63221$auto$opt_dff.cc:219:make_patterns_logic$5560, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 25 gates and 49 wires to a netlist network with 24 inputs and 21 outputs.

3.36.243.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.243.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        6
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       21
Removing temp directory.

3.36.244. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$103257$abc$80861$abc$63785$auto$opt_dff.cc:219:make_patterns_logic$6242, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 18 gates and 34 wires to a netlist network with 16 inputs and 14 outputs.

3.36.244.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.244.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        4
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       14
Removing temp directory.

3.36.245. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$103203$abc$80829$abc$63518$auto$opt_dff.cc:219:make_patterns_logic$5670, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 25 gates and 42 wires to a netlist network with 17 inputs and 21 outputs.

3.36.245.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.245.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:       14
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       21
Removing temp directory.

3.36.246. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$103159$abc$80795$abc$62673$auto$opt_dff.cc:219:make_patterns_logic$3679, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 20 gates and 36 wires to a netlist network with 16 inputs and 16 outputs.

3.36.246.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.246.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       16
Removing temp directory.

3.36.247. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$103114$abc$80758$abc$62551$auto$opt_dff.cc:219:make_patterns_logic$5747, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 27 gates and 44 wires to a netlist network with 17 inputs and 23 outputs.

3.36.247.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.247.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       15
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       23
Removing temp directory.

3.36.248. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$103066$abc$80716$abc$63951$auto$opt_dff.cc:219:make_patterns_logic$5505, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 28 gates and 45 wires to a netlist network with 17 inputs and 24 outputs.

3.36.248.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.248.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       15
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       24
Removing temp directory.

3.36.249. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$103026$abc$80683$abc$63457$auto$opt_dff.cc:219:make_patterns_logic$5615, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 26 gates and 51 wires to a netlist network with 25 inputs and 22 outputs.

3.36.249.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.249.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       22
Removing temp directory.

3.36.250. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$102976$abc$80648$abc$62784$auto$opt_dff.cc:219:make_patterns_logic$5714, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 37 gates and 63 wires to a netlist network with 26 inputs and 33 outputs.

3.36.250.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.250.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:       16
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       33
Removing temp directory.

3.36.251. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$102928$abc$80610$abc$62747$auto$opt_dff.cc:219:make_patterns_logic$4064, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 25 gates and 42 wires to a netlist network with 17 inputs and 21 outputs.

3.36.251.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.251.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:       14
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       21
Removing temp directory.

3.36.252. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$102885$abc$80576$abc$63175$auto$opt_dff.cc:219:make_patterns_logic$3987, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 23 gates and 39 wires to a netlist network with 16 inputs and 19 outputs.

3.36.252.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.252.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       19
Removing temp directory.

3.36.253. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$102839$abc$80541$abc$62845$auto$opt_dff.cc:219:make_patterns_logic$5703, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 29 gates and 46 wires to a netlist network with 17 inputs and 25 outputs.

3.36.253.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.253.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:       16
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.254. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$102807$abc$80508$abc$63331$auto$opt_dff.cc:219:make_patterns_logic$6330, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 26 gates and 51 wires to a netlist network with 25 inputs and 22 outputs.

3.36.254.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.254.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        4
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       22
Removing temp directory.

3.36.255. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$102764$abc$80466$abc$63092$auto$opt_dff.cc:219:make_patterns_logic$5681, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 25 gates and 42 wires to a netlist network with 17 inputs and 21 outputs.

3.36.255.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.255.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:       12
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       21
Removing temp directory.

3.36.256. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$102726$abc$80434$abc$63748$auto$opt_dff.cc:219:make_patterns_logic$5648, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 17 gates and 33 wires to a netlist network with 16 inputs and 13 outputs.

3.36.256.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.256.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       13
Removing temp directory.

3.36.257. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$102677$abc$80398$abc$63031$auto$opt_dff.cc:219:make_patterns_logic$6341, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 18 gates and 34 wires to a netlist network with 16 inputs and 14 outputs.

3.36.257.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.257.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        4
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       14
Removing temp directory.

3.36.258. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$102645$abc$80367$abc$63709$auto$opt_dff.cc:219:make_patterns_logic$5582, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 26 gates and 52 wires to a netlist network with 26 inputs and 22 outputs.

3.36.258.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.258.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       22
Removing temp directory.

3.36.259. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$102603$abc$80322$abc$63822$auto$opt_dff.cc:219:make_patterns_logic$5571, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 17 gates and 32 wires to a netlist network with 15 inputs and 13 outputs.

3.36.259.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.259.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       13
Removing temp directory.

3.36.260. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$102551$abc$80284$abc$63405$auto$opt_dff.cc:219:make_patterns_logic$6121, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 21 gates and 38 wires to a netlist network with 17 inputs and 17 outputs.

3.36.260.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.260.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       17
Removing temp directory.

3.36.261. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$102514$abc$80249$abc$63573$auto$opt_dff.cc:219:make_patterns_logic$3558, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 17 gates and 33 wires to a netlist network with 16 inputs and 13 outputs.

3.36.261.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.261.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       13
Removing temp directory.

3.36.262. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$102471$abc$80211$abc$63610$auto$opt_dff.cc:219:make_patterns_logic$5604, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 18 gates and 34 wires to a netlist network with 16 inputs and 14 outputs.

3.36.262.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.262.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       14
Removing temp directory.

3.36.263. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$102423$abc$80170$abc$63647$auto$opt_dff.cc:219:make_patterns_logic$5593, synchronously reset by !$abc$132944$abc$102603$abc$80322$abc$63951$auto$rtlil.cc:2398:Or$6396
Extracted 22 gates and 41 wires to a netlist network with 19 inputs and 16 outputs.

3.36.263.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.263.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:              NAND cells:        5
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       16
Removing temp directory.

yosys> opt_ffinv

3.37. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> abc -script /tmp/yosys_VVlEWJ/abc_tmp_1.scr

3.38. Executing ABC pass (technology mapping using ABC).

3.38.1. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Extracted 26276 gates and 28402 wires to a netlist network with 2126 inputs and 2396 outputs.

3.38.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /tmp/yosys_VVlEWJ/abc_tmp_1.scr 
ABC:   #PIs = 2126  #Luts =  6213  Max Lvl =  12  Avg Lvl =   7.55  [   1.58 sec. at Pass 0]
ABC:   #PIs = 2126  #Luts =  5762  Max Lvl =  11  Avg Lvl =   6.16  [ 102.03 sec. at Pass 1]
ABC:   #PIs = 2126  #Luts =  5655  Max Lvl =  11  Avg Lvl =   5.89  [  27.97 sec. at Pass 2]
ABC:   #PIs = 2126  #Luts =  5646  Max Lvl =  11  Avg Lvl =   5.89  [  36.65 sec. at Pass 3]
ABC:   #PIs = 2126  #Luts =  5618  Max Lvl =  12  Avg Lvl =   6.21  [  20.72 sec. at Pass 4]
ABC:   #PIs = 2126  #Luts =  5618  Max Lvl =  12  Avg Lvl =   6.21  [  41.41 sec. at Pass 5]
ABC:   #PIs = 2126  #Luts =  5618  Max Lvl =  12  Avg Lvl =   6.21  [  27.09 sec. at Pass 6]
ABC:   #PIs = 2126  #Luts =  5610  Max Lvl =  13  Avg Lvl =   5.83  [  41.64 sec. at Pass 7]
ABC:   #PIs = 2126  #Luts =  5606  Max Lvl =  12  Avg Lvl =   6.16  [  20.34 sec. at Pass 8]
ABC:   #PIs = 2126  #Luts =  5606  Max Lvl =  12  Avg Lvl =   6.16  [  31.85 sec. at Pass 9]
ABC:   #PIs = 2126  #Luts =  5595  Max Lvl =  12  Avg Lvl =   5.94  [  17.21 sec. at Pass 10]
ABC:   #PIs = 2126  #Luts =  5595  Max Lvl =  12  Avg Lvl =   5.94  [  32.97 sec. at Pass 11]
ABC:   #PIs = 2126  #Luts =  5595  Max Lvl =  12  Avg Lvl =   5.94  [  20.45 sec. at Pass 12]
ABC:   #PIs = 2126  #Luts =  5595  Max Lvl =  12  Avg Lvl =   5.94  [  35.82 sec. at Pass 13]
ABC:   #PIs = 2126  #Luts =  5593  Max Lvl =  12  Avg Lvl =   5.94  [   5.80 sec. at Pass 14]
ABC:   [DE total time =  464.80 sec. ]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.38.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     5593
ABC RESULTS:        internal signals:    23880
ABC RESULTS:           input signals:     2126
ABC RESULTS:          output signals:     2396
Removing temp directory.

yosys> opt

3.39. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge -nomux

3.39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.39.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys> opt_reduce

3.39.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.39.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff

3.39.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.39.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 65732 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.39.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.39.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys> opt_reduce

3.39.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.39.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff

3.39.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.39.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.39.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.39.16. Finished OPT passes. (There is nothing left to do.)

yosys> opt_ffinv

3.40. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 2 inverters.

yosys> stat

3.41. Printing statistics.

=== rc4 ===

   Number of wires:               7101
   Number of wire bits:           8361
   Number of public wires:         153
   Number of public wire bits:    1203
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7764
     $_DFFE_PP0N_                    8
     $_DFFE_PP0P_                   11
     $_DFFE_PP1P_                    1
     $_SDFFE_PN0P_                2058
     $_SDFFE_PN1P_                   1
     $_SDFFE_PP0P_                   8
     $and                           18
     $dffe                           7
     $lut                         5591
     $mux                            6
     $not                            3
     adder_carry                    52


yosys> shregmap -minlen 8 -maxlen 20

3.42. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.43. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.44. Printing statistics.

=== rc4 ===

   Number of wires:              11235
   Number of wire bits:          12495
   Number of public wires:         153
   Number of public wire bits:    1203
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              11898
     $_DFFE_PP0N_                    8
     $_DFFE_PP0P_                   11
     $_DFFE_PP1P_                    1
     $_DFF_P_                     2067
     $_MUX_                       4134
     $and                           18
     $dffe                           7
     $lut                         5591
     $mux                            6
     $not                            3
     adder_carry                    52


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.45. Executing TECHMAP pass (map to technology primitives).

3.45.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.45.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.45.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PP0N_ for cells of type $_DFFE_PP0N_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~7932 debug messages>

yosys> opt_expr -mux_undef

3.46. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~168249 debug messages>

yosys> simplemap

3.47. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.48. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge

3.49. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~153918 debug messages>
Removed a total of 51306 cells.

yosys> opt_dff -nodffe -nosdff

3.50. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.51. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 24232 unused wires.
<suppressed ~1 debug messages>

yosys> opt -nodffe -nosdff

3.52. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.52.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~10041 debug messages>

yosys> opt_merge -nomux

3.52.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.52.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.52.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.52.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.52.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.52.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 3042 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.52.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.52.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.52.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.52.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.52.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.52.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.52.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.52.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.52.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /tmp/yosys_VVlEWJ/abc_tmp_2.scr

3.53. Executing ABC pass (technology mapping using ABC).

3.53.1. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Extracted 21376 gates and 23560 wires to a netlist network with 2182 inputs and 2144 outputs.

3.53.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /tmp/yosys_VVlEWJ/abc_tmp_2.scr 
ABC:   #PIs = 2182  #Luts =  7675  Max Lvl =  11  Avg Lvl =   7.42  [   1.97 sec. at Pass 0]
ABC:   #PIs = 2182  #Luts =  6199  Max Lvl =  13  Avg Lvl =   7.08  [ 178.21 sec. at Pass 1]
ABC:   #PIs = 2182  #Luts =  6062  Max Lvl =  11  Avg Lvl =   6.95  [  34.70 sec. at Pass 2]
ABC:   #PIs = 2182  #Luts =  6062  Max Lvl =  11  Avg Lvl =   6.95  [  42.81 sec. at Pass 3]
ABC:   #PIs = 2182  #Luts =  5715  Max Lvl =  13  Avg Lvl =   7.16  [  30.84 sec. at Pass 4]
ABC:   #PIs = 2182  #Luts =  5715  Max Lvl =  13  Avg Lvl =   7.16  [  42.36 sec. at Pass 5]
ABC:   #PIs = 2182  #Luts =  5659  Max Lvl =  14  Avg Lvl =   6.91  [  28.06 sec. at Pass 6]
ABC:   #PIs = 2182  #Luts =  5590  Max Lvl =  12  Avg Lvl =   7.28  [  34.90 sec. at Pass 7]
ABC:   #PIs = 2182  #Luts =  5590  Max Lvl =  12  Avg Lvl =   7.28  [  21.96 sec. at Pass 8]
ABC:   #PIs = 2182  #Luts =  5590  Max Lvl =  12  Avg Lvl =   7.28  [  32.19 sec. at Pass 9]
ABC:   #PIs = 2182  #Luts =  5579  Max Lvl =  13  Avg Lvl =   7.12  [  20.79 sec. at Pass 10]
ABC:   #PIs = 2182  #Luts =  5579  Max Lvl =  13  Avg Lvl =   7.12  [  37.45 sec. at Pass 11]
ABC:   #PIs = 2182  #Luts =  5579  Max Lvl =  13  Avg Lvl =   7.12  [  25.38 sec. at Pass 12]
ABC:   #PIs = 2182  #Luts =  5579  Max Lvl =  13  Avg Lvl =   7.12  [  40.88 sec. at Pass 13]
ABC:   #PIs = 2182  #Luts =  5579  Max Lvl =  13  Avg Lvl =   7.12  [   3.59 sec. at Pass 14]
ABC:   [DE total time =  577.10 sec. ]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.53.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     5579
ABC RESULTS:        internal signals:    19234
ABC RESULTS:           input signals:     2182
ABC RESULTS:          output signals:     2144
Removing temp directory.

yosys> opt

3.54. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.54.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge -nomux

3.54.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.54.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.54.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff

3.54.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.54.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 20683 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.54.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.54.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.54.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.54.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff

3.54.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.54.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.54.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.54.16. Finished OPT passes. (There is nothing left to do.)

yosys> hierarchy -check

3.55. Executing HIERARCHY pass (managing design hierarchy).

3.55.1. Analyzing design hierarchy..
Top module:  \rc4

3.55.2. Analyzing design hierarchy..
Top module:  \rc4
Removed 0 unused modules.

yosys> stat

3.56. Printing statistics.

=== rc4 ===

   Number of wires:               7057
   Number of wire bits:           8275
   Number of public wires:         153
   Number of public wire bits:    1203
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7774
     $lut                         5579
     adder_carry                    52
     dffsre                       2143


yosys> opt_clean -purge

3.57. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.58. Executing Verilog backend.

yosys> bmuxmap

3.58.1. Executing BMUXMAP pass.

yosys> demuxmap

3.58.2. Executing DEMUXMAP pass.

yosys> clean_zerowidth
Dumping module `\rc4'.

Warnings: 15 unique messages, 15 total
End of script. Logfile hash: c4e72b9251, CPU: user 266.56s system 10.15s, MEM: 486.46 MB peak
Yosys 0.16+65 (git sha1 03bd62bb8, gcc 9.1.0 -fPIC -Os)
Time spent: 98% 6x abc (7741 sec), 0% 54x opt_expr (51 sec), ...
real 1544.77
user 7495.68
sys 390.33
