<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>"VLSI &amp; ULSI" | Genetic Logic Lab</title><link>/tag/vlsi-ulsi/</link><atom:link href="/tag/vlsi-ulsi/index.xml" rel="self" type="application/rss+xml"/><description>"VLSI &amp; ULSI"</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Sun, 01 Jul 2001 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>"VLSI &amp; ULSI"</title><link>/tag/vlsi-ulsi/</link></image><item><title>Asynchronous Circuit Design</title><link>/publication/asynchronous-circuit-design-myers-2001/</link><pubDate>Sun, 01 Jul 2001 00:00:00 +0000</pubDate><guid>/publication/asynchronous-circuit-design-myers-2001/</guid><description/></item></channel></rss>