<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>hdmi_vga</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>hdmi_vga</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2eccb236</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>hdmi_vga</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2eccb236</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>24445fee</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>nRST</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PCK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IN_VGA_R</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IN_VGA_G</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IN_VGA_B</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IN_VGA_HS</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IN_VGA_VS</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IN_VGA_DE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>HDMI_CLK_N</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>HDMI_CLK_P</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>HDMI_N</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>HDMI_P</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>VGA_R</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>VGA_G</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>VGA_B</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>VGA_HS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>VGA_VS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>kClkRange</spirit:name>
        <spirit:displayName>Kclkrange</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.kClkRange">5</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_pairs_c9e4fd72</spirit:name>
      <spirit:enumeration spirit:text="VGA     (kClkrange=5, fPCK=25.175MHz)">5</spirit:enumeration>
      <spirit:enumeration spirit:text="XGA     (kClkrange=2, fPCK=65MHz)">2</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ClockGen.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/DVI_Constants.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/OutputSERDES.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SyncAsync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SyncAsyncReset.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TMDS_Encoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/rgb2dvi.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdmi_vga.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_6e5876ac</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ClockGen.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/DVI_Constants.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/OutputSERDES.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SyncAsync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SyncAsyncReset.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TMDS_Encoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/rgb2dvi.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdmi_vga.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/hdmi_vga_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_24445fee</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>hdmi_vga_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">rgb2dvi_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>kClkRange</spirit:name>
      <spirit:displayName>Resolution</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.kClkRange" spirit:choiceRef="choice_pairs_c9e4fd72">5</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>hdmi_vga_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:user:rgb2dvi:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2020-09-13T06:19:21Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64ffc200_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ccb13a6_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26f3af0c_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c8b0fcd_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4387702f_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c59163_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1811b97c_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fee678a_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@773a1bed_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ecd3b1a_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62281819_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@671d8d82_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@193eb435_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@780b3ac8_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d183ffe_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@620de7a5_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47bc2164_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3370398e_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b03e618_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@416b2f07_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a414130_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6587474b_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@289513e6_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@731433bb_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49b7234f_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f6abb39_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70ca5d99_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46929760_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@512bf89b_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@384ca477_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b9a9ae1_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ec4114d_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b86e068_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e3a72d5_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@592d082c_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b6ddc3d_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31f11c54_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3451c348_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3738b624_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@630c0153_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@776627ef_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1649642b_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25525e53_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f5f6c87_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2838a241_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f5b9f48_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e72d638_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@452f0c2b_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29b0d00_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fc19bbd_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f62189_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48022488_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@615cf24f_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10c04093_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71964061_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ba845e4_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cdc39f8_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aeea9d_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c095c8_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68271812_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@749877ee_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ecc675_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78523fa5_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78780c8b_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c7d241f_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71d0ced5_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aeac5fa_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fb21e6f_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48c864f9_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42d5c2f5_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@439d0d29_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a2ca202_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ed6f37a_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d659c6d_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61092653_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@181ccb07_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f870cc6_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a6cce7d_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a0b0b26_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@291c7a07_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f13a2d8_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2760e253_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dc76f68_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@410af47c_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d711950_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f1719b0_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ca88c66_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78ab9717_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d505bd3_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@233ac234_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@671315c2_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50f2e505_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eca7d71_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bf8ae80_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@303dc025_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@328456a3_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@574eeb12_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53e5d5df_ARCHIVE_LOCATION">c:/Users/XilinxFPGA/Zybo_Z7-10/COMMON_IP/HDMI_VGA</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="2620c114"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="da607f7f"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="dae4f678"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="cd4ac179"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
