# VLSI_Learning
This is a Verilog learning project base on stanford course EE181

## compile
$ make

## test
$ make teste

## simulation
make sim

## Modelsim simulation settiing
$ vsim> do setting.do
