###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        88608   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        70880   # Number of read row buffer hits
num_read_cmds                  =        88608   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        17743   # Number of ACT commands
num_pre_cmds                   =        17724   # Number of PRE commands
num_ondemand_pres              =         3936   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6785143   # Cyles of rank active rank.0
rank_active_cycles.1           =      6214430   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3214857   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3785570   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        79982   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          120   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           10   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            9   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            6   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            2   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           10   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            5   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            4   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           10   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         8450   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        48230   # Read request latency (cycles)
read_latency[40-59]            =        20869   # Read request latency (cycles)
read_latency[60-79]            =         8746   # Read request latency (cycles)
read_latency[80-99]            =         2593   # Read request latency (cycles)
read_latency[100-119]          =         1582   # Read request latency (cycles)
read_latency[120-139]          =         1007   # Read request latency (cycles)
read_latency[140-159]          =          573   # Read request latency (cycles)
read_latency[160-179]          =          442   # Read request latency (cycles)
read_latency[180-199]          =          398   # Read request latency (cycles)
read_latency[200-]             =         4168   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.57267e+08   # Read energy
act_energy                     =  4.85448e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.54313e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.81707e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.23393e+09   # Active standby energy rank.0
act_stb_energy.1               =   3.8778e+09   # Active standby energy rank.1
average_read_latency           =      60.4267   # Average read request latency (cycles)
average_interarrival           =      112.852   # Average request interarrival latency (cycles)
total_energy                   =  1.25824e+10   # Total energy (pJ)
average_power                  =      1258.24   # Average power (mW)
average_bandwidth              =     0.756122   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        89645   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        70454   # Number of read row buffer hits
num_read_cmds                  =        89645   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        19203   # Number of ACT commands
num_pre_cmds                   =        19183   # Number of PRE commands
num_ondemand_pres              =         5528   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6463708   # Cyles of rank active rank.0
rank_active_cycles.1           =      6447578   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3536292   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3552422   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        81058   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          133   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           22   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            7   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            2   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            3   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            9   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            7   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            7   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            5   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         8392   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        47902   # Read request latency (cycles)
read_latency[40-59]            =        20810   # Read request latency (cycles)
read_latency[60-79]            =         9962   # Read request latency (cycles)
read_latency[80-99]            =         2856   # Read request latency (cycles)
read_latency[100-119]          =         1780   # Read request latency (cycles)
read_latency[120-139]          =         1150   # Read request latency (cycles)
read_latency[140-159]          =          589   # Read request latency (cycles)
read_latency[160-179]          =          464   # Read request latency (cycles)
read_latency[180-199]          =          393   # Read request latency (cycles)
read_latency[200-]             =         3739   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.61449e+08   # Read energy
act_energy                     =  5.25394e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.69742e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.70516e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.03335e+09   # Active standby energy rank.0
act_stb_energy.1               =  4.02329e+09   # Active standby energy rank.1
average_read_latency           =      57.4146   # Average read request latency (cycles)
average_interarrival           =      111.547   # Average request interarrival latency (cycles)
total_energy                   =  1.25779e+10   # Total energy (pJ)
average_power                  =      1257.79   # Average power (mW)
average_bandwidth              =     0.764971   # Average bandwidth
