// Seed: 820468010
module module_0 (
    input id_0,
    output logic id_1,
    output logic id_2,
    output id_3
);
  assign id_3 = id_0;
  assign id_1 = 1;
  type_9(
      id_3, id_2
  );
  logic id_4 = id_5[1 : 1], id_6;
  type_11(
      1, id_1
  );
endmodule
