Model {
  Name			  "sampleModel225"
  System {
    Name		    "sampleModel225"
    Location		    [93, 84, 907, 617]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "9"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      Reference
      Name		      "cfblk1"
      SID		      "1"
      Ports		      [1, 1]
      Position		      [30, 30, 90, 90]
      ZOrder		      1
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Discrete/Transfer Fcn\nReal Zero"
      SourceType	      "Transfer Fcn Real Zero"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      ZeroZ		      "0.75"
      ICPrevInput	      "0.0"
      InputProcessing	      "Elements as channels (sample based)"
      RndMeth		      "Floor"
      DoSatur		      off
    }
    Block {
      BlockType		      MinMax
      Name		      "cfblk2"
      SID		      "2"
      Ports		      [1, 1]
      Position		      [190, 30, 250, 90]
      ZOrder		      2
    }
    Block {
      BlockType		      UnaryMinus
      Name		      "cfblk3"
      SID		      "3"
      Position		      [350, 30, 410, 90]
      ZOrder		      3
    }
    Block {
      BlockType		      Bias
      Name		      "cfblk4"
      SID		      "4"
      Position		      [510, 30, 570, 90]
      ZOrder		      4
      Bias		      "[-363506479.674766]"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Sqrt
      Name		      "cfblk5"
      SID		      "5"
      Position		      [670, 30, 730, 90]
      ZOrder		      5
      Operator		      "rSqrt"
      AlgorithmType	      "Newton-Raphson"
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk6"
      SID		      "6"
      Ports		      [2]
      Position		      [830, 30, 890, 90]
      ZOrder		      6
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Sinks/XY Graph"
      SourceType	      "XY scope."
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      xmin		      "-1"
      xmax		      "1"
      ymin		      "-1"
      ymax		      "1"
      st		      "-1"
    }
    Block {
      BlockType		      Terminator
      Name		      "cfblk7"
      SID		      "7"
      Position		      [990, 30, 1050, 90]
      ZOrder		      7
    }
    Block {
      BlockType		      Constant
      Name		      "cfblk8"
      SID		      "8"
      Position		      [1150, 30, 1210, 90]
      ZOrder		      8
      Value		      "[-196170231.878156]"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk9"
      SID		      "9"
      Ports		      [1, 1]
      Position		      [1310, 30, 1370, 90]
      ZOrder		      9
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Line {
      ZOrder		      7
      SrcBlock		      "cfblk2"
      SrcPort		      1
      Points		      [80, 0]
      Branch {
	ZOrder			1
	Points			[5, 0; 0, -35; 315, 0]
	DstBlock		"cfblk5"
	DstPort			1
      }
      Branch {
	ZOrder			8
	DstBlock		"cfblk3"
	DstPort			1
      }
    }
    Line {
      ZOrder		      2
      SrcBlock		      "cfblk1"
      SrcPort		      1
      DstBlock		      "cfblk2"
      DstPort		      1
    }
    Line {
      ZOrder		      9
      SrcBlock		      "cfblk4"
      SrcPort		      1
      Points		      [70, 0]
      Branch {
	ZOrder			3
	Points			[0, 35; 170, 0]
	DstBlock		"cfblk6"
	DstPort			1
      }
      Branch {
	ZOrder			10
	Points			[5, 0; 0, 35; 165, 0]
	DstBlock		"cfblk6"
	DstPort			2
      }
    }
    Line {
      ZOrder		      5
      SrcBlock		      "cfblk3"
      SrcPort		      1
      Points		      [85, 0; 0, 45; 475, 0]
      DstBlock		      "cfblk7"
      DstPort		      1
    }
    Line {
      ZOrder		      6
      SrcBlock		      "cfblk8"
      SrcPort		      1
      Points		      [0, 55; -720, 0]
      DstBlock		      "cfblk4"
      DstPort		      1
    }
    Line {
      ZOrder		      11
      SrcBlock		      "cfblk5"
      SrcPort		      1
      Points		      [70, 0; 0, -35; 490, 0]
      DstBlock		      "cfblk9"
      DstPort		      1
    }
    Line {
      ZOrder		      12
      SrcBlock		      "cfblk9"
      SrcPort		      1
      Points		      [0, -45; -1360, 0]
      DstBlock		      "cfblk1"
      DstPort		      1
    }
  }
}
