# 8_BIT_SHIFTER_RTL
Complete 8-bit shifter design flow from RTL to synthesis and implementation. Supports left/right shifts with variable amounts. Includes testbench for verification and timing analysis after place and route on FPGA/ASIC platforms. Ideal for learning digital design end-to-end.
