
image:     formato del fichero elf32-lm32

Secciones:
Ind Nombre        Tamaño    VMA       LMA       Desp fich Alin
  0 .text         00000704  00000000  00000000  00000054  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  1 .rodata       00000004  00000704  00000704  00000758  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000010  00000708  00000708  0000075c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000009c  00000718  00000718  0000076c  2**2
                  ALLOC
  4 .debug_abbrev 00000359  00000000  00000000  0000076c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000008f7  00000000  00000000  00000ac5  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_line   000005be  00000000  00000000  000013bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_frame  000001a0  00000000  00000000  0000197c  2**2
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 000001e7  00000000  00000000  00001b1c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubtypes 000000c5  00000000  00000000  00001d03  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000060  00000000  00000000  00001dc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000022b  00000000  00000000  00001e28  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .comment      00000011  00000000  00000000  00002053  2**0
                  CONTENTS, READONLY
 13 .debug_loc    0000017a  00000000  00000000  00002064  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000018  00000000  00000000  000021de  2**0
                  CONTENTS, READONLY, DEBUGGING

Desensamblado de la sección .text:

00000000 <_ftext>:
   0:	98 00 00 00 	xor r0,r0,r0
   4:	d0 00 00 00 	wcsr IE,r0
   8:	78 01 00 00 	mvhi r1,0x0
   c:	38 21 00 00 	ori r1,r1,0x0
  10:	d0 e1 00 00 	wcsr EBA,r1
  14:	f8 00 00 3b 	calli 100 <_crt0>
  18:	34 00 00 00 	nop
  1c:	34 00 00 00 	nop

00000020 <_breakpoint_handler>:
  20:	34 00 00 00 	nop
  24:	34 00 00 00 	nop
  28:	34 00 00 00 	nop
  2c:	34 00 00 00 	nop
  30:	34 00 00 00 	nop
  34:	34 00 00 00 	nop
  38:	34 00 00 00 	nop
  3c:	34 00 00 00 	nop

00000040 <_ibuserror_handler>:
  40:	34 00 00 00 	nop
  44:	34 00 00 00 	nop
  48:	34 00 00 00 	nop
  4c:	34 00 00 00 	nop
  50:	34 00 00 00 	nop
  54:	34 00 00 00 	nop
  58:	34 00 00 00 	nop
  5c:	34 00 00 00 	nop

00000060 <_watchpoint_handler>:
  60:	34 00 00 00 	nop
  64:	34 00 00 00 	nop
  68:	34 00 00 00 	nop
  6c:	34 00 00 00 	nop
  70:	34 00 00 00 	nop
  74:	34 00 00 00 	nop
  78:	34 00 00 00 	nop
  7c:	34 00 00 00 	nop

00000080 <_dbuserror_handler>:
  80:	34 00 00 00 	nop
  84:	34 00 00 00 	nop
  88:	34 00 00 00 	nop
  8c:	34 00 00 00 	nop
  90:	34 00 00 00 	nop
  94:	34 00 00 00 	nop
  98:	34 00 00 00 	nop
  9c:	34 00 00 00 	nop

000000a0 <_divzero_handler>:
  a0:	34 00 00 00 	nop
  a4:	34 00 00 00 	nop
  a8:	34 00 00 00 	nop
  ac:	34 00 00 00 	nop
  b0:	34 00 00 00 	nop
  b4:	34 00 00 00 	nop
  b8:	34 00 00 00 	nop
  bc:	34 00 00 00 	nop

000000c0 <_interrupt_handler>:
  c0:	5b 9d 00 00 	sw (sp+0),ra
  c4:	f8 00 00 2b 	calli 170 <_save_all>
  c8:	90 40 08 00 	rcsr r1,IP
  cc:	f8 00 00 a3 	calli 358 <irq_handler>
  d0:	78 01 ff ff 	mvhi r1,0xffff
  d4:	38 21 ff ff 	ori r1,r1,0xffff
  d8:	d0 41 00 00 	wcsr IP,r1
  dc:	e0 00 00 38 	bi 1bc <_restore_all_and_eret>

000000e0 <_scall_handler>:
  e0:	34 00 00 00 	nop
  e4:	34 00 00 00 	nop
  e8:	34 00 00 00 	nop
  ec:	34 00 00 00 	nop
  f0:	34 00 00 00 	nop
  f4:	34 00 00 00 	nop
  f8:	34 00 00 00 	nop
  fc:	34 00 00 00 	nop

00000100 <_crt0>:
 100:	78 1c 00 00 	mvhi sp,0x0
 104:	3b 9c 0f fc 	ori sp,sp,0xffc
 108:	78 1a 00 00 	mvhi gp,0x0
 10c:	3b 5a 07 20 	ori gp,gp,0x720
 110:	78 01 00 00 	mvhi r1,0x0
 114:	38 21 07 18 	ori r1,r1,0x718
 118:	78 03 00 00 	mvhi r3,0x0
 11c:	38 63 07 b4 	ori r3,r3,0x7b4

00000120 <.clearBSS>:
 120:	44 23 00 04 	be r1,r3,130 <.callMain>
 124:	58 20 00 00 	sw (r1+0),r0
 128:	34 21 00 04 	addi r1,r1,4
 12c:	e3 ff ff fd 	bi 120 <.clearBSS>

00000130 <.callMain>:
 130:	34 01 00 00 	mvi r1,0
 134:	34 02 00 00 	mvi r2,0
 138:	34 03 00 00 	mvi r3,0
 13c:	f8 00 00 33 	calli 208 <main>

00000140 <irq_enable>:
 140:	34 01 00 01 	mvi r1,1
 144:	d0 01 00 00 	wcsr IE,r1
 148:	c3 a0 00 00 	ret

0000014c <irq_disable>:
 14c:	34 01 00 00 	mvi r1,0
 150:	d0 01 00 00 	wcsr IE,r1
 154:	c3 a0 00 00 	ret

00000158 <irq_set_mask>:
 158:	d0 21 00 00 	wcsr IM,r1
 15c:	c3 a0 00 00 	ret

00000160 <irq_get_mask>:
 160:	90 20 08 00 	rcsr r1,IM
 164:	c3 a0 00 00 	ret

00000168 <jump>:
 168:	c0 20 00 00 	b r1

0000016c <halt>:
 16c:	e0 00 00 00 	bi 16c <halt>

00000170 <_save_all>:
 170:	37 9c ff 80 	addi sp,sp,-128
 174:	5b 81 00 04 	sw (sp+4),r1
 178:	5b 82 00 08 	sw (sp+8),r2
 17c:	5b 83 00 0c 	sw (sp+12),r3
 180:	5b 84 00 10 	sw (sp+16),r4
 184:	5b 85 00 14 	sw (sp+20),r5
 188:	5b 86 00 18 	sw (sp+24),r6
 18c:	5b 87 00 1c 	sw (sp+28),r7
 190:	5b 88 00 20 	sw (sp+32),r8
 194:	5b 89 00 24 	sw (sp+36),r9
 198:	5b 8a 00 28 	sw (sp+40),r10
 19c:	5b 9e 00 78 	sw (sp+120),ea
 1a0:	5b 9f 00 7c 	sw (sp+124),ba
 1a4:	2b 81 00 80 	lw r1,(sp+128)
 1a8:	5b 81 00 74 	sw (sp+116),r1
 1ac:	bb 80 08 00 	mv r1,sp
 1b0:	34 21 00 80 	addi r1,r1,128
 1b4:	5b 81 00 70 	sw (sp+112),r1
 1b8:	c3 a0 00 00 	ret

000001bc <_restore_all_and_eret>:
 1bc:	2b 81 00 04 	lw r1,(sp+4)
 1c0:	2b 82 00 08 	lw r2,(sp+8)
 1c4:	2b 83 00 0c 	lw r3,(sp+12)
 1c8:	2b 84 00 10 	lw r4,(sp+16)
 1cc:	2b 85 00 14 	lw r5,(sp+20)
 1d0:	2b 86 00 18 	lw r6,(sp+24)
 1d4:	2b 87 00 1c 	lw r7,(sp+28)
 1d8:	2b 88 00 20 	lw r8,(sp+32)
 1dc:	2b 89 00 24 	lw r9,(sp+36)
 1e0:	2b 8a 00 28 	lw r10,(sp+40)
 1e4:	2b 9d 00 74 	lw ra,(sp+116)
 1e8:	2b 9e 00 78 	lw ea,(sp+120)
 1ec:	2b 9f 00 7c 	lw ba,(sp+124)
 1f0:	2b 9c 00 70 	lw sp,(sp+112)
 1f4:	c3 c0 00 00 	eret

000001f8 <get_sp>:
 1f8:	bb 80 08 00 	mv r1,sp
 1fc:	c3 a0 00 00 	ret

00000200 <get_gp>:
 200:	bb 40 08 00 	mv r1,gp
 204:	c3 a0 00 00 	ret

00000208 <main>:


//#define DEBUG 

int main()
{
 208:	37 9c ff e4 	addi sp,sp,-28
 20c:	5b 8b 00 1c 	sw (sp+28),r11
 210:	5b 8c 00 18 	sw (sp+24),r12
 214:	5b 8d 00 14 	sw (sp+20),r13
 218:	5b 8e 00 10 	sw (sp+16),r14
 21c:	5b 8f 00 0c 	sw (sp+12),r15
 220:	5b 90 00 08 	sw (sp+8),r16
 224:	5b 9d 00 04 	sw (sp+4),ra
	gpio0->dir=0x00;
 228:	78 0b 00 00 	mvhi r11,0x0
 22c:	39 6b 07 10 	ori r11,r11,0x710
 230:	29 61 00 00 	lw r1,(r11+0)
 234:	78 10 00 00 	mvhi r16,0x0
 238:	78 0f 00 00 	mvhi r15,0x0
 23c:	78 0e 00 00 	mvhi r14,0x0
 240:	78 0d 00 00 	mvhi r13,0x0
 244:	78 0c 00 00 	mvhi r12,0x0
 248:	58 20 00 08 	sw (r1+8),r0
 24c:	3a 10 07 a8 	ori r16,r16,0x7a8
 250:	39 ef 07 b0 	ori r15,r15,0x7b0
 254:	39 ce 07 a4 	ori r14,r14,0x7a4
 258:	39 ad 07 a0 	ori r13,r13,0x7a0
 25c:	39 8c 07 18 	ori r12,r12,0x718
 260:	29 62 00 00 	lw r2,(r11+0)
	for(;;)
	{
		while (gpio0->read & 0x01);
 264:	28 41 00 00 	lw r1,(r2+0)
 268:	20 21 00 01 	andi r1,r1,0x1
 26c:	5c 20 ff fe 	bne r1,r0,264 <main+0x5c>
		timebreak();
 270:	f8 00 00 b6 	calli 548 <timebreak>
		timeMAB();
 274:	f8 00 00 c8 	calli 594 <timeMAB>
 		sleep2us();
 278:	f8 00 00 da 	calli 5e0 <sleep2us>
		dato = leerdatos();
 27c:	f8 00 00 f1 	calli 640 <leerdatos>
 280:	29 62 00 00 	lw r2,(r11+0)
 284:	5a 01 00 00 	sw (r16+0),r1
		while (gpio0->read & 0x01);
 288:	28 41 00 00 	lw r1,(r2+0)
 28c:	20 21 00 01 	andi r1,r1,0x1
 290:	5c 20 ff fe 	bne r1,r0,288 <main+0x80>
		sleep2us();
 294:	f8 00 00 d3 	calli 5e0 <sleep2us>
		ch1 = leerdatos();
 298:	f8 00 00 ea 	calli 640 <leerdatos>
 29c:	29 62 00 00 	lw r2,(r11+0)
 2a0:	59 e1 00 00 	sw (r15+0),r1
		while (gpio0->read & 0x01);
 2a4:	28 41 00 00 	lw r1,(r2+0)
 2a8:	20 21 00 01 	andi r1,r1,0x1
 2ac:	5c 20 ff fe 	bne r1,r0,2a4 <main+0x9c>
		sleep2us();
 2b0:	f8 00 00 cc 	calli 5e0 <sleep2us>
		ch2 = leerdatos();
 2b4:	f8 00 00 e3 	calli 640 <leerdatos>
 2b8:	29 62 00 00 	lw r2,(r11+0)
 2bc:	59 c1 00 00 	sw (r14+0),r1
		while (gpio0->read & 0x01);
 2c0:	28 41 00 00 	lw r1,(r2+0)
 2c4:	20 21 00 01 	andi r1,r1,0x1
 2c8:	5c 20 ff fe 	bne r1,r0,2c0 <main+0xb8>
		sleep2us();
 2cc:	f8 00 00 c5 	calli 5e0 <sleep2us>
		ch3 = leerdatos();
 2d0:	f8 00 00 dc 	calli 640 <leerdatos>
 2d4:	59 a1 00 00 	sw (r13+0),r1
		valorchs();
 2d8:	f8 00 00 f7 	calli 6b4 <valorchs>

		error=0;
 2dc:	59 80 00 00 	sw (r12+0),r0
	}
 2e0:	e3 ff ff e0 	bi 260 <main+0x58>

000002e4 <isr_null>:
/***************************************************************************
 * IRQ handling
 */
void isr_null()
{
}
 2e4:	c3 a0 00 00 	ret

000002e8 <tic_isr>:

uint32_t tic_msec;

void tic_isr()
{
	tic_msec++;
 2e8:	78 01 00 00 	mvhi r1,0x0
 2ec:	38 21 07 9c 	ori r1,r1,0x79c
 2f0:	28 23 00 00 	lw r3,(r1+0)
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
 2f4:	78 02 00 00 	mvhi r2,0x0
 2f8:	38 42 07 0c 	ori r2,r2,0x70c
 2fc:	28 42 00 00 	lw r2,(r2+0)

uint32_t tic_msec;

void tic_isr()
{
	tic_msec++;
 300:	34 63 00 01 	addi r3,r3,1
 304:	58 23 00 00 	sw (r1+0),r3
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
 308:	34 01 00 0e 	mvi r1,14
 30c:	58 41 00 00 	sw (r2+0),r1
}
 310:	c3 a0 00 00 	ret

00000314 <prueba>:

void prueba()
{
//	   uart0->rxtx=30;
//	   timer0->tcr0 = 0xAA;
	   gpio0->dir=0x0F; 
 314:	78 01 00 00 	mvhi r1,0x0
 318:	38 21 07 10 	ori r1,r1,0x710
 31c:	28 21 00 00 	lw r1,(r1+0)
 320:	34 02 00 0f 	mvi r2,15
 324:	58 22 00 08 	sw (r1+8),r2
}
 328:	c3 a0 00 00 	ret

0000032c <prueba1>:
void prueba1()
{
           gpio0->write = 0xff;
 32c:	78 01 00 00 	mvhi r1,0x0
 330:	38 21 07 10 	ori r1,r1,0x710
 334:	28 21 00 00 	lw r1,(r1+0)
 338:	34 02 00 ff 	mvi r2,255
 33c:	58 22 00 04 	sw (r1+4),r2
}
 340:	c3 a0 00 00 	ret

00000344 <prueba2>:
void prueba2()
{
           gpio0->write = 0x00;
 344:	78 01 00 00 	mvhi r1,0x0
 348:	38 21 07 10 	ori r1,r1,0x710
 34c:	28 21 00 00 	lw r1,(r1+0)
 350:	58 20 00 04 	sw (r1+4),r0
}
 354:	c3 a0 00 00 	ret

00000358 <irq_handler>:
void isr_null()
{
}

void irq_handler(uint32_t pending)
{
 358:	37 9c ff f0 	addi sp,sp,-16
 35c:	5b 8b 00 10 	sw (sp+16),r11
 360:	5b 8c 00 0c 	sw (sp+12),r12
 364:	5b 8d 00 08 	sw (sp+8),r13
 368:	5b 9d 00 04 	sw (sp+4),ra
 36c:	78 0b 00 00 	mvhi r11,0x0
 370:	39 6b 07 1c 	ori r11,r11,0x71c
 374:	b8 20 60 00 	mv r12,r1
 */
void isr_null()
{
}

void irq_handler(uint32_t pending)
 378:	35 6d 00 80 	addi r13,r11,128
 37c:	e0 00 00 04 	bi 38c <irq_handler+0x34>
{
	int i;

	for(i=0; i<32; i++) {
		if (pending & 0x01) (*isr_table[i])();
 380:	35 6b 00 04 	addi r11,r11,4

void irq_handler(uint32_t pending)
{
	int i;

	for(i=0; i<32; i++) {
 384:	45 6d 00 08 	be r11,r13,3a4 <irq_handler+0x4c>
		if (pending & 0x01) (*isr_table[i])();
		pending >>= 1;
 388:	01 8c 00 01 	srui r12,r12,1
void irq_handler(uint32_t pending)
{
	int i;

	for(i=0; i<32; i++) {
		if (pending & 0x01) (*isr_table[i])();
 38c:	21 81 00 01 	andi r1,r12,0x1
 390:	44 20 ff fc 	be r1,r0,380 <irq_handler+0x28>
 394:	29 61 00 00 	lw r1,(r11+0)
 398:	35 6b 00 04 	addi r11,r11,4
 39c:	d8 20 00 00 	call r1

void irq_handler(uint32_t pending)
{
	int i;

	for(i=0; i<32; i++) {
 3a0:	5d 6d ff fa 	bne r11,r13,388 <irq_handler+0x30>
		if (pending & 0x01) (*isr_table[i])();
		pending >>= 1;
	}
}
 3a4:	2b 9d 00 04 	lw ra,(sp+4)
 3a8:	2b 8b 00 10 	lw r11,(sp+16)
 3ac:	2b 8c 00 0c 	lw r12,(sp+12)
 3b0:	2b 8d 00 08 	lw r13,(sp+8)
 3b4:	37 9c 00 10 	addi sp,sp,16
 3b8:	c3 a0 00 00 	ret

000003bc <isr_init>:

void isr_init()
{
 3bc:	78 01 00 00 	mvhi r1,0x0
 3c0:	78 02 00 00 	mvhi r2,0x0
 3c4:	38 21 07 1c 	ori r1,r1,0x71c
 3c8:	38 42 02 e4 	ori r2,r2,0x2e4
		if (pending & 0x01) (*isr_table[i])();
		pending >>= 1;
	}
}

void isr_init()
 3cc:	34 23 00 80 	addi r3,r1,128
{
	int i;
	for(i=0; i<32; i++)
		isr_table[i] = &isr_null;
 3d0:	58 22 00 00 	sw (r1+0),r2
 3d4:	34 21 00 04 	addi r1,r1,4
}

void isr_init()
{
	int i;
	for(i=0; i<32; i++)
 3d8:	5c 23 ff fe 	bne r1,r3,3d0 <isr_init+0x14>
		isr_table[i] = &isr_null;
}
 3dc:	c3 a0 00 00 	ret

000003e0 <isr_register>:

void isr_register(int irq, isr_ptr_t isr)
{
	isr_table[irq] = isr;
 3e0:	78 03 00 00 	mvhi r3,0x0
 3e4:	3c 21 00 02 	sli r1,r1,2
 3e8:	38 63 07 1c 	ori r3,r3,0x71c
 3ec:	b4 61 18 00 	add r3,r3,r1
 3f0:	58 62 00 00 	sw (r3+0),r2
}
 3f4:	c3 a0 00 00 	ret

000003f8 <isr_unregister>:

void isr_unregister(int irq)
{
	isr_table[irq] = &isr_null;
 3f8:	78 03 00 00 	mvhi r3,0x0
 3fc:	3c 21 00 02 	sli r1,r1,2
 400:	38 63 07 1c 	ori r3,r3,0x71c
 404:	78 02 00 00 	mvhi r2,0x0
 408:	b4 61 18 00 	add r3,r3,r1
 40c:	38 42 02 e4 	ori r2,r2,0x2e4
 410:	58 62 00 00 	sw (r3+0),r2
}
 414:	c3 a0 00 00 	ret

00000418 <msleep>:
void msleep(uint32_t msec)
{
	uint32_t tcr;

	// Use timer0.1
	timer0->compare1 = (FCPU/1000)*msec;
 418:	78 04 00 00 	mvhi r4,0x0
 41c:	38 84 07 04 	ori r4,r4,0x704
 420:	28 83 00 00 	lw r3,(r4+0)
 424:	78 02 00 00 	mvhi r2,0x0
 428:	38 42 07 0c 	ori r2,r2,0x70c
 42c:	28 42 00 00 	lw r2,(r2+0)
 430:	88 23 08 00 	mul r1,r1,r3
 434:	58 41 00 10 	sw (r2+16),r1
	timer0->counter1 = 0;
 438:	58 40 00 14 	sw (r2+20),r0
	timer0->tcr1 = TIMER_EN;
 43c:	34 01 00 08 	mvi r1,8
 440:	58 41 00 0c 	sw (r2+12),r1

	do {
		//halt();
 		tcr = timer0->tcr1;
 444:	28 41 00 0c 	lw r1,(r2+12)
 	} while ( ! (tcr & TIMER_TRIG) );
 448:	20 21 00 01 	andi r1,r1,0x1
 44c:	44 20 ff fe 	be r1,r0,444 <msleep+0x2c>
}
 450:	c3 a0 00 00 	ret

00000454 <nsleep>:
void nsleep(uint32_t nsec)
{
	uint32_t tcr;

	// Use timer0.1
	timer0->compare1 = (FCPU/1000000)*nsec;
 454:	78 02 00 00 	mvhi r2,0x0
 458:	38 42 07 0c 	ori r2,r2,0x70c
 45c:	28 42 00 00 	lw r2,(r2+0)
 460:	08 21 00 64 	muli r1,r1,100
 464:	58 41 00 10 	sw (r2+16),r1
	timer0->counter1 = 0;
 468:	58 40 00 14 	sw (r2+20),r0
	timer0->tcr1 = TIMER_EN;
 46c:	34 01 00 08 	mvi r1,8
 470:	58 41 00 0c 	sw (r2+12),r1

	do {
		//halt();
 		tcr = timer0->tcr1;
 474:	28 41 00 0c 	lw r1,(r2+12)
 	} while ( ! (tcr & TIMER_TRIG) );
 478:	20 21 00 01 	andi r1,r1,0x1
 47c:	44 20 ff fe 	be r1,r0,474 <nsleep+0x20>
}
 480:	c3 a0 00 00 	ret

00000484 <tic_init>:
void tic_init()
{
	tic_msec = 0;

	// Setup timer0.0
	timer0->compare0 = (FCPU/10000);
 484:	78 01 00 00 	mvhi r1,0x0
 488:	38 21 07 0c 	ori r1,r1,0x70c
 48c:	28 23 00 00 	lw r3,(r1+0)
 490:	34 02 27 10 	mvi r2,10000
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
}

void tic_init()
{
	tic_msec = 0;
 494:	78 01 00 00 	mvhi r1,0x0

	// Setup timer0.0
	timer0->compare0 = (FCPU/10000);
 498:	58 62 00 04 	sw (r3+4),r2
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
}

void tic_init()
{
	tic_msec = 0;
 49c:	38 21 07 9c 	ori r1,r1,0x79c

	// Setup timer0.0
	timer0->compare0 = (FCPU/10000);
	timer0->counter0 = 0;
 4a0:	58 60 00 08 	sw (r3+8),r0
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
}

void tic_init()
{
	tic_msec = 0;
 4a4:	58 20 00 00 	sw (r1+0),r0
		isr_table[i] = &isr_null;
}

void isr_register(int irq, isr_ptr_t isr)
{
	isr_table[irq] = isr;
 4a8:	78 02 00 00 	mvhi r2,0x0
 4ac:	78 01 00 00 	mvhi r1,0x0
	tic_msec = 0;

	// Setup timer0.0
	timer0->compare0 = (FCPU/10000);
	timer0->counter0 = 0;
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
 4b0:	34 04 00 0e 	mvi r4,14
 4b4:	58 64 00 00 	sw (r3+0),r4
		isr_table[i] = &isr_null;
}

void isr_register(int irq, isr_ptr_t isr)
{
	isr_table[irq] = isr;
 4b8:	38 21 07 1c 	ori r1,r1,0x71c
 4bc:	38 42 02 e8 	ori r2,r2,0x2e8
 4c0:	58 22 00 04 	sw (r1+4),r2
	timer0->compare0 = (FCPU/10000);
	timer0->counter0 = 0;
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;

	isr_register(1, &tic_isr);
}
 4c4:	c3 a0 00 00 	ret

000004c8 <uart_init>:
	//uart0->lcr = 0x03;  // Line Control Register:    8N1
	//uart0->mcr = 0x00;  // Modem Control Register

	// Setup Divisor register (Fclk / Baud)
	//uart0->div = (FCPU/(57600*16));
}
 4c8:	c3 a0 00 00 	ret

000004cc <uart_getchar>:

char uart_getchar()
{   
 4cc:	78 01 00 00 	mvhi r1,0x0
 4d0:	38 21 07 08 	ori r1,r1,0x708
 4d4:	28 22 00 00 	lw r2,(r1+0)
	while (! (uart0->ucr & UART_DR)) ;
 4d8:	28 41 00 00 	lw r1,(r2+0)
 4dc:	20 21 00 01 	andi r1,r1,0x1
 4e0:	44 20 ff fe 	be r1,r0,4d8 <uart_getchar+0xc>
	return uart0->rxtx;
 4e4:	28 41 00 04 	lw r1,(r2+4)
}
 4e8:	20 21 00 ff 	andi r1,r1,0xff
 4ec:	c3 a0 00 00 	ret

000004f0 <uart_putchar>:

void uart_putchar(char c)
{
 4f0:	78 02 00 00 	mvhi r2,0x0
 4f4:	38 42 07 08 	ori r2,r2,0x708
 4f8:	28 43 00 00 	lw r3,(r2+0)
 4fc:	20 21 00 ff 	andi r1,r1,0xff
	while (uart0->ucr & UART_BUSY) ;
 500:	28 62 00 00 	lw r2,(r3+0)
 504:	20 42 00 10 	andi r2,r2,0x10
 508:	5c 40 ff fe 	bne r2,r0,500 <uart_putchar+0x10>
	uart0->rxtx = c;
 50c:	58 61 00 04 	sw (r3+4),r1
}
 510:	c3 a0 00 00 	ret

00000514 <uart_putstr>:

void uart_putstr(char *str)
{
	char *c = str;
	while(*c) {
 514:	40 24 00 00 	lbu r4,(r1+0)
 518:	44 80 00 0b 	be r4,r0,544 <uart_putstr+0x30>
 51c:	78 02 00 00 	mvhi r2,0x0
 520:	38 42 07 08 	ori r2,r2,0x708
 524:	28 43 00 00 	lw r3,(r2+0)
	return uart0->rxtx;
}

void uart_putchar(char c)
{
	while (uart0->ucr & UART_BUSY) ;
 528:	28 62 00 00 	lw r2,(r3+0)
 52c:	20 42 00 10 	andi r2,r2,0x10
 530:	5c 40 ff fe 	bne r2,r0,528 <uart_putstr+0x14>
	uart0->rxtx = c;
 534:	58 64 00 04 	sw (r3+4),r4
void uart_putstr(char *str)
{
	char *c = str;
	while(*c) {
		uart_putchar(*c);
		c++;
 538:	34 21 00 01 	addi r1,r1,1
}

void uart_putstr(char *str)
{
	char *c = str;
	while(*c) {
 53c:	40 24 00 00 	lbu r4,(r1+0)
 540:	5c 82 ff fa 	bne r4,r2,528 <uart_putstr+0x14>
 544:	c3 a0 00 00 	ret

00000548 <timebreak>:


void timebreak()
{
	uint32_t tcr;
	timer0->counter1 = 0;
 548:	78 01 00 00 	mvhi r1,0x0
 54c:	38 21 07 0c 	ori r1,r1,0x70c
 550:	28 21 00 00 	lw r1,(r1+0)
	timer0->compare1 = (FCPU/1000000)*(85);
 554:	34 02 21 34 	mvi r2,8500


void timebreak()
{
	uint32_t tcr;
	timer0->counter1 = 0;
 558:	58 20 00 14 	sw (r1+20),r0
	timer0->compare1 = (FCPU/1000000)*(85);
 55c:	58 22 00 10 	sw (r1+16),r2
	timer0->tcr1 = TIMER_EN;
 560:	34 02 00 08 	mvi r2,8
 564:	58 22 00 0c 	sw (r1+12),r2
	do {
 		tcr = timer0->tcr1;
 568:	28 22 00 0c 	lw r2,(r1+12)
 	} while ( ! ((tcr & TIMER_TRIG)) );
 56c:	20 42 00 01 	andi r2,r2,0x1
 570:	44 40 ff fe 	be r2,r0,568 <timebreak+0x20>
	timer0->tcr1=0;
 574:	78 02 00 00 	mvhi r2,0x0
 578:	38 42 07 10 	ori r2,r2,0x710
 57c:	28 42 00 00 	lw r2,(r2+0)
 580:	58 20 00 0c 	sw (r1+12),r0
	while (!(gpio0->read & 0x01));
 584:	28 41 00 00 	lw r1,(r2+0)
 588:	20 21 00 01 	andi r1,r1,0x1
 58c:	44 20 ff fe 	be r1,r0,584 <timebreak+0x3c>

}
 590:	c3 a0 00 00 	ret

00000594 <timeMAB>:

void timeMAB()
{
	uint32_t tcr;
	timer0->counter1 = 0;
 594:	78 01 00 00 	mvhi r1,0x0
 598:	38 21 07 0c 	ori r1,r1,0x70c
 59c:	28 21 00 00 	lw r1,(r1+0)
	timer0->compare1 = (FCPU/1000000)*(5);
 5a0:	34 02 01 f4 	mvi r2,500
}

void timeMAB()
{
	uint32_t tcr;
	timer0->counter1 = 0;
 5a4:	58 20 00 14 	sw (r1+20),r0
	timer0->compare1 = (FCPU/1000000)*(5);
 5a8:	58 22 00 10 	sw (r1+16),r2
	timer0->tcr1 = TIMER_EN;
 5ac:	34 02 00 08 	mvi r2,8
 5b0:	58 22 00 0c 	sw (r1+12),r2
	do {
 		tcr = timer0->tcr1;
 5b4:	28 22 00 0c 	lw r2,(r1+12)
 	} while ( ! ((tcr & TIMER_TRIG)) );
 5b8:	20 42 00 01 	andi r2,r2,0x1
 5bc:	44 40 ff fe 	be r2,r0,5b4 <timeMAB+0x20>
	timer0->tcr1=0;
 5c0:	78 02 00 00 	mvhi r2,0x0
 5c4:	38 42 07 10 	ori r2,r2,0x710
 5c8:	28 42 00 00 	lw r2,(r2+0)
 5cc:	58 20 00 0c 	sw (r1+12),r0
	while ((gpio0->read & 0x01));
 5d0:	28 41 00 00 	lw r1,(r2+0)
 5d4:	20 21 00 01 	andi r1,r1,0x1
 5d8:	5c 20 ff fe 	bne r1,r0,5d0 <timeMAB+0x3c>

}
 5dc:	c3 a0 00 00 	ret

000005e0 <sleep2us>:

void sleep2us()
{
	uint32_t tcr;
	timer0->counter1 = 0;
 5e0:	78 01 00 00 	mvhi r1,0x0
 5e4:	38 21 07 0c 	ori r1,r1,0x70c
 5e8:	28 21 00 00 	lw r1,(r1+0)
	timer0->compare1 = (FCPU/1000000)*(1);
 5ec:	34 02 00 64 	mvi r2,100
}

void sleep2us()
{
	uint32_t tcr;
	timer0->counter1 = 0;
 5f0:	58 20 00 14 	sw (r1+20),r0
	timer0->compare1 = (FCPU/1000000)*(1);
 5f4:	58 22 00 10 	sw (r1+16),r2
	timer0->tcr1 = TIMER_EN;
 5f8:	34 02 00 08 	mvi r2,8
 5fc:	58 22 00 0c 	sw (r1+12),r2
	do {
 		tcr = timer0->tcr1;
 600:	28 22 00 0c 	lw r2,(r1+12)
 	} while ( ! (tcr & TIMER_TRIG) );
 604:	20 42 00 01 	andi r2,r2,0x1
 608:	44 40 ff fe 	be r2,r0,600 <sleep2us+0x20>
		
}void sleep4us()
 60c:	c3 a0 00 00 	ret

00000610 <sleep4us>:
{
	uint32_t tcr;
	timer0->counter1 = 0;
 610:	78 01 00 00 	mvhi r1,0x0
 614:	38 21 07 0c 	ori r1,r1,0x70c
 618:	28 21 00 00 	lw r1,(r1+0)
	timer0->compare1 = 270;
 61c:	34 02 01 0e 	mvi r2,270
 	} while ( ! (tcr & TIMER_TRIG) );
		
}void sleep4us()
{
	uint32_t tcr;
	timer0->counter1 = 0;
 620:	58 20 00 14 	sw (r1+20),r0
	timer0->compare1 = 270;
 624:	58 22 00 10 	sw (r1+16),r2
//	timer0->compare1 = (FCPU/1000000)*(2);
	timer0->tcr1 = TIMER_EN;
 628:	34 02 00 08 	mvi r2,8
 62c:	58 22 00 0c 	sw (r1+12),r2
	do {
 		tcr = timer0->tcr1;
 630:	28 22 00 0c 	lw r2,(r1+12)
 	} while ( ! (tcr & TIMER_TRIG) );
 634:	20 42 00 01 	andi r2,r2,0x1
 638:	44 40 ff fe 	be r2,r0,630 <sleep4us+0x20>

}
 63c:	c3 a0 00 00 	ret

00000640 <leerdatos>:

uint8_t leerdatos()
{
 640:	37 9c ff f0 	addi sp,sp,-16
 644:	5b 8b 00 10 	sw (sp+16),r11
 648:	5b 8c 00 0c 	sw (sp+12),r12
 64c:	5b 8d 00 08 	sw (sp+8),r13
 650:	5b 9d 00 04 	sw (sp+4),ra
	uint8_t valor_bit=0, i;
	valor_bit=gpio0->read & 0x01;
 654:	78 0c 00 00 	mvhi r12,0x0
 658:	39 8c 07 10 	ori r12,r12,0x710
 65c:	29 81 00 00 	lw r1,(r12+0)
 660:	34 0b 00 08 	mvi r11,8
	valor_bit=0;
 664:	34 0d 00 00 	mvi r13,0
}

uint8_t leerdatos()
{
	uint8_t valor_bit=0, i;
	valor_bit=gpio0->read & 0x01;
 668:	28 21 00 00 	lw r1,(r1+0)
	valor_bit=0;
	for(i=0;i<8;i++)
	{
		sleep4us();
 66c:	fb ff ff e9 	calli 610 <sleep4us>
		valor_bit=valor_bit<<1;
		valor_bit=valor_bit + (gpio0->read & 0x01);
 670:	29 81 00 00 	lw r1,(r12+0)
	valor_bit=gpio0->read & 0x01;
	valor_bit=0;
	for(i=0;i<8;i++)
	{
		sleep4us();
		valor_bit=valor_bit<<1;
 674:	3d ad 00 01 	sli r13,r13,1
		valor_bit=valor_bit + (gpio0->read & 0x01);
 678:	35 6b ff ff 	addi r11,r11,-1
 67c:	28 21 00 00 	lw r1,(r1+0)
 680:	21 6b 00 ff 	andi r11,r11,0xff
 684:	20 21 00 01 	andi r1,r1,0x1
 688:	b5 a1 68 00 	add r13,r13,r1
 68c:	21 ad 00 ff 	andi r13,r13,0xff
uint8_t leerdatos()
{
	uint8_t valor_bit=0, i;
	valor_bit=gpio0->read & 0x01;
	valor_bit=0;
	for(i=0;i<8;i++)
 690:	5d 60 ff f7 	bne r11,r0,66c <leerdatos+0x2c>
	{
		sleep4us();
		valor_bit=valor_bit<<1;
		valor_bit=valor_bit + (gpio0->read & 0x01);
	}
	sleep4us();
 694:	fb ff ff df 	calli 610 <sleep4us>
	return valor_bit;
}
 698:	b9 a0 08 00 	mv r1,r13
 69c:	2b 9d 00 04 	lw ra,(sp+4)
 6a0:	2b 8b 00 10 	lw r11,(sp+16)
 6a4:	2b 8c 00 0c 	lw r12,(sp+12)
 6a8:	2b 8d 00 08 	lw r13,(sp+8)
 6ac:	37 9c 00 10 	addi sp,sp,16
 6b0:	c3 a0 00 00 	ret

000006b4 <valorchs>:


void valorchs(){
 6b4:	37 9c ff fc 	addi sp,sp,-4
 6b8:	5b 9d 00 04 	sw (sp+4),ra
	uart_putchar(ch1);
 6bc:	78 01 00 00 	mvhi r1,0x0
 6c0:	38 21 07 b0 	ori r1,r1,0x7b0
 6c4:	28 21 00 00 	lw r1,(r1+0)
 6c8:	20 21 00 ff 	andi r1,r1,0xff
 6cc:	fb ff ff 89 	calli 4f0 <uart_putchar>
	uart_putchar(ch2);
 6d0:	78 01 00 00 	mvhi r1,0x0
 6d4:	38 21 07 a4 	ori r1,r1,0x7a4
 6d8:	28 21 00 00 	lw r1,(r1+0)
 6dc:	20 21 00 ff 	andi r1,r1,0xff
 6e0:	fb ff ff 84 	calli 4f0 <uart_putchar>
	uart_putchar(ch3);
 6e4:	78 01 00 00 	mvhi r1,0x0
 6e8:	38 21 07 a0 	ori r1,r1,0x7a0
 6ec:	28 21 00 00 	lw r1,(r1+0)
 6f0:	20 21 00 ff 	andi r1,r1,0xff
 6f4:	fb ff ff 7f 	calli 4f0 <uart_putchar>
}
 6f8:	2b 9d 00 04 	lw ra,(sp+4)
 6fc:	37 9c 00 04 	addi sp,sp,4
 700:	c3 a0 00 00 	ret
