// Seed: 2819820156
module module_0;
  id_1(
      .id_0(1),
      .id_1(1),
      .id_2(id_2),
      .id_3(1),
      .id_4(id_2),
      .id_5(id_2),
      .id_6(1),
      .id_7(1 - id_2),
      .id_8(1'b0),
      .id_9(id_2)
  );
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    output logic id_2,
    input supply0 id_3,
    output wor id_4,
    input logic id_5,
    output supply0 id_6,
    input supply1 id_7,
    input tri id_8
);
  wire id_10;
  always @(1)
    if (id_5) begin
      $display(id_8);
      id_6 = id_8;
      id_2 = id_5;
      $display(1);
      id_2 <= 1;
    end
  module_0();
  assign id_2 = id_5;
  id_11(
      .id_0(1), .id_1(~1)
  );
  supply1 id_12;
  wor id_13;
  wire id_14;
  assign id_12 = 1;
  assign id_6  = id_13;
endmodule
