ISim log file
Running: top_module_tb.exe -intstyle pa -gui -tclbatch isim.cmd -wdb top_module_tb.wdb 
ISim P.20131013 (signature 0xfbc00daa)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 10000ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/top_module_tb/uut/fifo_in0/U0/gconvfifo/inst_conv_fifo/).
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/top_module_tb/uut/fifo_out0/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
ISim P.20131013 (signature 0xfbc00daa)
This is a Full version of ISim.
# run 10000ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/top_module_tb/uut/fifo_in0/U0/gconvfifo/inst_conv_fifo/).
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/top_module_tb/uut/fifo_out0/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
ISim P.20131013 (signature 0xfbc00daa)
This is a Full version of ISim.
# run 10000ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/top_module_tb/uut/fifo_in0/U0/gconvfifo/inst_conv_fifo/).
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/top_module_tb/uut/fifo_out0/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
