<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><componentInstances/><component name="IOG_IOD_DDRX4_COMP::work"/><component name="IOG_IOD_CLOCK::work"/><component name="CoreRxIODBitAlign_tb::work"/><component name="PF_OSC_C0::work"/><component name="CORERXIODBITALIGN_C0::work"/><component name="PF_CCC_C0::work"/><component name="PF_IOD_GENERIC_RX_C1::work"/><component name="PF_IOD_GENERIC_TX_C0::work"/><component name="PF_IOD_TX_CCC_C0::work"/><component name="PF_OSC_C1::work"/><component name="sd_tb::work"/><component name="PF_IOD_TX_CCC_C0_TR::work"/><component name="PF_IOD_GENERIC_RX_C1_TR::work"/><device die="PA5M300T" family="PolarFire" package="fcg1152"/><SmartGen version="8.0"/></workspace>