// Generated by CIRCT unknown git version
module hdpldadapt_avmm1_dprio_mapping(	// file.cleaned.mlir:2:3
  input  [55:0]  avmm_csr_ctrl,	// file.cleaned.mlir:2:48
                 avmm1_csr_ctrl,	// file.cleaned.mlir:2:73
                 avmm2_csr_ctrl,	// file.cleaned.mlir:2:99
  input  [463:0] aib_csr_ctrl,	// file.cleaned.mlir:2:125
  input  [7:0]   avmm_res_csr_ctrl,	// file.cleaned.mlir:2:150
  input  [135:0] tx_chnl_dprio_ctrl,	// file.cleaned.mlir:2:178
  input  [167:0] rx_chnl_dprio_ctrl,	// file.cleaned.mlir:2:209
  input  [23:0]  sr_dprio_ctrl,	// file.cleaned.mlir:2:240
  input  [7:0]   avmm1_dprio_ctrl,	// file.cleaned.mlir:2:265
                 avmm2_dprio_ctrl,	// file.cleaned.mlir:2:292
  input  [39:0]  aib_dprio_ctrl,	// file.cleaned.mlir:2:319
  output [1:0]   r_tx_wren_fastbond,	// file.cleaned.mlir:2:346
                 r_tx_rden_fastbond,	// file.cleaned.mlir:2:375
                 r_rx_wren_fastbond,	// file.cleaned.mlir:2:404
                 r_rx_rden_fastbond,	// file.cleaned.mlir:2:433
  output [3:0]   r_tx_hip_aib_ssr_in_polling_bypass,	// file.cleaned.mlir:2:462
  output         r_tx_pld_8g_tx_boundary_sel_polling_bypass,	// file.cleaned.mlir:2:507
                 r_tx_pld_10g_tx_bitslip_polling_bypass,	// file.cleaned.mlir:2:560
                 r_tx_pld_pma_fpll_cnt_sel_polling_bypass,	// file.cleaned.mlir:2:609
                 r_tx_pld_pma_fpll_num_phase_shifts_polling_bypass,	// file.cleaned.mlir:2:660
  output [4:0]   r_tx_fifo_empty,	// file.cleaned.mlir:2:720
  output [2:0]   r_tx_fifo_mode,	// file.cleaned.mlir:2:746
  output [4:0]   r_tx_fifo_full,	// file.cleaned.mlir:2:771
  output [2:0]   r_tx_phcomp_rd_delay,	// file.cleaned.mlir:2:796
  output [4:0]   r_tx_fifo_pempty,	// file.cleaned.mlir:2:827
  output         r_tx_indv,	// file.cleaned.mlir:2:854
                 r_tx_stop_read,	// file.cleaned.mlir:2:874
                 r_tx_stop_write,	// file.cleaned.mlir:2:899
  output [4:0]   r_tx_fifo_pfull,	// file.cleaned.mlir:2:925
  output         r_tx_double_write,	// file.cleaned.mlir:2:951
  output [7:0]   r_tx_comp_cnt,	// file.cleaned.mlir:2:979
  output         r_tx_us_master,	// file.cleaned.mlir:2:1003
                 r_tx_ds_master,	// file.cleaned.mlir:2:1028
                 r_tx_us_bypass_pipeln,	// file.cleaned.mlir:2:1053
                 r_tx_ds_bypass_pipeln,	// file.cleaned.mlir:2:1085
  output [1:0]   r_tx_compin_sel,	// file.cleaned.mlir:2:1117
  output         r_tx_bonding_dft_in_en,	// file.cleaned.mlir:2:1143
                 r_tx_bonding_dft_in_value,	// file.cleaned.mlir:2:1176
                 r_tx_dv_indv,	// file.cleaned.mlir:2:1212
  output [2:0]   r_tx_gb_idwidth,	// file.cleaned.mlir:2:1235
  output [1:0]   r_tx_gb_odwidth,	// file.cleaned.mlir:2:1261
  output         r_tx_gb_dv_en,	// file.cleaned.mlir:2:1287
  output [15:0]  r_tx_mfrm_length,	// file.cleaned.mlir:2:1311
  output         r_tx_bypass_frmgen,	// file.cleaned.mlir:2:1339
                 r_tx_pipeln_frmgen,	// file.cleaned.mlir:2:1368
                 r_tx_pyld_ins,	// file.cleaned.mlir:2:1397
                 r_tx_sh_err,	// file.cleaned.mlir:2:1421
                 r_tx_burst_en,	// file.cleaned.mlir:2:1443
                 r_tx_wm_en,	// file.cleaned.mlir:2:1467
                 r_tx_wordslip,	// file.cleaned.mlir:2:1488
                 r_tx_async_pld_txelecidle_rst_val,	// file.cleaned.mlir:2:1512
                 r_tx_async_hip_aib_fsr_in_bit0_rst_val,	// file.cleaned.mlir:2:1556
                 r_tx_async_hip_aib_fsr_in_bit1_rst_val,	// file.cleaned.mlir:2:1605
                 r_tx_async_hip_aib_fsr_in_bit2_rst_val,	// file.cleaned.mlir:2:1654
                 r_tx_async_hip_aib_fsr_in_bit3_rst_val,	// file.cleaned.mlir:2:1703
                 r_tx_async_pld_pmaif_mask_tx_pll_rst_val,	// file.cleaned.mlir:2:1752
                 r_tx_async_hip_aib_fsr_out_bit0_rst_val,	// file.cleaned.mlir:2:1803
                 r_tx_async_hip_aib_fsr_out_bit1_rst_val,	// file.cleaned.mlir:2:1853
                 r_tx_async_hip_aib_fsr_out_bit2_rst_val,	// file.cleaned.mlir:2:1903
                 r_tx_async_hip_aib_fsr_out_bit3_rst_val,	// file.cleaned.mlir:2:1953
                 r_tx_usertest_sel,	// file.cleaned.mlir:2:2003
                 r_rx_usertest_sel,	// file.cleaned.mlir:2:2031
  output [2:0]   r_tx_fifo_power_mode,	// file.cleaned.mlir:2:2059
                 r_tx_stretch_num_stages,	// file.cleaned.mlir:2:2090
                 r_tx_datapath_tb_sel,	// file.cleaned.mlir:2:2124
  output         r_tx_wr_adj_en,	// file.cleaned.mlir:2:2155
                 r_tx_rd_adj_en,	// file.cleaned.mlir:2:2180
                 r_tx_fpll_shared_direct_async_in_sel,	// file.cleaned.mlir:2:2205
  output [1:0]   r_tx_aib_clk1_sel,	// file.cleaned.mlir:2:2252
                 r_tx_aib_clk2_sel,	// file.cleaned.mlir:2:2280
                 r_tx_fifo_rd_clk_sel,	// file.cleaned.mlir:2:2308
  output         r_tx_pld_clk1_sel,	// file.cleaned.mlir:2:2339
                 r_tx_pld_clk1_delay_en,	// file.cleaned.mlir:2:2367
  output [3:0]   r_tx_pld_clk1_delay_sel,	// file.cleaned.mlir:2:2400
  output         r_tx_pld_clk1_inv_en,	// file.cleaned.mlir:2:2434
                 r_tx_pld_clk2_sel,	// file.cleaned.mlir:2:2465
                 r_tx_fifo_rd_clk_frm_gen_scg_en,	// file.cleaned.mlir:2:2493
                 r_tx_fifo_rd_clk_scg_en,	// file.cleaned.mlir:2:2535
                 r_tx_fifo_wr_clk_scg_en,	// file.cleaned.mlir:2:2569
                 r_tx_osc_clk_scg_en,	// file.cleaned.mlir:2:2603
                 r_tx_hrdrst_rst_sm_dis,	// file.cleaned.mlir:2:2633
                 r_tx_hrdrst_dcd_cal_done_bypass,	// file.cleaned.mlir:2:2666
                 r_tx_hrdrst_user_ctl_en,	// file.cleaned.mlir:2:2708
                 r_tx_hrdrst_rx_osc_clk_scg_en,	// file.cleaned.mlir:2:2742
                 r_tx_hip_osc_clk_scg_en,	// file.cleaned.mlir:2:2782
  output [5:0]   r_rx_fifo_empty,	// file.cleaned.mlir:2:2816
                 r_rx_fifo_full,	// file.cleaned.mlir:2:2842
  output         r_rx_double_read,	// file.cleaned.mlir:2:2867
                 r_rx_gb_dv_en,	// file.cleaned.mlir:2:2894
  output [5:0]   r_rx_fifo_pempty,	// file.cleaned.mlir:2:2918
  output         r_rx_stop_read,	// file.cleaned.mlir:2:2945
                 r_rx_stop_write,	// file.cleaned.mlir:2:2970
  output [5:0]   r_rx_fifo_pfull,	// file.cleaned.mlir:2:2996
  output         r_rx_indv,	// file.cleaned.mlir:2:3022
                 r_rx_truebac2bac,	// file.cleaned.mlir:2:3042
  output [2:0]   r_rx_fifo_mode,	// file.cleaned.mlir:2:3069
                 r_rx_phcomp_rd_delay,	// file.cleaned.mlir:2:3094
  output [7:0]   r_rx_comp_cnt,	// file.cleaned.mlir:2:3125
  output         r_rx_us_master,	// file.cleaned.mlir:2:3149
                 r_rx_ds_master,	// file.cleaned.mlir:2:3174
                 r_rx_us_bypass_pipeln,	// file.cleaned.mlir:2:3199
                 r_rx_ds_bypass_pipeln,	// file.cleaned.mlir:2:3231
  output [1:0]   r_rx_compin_sel,	// file.cleaned.mlir:2:3263
  output         r_rx_bonding_dft_in_en,	// file.cleaned.mlir:2:3289
                 r_rx_bonding_dft_in_value,	// file.cleaned.mlir:2:3322
                 r_rx_wa_en,	// file.cleaned.mlir:2:3358
                 r_rx_write_ctrl,	// file.cleaned.mlir:2:3379
  output [2:0]   r_rx_fifo_power_mode,	// file.cleaned.mlir:2:3405
                 r_rx_stretch_num_stages,	// file.cleaned.mlir:2:3436
  output [3:0]   r_rx_datapath_tb_sel,	// file.cleaned.mlir:2:3470
  output         r_rx_wr_adj_en,	// file.cleaned.mlir:2:3501
                 r_rx_rd_adj_en,	// file.cleaned.mlir:2:3526
                 r_rx_pipe_en,	// file.cleaned.mlir:2:3551
                 r_rx_lpbk_en,	// file.cleaned.mlir:2:3574
                 r_rx_asn_en,	// file.cleaned.mlir:2:3597
                 r_rx_asn_bypass_pma_pcie_sw_done,	// file.cleaned.mlir:2:3619
                 r_rx_async_pld_ltr_rst_val,	// file.cleaned.mlir:2:3662
                 r_rx_async_pld_pma_ltd_b_rst_val,	// file.cleaned.mlir:2:3699
                 r_rx_async_pld_8g_signal_detect_out_rst_val,	// file.cleaned.mlir:2:3742
                 r_rx_async_pld_10g_rx_crc32_err_rst_val,	// file.cleaned.mlir:2:3796
                 r_rx_async_pld_rx_fifo_align_clr_rst_val,	// file.cleaned.mlir:2:3846
                 r_rx_async_prbs_flags_sr_enable,	// file.cleaned.mlir:2:3897
                 r_rx_free_run_div_clk,	// file.cleaned.mlir:2:3939
                 r_rx_hrdrst_rst_sm_dis,	// file.cleaned.mlir:2:3971
                 r_rx_hrdrst_dll_lock_bypass,	// file.cleaned.mlir:2:4004
                 r_rx_hrdrst_align_bypass,	// file.cleaned.mlir:2:4042
                 r_rx_hrdrst_user_ctl_en,	// file.cleaned.mlir:2:4077
                 r_rx_ds_last_chnl,	// file.cleaned.mlir:2:4111
                 r_rx_us_last_chnl,	// file.cleaned.mlir:2:4139
  output [1:0]   r_rx_aib_clk1_sel,	// file.cleaned.mlir:2:4167
                 r_rx_aib_clk2_sel,	// file.cleaned.mlir:2:4195
  output         r_rx_fifo_wr_clk_sel,	// file.cleaned.mlir:2:4223
  output [1:0]   r_rx_fifo_rd_clk_sel,	// file.cleaned.mlir:2:4254
  output         r_rx_pld_clk1_sel,	// file.cleaned.mlir:2:4285
                 r_rx_pld_clk1_delay_en,	// file.cleaned.mlir:2:4313
  output [3:0]   r_rx_pld_clk1_delay_sel,	// file.cleaned.mlir:2:4346
  output         r_rx_pld_clk1_inv_en,	// file.cleaned.mlir:2:4380
                 r_rx_sclk_sel,	// file.cleaned.mlir:2:4411
                 r_rx_fifo_wr_clk_scg_en,	// file.cleaned.mlir:2:4435
                 r_rx_fifo_rd_clk_scg_en,	// file.cleaned.mlir:2:4469
                 r_rx_pma_hclk_scg_en,	// file.cleaned.mlir:2:4503
                 r_rx_osc_clk_scg_en,	// file.cleaned.mlir:2:4534
                 r_rx_hrdrst_rx_osc_clk_scg_en,	// file.cleaned.mlir:2:4564
                 r_rx_fifo_wr_clk_del_sm_scg_en,	// file.cleaned.mlir:2:4604
                 r_rx_fifo_rd_clk_ins_sm_scg_en,	// file.cleaned.mlir:2:4645
                 r_rx_internal_clk1_sel1,	// file.cleaned.mlir:2:4686
                 r_rx_internal_clk1_sel2,	// file.cleaned.mlir:2:4720
                 r_rx_txfiford_post_ct_sel,	// file.cleaned.mlir:2:4754
                 r_rx_txfifowr_post_ct_sel,	// file.cleaned.mlir:2:4790
                 r_rx_internal_clk2_sel1,	// file.cleaned.mlir:2:4826
                 r_rx_internal_clk2_sel2,	// file.cleaned.mlir:2:4860
                 r_rx_rxfifowr_post_ct_sel,	// file.cleaned.mlir:2:4894
                 r_rx_rxfiford_post_ct_sel,	// file.cleaned.mlir:2:4930
                 r_tx_ds_last_chnl,	// file.cleaned.mlir:2:4966
                 r_tx_us_last_chnl,	// file.cleaned.mlir:2:4994
  output [7:0]   r_rx_asn_wait_for_fifo_flush_cnt,	// file.cleaned.mlir:2:5022
                 r_rx_asn_wait_for_dll_reset_cnt,	// file.cleaned.mlir:2:5065
                 r_rx_asn_wait_for_pma_pcie_sw_done_cnt,	// file.cleaned.mlir:2:5107
  output         r_rx_pld_8g_eidleinfersel_polling_bypass,	// file.cleaned.mlir:2:5156
                 r_rx_pld_pma_eye_monitor_polling_bypass,	// file.cleaned.mlir:2:5207
                 r_rx_pld_pma_pcie_switch_polling_bypass,	// file.cleaned.mlir:2:5257
                 r_rx_pld_pma_reser_out_polling_bypass,	// file.cleaned.mlir:2:5307
                 r_avmm_hrdrst_osc_clk_scg_en,	// file.cleaned.mlir:2:5355
                 r_sr_hip_en,	// file.cleaned.mlir:2:5394
                 r_sr_reserbits_in_en,	// file.cleaned.mlir:2:5416
                 r_sr_reserbits_out_en,	// file.cleaned.mlir:2:5447
                 r_sr_testbus_sel,	// file.cleaned.mlir:2:5479
                 r_sr_parity_en,	// file.cleaned.mlir:2:5506
                 r_sr_osc_clk_scg_en,	// file.cleaned.mlir:2:5531
  output [7:0]   r_aib_dprio_ctrl_0,	// file.cleaned.mlir:2:5561
                 r_aib_dprio_ctrl_1,	// file.cleaned.mlir:2:5590
                 r_aib_dprio_ctrl_2,	// file.cleaned.mlir:2:5619
                 r_aib_dprio_ctrl_3,	// file.cleaned.mlir:2:5648
                 r_aib_dprio_ctrl_4,	// file.cleaned.mlir:2:5677
  output [9:0]   r_avmm_adapt_base_addr,	// file.cleaned.mlir:2:5706
  output         r_avmm_rd_block_enable,	// file.cleaned.mlir:2:5740
                 r_avmm_uc_block_enable,	// file.cleaned.mlir:2:5773
  output [1:0]   r_avmm_testbus_sel,	// file.cleaned.mlir:2:5806
  output         r_avmm_nfhssi_calibration_en,	// file.cleaned.mlir:2:5835
                 r_avmm_force_inter_sel_csr_ctrl,	// file.cleaned.mlir:2:5874
                 r_avmm_dprio_broadcast_en_csr_ctrl,	// file.cleaned.mlir:2:5916
  output [9:0]   r_avmm_nfhssi_base_addr,	// file.cleaned.mlir:2:5961
  output         r_avmm1_osc_clk_scg_en,	// file.cleaned.mlir:2:5996
                 r_avmm1_avmm_clk_scg_en,	// file.cleaned.mlir:2:6029
  output [5:0]   r_avmm1_cmdfifo_full,	// file.cleaned.mlir:2:6063
  output         r_avmm1_cmdfifo_stop_read,	// file.cleaned.mlir:2:6094
                 r_avmm1_cmdfifo_stop_write,	// file.cleaned.mlir:2:6130
  output [5:0]   r_avmm1_cmdfifo_empty,	// file.cleaned.mlir:2:6167
                 r_avmm1_cmdfifo_pfull,	// file.cleaned.mlir:2:6199
                 r_avmm1_rdfifo_full,	// file.cleaned.mlir:2:6231
  output         r_avmm1_rdfifo_stop_read,	// file.cleaned.mlir:2:6261
                 r_avmm1_rdfifo_stop_write,	// file.cleaned.mlir:2:6296
  output [5:0]   r_avmm1_rdfifo_empty,	// file.cleaned.mlir:2:6332
  output         r_avmm1_gate_dis,	// file.cleaned.mlir:2:6363
                 r_avmm2_osc_clk_scg_en,	// file.cleaned.mlir:2:6390
                 r_avmm2_avmm_clk_scg_en,	// file.cleaned.mlir:2:6423
  output [5:0]   r_avmm2_cmdfifo_full,	// file.cleaned.mlir:2:6457
  output         r_avmm2_cmdfifo_stop_read,	// file.cleaned.mlir:2:6488
                 r_avmm2_cmdfifo_stop_write,	// file.cleaned.mlir:2:6524
  output [5:0]   r_avmm2_cmdfifo_empty,	// file.cleaned.mlir:2:6561
                 r_avmm2_cmdfifo_pfull,	// file.cleaned.mlir:2:6593
                 r_avmm2_rdfifo_full,	// file.cleaned.mlir:2:6625
  output         r_avmm2_rdfifo_stop_read,	// file.cleaned.mlir:2:6655
                 r_avmm2_rdfifo_stop_write,	// file.cleaned.mlir:2:6690
  output [5:0]   r_avmm2_rdfifo_empty,	// file.cleaned.mlir:2:6726
  output         r_avmm2_hip_sel,	// file.cleaned.mlir:2:6757
                 r_avmm2_gate_dis,	// file.cleaned.mlir:2:6783
  output [7:0]   r_aib_csr_ctrl_0,	// file.cleaned.mlir:2:6810
                 r_aib_csr_ctrl_1,	// file.cleaned.mlir:2:6837
                 r_aib_csr_ctrl_2,	// file.cleaned.mlir:2:6864
                 r_aib_csr_ctrl_3,	// file.cleaned.mlir:2:6891
                 r_aib_csr_ctrl_4,	// file.cleaned.mlir:2:6918
                 r_aib_csr_ctrl_5,	// file.cleaned.mlir:2:6945
                 r_aib_csr_ctrl_6,	// file.cleaned.mlir:2:6972
                 r_aib_csr_ctrl_7,	// file.cleaned.mlir:2:6999
                 r_aib_csr_ctrl_8,	// file.cleaned.mlir:2:7026
                 r_aib_csr_ctrl_9,	// file.cleaned.mlir:2:7053
                 r_aib_csr_ctrl_10,	// file.cleaned.mlir:2:7080
                 r_aib_csr_ctrl_11,	// file.cleaned.mlir:2:7108
                 r_aib_csr_ctrl_12,	// file.cleaned.mlir:2:7136
                 r_aib_csr_ctrl_13,	// file.cleaned.mlir:2:7164
                 r_aib_csr_ctrl_14,	// file.cleaned.mlir:2:7192
                 r_aib_csr_ctrl_15,	// file.cleaned.mlir:2:7220
                 r_aib_csr_ctrl_16,	// file.cleaned.mlir:2:7248
                 r_aib_csr_ctrl_17,	// file.cleaned.mlir:2:7276
                 r_aib_csr_ctrl_18,	// file.cleaned.mlir:2:7304
                 r_aib_csr_ctrl_19,	// file.cleaned.mlir:2:7332
                 r_aib_csr_ctrl_20,	// file.cleaned.mlir:2:7360
                 r_aib_csr_ctrl_21,	// file.cleaned.mlir:2:7388
                 r_aib_csr_ctrl_22,	// file.cleaned.mlir:2:7416
                 r_aib_csr_ctrl_23,	// file.cleaned.mlir:2:7444
                 r_aib_csr_ctrl_24,	// file.cleaned.mlir:2:7472
                 r_aib_csr_ctrl_25,	// file.cleaned.mlir:2:7500
                 r_aib_csr_ctrl_26,	// file.cleaned.mlir:2:7528
                 r_aib_csr_ctrl_27,	// file.cleaned.mlir:2:7556
                 r_aib_csr_ctrl_28,	// file.cleaned.mlir:2:7584
                 r_aib_csr_ctrl_29,	// file.cleaned.mlir:2:7612
                 r_aib_csr_ctrl_30,	// file.cleaned.mlir:2:7640
                 r_aib_csr_ctrl_31,	// file.cleaned.mlir:2:7668
                 r_aib_csr_ctrl_32,	// file.cleaned.mlir:2:7696
                 r_aib_csr_ctrl_33,	// file.cleaned.mlir:2:7724
                 r_aib_csr_ctrl_34,	// file.cleaned.mlir:2:7752
                 r_aib_csr_ctrl_35,	// file.cleaned.mlir:2:7780
                 r_aib_csr_ctrl_36,	// file.cleaned.mlir:2:7808
                 r_aib_csr_ctrl_37,	// file.cleaned.mlir:2:7836
                 r_aib_csr_ctrl_38,	// file.cleaned.mlir:2:7864
                 r_aib_csr_ctrl_39,	// file.cleaned.mlir:2:7892
                 r_aib_csr_ctrl_40,	// file.cleaned.mlir:2:7920
                 r_aib_csr_ctrl_41,	// file.cleaned.mlir:2:7948
                 r_aib_csr_ctrl_42,	// file.cleaned.mlir:2:7976
                 r_aib_csr_ctrl_43,	// file.cleaned.mlir:2:8004
                 r_aib_csr_ctrl_44,	// file.cleaned.mlir:2:8032
                 r_aib_csr_ctrl_45,	// file.cleaned.mlir:2:8060
                 r_aib_csr_ctrl_46,	// file.cleaned.mlir:2:8088
                 r_aib_csr_ctrl_47,	// file.cleaned.mlir:2:8116
                 r_aib_csr_ctrl_48,	// file.cleaned.mlir:2:8144
                 r_aib_csr_ctrl_49,	// file.cleaned.mlir:2:8172
                 r_aib_csr_ctrl_50,	// file.cleaned.mlir:2:8200
                 r_aib_csr_ctrl_51,	// file.cleaned.mlir:2:8228
                 r_aib_csr_ctrl_52,	// file.cleaned.mlir:2:8256
                 r_aib_csr_ctrl_53,	// file.cleaned.mlir:2:8284
                 r_aib_csr_ctrl_54,	// file.cleaned.mlir:2:8312
                 r_aib_csr_ctrl_55,	// file.cleaned.mlir:2:8340
                 r_aib_csr_ctrl_56,	// file.cleaned.mlir:2:8368
                 r_aib_csr_ctrl_57	// file.cleaned.mlir:2:8396
);

  wire [7:0] _tx_chnl_dprio_ctrl_71to64;	// file.cleaned.mlir:31:11
  wire [7:0] _tx_chnl_dprio_ctrl_63to56;	// file.cleaned.mlir:30:11
  assign _tx_chnl_dprio_ctrl_63to56 = tx_chnl_dprio_ctrl[63:56];	// file.cleaned.mlir:30:11
  assign _tx_chnl_dprio_ctrl_71to64 = tx_chnl_dprio_ctrl[71:64];	// file.cleaned.mlir:31:11
  assign r_tx_wren_fastbond = tx_chnl_dprio_ctrl[103:102];	// file.cleaned.mlir:56:11, :262:5
  assign r_tx_rden_fastbond = tx_chnl_dprio_ctrl[124:123];	// file.cleaned.mlir:73:11, :262:5
  assign r_rx_wren_fastbond = rx_chnl_dprio_ctrl[7:6];	// file.cleaned.mlir:82:11, :262:5
  assign r_rx_rden_fastbond = rx_chnl_dprio_ctrl[78:77];	// file.cleaned.mlir:109:12, :262:5
  assign r_tx_hip_aib_ssr_in_polling_bypass = tx_chnl_dprio_ctrl[95:92];	// file.cleaned.mlir:52:11, :262:5
  assign r_tx_pld_8g_tx_boundary_sel_polling_bypass = tx_chnl_dprio_ctrl[90];	// file.cleaned.mlir:50:11, :262:5
  assign r_tx_pld_10g_tx_bitslip_polling_bypass = tx_chnl_dprio_ctrl[91];	// file.cleaned.mlir:51:11, :262:5
  assign r_tx_pld_pma_fpll_cnt_sel_polling_bypass = tx_chnl_dprio_ctrl[112];	// file.cleaned.mlir:62:11, :262:5
  assign r_tx_pld_pma_fpll_num_phase_shifts_polling_bypass = tx_chnl_dprio_ctrl[79];	// file.cleaned.mlir:39:11, :262:5
  assign r_tx_fifo_empty = tx_chnl_dprio_ctrl[4:0];	// file.cleaned.mlir:7:10, :262:5
  assign r_tx_fifo_mode = tx_chnl_dprio_ctrl[7:5];	// file.cleaned.mlir:8:10, :262:5
  assign r_tx_fifo_full = tx_chnl_dprio_ctrl[12:8];	// file.cleaned.mlir:9:10, :262:5
  assign r_tx_phcomp_rd_delay = tx_chnl_dprio_ctrl[15:13];	// file.cleaned.mlir:10:10, :262:5
  assign r_tx_fifo_pempty = tx_chnl_dprio_ctrl[20:16];	// file.cleaned.mlir:11:10, :262:5
  assign r_tx_indv = tx_chnl_dprio_ctrl[21];	// file.cleaned.mlir:12:10, :262:5
  assign r_tx_stop_read = tx_chnl_dprio_ctrl[22];	// file.cleaned.mlir:13:10, :262:5
  assign r_tx_stop_write = tx_chnl_dprio_ctrl[23];	// file.cleaned.mlir:14:11, :262:5
  assign r_tx_fifo_pfull = tx_chnl_dprio_ctrl[28:24];	// file.cleaned.mlir:15:11, :262:5
  assign r_tx_double_write = tx_chnl_dprio_ctrl[55];	// file.cleaned.mlir:29:11, :262:5
  assign r_tx_comp_cnt = tx_chnl_dprio_ctrl[39:32];	// file.cleaned.mlir:17:11, :262:5
  assign r_tx_us_master = tx_chnl_dprio_ctrl[40];	// file.cleaned.mlir:18:11, :262:5
  assign r_tx_ds_master = tx_chnl_dprio_ctrl[41];	// file.cleaned.mlir:19:11, :262:5
  assign r_tx_us_bypass_pipeln = tx_chnl_dprio_ctrl[42];	// file.cleaned.mlir:20:11, :262:5
  assign r_tx_ds_bypass_pipeln = tx_chnl_dprio_ctrl[43];	// file.cleaned.mlir:21:11, :262:5
  assign r_tx_compin_sel = tx_chnl_dprio_ctrl[45:44];	// file.cleaned.mlir:22:11, :262:5
  assign r_tx_bonding_dft_in_en = tx_chnl_dprio_ctrl[46];	// file.cleaned.mlir:23:11, :262:5
  assign r_tx_bonding_dft_in_value = tx_chnl_dprio_ctrl[47];	// file.cleaned.mlir:24:11, :262:5
  assign r_tx_dv_indv = tx_chnl_dprio_ctrl[48];	// file.cleaned.mlir:25:11, :262:5
  assign r_tx_gb_idwidth = tx_chnl_dprio_ctrl[51:49];	// file.cleaned.mlir:26:11, :262:5
  assign r_tx_gb_odwidth = tx_chnl_dprio_ctrl[53:52];	// file.cleaned.mlir:27:11, :262:5
  assign r_tx_gb_dv_en = tx_chnl_dprio_ctrl[54];	// file.cleaned.mlir:28:11, :262:5
  assign r_tx_mfrm_length =
    {_tx_chnl_dprio_ctrl_71to64, 8'h0} | {8'h0, _tx_chnl_dprio_ctrl_63to56};	// file.cleaned.mlir:3:14, :4:10, :5:10, :6:10, :30:11, :31:11, :262:5
  assign r_tx_bypass_frmgen = tx_chnl_dprio_ctrl[72];	// file.cleaned.mlir:32:11, :262:5
  assign r_tx_pipeln_frmgen = tx_chnl_dprio_ctrl[73];	// file.cleaned.mlir:33:11, :262:5
  assign r_tx_pyld_ins = tx_chnl_dprio_ctrl[74];	// file.cleaned.mlir:34:11, :262:5
  assign r_tx_sh_err = tx_chnl_dprio_ctrl[75];	// file.cleaned.mlir:35:11, :262:5
  assign r_tx_burst_en = tx_chnl_dprio_ctrl[76];	// file.cleaned.mlir:36:11, :262:5
  assign r_tx_wm_en = tx_chnl_dprio_ctrl[77];	// file.cleaned.mlir:37:11, :262:5
  assign r_tx_wordslip = tx_chnl_dprio_ctrl[78];	// file.cleaned.mlir:38:11, :262:5
  assign r_tx_async_pld_txelecidle_rst_val = tx_chnl_dprio_ctrl[80];	// file.cleaned.mlir:40:11, :262:5
  assign r_tx_async_hip_aib_fsr_in_bit0_rst_val = tx_chnl_dprio_ctrl[81];	// file.cleaned.mlir:41:11, :262:5
  assign r_tx_async_hip_aib_fsr_in_bit1_rst_val = tx_chnl_dprio_ctrl[82];	// file.cleaned.mlir:42:11, :262:5
  assign r_tx_async_hip_aib_fsr_in_bit2_rst_val = tx_chnl_dprio_ctrl[83];	// file.cleaned.mlir:43:11, :262:5
  assign r_tx_async_hip_aib_fsr_in_bit3_rst_val = tx_chnl_dprio_ctrl[84];	// file.cleaned.mlir:44:11, :262:5
  assign r_tx_async_pld_pmaif_mask_tx_pll_rst_val = tx_chnl_dprio_ctrl[85];	// file.cleaned.mlir:45:11, :262:5
  assign r_tx_async_hip_aib_fsr_out_bit0_rst_val = tx_chnl_dprio_ctrl[86];	// file.cleaned.mlir:46:11, :262:5
  assign r_tx_async_hip_aib_fsr_out_bit1_rst_val = tx_chnl_dprio_ctrl[87];	// file.cleaned.mlir:47:11, :262:5
  assign r_tx_async_hip_aib_fsr_out_bit2_rst_val = tx_chnl_dprio_ctrl[88];	// file.cleaned.mlir:48:11, :262:5
  assign r_tx_async_hip_aib_fsr_out_bit3_rst_val = tx_chnl_dprio_ctrl[89];	// file.cleaned.mlir:49:11, :262:5
  assign r_tx_usertest_sel = tx_chnl_dprio_ctrl[127];	// file.cleaned.mlir:76:11, :262:5
  assign r_rx_usertest_sel = rx_chnl_dprio_ctrl[118];	// file.cleaned.mlir:124:12, :262:5
  assign r_tx_fifo_power_mode = tx_chnl_dprio_ctrl[31:29];	// file.cleaned.mlir:16:11, :262:5
  assign r_tx_stretch_num_stages = tx_chnl_dprio_ctrl[130:128];	// file.cleaned.mlir:77:11, :262:5
  assign r_tx_datapath_tb_sel = tx_chnl_dprio_ctrl[133:131];	// file.cleaned.mlir:78:11, :262:5
  assign r_tx_wr_adj_en = tx_chnl_dprio_ctrl[134];	// file.cleaned.mlir:79:11, :262:5
  assign r_tx_rd_adj_en = tx_chnl_dprio_ctrl[135];	// file.cleaned.mlir:80:11, :262:5
  assign r_tx_fpll_shared_direct_async_in_sel = tx_chnl_dprio_ctrl[105];	// file.cleaned.mlir:58:11, :262:5
  assign r_tx_aib_clk1_sel = tx_chnl_dprio_ctrl[107:106];	// file.cleaned.mlir:59:11, :262:5
  assign r_tx_aib_clk2_sel = tx_chnl_dprio_ctrl[109:108];	// file.cleaned.mlir:60:11, :262:5
  assign r_tx_fifo_rd_clk_sel = tx_chnl_dprio_ctrl[111:110];	// file.cleaned.mlir:61:11, :262:5
  assign r_tx_pld_clk1_sel = tx_chnl_dprio_ctrl[113];	// file.cleaned.mlir:63:11, :262:5
  assign r_tx_pld_clk1_delay_en = tx_chnl_dprio_ctrl[96];	// file.cleaned.mlir:53:11, :262:5
  assign r_tx_pld_clk1_delay_sel = tx_chnl_dprio_ctrl[100:97];	// file.cleaned.mlir:54:11, :262:5
  assign r_tx_pld_clk1_inv_en = tx_chnl_dprio_ctrl[101];	// file.cleaned.mlir:55:11, :262:5
  assign r_tx_pld_clk2_sel = tx_chnl_dprio_ctrl[114];	// file.cleaned.mlir:64:11, :262:5
  assign r_tx_fifo_rd_clk_frm_gen_scg_en = tx_chnl_dprio_ctrl[104];	// file.cleaned.mlir:57:11, :262:5
  assign r_tx_fifo_rd_clk_scg_en = tx_chnl_dprio_ctrl[115];	// file.cleaned.mlir:65:11, :262:5
  assign r_tx_fifo_wr_clk_scg_en = tx_chnl_dprio_ctrl[116];	// file.cleaned.mlir:66:11, :262:5
  assign r_tx_osc_clk_scg_en = tx_chnl_dprio_ctrl[117];	// file.cleaned.mlir:67:11, :262:5
  assign r_tx_hrdrst_rst_sm_dis = tx_chnl_dprio_ctrl[120];	// file.cleaned.mlir:70:11, :262:5
  assign r_tx_hrdrst_dcd_cal_done_bypass = tx_chnl_dprio_ctrl[121];	// file.cleaned.mlir:71:11, :262:5
  assign r_tx_hrdrst_user_ctl_en = tx_chnl_dprio_ctrl[122];	// file.cleaned.mlir:72:11, :262:5
  assign r_tx_hrdrst_rx_osc_clk_scg_en = tx_chnl_dprio_ctrl[118];	// file.cleaned.mlir:68:11, :262:5
  assign r_tx_hip_osc_clk_scg_en = tx_chnl_dprio_ctrl[119];	// file.cleaned.mlir:69:11, :262:5
  assign r_rx_fifo_empty = rx_chnl_dprio_ctrl[5:0];	// file.cleaned.mlir:81:11, :262:5
  assign r_rx_fifo_full = rx_chnl_dprio_ctrl[13:8];	// file.cleaned.mlir:83:11, :262:5
  assign r_rx_double_read = rx_chnl_dprio_ctrl[14];	// file.cleaned.mlir:84:11, :262:5
  assign r_rx_gb_dv_en = rx_chnl_dprio_ctrl[15];	// file.cleaned.mlir:85:11, :262:5
  assign r_rx_fifo_pempty = rx_chnl_dprio_ctrl[21:16];	// file.cleaned.mlir:86:11, :262:5
  assign r_rx_stop_read = rx_chnl_dprio_ctrl[22];	// file.cleaned.mlir:87:11, :262:5
  assign r_rx_stop_write = rx_chnl_dprio_ctrl[23];	// file.cleaned.mlir:88:11, :262:5
  assign r_rx_fifo_pfull = rx_chnl_dprio_ctrl[29:24];	// file.cleaned.mlir:89:11, :262:5
  assign r_rx_indv = rx_chnl_dprio_ctrl[30];	// file.cleaned.mlir:90:11, :262:5
  assign r_rx_truebac2bac = rx_chnl_dprio_ctrl[31];	// file.cleaned.mlir:91:11, :262:5
  assign r_rx_fifo_mode = rx_chnl_dprio_ctrl[34:32];	// file.cleaned.mlir:92:11, :262:5
  assign r_rx_phcomp_rd_delay = rx_chnl_dprio_ctrl[37:35];	// file.cleaned.mlir:93:11, :262:5
  assign r_rx_comp_cnt = rx_chnl_dprio_ctrl[47:40];	// file.cleaned.mlir:96:11, :262:5
  assign r_rx_us_master = rx_chnl_dprio_ctrl[48];	// file.cleaned.mlir:97:11, :262:5
  assign r_rx_ds_master = rx_chnl_dprio_ctrl[49];	// file.cleaned.mlir:98:11, :262:5
  assign r_rx_us_bypass_pipeln = rx_chnl_dprio_ctrl[50];	// file.cleaned.mlir:99:11, :262:5
  assign r_rx_ds_bypass_pipeln = rx_chnl_dprio_ctrl[51];	// file.cleaned.mlir:100:11, :262:5
  assign r_rx_compin_sel = rx_chnl_dprio_ctrl[53:52];	// file.cleaned.mlir:101:11, :262:5
  assign r_rx_bonding_dft_in_en = rx_chnl_dprio_ctrl[54];	// file.cleaned.mlir:102:11, :262:5
  assign r_rx_bonding_dft_in_value = rx_chnl_dprio_ctrl[55];	// file.cleaned.mlir:103:11, :262:5
  assign r_rx_wa_en = rx_chnl_dprio_ctrl[56];	// file.cleaned.mlir:104:12, :262:5
  assign r_rx_write_ctrl = rx_chnl_dprio_ctrl[57];	// file.cleaned.mlir:105:12, :262:5
  assign r_rx_fifo_power_mode = rx_chnl_dprio_ctrl[76:74];	// file.cleaned.mlir:108:12, :262:5
  assign r_rx_stretch_num_stages = rx_chnl_dprio_ctrl[122:120];	// file.cleaned.mlir:125:12, :262:5
  assign r_rx_datapath_tb_sel = rx_chnl_dprio_ctrl[126:123];	// file.cleaned.mlir:126:12, :262:5
  assign r_rx_wr_adj_en = rx_chnl_dprio_ctrl[39];	// file.cleaned.mlir:95:11, :262:5
  assign r_rx_rd_adj_en = rx_chnl_dprio_ctrl[127];	// file.cleaned.mlir:127:12, :262:5
  assign r_rx_pipe_en = rx_chnl_dprio_ctrl[79];	// file.cleaned.mlir:110:12, :262:5
  assign r_rx_lpbk_en = rx_chnl_dprio_ctrl[38];	// file.cleaned.mlir:94:11, :262:5
  assign r_rx_asn_en = rx_chnl_dprio_ctrl[72];	// file.cleaned.mlir:106:12, :262:5
  assign r_rx_asn_bypass_pma_pcie_sw_done = rx_chnl_dprio_ctrl[73];	// file.cleaned.mlir:107:12, :262:5
  assign r_rx_async_pld_ltr_rst_val = rx_chnl_dprio_ctrl[112];	// file.cleaned.mlir:118:12, :262:5
  assign r_rx_async_pld_pma_ltd_b_rst_val = rx_chnl_dprio_ctrl[113];	// file.cleaned.mlir:119:12, :262:5
  assign r_rx_async_pld_8g_signal_detect_out_rst_val = rx_chnl_dprio_ctrl[114];	// file.cleaned.mlir:120:12, :262:5
  assign r_rx_async_pld_10g_rx_crc32_err_rst_val = rx_chnl_dprio_ctrl[115];	// file.cleaned.mlir:121:12, :262:5
  assign r_rx_async_pld_rx_fifo_align_clr_rst_val = rx_chnl_dprio_ctrl[116];	// file.cleaned.mlir:122:12, :262:5
  assign r_rx_async_prbs_flags_sr_enable = rx_chnl_dprio_ctrl[117];	// file.cleaned.mlir:123:12, :262:5
  assign r_rx_free_run_div_clk = rx_chnl_dprio_ctrl[160];	// file.cleaned.mlir:152:12, :262:5
  assign r_rx_hrdrst_rst_sm_dis = rx_chnl_dprio_ctrl[161];	// file.cleaned.mlir:153:12, :262:5
  assign r_rx_hrdrst_dll_lock_bypass = rx_chnl_dprio_ctrl[162];	// file.cleaned.mlir:154:12, :262:5
  assign r_rx_hrdrst_align_bypass = rx_chnl_dprio_ctrl[163];	// file.cleaned.mlir:155:12, :262:5
  assign r_rx_hrdrst_user_ctl_en = rx_chnl_dprio_ctrl[164];	// file.cleaned.mlir:156:12, :262:5
  assign r_rx_ds_last_chnl = rx_chnl_dprio_ctrl[166];	// file.cleaned.mlir:157:12, :262:5
  assign r_rx_us_last_chnl = rx_chnl_dprio_ctrl[167];	// file.cleaned.mlir:158:12, :262:5
  assign r_rx_aib_clk1_sel = rx_chnl_dprio_ctrl[137:136];	// file.cleaned.mlir:131:12, :262:5
  assign r_rx_aib_clk2_sel = rx_chnl_dprio_ctrl[139:138];	// file.cleaned.mlir:132:12, :262:5
  assign r_rx_fifo_wr_clk_sel = rx_chnl_dprio_ctrl[140];	// file.cleaned.mlir:133:12, :262:5
  assign r_rx_fifo_rd_clk_sel = rx_chnl_dprio_ctrl[142:141];	// file.cleaned.mlir:134:12, :262:5
  assign r_rx_pld_clk1_sel = rx_chnl_dprio_ctrl[143];	// file.cleaned.mlir:135:12, :262:5
  assign r_rx_pld_clk1_delay_en = rx_chnl_dprio_ctrl[128];	// file.cleaned.mlir:128:12, :262:5
  assign r_rx_pld_clk1_delay_sel = rx_chnl_dprio_ctrl[132:129];	// file.cleaned.mlir:129:12, :262:5
  assign r_rx_pld_clk1_inv_en = rx_chnl_dprio_ctrl[133];	// file.cleaned.mlir:130:12, :262:5
  assign r_rx_sclk_sel = rx_chnl_dprio_ctrl[144];	// file.cleaned.mlir:136:12, :262:5
  assign r_rx_fifo_wr_clk_scg_en = rx_chnl_dprio_ctrl[145];	// file.cleaned.mlir:137:12, :262:5
  assign r_rx_fifo_rd_clk_scg_en = rx_chnl_dprio_ctrl[146];	// file.cleaned.mlir:138:12, :262:5
  assign r_rx_pma_hclk_scg_en = rx_chnl_dprio_ctrl[147];	// file.cleaned.mlir:139:12, :262:5
  assign r_rx_osc_clk_scg_en = rx_chnl_dprio_ctrl[148];	// file.cleaned.mlir:140:12, :262:5
  assign r_rx_hrdrst_rx_osc_clk_scg_en = rx_chnl_dprio_ctrl[149];	// file.cleaned.mlir:141:12, :262:5
  assign r_rx_fifo_wr_clk_del_sm_scg_en = rx_chnl_dprio_ctrl[150];	// file.cleaned.mlir:142:12, :262:5
  assign r_rx_fifo_rd_clk_ins_sm_scg_en = rx_chnl_dprio_ctrl[151];	// file.cleaned.mlir:143:12, :262:5
  assign r_rx_internal_clk1_sel1 = rx_chnl_dprio_ctrl[152];	// file.cleaned.mlir:144:12, :262:5
  assign r_rx_internal_clk1_sel2 = rx_chnl_dprio_ctrl[153];	// file.cleaned.mlir:145:12, :262:5
  assign r_rx_txfiford_post_ct_sel = rx_chnl_dprio_ctrl[154];	// file.cleaned.mlir:146:12, :262:5
  assign r_rx_txfifowr_post_ct_sel = rx_chnl_dprio_ctrl[155];	// file.cleaned.mlir:147:12, :262:5
  assign r_rx_internal_clk2_sel1 = rx_chnl_dprio_ctrl[156];	// file.cleaned.mlir:148:12, :262:5
  assign r_rx_internal_clk2_sel2 = rx_chnl_dprio_ctrl[157];	// file.cleaned.mlir:149:12, :262:5
  assign r_rx_rxfifowr_post_ct_sel = rx_chnl_dprio_ctrl[158];	// file.cleaned.mlir:150:12, :262:5
  assign r_rx_rxfiford_post_ct_sel = rx_chnl_dprio_ctrl[159];	// file.cleaned.mlir:151:12, :262:5
  assign r_tx_ds_last_chnl = tx_chnl_dprio_ctrl[125];	// file.cleaned.mlir:74:11, :262:5
  assign r_tx_us_last_chnl = tx_chnl_dprio_ctrl[126];	// file.cleaned.mlir:75:11, :262:5
  assign r_rx_asn_wait_for_fifo_flush_cnt = rx_chnl_dprio_ctrl[87:80];	// file.cleaned.mlir:111:12, :262:5
  assign r_rx_asn_wait_for_dll_reset_cnt = rx_chnl_dprio_ctrl[95:88];	// file.cleaned.mlir:112:12, :262:5
  assign r_rx_asn_wait_for_pma_pcie_sw_done_cnt = rx_chnl_dprio_ctrl[103:96];	// file.cleaned.mlir:113:12, :262:5
  assign r_rx_pld_8g_eidleinfersel_polling_bypass = rx_chnl_dprio_ctrl[108];	// file.cleaned.mlir:114:12, :262:5
  assign r_rx_pld_pma_eye_monitor_polling_bypass = rx_chnl_dprio_ctrl[109];	// file.cleaned.mlir:115:12, :262:5
  assign r_rx_pld_pma_pcie_switch_polling_bypass = rx_chnl_dprio_ctrl[110];	// file.cleaned.mlir:116:12, :262:5
  assign r_rx_pld_pma_reser_out_polling_bypass = rx_chnl_dprio_ctrl[111];	// file.cleaned.mlir:117:12, :262:5
  assign r_avmm_hrdrst_osc_clk_scg_en = avmm_csr_ctrl[40];	// file.cleaned.mlir:178:12, :262:5
  assign r_sr_hip_en = avmm_csr_ctrl[16];	// file.cleaned.mlir:169:12, :262:5
  assign r_sr_reserbits_in_en = avmm_csr_ctrl[17];	// file.cleaned.mlir:170:12, :262:5
  assign r_sr_reserbits_out_en = avmm_csr_ctrl[18];	// file.cleaned.mlir:171:12, :262:5
  assign r_sr_testbus_sel = sr_dprio_ctrl[3];	// file.cleaned.mlir:159:12, :262:5
  assign r_sr_parity_en = avmm_csr_ctrl[19];	// file.cleaned.mlir:172:12, :262:5
  assign r_sr_osc_clk_scg_en = avmm_csr_ctrl[20];	// file.cleaned.mlir:173:12, :262:5
  assign r_aib_dprio_ctrl_0 = aib_dprio_ctrl[7:0];	// file.cleaned.mlir:160:12, :262:5
  assign r_aib_dprio_ctrl_1 = aib_dprio_ctrl[15:8];	// file.cleaned.mlir:161:12, :262:5
  assign r_aib_dprio_ctrl_2 = aib_dprio_ctrl[23:16];	// file.cleaned.mlir:162:12, :262:5
  assign r_aib_dprio_ctrl_3 = aib_dprio_ctrl[31:24];	// file.cleaned.mlir:163:12, :262:5
  assign r_aib_dprio_ctrl_4 = aib_dprio_ctrl[39:32];	// file.cleaned.mlir:164:12, :262:5
  assign r_avmm_adapt_base_addr = avmm_csr_ctrl[9:0];	// file.cleaned.mlir:165:12, :262:5
  assign r_avmm_rd_block_enable = avmm_csr_ctrl[35];	// file.cleaned.mlir:175:12, :262:5
  assign r_avmm_uc_block_enable = avmm_csr_ctrl[36];	// file.cleaned.mlir:176:12, :262:5
  assign r_avmm_testbus_sel = avmm_csr_ctrl[38:37];	// file.cleaned.mlir:177:12, :262:5
  assign r_avmm_nfhssi_calibration_en = avmm_csr_ctrl[11];	// file.cleaned.mlir:166:12, :262:5
  assign r_avmm_force_inter_sel_csr_ctrl = avmm_csr_ctrl[13];	// file.cleaned.mlir:167:12, :262:5
  assign r_avmm_dprio_broadcast_en_csr_ctrl = avmm_csr_ctrl[14];	// file.cleaned.mlir:168:12, :262:5
  assign r_avmm_nfhssi_base_addr = avmm_csr_ctrl[33:24];	// file.cleaned.mlir:174:12, :262:5
  assign r_avmm1_osc_clk_scg_en = avmm1_csr_ctrl[1];	// file.cleaned.mlir:179:12, :262:5
  assign r_avmm1_avmm_clk_scg_en = avmm1_csr_ctrl[2];	// file.cleaned.mlir:180:12, :262:5
  assign r_avmm1_cmdfifo_full = avmm1_csr_ctrl[13:8];	// file.cleaned.mlir:181:12, :262:5
  assign r_avmm1_cmdfifo_stop_read = avmm1_csr_ctrl[14];	// file.cleaned.mlir:182:12, :262:5
  assign r_avmm1_cmdfifo_stop_write = avmm1_csr_ctrl[15];	// file.cleaned.mlir:183:12, :262:5
  assign r_avmm1_cmdfifo_empty = avmm1_csr_ctrl[21:16];	// file.cleaned.mlir:184:12, :262:5
  assign r_avmm1_cmdfifo_pfull = avmm1_csr_ctrl[29:24];	// file.cleaned.mlir:185:12, :262:5
  assign r_avmm1_rdfifo_full = avmm1_csr_ctrl[45:40];	// file.cleaned.mlir:186:12, :262:5
  assign r_avmm1_rdfifo_stop_read = avmm1_csr_ctrl[46];	// file.cleaned.mlir:187:12, :262:5
  assign r_avmm1_rdfifo_stop_write = avmm1_csr_ctrl[47];	// file.cleaned.mlir:188:12, :262:5
  assign r_avmm1_rdfifo_empty = avmm1_csr_ctrl[53:48];	// file.cleaned.mlir:189:12, :262:5
  assign r_avmm1_gate_dis = avmm1_csr_ctrl[54];	// file.cleaned.mlir:190:12, :262:5
  assign r_avmm2_osc_clk_scg_en = avmm2_csr_ctrl[1];	// file.cleaned.mlir:191:12, :262:5
  assign r_avmm2_avmm_clk_scg_en = avmm2_csr_ctrl[2];	// file.cleaned.mlir:192:12, :262:5
  assign r_avmm2_cmdfifo_full = avmm2_csr_ctrl[13:8];	// file.cleaned.mlir:193:12, :262:5
  assign r_avmm2_cmdfifo_stop_read = avmm2_csr_ctrl[14];	// file.cleaned.mlir:194:12, :262:5
  assign r_avmm2_cmdfifo_stop_write = avmm2_csr_ctrl[15];	// file.cleaned.mlir:195:12, :262:5
  assign r_avmm2_cmdfifo_empty = avmm2_csr_ctrl[21:16];	// file.cleaned.mlir:196:12, :262:5
  assign r_avmm2_cmdfifo_pfull = avmm2_csr_ctrl[29:24];	// file.cleaned.mlir:197:12, :262:5
  assign r_avmm2_rdfifo_full = avmm2_csr_ctrl[45:40];	// file.cleaned.mlir:198:12, :262:5
  assign r_avmm2_rdfifo_stop_read = avmm2_csr_ctrl[46];	// file.cleaned.mlir:199:12, :262:5
  assign r_avmm2_rdfifo_stop_write = avmm2_csr_ctrl[47];	// file.cleaned.mlir:200:12, :262:5
  assign r_avmm2_rdfifo_empty = avmm2_csr_ctrl[53:48];	// file.cleaned.mlir:201:12, :262:5
  assign r_avmm2_hip_sel = avmm2_csr_ctrl[54];	// file.cleaned.mlir:202:12, :262:5
  assign r_avmm2_gate_dis = avmm2_csr_ctrl[55];	// file.cleaned.mlir:203:12, :262:5
  assign r_aib_csr_ctrl_0 = aib_csr_ctrl[7:0];	// file.cleaned.mlir:204:12, :262:5
  assign r_aib_csr_ctrl_1 = aib_csr_ctrl[15:8];	// file.cleaned.mlir:205:12, :262:5
  assign r_aib_csr_ctrl_2 = aib_csr_ctrl[23:16];	// file.cleaned.mlir:206:12, :262:5
  assign r_aib_csr_ctrl_3 = aib_csr_ctrl[31:24];	// file.cleaned.mlir:207:12, :262:5
  assign r_aib_csr_ctrl_4 = aib_csr_ctrl[39:32];	// file.cleaned.mlir:208:12, :262:5
  assign r_aib_csr_ctrl_5 = aib_csr_ctrl[47:40];	// file.cleaned.mlir:209:12, :262:5
  assign r_aib_csr_ctrl_6 = aib_csr_ctrl[55:48];	// file.cleaned.mlir:210:12, :262:5
  assign r_aib_csr_ctrl_7 = aib_csr_ctrl[63:56];	// file.cleaned.mlir:211:12, :262:5
  assign r_aib_csr_ctrl_8 = aib_csr_ctrl[71:64];	// file.cleaned.mlir:212:12, :262:5
  assign r_aib_csr_ctrl_9 = aib_csr_ctrl[79:72];	// file.cleaned.mlir:213:12, :262:5
  assign r_aib_csr_ctrl_10 = aib_csr_ctrl[87:80];	// file.cleaned.mlir:214:12, :262:5
  assign r_aib_csr_ctrl_11 = aib_csr_ctrl[95:88];	// file.cleaned.mlir:215:12, :262:5
  assign r_aib_csr_ctrl_12 = aib_csr_ctrl[103:96];	// file.cleaned.mlir:216:12, :262:5
  assign r_aib_csr_ctrl_13 = aib_csr_ctrl[111:104];	// file.cleaned.mlir:217:12, :262:5
  assign r_aib_csr_ctrl_14 = aib_csr_ctrl[119:112];	// file.cleaned.mlir:218:12, :262:5
  assign r_aib_csr_ctrl_15 = aib_csr_ctrl[127:120];	// file.cleaned.mlir:219:12, :262:5
  assign r_aib_csr_ctrl_16 = aib_csr_ctrl[135:128];	// file.cleaned.mlir:220:12, :262:5
  assign r_aib_csr_ctrl_17 = aib_csr_ctrl[143:136];	// file.cleaned.mlir:221:12, :262:5
  assign r_aib_csr_ctrl_18 = aib_csr_ctrl[151:144];	// file.cleaned.mlir:222:12, :262:5
  assign r_aib_csr_ctrl_19 = aib_csr_ctrl[159:152];	// file.cleaned.mlir:223:12, :262:5
  assign r_aib_csr_ctrl_20 = aib_csr_ctrl[167:160];	// file.cleaned.mlir:224:12, :262:5
  assign r_aib_csr_ctrl_21 = aib_csr_ctrl[175:168];	// file.cleaned.mlir:225:12, :262:5
  assign r_aib_csr_ctrl_22 = aib_csr_ctrl[183:176];	// file.cleaned.mlir:226:12, :262:5
  assign r_aib_csr_ctrl_23 = aib_csr_ctrl[191:184];	// file.cleaned.mlir:227:12, :262:5
  assign r_aib_csr_ctrl_24 = aib_csr_ctrl[199:192];	// file.cleaned.mlir:228:12, :262:5
  assign r_aib_csr_ctrl_25 = aib_csr_ctrl[207:200];	// file.cleaned.mlir:229:12, :262:5
  assign r_aib_csr_ctrl_26 = aib_csr_ctrl[215:208];	// file.cleaned.mlir:230:12, :262:5
  assign r_aib_csr_ctrl_27 = aib_csr_ctrl[223:216];	// file.cleaned.mlir:231:12, :262:5
  assign r_aib_csr_ctrl_28 = aib_csr_ctrl[231:224];	// file.cleaned.mlir:232:12, :262:5
  assign r_aib_csr_ctrl_29 = aib_csr_ctrl[239:232];	// file.cleaned.mlir:233:12, :262:5
  assign r_aib_csr_ctrl_30 = aib_csr_ctrl[247:240];	// file.cleaned.mlir:234:12, :262:5
  assign r_aib_csr_ctrl_31 = aib_csr_ctrl[255:248];	// file.cleaned.mlir:235:12, :262:5
  assign r_aib_csr_ctrl_32 = aib_csr_ctrl[263:256];	// file.cleaned.mlir:236:12, :262:5
  assign r_aib_csr_ctrl_33 = aib_csr_ctrl[271:264];	// file.cleaned.mlir:237:12, :262:5
  assign r_aib_csr_ctrl_34 = aib_csr_ctrl[279:272];	// file.cleaned.mlir:238:12, :262:5
  assign r_aib_csr_ctrl_35 = aib_csr_ctrl[287:280];	// file.cleaned.mlir:239:12, :262:5
  assign r_aib_csr_ctrl_36 = aib_csr_ctrl[295:288];	// file.cleaned.mlir:240:12, :262:5
  assign r_aib_csr_ctrl_37 = aib_csr_ctrl[303:296];	// file.cleaned.mlir:241:12, :262:5
  assign r_aib_csr_ctrl_38 = aib_csr_ctrl[311:304];	// file.cleaned.mlir:242:12, :262:5
  assign r_aib_csr_ctrl_39 = aib_csr_ctrl[319:312];	// file.cleaned.mlir:243:12, :262:5
  assign r_aib_csr_ctrl_40 = aib_csr_ctrl[327:320];	// file.cleaned.mlir:244:12, :262:5
  assign r_aib_csr_ctrl_41 = aib_csr_ctrl[335:328];	// file.cleaned.mlir:245:12, :262:5
  assign r_aib_csr_ctrl_42 = aib_csr_ctrl[343:336];	// file.cleaned.mlir:246:12, :262:5
  assign r_aib_csr_ctrl_43 = aib_csr_ctrl[351:344];	// file.cleaned.mlir:247:12, :262:5
  assign r_aib_csr_ctrl_44 = aib_csr_ctrl[359:352];	// file.cleaned.mlir:248:12, :262:5
  assign r_aib_csr_ctrl_45 = aib_csr_ctrl[367:360];	// file.cleaned.mlir:249:12, :262:5
  assign r_aib_csr_ctrl_46 = aib_csr_ctrl[375:368];	// file.cleaned.mlir:250:12, :262:5
  assign r_aib_csr_ctrl_47 = aib_csr_ctrl[383:376];	// file.cleaned.mlir:251:12, :262:5
  assign r_aib_csr_ctrl_48 = aib_csr_ctrl[391:384];	// file.cleaned.mlir:252:12, :262:5
  assign r_aib_csr_ctrl_49 = aib_csr_ctrl[399:392];	// file.cleaned.mlir:253:12, :262:5
  assign r_aib_csr_ctrl_50 = aib_csr_ctrl[407:400];	// file.cleaned.mlir:254:12, :262:5
  assign r_aib_csr_ctrl_51 = aib_csr_ctrl[415:408];	// file.cleaned.mlir:255:12, :262:5
  assign r_aib_csr_ctrl_52 = aib_csr_ctrl[423:416];	// file.cleaned.mlir:256:12, :262:5
  assign r_aib_csr_ctrl_53 = aib_csr_ctrl[431:424];	// file.cleaned.mlir:257:12, :262:5
  assign r_aib_csr_ctrl_54 = aib_csr_ctrl[439:432];	// file.cleaned.mlir:258:12, :262:5
  assign r_aib_csr_ctrl_55 = aib_csr_ctrl[447:440];	// file.cleaned.mlir:259:12, :262:5
  assign r_aib_csr_ctrl_56 = aib_csr_ctrl[455:448];	// file.cleaned.mlir:260:12, :262:5
  assign r_aib_csr_ctrl_57 = aib_csr_ctrl[463:456];	// file.cleaned.mlir:261:12, :262:5
endmodule

