Release 14.1 - xst P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to tmp


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to tmp


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
WARNING:Xst:1583 - You are using an internal switch '-infer_ramb8'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "tmp/top_level.prj"

---- Target Parameters
Output File Name                   : "top_level"
Target Device                      : xc6slx16-csg324-3

---- Source Options
Top Module Name                    : top_level

---- General Options
Library Search Order               : tmp/top_level.lso
Optimization Goal                  : speed
Optimization Effort                : 1

---- Other Options
infer_ramb8                        : No

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/users/r/reedj/EE3DSA/dsa_cpu/4_part_cw/std_logic_textio.vhd" into library work
Parsing package <STD_LOGIC_TEXTIO>.
Parsing package body <STD_LOGIC_TEXTIO>.
Parsing VHDL file "/users/r/reedj/EE3DSA/dsa_cpu/4_part_cw/util.vhd" into library work
Parsing package <util>.
Parsing package body <util>.
Parsing VHDL file "/users/r/reedj/EE3DSA/dsa_cpu/4_part_cw/alu.vhd" into library work
Parsing entity <alu>.
Parsing architecture <rtl> of entity <alu>.
Parsing VHDL file "/users/r/reedj/EE3DSA/dsa_cpu/4_part_cw/ram.vhd" into library work
Parsing entity <ram>.
Parsing architecture <syn> of entity <ram>.
Parsing VHDL file "/users/r/reedj/EE3DSA/dsa_cpu/4_part_cw/registers.vhd" into library work
Parsing entity <registers>.
Parsing architecture <syn> of entity <registers>.
Parsing VHDL file "/users/r/reedj/EE3DSA/dsa_cpu/4_part_cw/reset.vhd" into library work
Parsing entity <reset>.
Parsing architecture <rtl> of entity <reset>.
Parsing VHDL file "/users/r/reedj/EE3DSA/dsa_cpu/4_part_cw/timer.vhd" into library work
Parsing entity <timer>.
Parsing architecture <rtl> of entity <timer>.
Parsing VHDL file "/users/r/reedj/EE3DSA/dsa_cpu/4_part_cw/trigger.vhd" into library work
Parsing entity <trigger>.
Parsing architecture <rtl> of entity <trigger>.
Parsing VHDL file "/users/r/reedj/EE3DSA/dsa_cpu/4_part_cw/execution_unit.vhd" into library work
Parsing entity <execution_unit>.
Parsing architecture <syn> of entity <execution_unit>.
Parsing VHDL file "/users/r/reedj/EE3DSA/dsa_cpu/4_part_cw/top_level.vhd" into library work
Parsing entity <top_level>.
Parsing architecture <behav> of entity <top_level>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_level> (architecture <behav>) with generics from library <work>.

Elaborating entity <reset> (architecture <rtl>) with generics from library <work>.

Elaborating entity <trigger> (architecture <rtl>) with generics from library <work>.

Elaborating entity <timer> (architecture <rtl>) with generics from library <work>.

Elaborating entity <timer> (architecture <rtl>) with generics from library <work>.

Elaborating entity <trigger> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ram> (architecture <syn>) with generics from library <work>.

Elaborating entity <registers> (architecture <syn>) with generics from library <work>.

Elaborating entity <execution_unit> (architecture <syn>) with generics from library <work>.

Elaborating entity <alu> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:634 - "/users/r/reedj/EE3DSA/dsa_cpu/4_part_cw/top_level.vhd" Line 112: Net <eu_intr[7]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_level>.
    Related source file is "/users/r/reedj/EE3DSA/dsa_cpu/4_part_cw/top_level.vhd".
        clk_freq = 100000000
        debounce = 10000
        baud_rate = 57600
        timer_intr = 500000
        sseg_intr = 2500
        timer_rst = 10
        ts_digits = 13
        fifo_size = 16
        word_size = 32
        reg_low = 4
        reg_high = 255
        ram_size = 4096
        ram_file = "ram.dat"
        intr_size = 8
        ports_in = 2
        ports_out = 3
INFO:Xst:3210 - "/users/r/reedj/EE3DSA/dsa_cpu/4_part_cw/top_level.vhd" line 142: Output port <eo> of the instance <reset_debounce_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/users/r/reedj/EE3DSA/dsa_cpu/4_part_cw/top_level.vhd" line 142: Output port <ro> of the instance <reset_debounce_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/users/r/reedj/EE3DSA/dsa_cpu/4_part_cw/top_level.vhd" line 142: Output port <fo> of the instance <reset_debounce_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/users/r/reedj/EE3DSA/dsa_cpu/4_part_cw/top_level.vhd" line 142: Output port <wo> of the instance <reset_debounce_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/users/r/reedj/EE3DSA/dsa_cpu/4_part_cw/top_level.vhd" line 191: Output port <eo> of the instance <debounce_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/users/r/reedj/EE3DSA/dsa_cpu/4_part_cw/top_level.vhd" line 191: Output port <ro> of the instance <debounce_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/users/r/reedj/EE3DSA/dsa_cpu/4_part_cw/top_level.vhd" line 191: Output port <fo> of the instance <debounce_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/users/r/reedj/EE3DSA/dsa_cpu/4_part_cw/top_level.vhd" line 191: Output port <wo> of the instance <debounce_unit> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'eu_intr<7:2>', unconnected in block 'top_level', is tied to its initial value (000000).
    Summary:
	no macro.
Unit <top_level> synthesized.

Synthesizing Unit <reset>.
    Related source file is "/users/r/reedj/EE3DSA/dsa_cpu/4_part_cw/reset.vhd".
        clk_freq = 100000000
        rst_period = 10
    Found 10-bit register for signal <cnt>.
    Found 10-bit adder for signal <cnt[9]_GND_8_o_add_2_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
Unit <reset> synthesized.

Synthesizing Unit <trigger_1>.
    Related source file is "/users/r/reedj/EE3DSA/dsa_cpu/4_part_cw/trigger.vhd".
        clk_freq = 100000000
        debounce = 10000
        signals = 1
    Found 2-bit register for signal <state<0>>.
    Found 1-bit register for signal <di_sampled>.
    Found 20-bit register for signal <cnt<0>>.
    Found finite state machine <FSM_0> for signal <state_0>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 20-bit adder for signal <cnt[0][19]_GND_9_o_add_8_OUT> created at line 1241.
    Found 20-bit comparator greater for signal <cnt[0][19]_PWR_9_o_LessThan_8_o> created at line 106
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <trigger_1> synthesized.

Synthesizing Unit <timer_1>.
    Related source file is "/users/r/reedj/EE3DSA/dsa_cpu/4_part_cw/timer.vhd".
        clk_freq = 100000000
        tmr_period = 500000
    Found 26-bit register for signal <cnt>.
    Found 26-bit adder for signal <cnt[25]_GND_12_o_add_2_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <timer_1> synthesized.

Synthesizing Unit <timer_2>.
    Related source file is "/users/r/reedj/EE3DSA/dsa_cpu/4_part_cw/timer.vhd".
        clk_freq = 100000000
        tmr_period = 2500
    Found 18-bit register for signal <cnt>.
    Found 18-bit adder for signal <cnt[17]_GND_13_o_add_2_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <timer_2> synthesized.

Synthesizing Unit <trigger_2>.
    Related source file is "/users/r/reedj/EE3DSA/dsa_cpu/4_part_cw/trigger.vhd".
        clk_freq = 100000000
        debounce = 10000
        signals = 16
    Found 2-bit register for signal <state<0>>.
    Found 2-bit register for signal <state<1>>.
    Found 2-bit register for signal <state<2>>.
    Found 2-bit register for signal <state<3>>.
    Found 2-bit register for signal <state<4>>.
    Found 2-bit register for signal <state<5>>.
    Found 2-bit register for signal <state<6>>.
    Found 2-bit register for signal <state<7>>.
    Found 2-bit register for signal <state<8>>.
    Found 2-bit register for signal <state<9>>.
    Found 2-bit register for signal <state<10>>.
    Found 2-bit register for signal <state<11>>.
    Found 2-bit register for signal <state<12>>.
    Found 2-bit register for signal <state<13>>.
    Found 2-bit register for signal <state<14>>.
    Found 2-bit register for signal <state<15>>.
    Found 20-bit register for signal <cnt<1>>.
    Found 20-bit register for signal <cnt<2>>.
    Found 20-bit register for signal <cnt<3>>.
    Found 20-bit register for signal <cnt<4>>.
    Found 20-bit register for signal <cnt<5>>.
    Found 20-bit register for signal <cnt<6>>.
    Found 20-bit register for signal <cnt<7>>.
    Found 20-bit register for signal <cnt<8>>.
    Found 20-bit register for signal <cnt<9>>.
    Found 20-bit register for signal <cnt<10>>.
    Found 20-bit register for signal <cnt<11>>.
    Found 20-bit register for signal <cnt<12>>.
    Found 20-bit register for signal <cnt<13>>.
    Found 20-bit register for signal <cnt<14>>.
    Found 20-bit register for signal <cnt<15>>.
    Found 20-bit register for signal <cnt<0>>.
    Found 1-bit register for signal <di_sampled<0>>.
    Found 1-bit register for signal <di_sampled<1>>.
    Found 1-bit register for signal <di_sampled<2>>.
    Found 1-bit register for signal <di_sampled<3>>.
    Found 1-bit register for signal <di_sampled<4>>.
    Found 1-bit register for signal <di_sampled<5>>.
    Found 1-bit register for signal <di_sampled<6>>.
    Found 1-bit register for signal <di_sampled<7>>.
    Found 1-bit register for signal <di_sampled<8>>.
    Found 1-bit register for signal <di_sampled<9>>.
    Found 1-bit register for signal <di_sampled<10>>.
    Found 1-bit register for signal <di_sampled<11>>.
    Found 1-bit register for signal <di_sampled<12>>.
    Found 1-bit register for signal <di_sampled<13>>.
    Found 1-bit register for signal <di_sampled<14>>.
    Found 1-bit register for signal <di_sampled<15>>.
    Found finite state machine <FSM_1> for signal <state_0>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <state_1>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <state_2>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <state_3>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <state_4>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <state_5>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <state_6>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <state_7>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <state_8>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <state_9>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <state_10>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <state_11>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <state_12>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <state_13>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <state_14>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <state_15>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 20-bit adder for signal <cnt[0][19]_GND_14_o_add_8_OUT> created at line 1241.
    Found 20-bit adder for signal <cnt[1][19]_GND_14_o_add_25_OUT> created at line 1241.
    Found 20-bit adder for signal <cnt[2][19]_GND_14_o_add_42_OUT> created at line 1241.
    Found 20-bit adder for signal <cnt[3][19]_GND_14_o_add_59_OUT> created at line 1241.
    Found 20-bit adder for signal <cnt[4][19]_GND_14_o_add_76_OUT> created at line 1241.
    Found 20-bit adder for signal <cnt[5][19]_GND_14_o_add_93_OUT> created at line 1241.
    Found 20-bit adder for signal <cnt[6][19]_GND_14_o_add_110_OUT> created at line 1241.
    Found 20-bit adder for signal <cnt[7][19]_GND_14_o_add_127_OUT> created at line 1241.
    Found 20-bit adder for signal <cnt[8][19]_GND_14_o_add_144_OUT> created at line 1241.
    Found 20-bit adder for signal <cnt[9][19]_GND_14_o_add_161_OUT> created at line 1241.
    Found 20-bit adder for signal <cnt[10][19]_GND_14_o_add_178_OUT> created at line 1241.
    Found 20-bit adder for signal <cnt[11][19]_GND_14_o_add_195_OUT> created at line 1241.
    Found 20-bit adder for signal <cnt[12][19]_GND_14_o_add_212_OUT> created at line 1241.
    Found 20-bit adder for signal <cnt[13][19]_GND_14_o_add_229_OUT> created at line 1241.
    Found 20-bit adder for signal <cnt[14][19]_GND_14_o_add_246_OUT> created at line 1241.
    Found 20-bit adder for signal <cnt[15][19]_GND_14_o_add_263_OUT> created at line 1241.
    Found 20-bit comparator greater for signal <cnt[0][19]_PWR_12_o_LessThan_8_o> created at line 106
    Found 20-bit comparator greater for signal <cnt[1][19]_PWR_12_o_LessThan_25_o> created at line 106
    Found 20-bit comparator greater for signal <cnt[2][19]_PWR_12_o_LessThan_42_o> created at line 106
    Found 20-bit comparator greater for signal <cnt[3][19]_PWR_12_o_LessThan_59_o> created at line 106
    Found 20-bit comparator greater for signal <cnt[4][19]_PWR_12_o_LessThan_76_o> created at line 106
    Found 20-bit comparator greater for signal <cnt[5][19]_PWR_12_o_LessThan_93_o> created at line 106
    Found 20-bit comparator greater for signal <cnt[6][19]_PWR_12_o_LessThan_110_o> created at line 106
    Found 20-bit comparator greater for signal <cnt[7][19]_PWR_12_o_LessThan_127_o> created at line 106
    Found 20-bit comparator greater for signal <cnt[8][19]_PWR_12_o_LessThan_144_o> created at line 106
    Found 20-bit comparator greater for signal <cnt[9][19]_PWR_12_o_LessThan_161_o> created at line 106
    Found 20-bit comparator greater for signal <cnt[10][19]_PWR_12_o_LessThan_178_o> created at line 106
    Found 20-bit comparator greater for signal <cnt[11][19]_PWR_12_o_LessThan_195_o> created at line 106
    Found 20-bit comparator greater for signal <cnt[12][19]_PWR_12_o_LessThan_212_o> created at line 106
    Found 20-bit comparator greater for signal <cnt[13][19]_PWR_12_o_LessThan_229_o> created at line 106
    Found 20-bit comparator greater for signal <cnt[14][19]_PWR_12_o_LessThan_246_o> created at line 106
    Found 20-bit comparator greater for signal <cnt[15][19]_PWR_12_o_LessThan_263_o> created at line 106
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred 336 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  64 Multiplexer(s).
	inferred  16 Finite State Machine(s).
Unit <trigger_2> synthesized.

Synthesizing Unit <ram>.
    Related source file is "/users/r/reedj/EE3DSA/dsa_cpu/4_part_cw/ram.vhd".
        word_size = 32
        ram_size = 4096
        file_name = "ram.dat"
    Found 4096x32-bit dual-port RAM <Mram_data> for signal <data>.
    Found 32-bit register for signal <b_do>.
    Found 32-bit register for signal <a_do>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
Unit <ram> synthesized.

Synthesizing Unit <registers>.
    Related source file is "/users/r/reedj/EE3DSA/dsa_cpu/4_part_cw/registers.vhd".
        word_size = 32
        reg_low = 4
        reg_high = 255
    Found 32-bit register for signal <c_do>.
    Found 32-bit register for signal <b_do>.
    Found 256x32-bit dual-port RAM <Mram_data> for signal <data>.
    Summary:
	inferred   2 RAM(s).
	inferred  64 D-type flip-flop(s).
Unit <registers> synthesized.

Synthesizing Unit <execution_unit>.
    Related source file is "/users/r/reedj/EE3DSA/dsa_cpu/4_part_cw/execution_unit.vhd".
        word_size = 32
        icc_size = 2
        reg_high = 255
        ram_size = 4096
        intr_size = 8
        ports_in = 2
        ports_out = 3
    Found 12-bit register for signal <curr_sp>.
    Found 32-bit register for signal <curr_sr>.
    Found 8-bit register for signal <curr_io_out<2>>.
    Found 8-bit register for signal <curr_io_out<1>>.
    Found 8-bit register for signal <curr_io_out<0>>.
    Found 8-bit register for signal <intr_flag>.
    Found 12-bit register for signal <curr_pc>.
    Found 8-bit register for signal <curr_opcode>.
    Found 8-bit register for signal <curr_dst>.
    Found 32-bit register for signal <curr_tmpB>.
    Found 32-bit register for signal <curr_tmpC>.
    Found 8-bit register for signal <curr_opc>.
    Found 8-bit register for signal <curr_op_b>.
    Found 8-bit register for signal <curr_op_c>.
    Found 2-bit register for signal <curr_icc>.
    Found 12-bit adder for signal <curr_pc[11]_GND_18_o_add_113_OUT> created at line 1241.
    Found 2-bit adder for signal <curr_icc[1]_GND_18_o_add_129_OUT> created at line 1241.
    Found 12-bit adder for signal <curr_sp[11]_GND_18_o_add_130_OUT> created at line 1241.
    Found 32-bit adder for signal <n0693[31:0]> created at line 603.
    Found 12-bit subtractor for signal <GND_18_o_GND_18_o_sub_127_OUT<11:0>> created at line 1308.
    Found 8-bit 3-to-1 multiplexer for signal <ins_data[17]_X_15_o_wide_mux_115_OUT> created at line 505.
    Found 1-bit 8-to-1 multiplexer for signal <curr_dst[2]_curr_tmpB[31]_Mux_434_o> created at line 835.
    Found 1-bit 8-to-1 multiplexer for signal <curr_dst[2]_curr_tmpB[31]_Mux_459_o> created at line 928.
    Found 1-bit 4-to-1 multiplexer for signal <_n2639> created at line 482.
    Found 8-bit comparator lessequal for signal <op_a_addr[7]_GND_18_o_LessThan_55_o> created at line 244
    Found 8-bit comparator lessequal for signal <op_b_addr[7]_GND_18_o_LessThan_67_o> created at line 282
    Found 8-bit comparator lessequal for signal <curr_op_b[7]_GND_18_o_LessThan_76_o> created at line 318
    Found 8-bit comparator lessequal for signal <op_c_addr[7]_GND_18_o_LessThan_83_o> created at line 354
    Found 8-bit comparator lessequal for signal <curr_op_c[7]_GND_18_o_LessThan_92_o> created at line 390
    Found 32-bit comparator equal for signal <curr_tmpB[31]_curr_tmpC[31]_equal_427_o> created at line 839
    Found 32-bit comparator greater for signal <curr_tmpB[31]_curr_tmpC[31]_LessThan_429_o> created at line 855
    Found 32-bit comparator greater for signal <n0365> created at line 863
    Found 32-bit comparator greater for signal <curr_tmpC[31]_curr_tmpB[31]_LessThan_454_o> created at line 948
    Found 32-bit comparator greater for signal <n0383> created at line 956
    Found 8-bit comparator greater for signal <opcode[7]_GND_18_o_LessThan_553_o> created at line 1002
    Found 8-bit comparator greater for signal <GND_18_o_opcode[7]_LessThan_554_o> created at line 1002
    Found 8-bit comparator greater for signal <opcode[7]_GND_18_o_LessThan_555_o> created at line 1032
    Found 8-bit comparator greater for signal <GND_18_o_opcode[7]_LessThan_556_o> created at line 1032
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 194 D-type flip-flop(s).
	inferred  14 Comparator(s).
	inferred 350 Multiplexer(s).
Unit <execution_unit> synthesized.

Synthesizing Unit <alu>.
    Related source file is "/users/r/reedj/EE3DSA/dsa_cpu/4_part_cw/alu.vhd".
        word_size = 32
    Found 33-bit adder for signal <n0036> created at line 43.
    Found 33-bit adder for signal <a_di[31]_GND_19_o_add_3_OUT> created at line 43.
    Found 33-bit adder for signal <n0042> created at line 46.
    Found 33-bit adder for signal <GND_19_o_GND_19_o_add_7_OUT> created at line 46.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <alu> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 256x32-bit dual-port RAM                              : 2
 4096x32-bit dual-port RAM                             : 1
# Adders/Subtractors                                   : 27
 10-bit adder                                          : 1
 12-bit adder                                          : 2
 12-bit subtractor                                     : 1
 18-bit adder                                          : 1
 2-bit adder                                           : 1
 20-bit adder                                          : 17
 26-bit adder                                          : 1
 32-bit adder                                          : 1
 33-bit adder                                          : 2
# Registers                                            : 56
 1-bit register                                        : 17
 10-bit register                                       : 1
 12-bit register                                       : 2
 18-bit register                                       : 1
 2-bit register                                        : 1
 20-bit register                                       : 17
 26-bit register                                       : 1
 32-bit register                                       : 7
 8-bit register                                        : 9
# Comparators                                          : 31
 20-bit comparator greater                             : 17
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 4
 8-bit comparator greater                              : 4
 8-bit comparator lessequal                            : 5
# Multiplexers                                         : 422
 1-bit 2-to-1 multiplexer                              : 131
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 2
 12-bit 2-to-1 multiplexer                             : 44
 18-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 6
 20-bit 2-to-1 multiplexer                             : 68
 26-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 106
 33-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 59
 8-bit 3-to-1 multiplexer                              : 1
# FSMs                                                 : 17
# Xors                                                 : 7
 32-bit xor2                                           : 1
 33-bit xor2                                           : 4
 8-bit xor2                                            : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ram>.
INFO:Xst:3226 - The RAM <Mram_data> will be implemented as a BLOCK RAM, absorbing the following register(s): <a_do> <b_do>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <a_wr>          | high     |
    |     addrA          | connected to signal <a_addr>        |          |
    |     diA            | connected to signal <a_di>          |          |
    |     doA            | connected to signal <a_do>          |          |
    |     dorstA         | connected to signal <a_rd>          | low      |
    | reset value        | 00000000000000000000000000000000               |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <b_addr>        |          |
    |     doB            | connected to signal <b_do>          |          |
    |     dorstB         | connected to signal <b_rd>          | low      |
    | reset value        | 00000000000000000000000000000000               |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ram> synthesized (advanced).

Synthesizing (advanced) Unit <registers>.
INFO:Xst:3226 - The RAM <Mram_data> will be implemented as a BLOCK RAM, absorbing the following register(s): <b_do>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <a_wr>          | high     |
    |     addrA          | connected to signal <a_addr>        |          |
    |     diA            | connected to signal <a_di>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <b_addr>        |          |
    |     doB            | connected to signal <b_do>          |          |
    |     dorstB         | connected to signal <b_rd>          | low      |
    | reset value        | 00000000000000000000000000000000               |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_data1> will be implemented as a BLOCK RAM, absorbing the following register(s): <c_do>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <a_wr>          | high     |
    |     addrA          | connected to signal <a_addr>        |          |
    |     diA            | connected to signal <a_di>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <c_addr>        |          |
    |     doB            | connected to signal <c_do>          |          |
    |     dorstB         | connected to signal <c_rd>          | low      |
    | reset value        | 00000000000000000000000000000000               |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <registers> synthesized (advanced).

Synthesizing (advanced) Unit <reset>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <reset> synthesized (advanced).

Synthesizing (advanced) Unit <timer_1>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <timer_1> synthesized (advanced).

Synthesizing (advanced) Unit <timer_2>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <timer_2> synthesized (advanced).
WARNING:Xst:2677 - Node <curr_opcode_3> of sequential type is unconnected in block <execution_unit>.
WARNING:Xst:2677 - Node <curr_opcode_4> of sequential type is unconnected in block <execution_unit>.
WARNING:Xst:2677 - Node <curr_opcode_5> of sequential type is unconnected in block <execution_unit>.
WARNING:Xst:2677 - Node <curr_opcode_6> of sequential type is unconnected in block <execution_unit>.
WARNING:Xst:2677 - Node <curr_opcode_7> of sequential type is unconnected in block <execution_unit>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 256x32-bit dual-port block RAM                        : 2
 4096x32-bit dual-port block RAM                       : 1
# Adders/Subtractors                                   : 23
 12-bit adder                                          : 2
 12-bit subtractor                                     : 1
 2-bit adder                                           : 1
 20-bit adder                                          : 17
 32-bit adder                                          : 1
 33-bit adder carry in                                 : 1
# Counters                                             : 3
 10-bit up counter                                     : 1
 18-bit up counter                                     : 1
 26-bit up counter                                     : 1
# Registers                                            : 546
 Flip-Flops                                            : 546
# Comparators                                          : 31
 20-bit comparator greater                             : 17
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 4
 8-bit comparator greater                              : 4
 8-bit comparator lessequal                            : 5
# Multiplexers                                         : 420
 1-bit 2-to-1 multiplexer                              : 131
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 2
 12-bit 2-to-1 multiplexer                             : 44
 2-bit 2-to-1 multiplexer                              : 6
 20-bit 2-to-1 multiplexer                             : 68
 32-bit 2-to-1 multiplexer                             : 106
 33-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 59
 8-bit 3-to-1 multiplexer                              : 1
# FSMs                                                 : 17
# Xors                                                 : 7
 32-bit xor2                                           : 1
 33-bit xor2                                           : 4
 8-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <reset_debounce_unit/FSM_0> on signal <state_0[1:2]> with user encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 10
 st_falling_edge | 11
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <debounce_unit/FSM_1> on signal <state_0[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <debounce_unit/FSM_2> on signal <state_1[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <debounce_unit/FSM_3> on signal <state_2[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <debounce_unit/FSM_4> on signal <state_3[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <debounce_unit/FSM_7> on signal <state_6[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <debounce_unit/FSM_5> on signal <state_4[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <debounce_unit/FSM_6> on signal <state_5[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <debounce_unit/FSM_8> on signal <state_7[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <debounce_unit/FSM_9> on signal <state_8[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <debounce_unit/FSM_10> on signal <state_9[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <debounce_unit/FSM_11> on signal <state_10[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <debounce_unit/FSM_14> on signal <state_13[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <debounce_unit/FSM_12> on signal <state_11[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <debounce_unit/FSM_13> on signal <state_12[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <debounce_unit/FSM_15> on signal <state_14[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <debounce_unit/FSM_16> on signal <state_15[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
WARNING:Xst:1293 - FF/Latch <intr_flag_2> has a constant value of 0 in block <execution_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_flag_3> has a constant value of 0 in block <execution_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_flag_4> has a constant value of 0 in block <execution_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_flag_5> has a constant value of 0 in block <execution_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_flag_6> has a constant value of 0 in block <execution_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_flag_7> has a constant value of 0 in block <execution_unit>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top_level> ...

Optimizing unit <trigger_1> ...

Optimizing unit <trigger_2> ...

Optimizing unit <execution_unit> ...
INFO:Xst:2261 - The FF/Latch <timer_unit/cnt_0> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <sseg_unit/cnt_0> 
INFO:Xst:2261 - The FF/Latch <timer_unit/cnt_1> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <sseg_unit/cnt_1> 
INFO:Xst:2261 - The FF/Latch <timer_unit/cnt_2> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <sseg_unit/cnt_2> 
INFO:Xst:2261 - The FF/Latch <timer_unit/cnt_3> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <sseg_unit/cnt_3> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top_level, actual ratio is 31.
FlipFlop execution_unit/curr_icc_1 has been replicated 1 time(s)
FlipFlop execution_unit/curr_opc_3 has been replicated 1 time(s)
FlipFlop reset_debounce_unit/state_0_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 627
 Flip-Flops                                            : 627

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_level.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3782
#      GND                         : 1
#      INV                         : 33
#      LUT1                        : 397
#      LUT2                        : 92
#      LUT3                        : 122
#      LUT4                        : 309
#      LUT5                        : 706
#      LUT6                        : 1031
#      MUXCY                       : 545
#      MUXF7                       : 54
#      VCC                         : 1
#      XORCY                       : 491
# FlipFlops/Latches                : 627
#      FD                          : 36
#      FDC                         : 392
#      FDE                         : 10
#      FDP                         : 16
#      FDR                         : 77
#      FDRE                        : 84
#      FDSE                        : 12
# RAMS                             : 10
#      RAMB16BWER                  : 10
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 37
#      IBUF                        : 16
#      OBUF                        : 21

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             627  out of  18224     3%  
 Number of Slice LUTs:                 2690  out of   9112    29%  
    Number used as Logic:              2690  out of   9112    29%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2745
   Number with an unused Flip Flop:    2118  out of   2745    77%  
   Number with an unused LUT:            55  out of   2745     2%  
   Number of fully used LUT-FF pairs:   572  out of   2745    20%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          38
 Number of bonded IOBs:                  38  out of    232    16%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               10  out of     32    31%  
    Number using Block RAM only:         10
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 637   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.750ns (Maximum Frequency: 102.565MHz)
   Minimum input arrival time before clock: 2.211ns
   Maximum output required time after clock: 11.146ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.750ns (frequency: 102.565MHz)
  Total number of paths / destination ports: 293217 / 1667
-------------------------------------------------------------------------
Delay:               9.750ns (Levels of Logic = 5)
  Source:            ram_unit/Mram_data8 (RAM)
  Destination:       ram_unit/Mram_data2 (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ram_unit/Mram_data8 to ram_unit/Mram_data2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB1  230   1.850   2.165  ram_unit/Mram_data8 (eu_rom_data<29>)
     LUT4:I2->O            6   0.203   0.973  execution_unit/_n5153<5>11 (execution_unit/_n5153<5>1)
     LUT6:I3->O           14   0.205   1.062  execution_unit/Mmux_alu_b_di11021 (execution_unit/Mmux_alu_b_di11021)
     LUT6:I4->O            1   0.203   0.684  execution_unit/Mmux_alu_b_di111112_F (N1397)
     LUT3:I1->O            2   0.203   0.845  execution_unit/Mmux_alu_b_di1111122 (execution_unit/Mmux_alu_b_di111114)
     LUT6:I3->O            8   0.205   0.802  execution_unit/Mmux_alu_b_di1231 (eu_rom_addr<10>)
     RAMB16BWER:ADDRB12        0.350          ram_unit/Mram_data2
    ----------------------------------------
    Total                      9.750ns (3.219ns logic, 6.531ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 19 / 17
-------------------------------------------------------------------------
Offset:              2.211ns (Levels of Logic = 2)
  Source:            msf (PAD)
  Destination:       debounce_unit/di_sampled_1 (FF)
  Destination Clock: clk rising

  Data Path: msf to debounce_unit/di_sampled_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.684  msf_IBUF (msf_IBUF)
     LUT2:I0->O            1   0.203   0.000  db_data_in<1>1 (db_data_in<1>)
     FDC:D                     0.102          debounce_unit/di_sampled_1
    ----------------------------------------
    Total                      2.211ns (1.527ns logic, 0.684ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1940 / 20
-------------------------------------------------------------------------
Offset:              11.146ns (Levels of Logic = 5)
  Source:            ram_unit/Mram_data7 (RAM)
  Destination:       an<3> (PAD)
  Source Clock:      clk rising

  Data Path: ram_unit/Mram_data7 to an<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB0  207   1.850   2.303  ram_unit/Mram_data7 (eu_rom_data<24>)
     LUT6:I2->O           28   0.203   1.235  execution_unit/_n5598<5>1 (execution_unit/_n5598)
     LUT5:I4->O           24   0.205   1.173  execution_unit/Mmux_next_io_out<0>11111 (execution_unit/Mmux_next_io_out<0>1111)
     LUT6:I5->O            1   0.205   0.580  execution_unit/Mmux_next_io_out<2>10_SW0 (N20)
     LUT6:I5->O            2   0.205   0.616  execution_unit/Mmux_next_io_out<2>10 (ka_4_OBUF)
     OBUF:I->O                 2.571          ka_4_OBUF (ka<4>)
    ----------------------------------------
    Total                     11.146ns (5.239ns logic, 5.907ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.750|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 38.00 secs
Total CPU time to Xst completion: 31.81 secs
 
--> 


Total memory usage is 143004 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :   16 (   0 filtered)

