{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1540406464980 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Problem_1 EP4CE30F23A7 " "Selected device EP4CE30F23A7 for design \"Problem_1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1540406465143 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1540406465259 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1540406465259 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a0 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a0 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a32 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a32\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a32"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a39 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a39\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a39"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a38 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a38\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a38"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a1 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a1 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a2 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a2 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a3 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a3 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a4 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a4 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a5 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a5 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a6 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a6 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a7 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a7 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a8 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a8 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a24 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a30 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a14 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a31 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a15 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a16 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a0 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a17 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a1 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a18 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a2 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a26 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a25 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|ram_block1a21 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_g7g1:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|ram_block1a0 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_g7g1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|ram_block1a1 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_g7g1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|ram_block1a2 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_g7g1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|ram_block1a3 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_g7g1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a28 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a27 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a21 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a20 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a19 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a29 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a22 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a8 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a23 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a12 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a14 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a14 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a10 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a11 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a13 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a13 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a9 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a12 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a12 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a11 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a11 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a10 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a10 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a9 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a9 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a15 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a15 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a13 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a16 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a16 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a5 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a4 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a3 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a6 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a7 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a22 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a22 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a21 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a21 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a20 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a20 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a19 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a19 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a18 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a18 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a17 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a17 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a31 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a31 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a30 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a30 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a29 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a29 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a28 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a28 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a27 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a27 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a26 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a26 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a25 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a25 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a24 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a24 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a23 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a23 " "Atom \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1540406465441 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a23"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1540406465441 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n4k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n4k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" 883 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1742 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465743 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n1k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n1k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" 625 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1767 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465747 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a32 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a32\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_cdg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465761 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a32"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a39 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a39\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_cdg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465763 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a39"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a38 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a38\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_cdg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465764 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a38"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n4k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n4k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" 883 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1742 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465787 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n1k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n1k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" 625 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1767 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465789 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n4k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n4k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" 883 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1742 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465790 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n1k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n1k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" 625 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1767 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465792 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n4k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n4k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" 883 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1742 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465793 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n1k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n1k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" 625 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1767 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465793 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n4k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n4k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" 883 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1742 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465794 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n1k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n1k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" 625 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1767 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465796 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n4k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n4k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" 883 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1742 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465799 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n1k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n1k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" 625 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1767 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465801 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n4k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n4k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" 883 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1742 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465804 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n1k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n1k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" 625 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1767 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465805 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n4k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n4k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" 883 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1742 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465807 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n1k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n1k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" 625 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1767 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465808 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a8 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n4k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n4k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" 883 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1742 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465810 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a8 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n1k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n1k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" 625 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1767 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465811 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a24 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_cdg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465812 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a30 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_cdg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465816 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a14 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_cdg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465817 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a31 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_cdg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465818 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a15 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_cdg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465821 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a16 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_cdg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465822 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_cdg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465823 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a17 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_cdg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465823 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_cdg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465824 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a18 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_cdg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465825 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_cdg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465826 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a26 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_cdg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465826 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a25 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_cdg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465827 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|ram_block1a21 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|ram_block1a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g7g1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_g7g1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 859 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465834 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_g7g1:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g7g1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_g7g1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 859 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465837 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_g7g1:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g7g1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_g7g1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 859 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465838 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_g7g1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g7g1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_g7g1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 859 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465838 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_g7g1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_g7g1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_g7g1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_g7g1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_34.v" 115 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 859 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465839 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_g7g1:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a28 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_cdg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465841 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a27 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_cdg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465842 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a21 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_cdg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465842 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a20 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_cdg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465843 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a19 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_cdg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465844 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a29 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_cdg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465845 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a22 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_cdg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465846 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a8 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_cdg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465846 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a23 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_cdg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465847 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a12 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_cdg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465853 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a14 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n4k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n4k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" 883 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1742 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465855 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a14 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n1k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n1k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" 625 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1767 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465856 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a10 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_cdg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465857 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a11 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_cdg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465858 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a13 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n4k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n4k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" 883 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1742 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465859 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a13 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n1k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n1k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" 625 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1767 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465860 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a9 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_cdg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465862 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a12 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n4k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n4k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" 883 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1742 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465863 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a12 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n1k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n1k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" 625 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1767 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465863 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a11 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n4k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n4k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" 883 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1742 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465865 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a11 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n1k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n1k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" 625 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1767 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465866 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a10 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n4k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n4k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" 883 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1742 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465867 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a10 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n1k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n1k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" 625 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1767 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465868 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a9 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n4k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n4k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" 883 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1742 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465870 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a9 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n1k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n1k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" 625 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1767 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465871 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a15 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n4k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n4k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" 883 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1742 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465874 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a15 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n1k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n1k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" 625 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1767 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465874 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a13 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_cdg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465875 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a16 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n4k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n4k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" 883 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1742 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465876 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a16 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n1k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n1k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" 625 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1767 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465877 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_cdg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465899 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_cdg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465902 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_cdg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465904 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_cdg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465905 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_cdg1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_cdg1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_cdg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_min_ff.v" 453 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo.v" 630 0 0 } } { "nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 801 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 1213 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465906 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cdg1:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a22 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n4k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n4k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" 883 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1742 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465907 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a22 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n1k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n1k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" 625 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1767 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465908 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a21 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n4k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n4k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" 883 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1742 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465910 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a21 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n1k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n1k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" 625 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1767 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465911 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a20 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n4k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n4k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" 883 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1742 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465913 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a20 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n1k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n1k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" 625 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1767 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465914 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a19 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n4k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n4k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" 883 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1742 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465915 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a19 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n1k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n1k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" 625 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1767 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465916 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a18 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n4k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n4k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" 883 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1742 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465917 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a18 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n1k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n1k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" 625 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1767 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465918 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a17 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n4k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n4k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" 883 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1742 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465919 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a17 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n1k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n1k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" 625 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1767 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465920 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a31 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n4k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n4k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" 883 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1742 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465921 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a31 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n1k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n1k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" 625 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1767 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465922 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a30 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n4k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n4k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" 883 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1742 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465922 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a30 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n1k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n1k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" 625 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1767 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465923 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a29 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n4k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n4k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" 883 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1742 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465923 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a29 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n1k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n1k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" 625 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1767 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465924 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a28 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n4k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n4k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" 883 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1742 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465925 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a28 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n1k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n1k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" 625 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1767 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465925 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a27 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n4k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n4k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" 883 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1742 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465926 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a27 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n1k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n1k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" 625 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1767 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465926 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a26 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n4k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n4k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" 883 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1742 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465927 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a26 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n1k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n1k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" 625 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1767 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465928 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a25 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n4k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n4k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" 883 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1742 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465928 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a25 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n1k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n1k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" 625 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1767 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465929 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a24 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n4k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n4k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" 883 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1742 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465929 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a24 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n1k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n1k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" 625 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1767 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465930 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a23 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n4k1:auto_generated\|ram_block1a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n4k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n4k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_rx_counter_cntl.v" 883 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1742 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465931 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n4k1:auto_generated|ram_block1a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a23 clk0 GND " "WYSIWYG primitive \"nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_n1k1:auto_generated\|ram_block1a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_n1k1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_n1k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "nios/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } } { "nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_tx_counter_cntl.v" 625 0 0 } } { "nios/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_register_map.v" 1767 0 0 } } { "nios/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_mac_control.v" 620 0 0 } } { "nios/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.v" 757 0 0 } } { "nios/synthesis/submodules/nios_tse.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_tse.v" 193 0 0 } } { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 352 0 0 } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 25 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1540406465931 "|TOP|nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|ram_block1a23"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1540406466725 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1540406466756 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1540406467938 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1540406467938 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1540406467938 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1540406467938 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1540406467938 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1540406467938 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1540406467938 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1540406467938 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1540406467938 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1540406467938 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1540406467938 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1540406467938 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1540406467938 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1540406467938 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1540406467938 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 19642 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1540406467964 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 19644 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1540406467964 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1540406467964 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1540406467966 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1540406467966 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1540406467973 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1540406468135 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "37 37 " "No exact pin location assignment(s) for 37 pins of 37 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data\[0\] " "Pin lcd_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_data[0] } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 726 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data\[1\] " "Pin lcd_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_data[1] } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 727 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data\[2\] " "Pin lcd_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_data[2] } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 728 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data\[3\] " "Pin lcd_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_data[3] } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 729 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data\[4\] " "Pin lcd_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_data[4] } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 730 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data\[5\] " "Pin lcd_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_data[5] } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 731 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data\[6\] " "Pin lcd_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_data[6] } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 732 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data\[7\] " "Pin lcd_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_data[7] } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 733 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_en " "Pin lcd_en not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_en } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 756 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_rs " "Pin lcd_rs not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_rs } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 757 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_rw " "Pin lcd_rw not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_rw } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rw } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 758 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[0\] " "Pin leds\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { leds[0] } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 734 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[1\] " "Pin leds\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { leds[1] } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 735 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[2\] " "Pin leds\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { leds[2] } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 736 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[3\] " "Pin leds\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { leds[3] } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 737 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[4\] " "Pin leds\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { leds[4] } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 738 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain_h\[0\] " "Pin datain_h\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { datain_h[0] } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datain_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 739 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain_h\[1\] " "Pin datain_h\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { datain_h[1] } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datain_h[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 740 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain_h\[2\] " "Pin datain_h\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { datain_h[2] } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datain_h[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 741 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain_h\[3\] " "Pin datain_h\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { datain_h[3] } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datain_h[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 742 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain_h\[4\] " "Pin datain_h\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { datain_h[4] } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datain_h[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 743 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain_h\[5\] " "Pin datain_h\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { datain_h[5] } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datain_h[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 744 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain_h\[6\] " "Pin datain_h\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { datain_h[6] } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datain_h[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 745 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain_h\[7\] " "Pin datain_h\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { datain_h[7] } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datain_h[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 746 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain_l\[0\] " "Pin datain_l\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { datain_l[0] } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datain_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 747 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain_l\[1\] " "Pin datain_l\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { datain_l[1] } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datain_l[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 748 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain_l\[2\] " "Pin datain_l\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { datain_l[2] } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datain_l[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 749 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain_l\[3\] " "Pin datain_l\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { datain_l[3] } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datain_l[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 750 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain_l\[4\] " "Pin datain_l\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { datain_l[4] } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datain_l[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 751 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain_l\[5\] " "Pin datain_l\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { datain_l[5] } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datain_l[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 752 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain_l\[6\] " "Pin datain_l\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { datain_l[6] } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datain_l[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 753 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datain_l\[7\] " "Pin datain_l\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { datain_l[7] } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datain_l[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 754 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 755 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buttons\[0\] " "Pin buttons\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { buttons[0] } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 2 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { buttons[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 722 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buttons\[2\] " "Pin buttons\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { buttons[2] } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 2 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { buttons[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 724 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buttons\[1\] " "Pin buttons\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { buttons[1] } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 2 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { buttons[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 723 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buttons\[3\] " "Pin buttons\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { buttons[3] } } } { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 2 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { buttons[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 725 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540406470571 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1540406470571 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_tse_a_fifo_34 " "Entity altera_tse_a_fifo_34" { { "Info" "ISTA_SDC_STATEMENT_EVAL" " set_false_path -to \[get_registers *altera_tse_a_fifo_34:*\|wr_g_rptr*\] " " set_false_path -to \[get_registers *altera_tse_a_fifo_34:*\|wr_g_rptr*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_tse_clock_crosser " "Entity altera_tse_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_tse_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_tse_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1540406472136 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1540406472136 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 119 *altera_tse_a_fifo_34:*\|wr_g_rptr* register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(119): *altera_tse_a_fifo_34:*\|wr_g_rptr* could not be matched with a register" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1540406472455 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472456 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472456 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 119 *altera_tse_clock_crosser:*\|in_data_buffer* register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(119): *altera_tse_clock_crosser:*\|in_data_buffer* could not be matched with a register" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1540406472462 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 119 *altera_tse_clock_crosser:*\|out_data_buffer* register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(119): *altera_tse_clock_crosser:*\|out_data_buffer* could not be matched with a register" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1540406472469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472469 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472470 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472470 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472470 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472470 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472470 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472470 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472471 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472472 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472472 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472473 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472474 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472474 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472475 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472475 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472476 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472476 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472477 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472477 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472477 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472478 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472478 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472479 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472479 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472480 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472480 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472481 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472481 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472481 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472482 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472482 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472483 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472483 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472484 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472484 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472485 ""}  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" {  } { { "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472485 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1540406472487 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/synthesis/submodules/altera_eth_tse_mac.sdc " "Reading SDC File: 'nios/synthesis/submodules/altera_eth_tse_mac.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1540406472519 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 32 *\|altera_tse_mac_tx:U_TX\|* register " "Ignored filter at altera_eth_tse_mac.sdc(32): *\|altera_tse_mac_tx:U_TX\|* could not be matched with a register" {  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1540406472530 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|command_config\[9\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|command_config\[9\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\]" {  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472531 ""}  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472531 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 33 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(33): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\]" {  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472536 ""}  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472536 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\]" {  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472541 ""}  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472541 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 36 *\|altera_tse_mac_rx:U_RX\|* register " "Ignored filter at altera_eth_tse_mac.sdc(36): *\|altera_tse_mac_rx:U_RX\|* could not be matched with a register" {  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1540406472546 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\]" {  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472546 ""}  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472546 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 37 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(37): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\]" {  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472546 ""}  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472546 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|frm_length\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|frm_length\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\]" {  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472551 ""}  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472551 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 95 *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram* register " "Ignored filter at altera_eth_tse_mac.sdc(95): *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram* could not be matched with a register" {  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1540406472558 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_eth_tse_mac.sdc 95 Argument <from> is an empty collection " "Ignored set_multicycle_path at altera_eth_tse_mac.sdc(95): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup 5 -from \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram*\] -to \[ get_registers *\] " "set_multicycle_path -setup 5 -from \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram*\] -to \[ get_registers *\]" {  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472558 ""}  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472558 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 96 *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|* register " "Ignored filter at altera_eth_tse_mac.sdc(96): *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|* could not be matched with a register" {  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1540406472563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_eth_tse_mac.sdc 96 Argument <from> is an empty collection " "Ignored set_multicycle_path at altera_eth_tse_mac.sdc(96): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup 5 -from \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\] -to \[ get_registers *\] " "set_multicycle_path -setup 5 -from \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\] -to \[ get_registers *\]" {  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472564 ""}  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_eth_tse_mac.sdc 97 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_eth_tse_mac.sdc(97): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup 5 -from \[ get_registers *\] -to \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\] " "set_multicycle_path -setup 5 -from \[ get_registers *\] -to \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\]" {  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472565 ""}  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_eth_tse_mac.sdc 98 Argument <from> is an empty collection " "Ignored set_multicycle_path at altera_eth_tse_mac.sdc(98): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold 5 -from \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram*\] -to \[ get_registers *\] " "set_multicycle_path -hold 5 -from \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram*\] -to \[ get_registers *\]" {  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472565 ""}  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_eth_tse_mac.sdc 99 Argument <from> is an empty collection " "Ignored set_multicycle_path at altera_eth_tse_mac.sdc(99): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold 5 -from \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\] -to \[ get_registers *\] " "set_multicycle_path -hold 5 -from \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\] -to \[ get_registers *\]" {  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472566 ""}  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472566 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_eth_tse_mac.sdc 100 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_eth_tse_mac.sdc(100): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold 5 -from \[ get_registers *\] -to \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\] " "set_multicycle_path -hold 5 -from \[ get_registers *\] -to \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\]" {  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472566 ""}  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472566 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 101 *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|dout_reg_sft* register " "Ignored filter at altera_eth_tse_mac.sdc(101): *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|dout_reg_sft* could not be matched with a register" {  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1540406472571 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 101 *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|* register " "Ignored filter at altera_eth_tse_mac.sdc(101): *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|* could not be matched with a register" {  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1540406472575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 101 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(101): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay 7 -from \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|dout_reg_sft*\] -to \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|*\] " "set_max_delay 7 -from \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|dout_reg_sft*\] -to \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|*\]" {  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472576 ""}  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 101 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(101): Argument <to> is an empty collection" {  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472576 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 102 *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|eop_sft* register " "Ignored filter at altera_eth_tse_mac.sdc(102): *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|eop_sft* could not be matched with a register" {  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1540406472581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 102 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(102): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay 7 -from \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|eop_sft*\] -to \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|*\] " "set_max_delay 7 -from \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|eop_sft*\] -to \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|*\]" {  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472581 ""}  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 102 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(102): Argument <to> is an empty collection" {  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472582 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 103 *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|sop_reg* register " "Ignored filter at altera_eth_tse_mac.sdc(103): *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|sop_reg* could not be matched with a register" {  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1540406472587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 103 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(103): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay 7 -from \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|sop_reg*\] -to \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|*\] " "set_max_delay 7 -from \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|sop_reg*\] -to \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|*\]" {  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472587 ""}  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 103 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(103): Argument <to> is an empty collection" {  } { { "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_eth_tse_mac.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1540406472587 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/synthesis/submodules/nios_nios2_qsys_0.sdc " "Reading SDC File: 'nios/synthesis/submodules/nios_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1540406472632 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1540406472768 "|TOP|clock"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1540406472958 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1540406472958 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1540406472958 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1540406472958 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1540406472959 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472959 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472959 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1540406472959 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1540406472959 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1540406473951 ""}  } { { "TOP.v" "" { Text "C:/Projects/SD/Problema_1/TOP.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 19629 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540406473951 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1540406473952 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 18917 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540406473952 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1540406473952 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 19164 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540406473952 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1540406473952 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 19002 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540406473952 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1540406473954 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/pzdyqx.vhd" 828 0 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 19024 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540406473954 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios:nios2\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node nios:nios2\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1540406473954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:nios2\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node nios:nios2\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios:nios2|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 9100 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540406473954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:nios2\|nios_nios2_qsys_0:nios2_qsys_0\|W_rf_wren " "Destination node nios:nios2\|nios_nios2_qsys_0:nios2_qsys_0\|W_rf_wren" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3740 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios:nios2|nios_nios2_qsys_0:nios2_qsys_0|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 5608 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540406473954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:nios2\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node nios:nios2\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios:nios2\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios:nios2|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 4743 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540406473954 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1540406473954 ""}  } { { "nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios:nios2|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 854 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540406473954 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios:nios2\|nios_sgdma_rx:sgdma_rx\|reset_n  " "Automatically promoted node nios:nios2\|nios_sgdma_rx:sgdma_rx\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1540406473957 ""}  } { { "nios/synthesis/submodules/nios_sgdma_rx.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_sgdma_rx.v" 2081 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios:nios2|nios_sgdma_rx:sgdma_rx|reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 2994 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540406473957 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios:nios2\|nios_sgdma_tx:sgdma_tx\|reset_n  " "Automatically promoted node nios:nios2\|nios_sgdma_tx:sgdma_tx\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1540406473958 ""}  } { { "nios/synthesis/submodules/nios_sgdma_tx.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_sgdma_tx.v" 2129 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios:nios2|nios_sgdma_tx:sgdma_tx|reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 2046 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540406473958 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out  " "Automatically promoted node nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1540406473958 ""}  } { { "nios/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 8246 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540406473958 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_2\|altera_tse_reset_synchronizer_chain_out  " "Automatically promoted node nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_2\|altera_tse_reset_synchronizer_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1540406473958 ""}  } { { "nios/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 8254 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540406473958 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_3\|altera_tse_reset_synchronizer_chain_out  " "Automatically promoted node nios:nios2\|nios_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_3\|altera_tse_reset_synchronizer_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1540406473959 ""}  } { { "nios/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios:nios2|nios_tse:tse|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 8250 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540406473959 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios:nios2\|nios_sgdma_tx:sgdma_tx\|nios_sgdma_tx_chain:the_nios_sgdma_tx_chain\|descriptor_read_which_resides_within_nios_sgdma_tx:the_descriptor_read_which_resides_within_nios_sgdma_tx\|altshift_taps:desc_assembler_rtl_2\|shift_taps_q5n:auto_generated\|dffe4  " "Automatically promoted node nios:nios2\|nios_sgdma_tx:sgdma_tx\|nios_sgdma_tx_chain:the_nios_sgdma_tx_chain\|descriptor_read_which_resides_within_nios_sgdma_tx:the_descriptor_read_which_resides_within_nios_sgdma_tx\|altshift_taps:desc_assembler_rtl_2\|shift_taps_q5n:auto_generated\|dffe4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1540406473959 ""}  } { { "db/shift_taps_q5n.tdf" "" { Text "C:/Projects/SD/Problema_1/db/shift_taps_q5n.tdf" 39 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios:nios2|nios_sgdma_tx:sgdma_tx|nios_sgdma_tx_chain:the_nios_sgdma_tx_chain|descriptor_read_which_resides_within_nios_sgdma_tx:the_descriptor_read_which_resides_within_nios_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 8858 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540406473959 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios:nios2\|nios_sgdma_rx:sgdma_rx\|nios_sgdma_rx_chain:the_nios_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_sgdma_rx:the_descriptor_read_which_resides_within_nios_sgdma_rx\|altshift_taps:desc_assembler_rtl_0\|shift_taps_f4n:auto_generated\|dffe4  " "Automatically promoted node nios:nios2\|nios_sgdma_rx:sgdma_rx\|nios_sgdma_rx_chain:the_nios_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_sgdma_rx:the_descriptor_read_which_resides_within_nios_sgdma_rx\|altshift_taps:desc_assembler_rtl_0\|shift_taps_f4n:auto_generated\|dffe4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1540406473959 ""}  } { { "db/shift_taps_f4n.tdf" "" { Text "C:/Projects/SD/Problema_1/db/shift_taps_f4n.tdf" 39 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios:nios2|nios_sgdma_rx:sgdma_rx|nios_sgdma_rx_chain:the_nios_sgdma_rx_chain|descriptor_read_which_resides_within_nios_sgdma_rx:the_descriptor_read_which_resides_within_nios_sgdma_rx|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 8876 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540406473959 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios:nios2\|nios_sgdma_tx:sgdma_tx\|nios_sgdma_tx_chain:the_nios_sgdma_tx_chain\|descriptor_read_which_resides_within_nios_sgdma_tx:the_descriptor_read_which_resides_within_nios_sgdma_tx\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|dffe4  " "Automatically promoted node nios:nios2\|nios_sgdma_tx:sgdma_tx\|nios_sgdma_tx_chain:the_nios_sgdma_tx_chain\|descriptor_read_which_resides_within_nios_sgdma_tx:the_descriptor_read_which_resides_within_nios_sgdma_tx\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|dffe4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1540406473960 ""}  } { { "db/shift_taps_e4n.tdf" "" { Text "C:/Projects/SD/Problema_1/db/shift_taps_e4n.tdf" 39 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios:nios2|nios_sgdma_tx:sgdma_tx|nios_sgdma_tx_chain:the_nios_sgdma_tx_chain|descriptor_read_which_resides_within_nios_sgdma_tx:the_descriptor_read_which_resides_within_nios_sgdma_tx|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 8940 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540406473960 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios:nios2\|nios_sgdma_tx:sgdma_tx\|nios_sgdma_tx_chain:the_nios_sgdma_tx_chain\|descriptor_read_which_resides_within_nios_sgdma_tx:the_descriptor_read_which_resides_within_nios_sgdma_tx\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|dffe6  " "Automatically promoted node nios:nios2\|nios_sgdma_tx:sgdma_tx\|nios_sgdma_tx_chain:the_nios_sgdma_tx_chain\|descriptor_read_which_resides_within_nios_sgdma_tx:the_descriptor_read_which_resides_within_nios_sgdma_tx\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|dffe6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1540406473960 ""}  } { { "db/shift_taps_d4n.tdf" "" { Text "C:/Projects/SD/Problema_1/db/shift_taps_d4n.tdf" 42 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios:nios2|nios_sgdma_tx:sgdma_tx|nios_sgdma_tx_chain:the_nios_sgdma_tx_chain|descriptor_read_which_resides_within_nios_sgdma_tx:the_descriptor_read_which_resides_within_nios_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 8911 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540406473960 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios:nios2\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|resetrequest  " "Automatically promoted node nios:nios2\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1540406473960 ""}  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_qsys_0.v" 184 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios:nios2\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|resetrequest" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios:nios2|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 0 { 0 ""} 0 4749 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540406473960 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1540406476339 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1540406476361 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1540406476362 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1540406476391 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1540406476424 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1540406476447 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1540406476447 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1540406476470 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1540406476869 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1540406476972 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1540406476972 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "36 unused 2.5V 20 16 0 " "Number of I/O pins in group: 36 (unused VREF, 2.5V VCCIO, 20 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1540406477102 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1540406477102 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1540406477102 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 7 32 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540406477106 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 45 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540406477106 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540406477106 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540406477106 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 41 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540406477106 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 37 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540406477106 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540406477106 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540406477106 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1540406477106 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1540406477106 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540406478721 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1540406484602 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540406489797 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1540406489870 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1540406495567 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540406495567 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1540406498462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "34 X34_Y22 X44_Y32 " "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/Projects/SD/Problema_1/" { { 1 { 0 "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} { { 11 { 0 "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} 34 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1540406505181 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1540406505181 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540406506347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1540406506351 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1540406506351 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1540406506351 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.31 " "Total time spent on timing analysis during the Fitter is 2.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1540406506733 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1540406506891 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1540406508832 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1540406508953 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1540406511722 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540406515743 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Projects/SD/Problema_1/output_files/Problem_1.fit.smsg " "Generated suppressed messages file C:/Projects/SD/Problema_1/output_files/Problem_1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1540406520404 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 207 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 207 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5130 " "Peak virtual memory: 5130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540406524320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 24 15:42:04 2018 " "Processing ended: Wed Oct 24 15:42:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540406524320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540406524320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540406524320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1540406524320 ""}
