Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun May 17 22:57:00 2020
| Host         : ESL16 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Level_timing_summary_routed.rpt -pb Top_Level_timing_summary_routed.pb -rpx Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Level
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: BTNC_debouncer/pulse_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: BTND_debouncer/pulse_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PromptCounter/tmp_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PromptCounter/tmp_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: bit_counter0/tmpD_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: bit_counter1/tmpD_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: bit_counter2/tmpD_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: count_divider/out_clock_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: current_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: current_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: prompt_divider/out_clock_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: prompt_state_counter/pulse_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.241        0.000                      0                  329        0.187        0.000                      0                  329        4.500        0.000                       0                   178  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.241        0.000                      0                  329        0.187        0.000                      0                  329        4.500        0.000                       0                   178  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.241ns  (required time - arrival time)
  Source:                 BTNC_debouncer/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.782ns (23.125%)  route 2.600ns (76.875%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.318     4.250    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  BTNC_debouncer/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.341     4.591 r  BTNC_debouncer/count_reg[15]/Q
                         net (fo=2, routed)           0.617     5.207    BTNC_debouncer/count_reg_n_0_[15]
    SLICE_X1Y61          LUT4 (Prop_lut4_I0_O)        0.097     5.304 f  BTNC_debouncer/count[31]_i_5/O
                         net (fo=2, routed)           0.594     5.898    BTNC_debouncer/count[31]_i_5_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I4_O)        0.097     5.995 f  BTNC_debouncer/count[31]_i_2/O
                         net (fo=3, routed)           0.609     6.604    BTNC_debouncer/count[31]_i_2_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I2_O)        0.247     6.851 r  BTNC_debouncer/count[31]_i_1/O
                         net (fo=31, routed)          0.780     7.631    BTNC_debouncer/count[31]_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  BTNC_debouncer/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.214    13.992    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  BTNC_debouncer/count_reg[29]/C
                         clock pessimism              0.230    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.314    13.872    BTNC_debouncer/count_reg[29]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                  6.241    

Slack (MET) :             6.241ns  (required time - arrival time)
  Source:                 BTNC_debouncer/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.782ns (23.125%)  route 2.600ns (76.875%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.318     4.250    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  BTNC_debouncer/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.341     4.591 r  BTNC_debouncer/count_reg[15]/Q
                         net (fo=2, routed)           0.617     5.207    BTNC_debouncer/count_reg_n_0_[15]
    SLICE_X1Y61          LUT4 (Prop_lut4_I0_O)        0.097     5.304 f  BTNC_debouncer/count[31]_i_5/O
                         net (fo=2, routed)           0.594     5.898    BTNC_debouncer/count[31]_i_5_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I4_O)        0.097     5.995 f  BTNC_debouncer/count[31]_i_2/O
                         net (fo=3, routed)           0.609     6.604    BTNC_debouncer/count[31]_i_2_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I2_O)        0.247     6.851 r  BTNC_debouncer/count[31]_i_1/O
                         net (fo=31, routed)          0.780     7.631    BTNC_debouncer/count[31]_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  BTNC_debouncer/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.214    13.992    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  BTNC_debouncer/count_reg[30]/C
                         clock pessimism              0.230    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.314    13.872    BTNC_debouncer/count_reg[30]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                  6.241    

Slack (MET) :             6.241ns  (required time - arrival time)
  Source:                 BTNC_debouncer/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.782ns (23.125%)  route 2.600ns (76.875%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.318     4.250    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  BTNC_debouncer/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.341     4.591 r  BTNC_debouncer/count_reg[15]/Q
                         net (fo=2, routed)           0.617     5.207    BTNC_debouncer/count_reg_n_0_[15]
    SLICE_X1Y61          LUT4 (Prop_lut4_I0_O)        0.097     5.304 f  BTNC_debouncer/count[31]_i_5/O
                         net (fo=2, routed)           0.594     5.898    BTNC_debouncer/count[31]_i_5_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I4_O)        0.097     5.995 f  BTNC_debouncer/count[31]_i_2/O
                         net (fo=3, routed)           0.609     6.604    BTNC_debouncer/count[31]_i_2_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I2_O)        0.247     6.851 r  BTNC_debouncer/count[31]_i_1/O
                         net (fo=31, routed)          0.780     7.631    BTNC_debouncer/count[31]_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  BTNC_debouncer/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.214    13.992    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  BTNC_debouncer/count_reg[31]/C
                         clock pessimism              0.230    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.314    13.872    BTNC_debouncer/count_reg[31]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                  6.241    

Slack (MET) :             6.340ns  (required time - arrival time)
  Source:                 BTNC_debouncer/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.782ns (23.814%)  route 2.502ns (76.186%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 13.993 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.318     4.250    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  BTNC_debouncer/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.341     4.591 r  BTNC_debouncer/count_reg[15]/Q
                         net (fo=2, routed)           0.617     5.207    BTNC_debouncer/count_reg_n_0_[15]
    SLICE_X1Y61          LUT4 (Prop_lut4_I0_O)        0.097     5.304 f  BTNC_debouncer/count[31]_i_5/O
                         net (fo=2, routed)           0.594     5.898    BTNC_debouncer/count[31]_i_5_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I4_O)        0.097     5.995 f  BTNC_debouncer/count[31]_i_2/O
                         net (fo=3, routed)           0.609     6.604    BTNC_debouncer/count[31]_i_2_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I2_O)        0.247     6.851 r  BTNC_debouncer/count[31]_i_1/O
                         net (fo=31, routed)          0.683     7.533    BTNC_debouncer/count[31]_i_1_n_0
    SLICE_X0Y64          FDRE                                         r  BTNC_debouncer/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.215    13.993    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  BTNC_debouncer/count_reg[25]/C
                         clock pessimism              0.230    14.223    
                         clock uncertainty           -0.035    14.187    
    SLICE_X0Y64          FDRE (Setup_fdre_C_R)       -0.314    13.873    BTNC_debouncer/count_reg[25]
  -------------------------------------------------------------------
                         required time                         13.873    
                         arrival time                          -7.533    
  -------------------------------------------------------------------
                         slack                                  6.340    

Slack (MET) :             6.340ns  (required time - arrival time)
  Source:                 BTNC_debouncer/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.782ns (23.814%)  route 2.502ns (76.186%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 13.993 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.318     4.250    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  BTNC_debouncer/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.341     4.591 r  BTNC_debouncer/count_reg[15]/Q
                         net (fo=2, routed)           0.617     5.207    BTNC_debouncer/count_reg_n_0_[15]
    SLICE_X1Y61          LUT4 (Prop_lut4_I0_O)        0.097     5.304 f  BTNC_debouncer/count[31]_i_5/O
                         net (fo=2, routed)           0.594     5.898    BTNC_debouncer/count[31]_i_5_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I4_O)        0.097     5.995 f  BTNC_debouncer/count[31]_i_2/O
                         net (fo=3, routed)           0.609     6.604    BTNC_debouncer/count[31]_i_2_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I2_O)        0.247     6.851 r  BTNC_debouncer/count[31]_i_1/O
                         net (fo=31, routed)          0.683     7.533    BTNC_debouncer/count[31]_i_1_n_0
    SLICE_X0Y64          FDRE                                         r  BTNC_debouncer/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.215    13.993    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  BTNC_debouncer/count_reg[26]/C
                         clock pessimism              0.230    14.223    
                         clock uncertainty           -0.035    14.187    
    SLICE_X0Y64          FDRE (Setup_fdre_C_R)       -0.314    13.873    BTNC_debouncer/count_reg[26]
  -------------------------------------------------------------------
                         required time                         13.873    
                         arrival time                          -7.533    
  -------------------------------------------------------------------
                         slack                                  6.340    

Slack (MET) :             6.340ns  (required time - arrival time)
  Source:                 BTNC_debouncer/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.782ns (23.814%)  route 2.502ns (76.186%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 13.993 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.318     4.250    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  BTNC_debouncer/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.341     4.591 r  BTNC_debouncer/count_reg[15]/Q
                         net (fo=2, routed)           0.617     5.207    BTNC_debouncer/count_reg_n_0_[15]
    SLICE_X1Y61          LUT4 (Prop_lut4_I0_O)        0.097     5.304 f  BTNC_debouncer/count[31]_i_5/O
                         net (fo=2, routed)           0.594     5.898    BTNC_debouncer/count[31]_i_5_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I4_O)        0.097     5.995 f  BTNC_debouncer/count[31]_i_2/O
                         net (fo=3, routed)           0.609     6.604    BTNC_debouncer/count[31]_i_2_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I2_O)        0.247     6.851 r  BTNC_debouncer/count[31]_i_1/O
                         net (fo=31, routed)          0.683     7.533    BTNC_debouncer/count[31]_i_1_n_0
    SLICE_X0Y64          FDRE                                         r  BTNC_debouncer/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.215    13.993    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  BTNC_debouncer/count_reg[27]/C
                         clock pessimism              0.230    14.223    
                         clock uncertainty           -0.035    14.187    
    SLICE_X0Y64          FDRE (Setup_fdre_C_R)       -0.314    13.873    BTNC_debouncer/count_reg[27]
  -------------------------------------------------------------------
                         required time                         13.873    
                         arrival time                          -7.533    
  -------------------------------------------------------------------
                         slack                                  6.340    

Slack (MET) :             6.340ns  (required time - arrival time)
  Source:                 BTNC_debouncer/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.782ns (23.814%)  route 2.502ns (76.186%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 13.993 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.318     4.250    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  BTNC_debouncer/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.341     4.591 r  BTNC_debouncer/count_reg[15]/Q
                         net (fo=2, routed)           0.617     5.207    BTNC_debouncer/count_reg_n_0_[15]
    SLICE_X1Y61          LUT4 (Prop_lut4_I0_O)        0.097     5.304 f  BTNC_debouncer/count[31]_i_5/O
                         net (fo=2, routed)           0.594     5.898    BTNC_debouncer/count[31]_i_5_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I4_O)        0.097     5.995 f  BTNC_debouncer/count[31]_i_2/O
                         net (fo=3, routed)           0.609     6.604    BTNC_debouncer/count[31]_i_2_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I2_O)        0.247     6.851 r  BTNC_debouncer/count[31]_i_1/O
                         net (fo=31, routed)          0.683     7.533    BTNC_debouncer/count[31]_i_1_n_0
    SLICE_X0Y64          FDRE                                         r  BTNC_debouncer/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.215    13.993    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  BTNC_debouncer/count_reg[28]/C
                         clock pessimism              0.230    14.223    
                         clock uncertainty           -0.035    14.187    
    SLICE_X0Y64          FDRE (Setup_fdre_C_R)       -0.314    13.873    BTNC_debouncer/count_reg[28]
  -------------------------------------------------------------------
                         required time                         13.873    
                         arrival time                          -7.533    
  -------------------------------------------------------------------
                         slack                                  6.340    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 BTNC_debouncer/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.782ns (24.607%)  route 2.396ns (75.393%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.318     4.250    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  BTNC_debouncer/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.341     4.591 r  BTNC_debouncer/count_reg[15]/Q
                         net (fo=2, routed)           0.617     5.207    BTNC_debouncer/count_reg_n_0_[15]
    SLICE_X1Y61          LUT4 (Prop_lut4_I0_O)        0.097     5.304 f  BTNC_debouncer/count[31]_i_5/O
                         net (fo=2, routed)           0.594     5.898    BTNC_debouncer/count[31]_i_5_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I4_O)        0.097     5.995 f  BTNC_debouncer/count[31]_i_2/O
                         net (fo=3, routed)           0.609     6.604    BTNC_debouncer/count[31]_i_2_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I2_O)        0.247     6.851 r  BTNC_debouncer/count[31]_i_1/O
                         net (fo=31, routed)          0.577     7.427    BTNC_debouncer/count[31]_i_1_n_0
    SLICE_X0Y63          FDRE                                         r  BTNC_debouncer/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.216    13.994    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  BTNC_debouncer/count_reg[21]/C
                         clock pessimism              0.230    14.224    
                         clock uncertainty           -0.035    14.188    
    SLICE_X0Y63          FDRE (Setup_fdre_C_R)       -0.314    13.874    BTNC_debouncer/count_reg[21]
  -------------------------------------------------------------------
                         required time                         13.874    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 BTNC_debouncer/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.782ns (24.607%)  route 2.396ns (75.393%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.318     4.250    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  BTNC_debouncer/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.341     4.591 r  BTNC_debouncer/count_reg[15]/Q
                         net (fo=2, routed)           0.617     5.207    BTNC_debouncer/count_reg_n_0_[15]
    SLICE_X1Y61          LUT4 (Prop_lut4_I0_O)        0.097     5.304 f  BTNC_debouncer/count[31]_i_5/O
                         net (fo=2, routed)           0.594     5.898    BTNC_debouncer/count[31]_i_5_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I4_O)        0.097     5.995 f  BTNC_debouncer/count[31]_i_2/O
                         net (fo=3, routed)           0.609     6.604    BTNC_debouncer/count[31]_i_2_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I2_O)        0.247     6.851 r  BTNC_debouncer/count[31]_i_1/O
                         net (fo=31, routed)          0.577     7.427    BTNC_debouncer/count[31]_i_1_n_0
    SLICE_X0Y63          FDRE                                         r  BTNC_debouncer/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.216    13.994    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  BTNC_debouncer/count_reg[22]/C
                         clock pessimism              0.230    14.224    
                         clock uncertainty           -0.035    14.188    
    SLICE_X0Y63          FDRE (Setup_fdre_C_R)       -0.314    13.874    BTNC_debouncer/count_reg[22]
  -------------------------------------------------------------------
                         required time                         13.874    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 BTNC_debouncer/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNC_debouncer/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.782ns (24.607%)  route 2.396ns (75.393%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.318     4.250    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  BTNC_debouncer/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.341     4.591 r  BTNC_debouncer/count_reg[15]/Q
                         net (fo=2, routed)           0.617     5.207    BTNC_debouncer/count_reg_n_0_[15]
    SLICE_X1Y61          LUT4 (Prop_lut4_I0_O)        0.097     5.304 f  BTNC_debouncer/count[31]_i_5/O
                         net (fo=2, routed)           0.594     5.898    BTNC_debouncer/count[31]_i_5_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I4_O)        0.097     5.995 f  BTNC_debouncer/count[31]_i_2/O
                         net (fo=3, routed)           0.609     6.604    BTNC_debouncer/count[31]_i_2_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I2_O)        0.247     6.851 r  BTNC_debouncer/count[31]_i_1/O
                         net (fo=31, routed)          0.577     7.427    BTNC_debouncer/count[31]_i_1_n_0
    SLICE_X0Y63          FDRE                                         r  BTNC_debouncer/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.216    13.994    BTNC_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  BTNC_debouncer/count_reg[23]/C
                         clock pessimism              0.230    14.224    
                         clock uncertainty           -0.035    14.188    
    SLICE_X0Y63          FDRE (Setup_fdre_C_R)       -0.314    13.874    BTNC_debouncer/count_reg[23]
  -------------------------------------------------------------------
                         required time                         13.874    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                  6.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 prompt_state_counter/COUNT_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prompt_state_counter/COUNT_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.231ns (48.082%)  route 0.249ns (51.918%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.670     1.590    prompt_state_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y49          FDCE                                         r  prompt_state_counter/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.141     1.731 r  prompt_state_counter/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.191     1.922    prompt_state_counter/COUNT[3]
    SLICE_X3Y50          LUT5 (Prop_lut5_I3_O)        0.045     1.967 r  prompt_state_counter/COUNT[31]_i_4/O
                         net (fo=32, routed)          0.058     2.025    prompt_state_counter/COUNT[31]_i_4_n_0
    SLICE_X3Y50          LUT6 (Prop_lut6_I5_O)        0.045     2.070 r  prompt_state_counter/COUNT[5]_i_1/O
                         net (fo=1, routed)           0.000     2.070    prompt_state_counter/COUNT_0[5]
    SLICE_X3Y50          FDCE                                         r  prompt_state_counter/COUNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.878     2.043    prompt_state_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y50          FDCE                                         r  prompt_state_counter/COUNT_reg[5]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X3Y50          FDCE (Hold_fdce_C_D)         0.091     1.883    prompt_state_counter/COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 prompt_state_counter/COUNT_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prompt_state_counter/COUNT_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.745%)  route 0.439ns (70.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.604     1.523    prompt_state_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y52          FDCE                                         r  prompt_state_counter/COUNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  prompt_state_counter/COUNT_reg[13]/Q
                         net (fo=35, routed)          0.439     2.104    prompt_state_counter/COUNT[13]
    SLICE_X4Y49          LUT6 (Prop_lut6_I3_O)        0.045     2.149 r  prompt_state_counter/COUNT[3]_i_1/O
                         net (fo=1, routed)           0.000     2.149    prompt_state_counter/COUNT_0[3]
    SLICE_X4Y49          FDCE                                         r  prompt_state_counter/COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.947     2.112    prompt_state_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y49          FDCE                                         r  prompt_state_counter/COUNT_reg[3]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X4Y49          FDCE (Hold_fdce_C_D)         0.091     1.952    prompt_state_counter/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 prompt_state_counter/COUNT_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prompt_state_counter/COUNT_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.450%)  route 0.468ns (71.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.604     1.523    prompt_state_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y52          FDCE                                         r  prompt_state_counter/COUNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  prompt_state_counter/COUNT_reg[13]/Q
                         net (fo=35, routed)          0.468     2.132    prompt_state_counter/COUNT[13]
    SLICE_X3Y49          LUT6 (Prop_lut6_I3_O)        0.045     2.177 r  prompt_state_counter/COUNT[1]_i_1/O
                         net (fo=1, routed)           0.000     2.177    prompt_state_counter/COUNT_0[1]
    SLICE_X3Y49          FDCE                                         r  prompt_state_counter/COUNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.948     2.113    prompt_state_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y49          FDCE                                         r  prompt_state_counter/COUNT_reg[1]/C
                         clock pessimism             -0.250     1.862    
    SLICE_X3Y49          FDCE (Hold_fdce_C_D)         0.091     1.953    prompt_state_counter/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 prompt_state_counter/COUNT_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prompt_state_counter/COUNT_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.231ns (35.255%)  route 0.424ns (64.745%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.605     1.524    prompt_state_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y51          FDCE                                         r  prompt_state_counter/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  prompt_state_counter/COUNT_reg[7]/Q
                         net (fo=4, routed)           0.200     1.865    prompt_state_counter/COUNT[7]
    SLICE_X3Y51          LUT4 (Prop_lut4_I1_O)        0.045     1.910 r  prompt_state_counter/COUNT[31]_i_2/O
                         net (fo=32, routed)          0.225     2.135    prompt_state_counter/COUNT[31]_i_2_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I1_O)        0.045     2.180 r  prompt_state_counter/COUNT[4]_i_1/O
                         net (fo=1, routed)           0.000     2.180    prompt_state_counter/COUNT_0[4]
    SLICE_X3Y49          FDCE                                         r  prompt_state_counter/COUNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.948     2.113    prompt_state_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y49          FDCE                                         r  prompt_state_counter/COUNT_reg[4]/C
                         clock pessimism             -0.250     1.862    
    SLICE_X3Y49          FDCE (Hold_fdce_C_D)         0.092     1.954    prompt_state_counter/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 prompt_state_counter/COUNT_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prompt_state_counter/COUNT_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.284%)  route 0.150ns (44.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.604     1.523    prompt_state_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y51          FDCE                                         r  prompt_state_counter/COUNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  prompt_state_counter/COUNT_reg[12]/Q
                         net (fo=34, routed)          0.150     1.815    prompt_state_counter/COUNT[12]
    SLICE_X4Y50          LUT6 (Prop_lut6_I4_O)        0.045     1.860 r  prompt_state_counter/COUNT[8]_i_1/O
                         net (fo=1, routed)           0.000     1.860    prompt_state_counter/COUNT_0[8]
    SLICE_X4Y50          FDCE                                         r  prompt_state_counter/COUNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.875     2.040    prompt_state_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y50          FDCE                                         r  prompt_state_counter/COUNT_reg[8]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X4Y50          FDCE (Hold_fdce_C_D)         0.092     1.631    prompt_state_counter/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 prompt_state_counter/COUNT_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prompt_state_counter/COUNT_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.399%)  route 0.150ns (44.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.604     1.523    prompt_state_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y51          FDCE                                         r  prompt_state_counter/COUNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  prompt_state_counter/COUNT_reg[12]/Q
                         net (fo=34, routed)          0.150     1.814    prompt_state_counter/COUNT[12]
    SLICE_X4Y50          LUT6 (Prop_lut6_I4_O)        0.045     1.859 r  prompt_state_counter/COUNT[6]_i_1/O
                         net (fo=1, routed)           0.000     1.859    prompt_state_counter/COUNT_0[6]
    SLICE_X4Y50          FDCE                                         r  prompt_state_counter/COUNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.875     2.040    prompt_state_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y50          FDCE                                         r  prompt_state_counter/COUNT_reg[6]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X4Y50          FDCE (Hold_fdce_C_D)         0.091     1.630    prompt_state_counter/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 disp_divider/temp_clk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_divider/temp_clk_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.183ns (52.403%)  route 0.166ns (47.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.600     1.519    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  disp_divider/temp_clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  disp_divider/temp_clk_reg[0]/Q
                         net (fo=15, routed)          0.166     1.827    disp_divider/selector[0]
    SLICE_X7Y62          LUT3 (Prop_lut3_I0_O)        0.042     1.869 r  disp_divider/temp_clk[1]_i_1/O
                         net (fo=1, routed)           0.000     1.869    disp_divider/temp_clk[1]_i_1_n_0
    SLICE_X7Y62          FDRE                                         r  disp_divider/temp_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.870     2.035    disp_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  disp_divider/temp_clk_reg[1]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X7Y62          FDRE (Hold_fdre_C_D)         0.107     1.626    disp_divider/temp_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 prompt_state_counter/COUNT_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prompt_state_counter/COUNT_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.324%)  route 0.495ns (72.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.604     1.523    prompt_state_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y52          FDCE                                         r  prompt_state_counter/COUNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  prompt_state_counter/COUNT_reg[13]/Q
                         net (fo=35, routed)          0.495     2.159    prompt_state_counter/COUNT[13]
    SLICE_X3Y49          LUT6 (Prop_lut6_I3_O)        0.045     2.204 r  prompt_state_counter/COUNT[2]_i_1/O
                         net (fo=1, routed)           0.000     2.204    prompt_state_counter/COUNT_0[2]
    SLICE_X3Y49          FDCE                                         r  prompt_state_counter/COUNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.948     2.113    prompt_state_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y49          FDCE                                         r  prompt_state_counter/COUNT_reg[2]/C
                         clock pessimism             -0.250     1.862    
    SLICE_X3Y49          FDCE (Hold_fdce_C_D)         0.092     1.954    prompt_state_counter/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 BTND_debouncer/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTND_debouncer/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.242%)  route 0.169ns (44.758%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.603     1.522    BTND_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y57          FDRE                                         r  BTND_debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  BTND_debouncer/state_reg/Q
                         net (fo=35, routed)          0.169     1.856    BTND_debouncer/state_reg_n_0
    SLICE_X4Y57          LUT5 (Prop_lut5_I3_O)        0.045     1.901 r  BTND_debouncer/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.901    BTND_debouncer/count[0]_i_1_n_0
    SLICE_X4Y57          FDRE                                         r  BTND_debouncer/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.873     2.038    BTND_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  BTND_debouncer/count_reg[0]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X4Y57          FDRE (Hold_fdre_C_D)         0.091     1.649    BTND_debouncer/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 BTND_debouncer/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTND_debouncer/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.319%)  route 0.115ns (31.681%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.603     1.522    BTND_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y58          FDRE                                         r  BTND_debouncer/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  BTND_debouncer/count_reg[12]/Q
                         net (fo=3, routed)           0.115     1.779    BTND_debouncer/count_reg_n_0_[12]
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  BTND_debouncer/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.887    BTND_debouncer/count0_carry__1_n_4
    SLICE_X3Y58          FDRE                                         r  BTND_debouncer/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.876     2.041    BTND_debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y58          FDRE                                         r  BTND_debouncer/count_reg[12]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y58          FDRE (Hold_fdre_C_D)         0.105     1.627    BTND_debouncer/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y60     BTNC_debouncer/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y60     BTNC_debouncer/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y65     BTNC_debouncer/count_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y58     BTNC_debouncer/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y65     BTNC_debouncer/count_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y65     BTNC_debouncer/count_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y58     BTNC_debouncer/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y58     BTNC_debouncer/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y59     BTNC_debouncer/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     BTNC_debouncer/count_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     BTNC_debouncer/count_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     BTNC_debouncer/count_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y60     BTNC_debouncer/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y60     BTNC_debouncer/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60     BTNC_debouncer/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60     BTNC_debouncer/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58     BTNC_debouncer/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58     BTNC_debouncer/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58     BTNC_debouncer/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     BTNC_debouncer/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     BTNC_debouncer/count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     BTNC_debouncer/count_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y63     BTND_debouncer/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y63     BTND_debouncer/count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y63     BTND_debouncer/count_reg[31]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y61     count_divider/out_clock_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y62     disp_divider/temp_clk_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63     BTNC_debouncer/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63     BTNC_debouncer/count_reg[22]/C



