
blink_rtos_example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002444  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  08002554  08002554  00012554  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080025d0  080025d0  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  080025d0  080025d0  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  080025d0  080025d0  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080025d0  080025d0  000125d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080025d4  080025d4  000125d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  080025d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000fc8  20000010  080025e8  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000fd8  080025e8  00020fd8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000951a  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001c02  00000000  00000000  00029553  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000880  00000000  00000000  0002b158  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000798  00000000  00000000  0002b9d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00013d34  00000000  00000000  0002c170  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007602  00000000  00000000  0003fea4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006f012  00000000  00000000  000474a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000b64b8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002054  00000000  00000000  000b6534  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000010 	.word	0x20000010
 800012c:	00000000 	.word	0x00000000
 8000130:	0800253c 	.word	0x0800253c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000014 	.word	0x20000014
 800014c:	0800253c 	.word	0x0800253c

08000150 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0
 8000156:	60f8      	str	r0, [r7, #12]
 8000158:	60b9      	str	r1, [r7, #8]
 800015a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	4a06      	ldr	r2, [pc, #24]	; (8000178 <vApplicationGetIdleTaskMemory+0x28>)
 8000160:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	4a05      	ldr	r2, [pc, #20]	; (800017c <vApplicationGetIdleTaskMemory+0x2c>)
 8000166:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	2280      	movs	r2, #128	; 0x80
 800016c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 800016e:	bf00      	nop
 8000170:	3714      	adds	r7, #20
 8000172:	46bd      	mov	sp, r7
 8000174:	bc80      	pop	{r7}
 8000176:	4770      	bx	lr
 8000178:	2000002c 	.word	0x2000002c
 800017c:	20000080 	.word	0x20000080

08000180 <main>:
void led_pc13_task(void const * argument);
void led_pc14_task(void const * argument);
void *blink_function(void);

int main(void)
{
 8000180:	b5b0      	push	{r4, r5, r7, lr}
 8000182:	b08e      	sub	sp, #56	; 0x38
 8000184:	af00      	add	r7, sp, #0

  HAL_Init();
 8000186:	f000 fa01 	bl	800058c <HAL_Init>

  SystemClock_Config();
 800018a:	f000 f831 	bl	80001f0 <SystemClock_Config>

  MX_GPIO_Init();
 800018e:	f000 f86b 	bl	8000268 <MX_GPIO_Init>

  osThreadDef(pc13Task,led_pc13_task, osPriorityNormal, 0, 100);
 8000192:	4b13      	ldr	r3, [pc, #76]	; (80001e0 <main+0x60>)
 8000194:	f107 041c 	add.w	r4, r7, #28
 8000198:	461d      	mov	r5, r3
 800019a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800019c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800019e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001a2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  pc13TaskHandle = osThreadCreate(osThread(pc13Task), NULL);
 80001a6:	f107 031c 	add.w	r3, r7, #28
 80001aa:	2100      	movs	r1, #0
 80001ac:	4618      	mov	r0, r3
 80001ae:	f001 f8c5 	bl	800133c <osThreadCreate>
 80001b2:	4602      	mov	r2, r0
 80001b4:	4b0b      	ldr	r3, [pc, #44]	; (80001e4 <main+0x64>)
 80001b6:	601a      	str	r2, [r3, #0]


  osThreadDef(pc14Task,led_pc14_task, osPriorityNormal, 0, 100);
 80001b8:	4b0b      	ldr	r3, [pc, #44]	; (80001e8 <main+0x68>)
 80001ba:	463c      	mov	r4, r7
 80001bc:	461d      	mov	r5, r3
 80001be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80001c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80001c2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001c6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  pc14TaskHandle = osThreadCreate(osThread(pc14Task), NULL);
 80001ca:	463b      	mov	r3, r7
 80001cc:	2100      	movs	r1, #0
 80001ce:	4618      	mov	r0, r3
 80001d0:	f001 f8b4 	bl	800133c <osThreadCreate>
 80001d4:	4602      	mov	r2, r0
 80001d6:	4b05      	ldr	r3, [pc, #20]	; (80001ec <main+0x6c>)
 80001d8:	601a      	str	r2, [r3, #0]


  osKernelStart();
 80001da:	f001 f8a8 	bl	800132e <osKernelStart>

  while (1)
 80001de:	e7fe      	b.n	80001de <main+0x5e>
 80001e0:	08002560 	.word	0x08002560
 80001e4:	20000fcc 	.word	0x20000fcc
 80001e8:	08002588 	.word	0x08002588
 80001ec:	20000fd0 	.word	0x20000fd0

080001f0 <SystemClock_Config>:
  }

}

void SystemClock_Config(void)
{
 80001f0:	b580      	push	{r7, lr}
 80001f2:	b090      	sub	sp, #64	; 0x40
 80001f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001f6:	f107 0318 	add.w	r3, r7, #24
 80001fa:	2228      	movs	r2, #40	; 0x28
 80001fc:	2100      	movs	r1, #0
 80001fe:	4618      	mov	r0, r3
 8000200:	f002 f994 	bl	800252c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000204:	1d3b      	adds	r3, r7, #4
 8000206:	2200      	movs	r2, #0
 8000208:	601a      	str	r2, [r3, #0]
 800020a:	605a      	str	r2, [r3, #4]
 800020c:	609a      	str	r2, [r3, #8]
 800020e:	60da      	str	r2, [r3, #12]
 8000210:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000212:	2302      	movs	r3, #2
 8000214:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000216:	2301      	movs	r3, #1
 8000218:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800021a:	2310      	movs	r3, #16
 800021c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800021e:	2300      	movs	r3, #0
 8000220:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000222:	f107 0318 	add.w	r3, r7, #24
 8000226:	4618      	mov	r0, r3
 8000228:	f000 fc80 	bl	8000b2c <HAL_RCC_OscConfig>
 800022c:	4603      	mov	r3, r0
 800022e:	2b00      	cmp	r3, #0
 8000230:	d001      	beq.n	8000236 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000232:	f000 f8ed 	bl	8000410 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000236:	230f      	movs	r3, #15
 8000238:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800023a:	2300      	movs	r3, #0
 800023c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800023e:	2300      	movs	r3, #0
 8000240:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000242:	2300      	movs	r3, #0
 8000244:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000246:	2300      	movs	r3, #0
 8000248:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800024a:	1d3b      	adds	r3, r7, #4
 800024c:	2100      	movs	r1, #0
 800024e:	4618      	mov	r0, r3
 8000250:	f000 feec 	bl	800102c <HAL_RCC_ClockConfig>
 8000254:	4603      	mov	r3, r0
 8000256:	2b00      	cmp	r3, #0
 8000258:	d001      	beq.n	800025e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800025a:	f000 f8d9 	bl	8000410 <Error_Handler>
  }
}
 800025e:	bf00      	nop
 8000260:	3740      	adds	r7, #64	; 0x40
 8000262:	46bd      	mov	sp, r7
 8000264:	bd80      	pop	{r7, pc}
	...

08000268 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000268:	b580      	push	{r7, lr}
 800026a:	b08a      	sub	sp, #40	; 0x28
 800026c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800026e:	f107 0314 	add.w	r3, r7, #20
 8000272:	2200      	movs	r2, #0
 8000274:	601a      	str	r2, [r3, #0]
 8000276:	605a      	str	r2, [r3, #4]
 8000278:	609a      	str	r2, [r3, #8]
 800027a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800027c:	4b46      	ldr	r3, [pc, #280]	; (8000398 <MX_GPIO_Init+0x130>)
 800027e:	699b      	ldr	r3, [r3, #24]
 8000280:	4a45      	ldr	r2, [pc, #276]	; (8000398 <MX_GPIO_Init+0x130>)
 8000282:	f043 0310 	orr.w	r3, r3, #16
 8000286:	6193      	str	r3, [r2, #24]
 8000288:	4b43      	ldr	r3, [pc, #268]	; (8000398 <MX_GPIO_Init+0x130>)
 800028a:	699b      	ldr	r3, [r3, #24]
 800028c:	f003 0310 	and.w	r3, r3, #16
 8000290:	613b      	str	r3, [r7, #16]
 8000292:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000294:	4b40      	ldr	r3, [pc, #256]	; (8000398 <MX_GPIO_Init+0x130>)
 8000296:	699b      	ldr	r3, [r3, #24]
 8000298:	4a3f      	ldr	r2, [pc, #252]	; (8000398 <MX_GPIO_Init+0x130>)
 800029a:	f043 0320 	orr.w	r3, r3, #32
 800029e:	6193      	str	r3, [r2, #24]
 80002a0:	4b3d      	ldr	r3, [pc, #244]	; (8000398 <MX_GPIO_Init+0x130>)
 80002a2:	699b      	ldr	r3, [r3, #24]
 80002a4:	f003 0320 	and.w	r3, r3, #32
 80002a8:	60fb      	str	r3, [r7, #12]
 80002aa:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002ac:	4b3a      	ldr	r3, [pc, #232]	; (8000398 <MX_GPIO_Init+0x130>)
 80002ae:	699b      	ldr	r3, [r3, #24]
 80002b0:	4a39      	ldr	r2, [pc, #228]	; (8000398 <MX_GPIO_Init+0x130>)
 80002b2:	f043 0304 	orr.w	r3, r3, #4
 80002b6:	6193      	str	r3, [r2, #24]
 80002b8:	4b37      	ldr	r3, [pc, #220]	; (8000398 <MX_GPIO_Init+0x130>)
 80002ba:	699b      	ldr	r3, [r3, #24]
 80002bc:	f003 0304 	and.w	r3, r3, #4
 80002c0:	60bb      	str	r3, [r7, #8]
 80002c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002c4:	4b34      	ldr	r3, [pc, #208]	; (8000398 <MX_GPIO_Init+0x130>)
 80002c6:	699b      	ldr	r3, [r3, #24]
 80002c8:	4a33      	ldr	r2, [pc, #204]	; (8000398 <MX_GPIO_Init+0x130>)
 80002ca:	f043 0308 	orr.w	r3, r3, #8
 80002ce:	6193      	str	r3, [r2, #24]
 80002d0:	4b31      	ldr	r3, [pc, #196]	; (8000398 <MX_GPIO_Init+0x130>)
 80002d2:	699b      	ldr	r3, [r3, #24]
 80002d4:	f003 0308 	and.w	r3, r3, #8
 80002d8:	607b      	str	r3, [r7, #4]
 80002da:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80002dc:	4b2e      	ldr	r3, [pc, #184]	; (8000398 <MX_GPIO_Init+0x130>)
 80002de:	699b      	ldr	r3, [r3, #24]
 80002e0:	4a2d      	ldr	r2, [pc, #180]	; (8000398 <MX_GPIO_Init+0x130>)
 80002e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80002e6:	6193      	str	r3, [r2, #24]
 80002e8:	4b2b      	ldr	r3, [pc, #172]	; (8000398 <MX_GPIO_Init+0x130>)
 80002ea:	699b      	ldr	r3, [r3, #24]
 80002ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80002f0:	603b      	str	r3, [r7, #0]
 80002f2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80002f4:	2200      	movs	r2, #0
 80002f6:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 80002fa:	4828      	ldr	r0, [pc, #160]	; (800039c <MX_GPIO_Init+0x134>)
 80002fc:	f000 fbe6 	bl	8000acc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8000300:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8000304:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000306:	2301      	movs	r3, #1
 8000308:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800030a:	2300      	movs	r3, #0
 800030c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800030e:	2302      	movs	r3, #2
 8000310:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000312:	f107 0314 	add.w	r3, r7, #20
 8000316:	4619      	mov	r1, r3
 8000318:	4820      	ldr	r0, [pc, #128]	; (800039c <MX_GPIO_Init+0x134>)
 800031a:	f000 fa7d 	bl	8000818 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800031e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000322:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000324:	2303      	movs	r3, #3
 8000326:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000328:	f107 0314 	add.w	r3, r7, #20
 800032c:	4619      	mov	r1, r3
 800032e:	481b      	ldr	r0, [pc, #108]	; (800039c <MX_GPIO_Init+0x134>)
 8000330:	f000 fa72 	bl	8000818 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000334:	2303      	movs	r3, #3
 8000336:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000338:	2303      	movs	r3, #3
 800033a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800033c:	f107 0314 	add.w	r3, r7, #20
 8000340:	4619      	mov	r1, r3
 8000342:	4817      	ldr	r0, [pc, #92]	; (80003a0 <MX_GPIO_Init+0x138>)
 8000344:	f000 fa68 	bl	8000818 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3 
                           PA4 PA5 PA6 PA7 
                           PA8 PA9 PA10 PA11 
                           PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8000348:	f649 73ff 	movw	r3, #40959	; 0x9fff
 800034c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7 
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
                          |GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800034e:	2303      	movs	r3, #3
 8000350:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000352:	f107 0314 	add.w	r3, r7, #20
 8000356:	4619      	mov	r1, r3
 8000358:	4812      	ldr	r0, [pc, #72]	; (80003a4 <MX_GPIO_Init+0x13c>)
 800035a:	f000 fa5d 	bl	8000818 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10 
                           PB11 PB12 PB13 PB14 
                           PB15 PB3 PB4 PB5 
                           PB6 PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10 
 800035e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000362:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 
                          |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000364:	2303      	movs	r3, #3
 8000366:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000368:	f107 0314 	add.w	r3, r7, #20
 800036c:	4619      	mov	r1, r3
 800036e:	480e      	ldr	r0, [pc, #56]	; (80003a8 <MX_GPIO_Init+0x140>)
 8000370:	f000 fa52 	bl	8000818 <HAL_GPIO_Init>

  /*Configure peripheral I/O remapping */
  __HAL_AFIO_REMAP_PD01_ENABLE();
 8000374:	4b0d      	ldr	r3, [pc, #52]	; (80003ac <MX_GPIO_Init+0x144>)
 8000376:	685b      	ldr	r3, [r3, #4]
 8000378:	627b      	str	r3, [r7, #36]	; 0x24
 800037a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800037c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000380:	627b      	str	r3, [r7, #36]	; 0x24
 8000382:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000384:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000388:	627b      	str	r3, [r7, #36]	; 0x24
 800038a:	4a08      	ldr	r2, [pc, #32]	; (80003ac <MX_GPIO_Init+0x144>)
 800038c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800038e:	6053      	str	r3, [r2, #4]

}
 8000390:	bf00      	nop
 8000392:	3728      	adds	r7, #40	; 0x28
 8000394:	46bd      	mov	sp, r7
 8000396:	bd80      	pop	{r7, pc}
 8000398:	40021000 	.word	0x40021000
 800039c:	40011000 	.word	0x40011000
 80003a0:	40011400 	.word	0x40011400
 80003a4:	40010800 	.word	0x40010800
 80003a8:	40010c00 	.word	0x40010c00
 80003ac:	40010000 	.word	0x40010000

080003b0 <led_pc13_task>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void led_pc13_task(void const * argument)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b084      	sub	sp, #16
 80003b4:	af00      	add	r7, sp, #0
 80003b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80003b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003bc:	4806      	ldr	r0, [pc, #24]	; (80003d8 <led_pc13_task+0x28>)
 80003be:	f000 fb9d 	bl	8000afc <HAL_GPIO_TogglePin>
	  		  		for(int x=0; x<80000;x+=2);
 80003c2:	2300      	movs	r3, #0
 80003c4:	60fb      	str	r3, [r7, #12]
 80003c6:	e002      	b.n	80003ce <led_pc13_task+0x1e>
 80003c8:	68fb      	ldr	r3, [r7, #12]
 80003ca:	3302      	adds	r3, #2
 80003cc:	60fb      	str	r3, [r7, #12]
 80003ce:	68fb      	ldr	r3, [r7, #12]
 80003d0:	4a02      	ldr	r2, [pc, #8]	; (80003dc <led_pc13_task+0x2c>)
 80003d2:	4293      	cmp	r3, r2
 80003d4:	ddf8      	ble.n	80003c8 <led_pc13_task+0x18>
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80003d6:	e7ef      	b.n	80003b8 <led_pc13_task+0x8>
 80003d8:	40011000 	.word	0x40011000
 80003dc:	0001387f 	.word	0x0001387f

080003e0 <led_pc14_task>:
  }
  /* USER CODE END 5 */ 
}

void led_pc14_task(void const * argument)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	b084      	sub	sp, #16
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_14);
 80003e8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80003ec:	4806      	ldr	r0, [pc, #24]	; (8000408 <led_pc14_task+0x28>)
 80003ee:	f000 fb85 	bl	8000afc <HAL_GPIO_TogglePin>
	  		  		for(int x=0; x<80000;x++);
 80003f2:	2300      	movs	r3, #0
 80003f4:	60fb      	str	r3, [r7, #12]
 80003f6:	e002      	b.n	80003fe <led_pc14_task+0x1e>
 80003f8:	68fb      	ldr	r3, [r7, #12]
 80003fa:	3301      	adds	r3, #1
 80003fc:	60fb      	str	r3, [r7, #12]
 80003fe:	68fb      	ldr	r3, [r7, #12]
 8000400:	4a02      	ldr	r2, [pc, #8]	; (800040c <led_pc14_task+0x2c>)
 8000402:	4293      	cmp	r3, r2
 8000404:	ddf8      	ble.n	80003f8 <led_pc14_task+0x18>
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_14);
 8000406:	e7ef      	b.n	80003e8 <led_pc14_task+0x8>
 8000408:	40011000 	.word	0x40011000
 800040c:	0001387f 	.word	0x0001387f

08000410 <Error_Handler>:

  }
  /* USER CODE END 5 */
}
void Error_Handler(void)
{
 8000410:	b480      	push	{r7}
 8000412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000414:	bf00      	nop
 8000416:	46bd      	mov	sp, r7
 8000418:	bc80      	pop	{r7}
 800041a:	4770      	bx	lr

0800041c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800041c:	b580      	push	{r7, lr}
 800041e:	b084      	sub	sp, #16
 8000420:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000422:	4b18      	ldr	r3, [pc, #96]	; (8000484 <HAL_MspInit+0x68>)
 8000424:	699b      	ldr	r3, [r3, #24]
 8000426:	4a17      	ldr	r2, [pc, #92]	; (8000484 <HAL_MspInit+0x68>)
 8000428:	f043 0301 	orr.w	r3, r3, #1
 800042c:	6193      	str	r3, [r2, #24]
 800042e:	4b15      	ldr	r3, [pc, #84]	; (8000484 <HAL_MspInit+0x68>)
 8000430:	699b      	ldr	r3, [r3, #24]
 8000432:	f003 0301 	and.w	r3, r3, #1
 8000436:	60bb      	str	r3, [r7, #8]
 8000438:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800043a:	4b12      	ldr	r3, [pc, #72]	; (8000484 <HAL_MspInit+0x68>)
 800043c:	69db      	ldr	r3, [r3, #28]
 800043e:	4a11      	ldr	r2, [pc, #68]	; (8000484 <HAL_MspInit+0x68>)
 8000440:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000444:	61d3      	str	r3, [r2, #28]
 8000446:	4b0f      	ldr	r3, [pc, #60]	; (8000484 <HAL_MspInit+0x68>)
 8000448:	69db      	ldr	r3, [r3, #28]
 800044a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800044e:	607b      	str	r3, [r7, #4]
 8000450:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000452:	2200      	movs	r2, #0
 8000454:	210f      	movs	r1, #15
 8000456:	f06f 0001 	mvn.w	r0, #1
 800045a:	f000 f9b4 	bl	80007c6 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800045e:	4b0a      	ldr	r3, [pc, #40]	; (8000488 <HAL_MspInit+0x6c>)
 8000460:	685b      	ldr	r3, [r3, #4]
 8000462:	60fb      	str	r3, [r7, #12]
 8000464:	68fb      	ldr	r3, [r7, #12]
 8000466:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800046a:	60fb      	str	r3, [r7, #12]
 800046c:	68fb      	ldr	r3, [r7, #12]
 800046e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000472:	60fb      	str	r3, [r7, #12]
 8000474:	4a04      	ldr	r2, [pc, #16]	; (8000488 <HAL_MspInit+0x6c>)
 8000476:	68fb      	ldr	r3, [r7, #12]
 8000478:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800047a:	bf00      	nop
 800047c:	3710      	adds	r7, #16
 800047e:	46bd      	mov	sp, r7
 8000480:	bd80      	pop	{r7, pc}
 8000482:	bf00      	nop
 8000484:	40021000 	.word	0x40021000
 8000488:	40010000 	.word	0x40010000

0800048c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800048c:	b480      	push	{r7}
 800048e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000490:	bf00      	nop
 8000492:	46bd      	mov	sp, r7
 8000494:	bc80      	pop	{r7}
 8000496:	4770      	bx	lr

08000498 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000498:	b480      	push	{r7}
 800049a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800049c:	e7fe      	b.n	800049c <HardFault_Handler+0x4>

0800049e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800049e:	b480      	push	{r7}
 80004a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004a2:	e7fe      	b.n	80004a2 <MemManage_Handler+0x4>

080004a4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004a4:	b480      	push	{r7}
 80004a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004a8:	e7fe      	b.n	80004a8 <BusFault_Handler+0x4>

080004aa <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004aa:	b480      	push	{r7}
 80004ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004ae:	e7fe      	b.n	80004ae <UsageFault_Handler+0x4>

080004b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004b0:	b480      	push	{r7}
 80004b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80004b4:	bf00      	nop
 80004b6:	46bd      	mov	sp, r7
 80004b8:	bc80      	pop	{r7}
 80004ba:	4770      	bx	lr

080004bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004c0:	f000 f8aa 	bl	8000618 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80004c4:	f001 fc78 	bl	8001db8 <xTaskGetSchedulerState>
 80004c8:	4603      	mov	r3, r0
 80004ca:	2b01      	cmp	r3, #1
 80004cc:	d001      	beq.n	80004d2 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80004ce:	f001 fdf3 	bl	80020b8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004d2:	bf00      	nop
 80004d4:	bd80      	pop	{r7, pc}
	...

080004d8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80004d8:	b480      	push	{r7}
 80004da:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80004dc:	4b15      	ldr	r3, [pc, #84]	; (8000534 <SystemInit+0x5c>)
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	4a14      	ldr	r2, [pc, #80]	; (8000534 <SystemInit+0x5c>)
 80004e2:	f043 0301 	orr.w	r3, r3, #1
 80004e6:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80004e8:	4b12      	ldr	r3, [pc, #72]	; (8000534 <SystemInit+0x5c>)
 80004ea:	685a      	ldr	r2, [r3, #4]
 80004ec:	4911      	ldr	r1, [pc, #68]	; (8000534 <SystemInit+0x5c>)
 80004ee:	4b12      	ldr	r3, [pc, #72]	; (8000538 <SystemInit+0x60>)
 80004f0:	4013      	ands	r3, r2
 80004f2:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80004f4:	4b0f      	ldr	r3, [pc, #60]	; (8000534 <SystemInit+0x5c>)
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	4a0e      	ldr	r2, [pc, #56]	; (8000534 <SystemInit+0x5c>)
 80004fa:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80004fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000502:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000504:	4b0b      	ldr	r3, [pc, #44]	; (8000534 <SystemInit+0x5c>)
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	4a0a      	ldr	r2, [pc, #40]	; (8000534 <SystemInit+0x5c>)
 800050a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800050e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000510:	4b08      	ldr	r3, [pc, #32]	; (8000534 <SystemInit+0x5c>)
 8000512:	685b      	ldr	r3, [r3, #4]
 8000514:	4a07      	ldr	r2, [pc, #28]	; (8000534 <SystemInit+0x5c>)
 8000516:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800051a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800051c:	4b05      	ldr	r3, [pc, #20]	; (8000534 <SystemInit+0x5c>)
 800051e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000522:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000524:	4b05      	ldr	r3, [pc, #20]	; (800053c <SystemInit+0x64>)
 8000526:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800052a:	609a      	str	r2, [r3, #8]
#endif 
}
 800052c:	bf00      	nop
 800052e:	46bd      	mov	sp, r7
 8000530:	bc80      	pop	{r7}
 8000532:	4770      	bx	lr
 8000534:	40021000 	.word	0x40021000
 8000538:	f8ff0000 	.word	0xf8ff0000
 800053c:	e000ed00 	.word	0xe000ed00

08000540 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000540:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000542:	e003      	b.n	800054c <LoopCopyDataInit>

08000544 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000544:	4b0b      	ldr	r3, [pc, #44]	; (8000574 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000546:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000548:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800054a:	3104      	adds	r1, #4

0800054c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800054c:	480a      	ldr	r0, [pc, #40]	; (8000578 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800054e:	4b0b      	ldr	r3, [pc, #44]	; (800057c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000550:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000552:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000554:	d3f6      	bcc.n	8000544 <CopyDataInit>
  ldr r2, =_sbss
 8000556:	4a0a      	ldr	r2, [pc, #40]	; (8000580 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000558:	e002      	b.n	8000560 <LoopFillZerobss>

0800055a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800055a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800055c:	f842 3b04 	str.w	r3, [r2], #4

08000560 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000560:	4b08      	ldr	r3, [pc, #32]	; (8000584 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000562:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000564:	d3f9      	bcc.n	800055a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000566:	f7ff ffb7 	bl	80004d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800056a:	f001 ffbb 	bl	80024e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800056e:	f7ff fe07 	bl	8000180 <main>
  bx lr
 8000572:	4770      	bx	lr
  ldr r3, =_sidata
 8000574:	080025d8 	.word	0x080025d8
  ldr r0, =_sdata
 8000578:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800057c:	20000010 	.word	0x20000010
  ldr r2, =_sbss
 8000580:	20000010 	.word	0x20000010
  ldr r3, = _ebss
 8000584:	20000fd8 	.word	0x20000fd8

08000588 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000588:	e7fe      	b.n	8000588 <ADC1_2_IRQHandler>
	...

0800058c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000590:	4b08      	ldr	r3, [pc, #32]	; (80005b4 <HAL_Init+0x28>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	4a07      	ldr	r2, [pc, #28]	; (80005b4 <HAL_Init+0x28>)
 8000596:	f043 0310 	orr.w	r3, r3, #16
 800059a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800059c:	2003      	movs	r0, #3
 800059e:	f000 f907 	bl	80007b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005a2:	200f      	movs	r0, #15
 80005a4:	f000 f808 	bl	80005b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005a8:	f7ff ff38 	bl	800041c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005ac:	2300      	movs	r3, #0
}
 80005ae:	4618      	mov	r0, r3
 80005b0:	bd80      	pop	{r7, pc}
 80005b2:	bf00      	nop
 80005b4:	40022000 	.word	0x40022000

080005b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b082      	sub	sp, #8
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005c0:	4b12      	ldr	r3, [pc, #72]	; (800060c <HAL_InitTick+0x54>)
 80005c2:	681a      	ldr	r2, [r3, #0]
 80005c4:	4b12      	ldr	r3, [pc, #72]	; (8000610 <HAL_InitTick+0x58>)
 80005c6:	781b      	ldrb	r3, [r3, #0]
 80005c8:	4619      	mov	r1, r3
 80005ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80005d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80005d6:	4618      	mov	r0, r3
 80005d8:	f000 f911 	bl	80007fe <HAL_SYSTICK_Config>
 80005dc:	4603      	mov	r3, r0
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d001      	beq.n	80005e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80005e2:	2301      	movs	r3, #1
 80005e4:	e00e      	b.n	8000604 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	2b0f      	cmp	r3, #15
 80005ea:	d80a      	bhi.n	8000602 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005ec:	2200      	movs	r2, #0
 80005ee:	6879      	ldr	r1, [r7, #4]
 80005f0:	f04f 30ff 	mov.w	r0, #4294967295
 80005f4:	f000 f8e7 	bl	80007c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005f8:	4a06      	ldr	r2, [pc, #24]	; (8000614 <HAL_InitTick+0x5c>)
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80005fe:	2300      	movs	r3, #0
 8000600:	e000      	b.n	8000604 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000602:	2301      	movs	r3, #1
}
 8000604:	4618      	mov	r0, r3
 8000606:	3708      	adds	r7, #8
 8000608:	46bd      	mov	sp, r7
 800060a:	bd80      	pop	{r7, pc}
 800060c:	20000000 	.word	0x20000000
 8000610:	20000008 	.word	0x20000008
 8000614:	20000004 	.word	0x20000004

08000618 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000618:	b480      	push	{r7}
 800061a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800061c:	4b05      	ldr	r3, [pc, #20]	; (8000634 <HAL_IncTick+0x1c>)
 800061e:	781b      	ldrb	r3, [r3, #0]
 8000620:	461a      	mov	r2, r3
 8000622:	4b05      	ldr	r3, [pc, #20]	; (8000638 <HAL_IncTick+0x20>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	4413      	add	r3, r2
 8000628:	4a03      	ldr	r2, [pc, #12]	; (8000638 <HAL_IncTick+0x20>)
 800062a:	6013      	str	r3, [r2, #0]
}
 800062c:	bf00      	nop
 800062e:	46bd      	mov	sp, r7
 8000630:	bc80      	pop	{r7}
 8000632:	4770      	bx	lr
 8000634:	20000008 	.word	0x20000008
 8000638:	20000fd4 	.word	0x20000fd4

0800063c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800063c:	b480      	push	{r7}
 800063e:	af00      	add	r7, sp, #0
  return uwTick;
 8000640:	4b02      	ldr	r3, [pc, #8]	; (800064c <HAL_GetTick+0x10>)
 8000642:	681b      	ldr	r3, [r3, #0]
}
 8000644:	4618      	mov	r0, r3
 8000646:	46bd      	mov	sp, r7
 8000648:	bc80      	pop	{r7}
 800064a:	4770      	bx	lr
 800064c:	20000fd4 	.word	0x20000fd4

08000650 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000650:	b480      	push	{r7}
 8000652:	b085      	sub	sp, #20
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	f003 0307 	and.w	r3, r3, #7
 800065e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000660:	4b0c      	ldr	r3, [pc, #48]	; (8000694 <__NVIC_SetPriorityGrouping+0x44>)
 8000662:	68db      	ldr	r3, [r3, #12]
 8000664:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000666:	68ba      	ldr	r2, [r7, #8]
 8000668:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800066c:	4013      	ands	r3, r2
 800066e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000674:	68bb      	ldr	r3, [r7, #8]
 8000676:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000678:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800067c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000680:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000682:	4a04      	ldr	r2, [pc, #16]	; (8000694 <__NVIC_SetPriorityGrouping+0x44>)
 8000684:	68bb      	ldr	r3, [r7, #8]
 8000686:	60d3      	str	r3, [r2, #12]
}
 8000688:	bf00      	nop
 800068a:	3714      	adds	r7, #20
 800068c:	46bd      	mov	sp, r7
 800068e:	bc80      	pop	{r7}
 8000690:	4770      	bx	lr
 8000692:	bf00      	nop
 8000694:	e000ed00 	.word	0xe000ed00

08000698 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000698:	b480      	push	{r7}
 800069a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800069c:	4b04      	ldr	r3, [pc, #16]	; (80006b0 <__NVIC_GetPriorityGrouping+0x18>)
 800069e:	68db      	ldr	r3, [r3, #12]
 80006a0:	0a1b      	lsrs	r3, r3, #8
 80006a2:	f003 0307 	and.w	r3, r3, #7
}
 80006a6:	4618      	mov	r0, r3
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bc80      	pop	{r7}
 80006ac:	4770      	bx	lr
 80006ae:	bf00      	nop
 80006b0:	e000ed00 	.word	0xe000ed00

080006b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006b4:	b480      	push	{r7}
 80006b6:	b083      	sub	sp, #12
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	4603      	mov	r3, r0
 80006bc:	6039      	str	r1, [r7, #0]
 80006be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	db0a      	blt.n	80006de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006c8:	683b      	ldr	r3, [r7, #0]
 80006ca:	b2da      	uxtb	r2, r3
 80006cc:	490c      	ldr	r1, [pc, #48]	; (8000700 <__NVIC_SetPriority+0x4c>)
 80006ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006d2:	0112      	lsls	r2, r2, #4
 80006d4:	b2d2      	uxtb	r2, r2
 80006d6:	440b      	add	r3, r1
 80006d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006dc:	e00a      	b.n	80006f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006de:	683b      	ldr	r3, [r7, #0]
 80006e0:	b2da      	uxtb	r2, r3
 80006e2:	4908      	ldr	r1, [pc, #32]	; (8000704 <__NVIC_SetPriority+0x50>)
 80006e4:	79fb      	ldrb	r3, [r7, #7]
 80006e6:	f003 030f 	and.w	r3, r3, #15
 80006ea:	3b04      	subs	r3, #4
 80006ec:	0112      	lsls	r2, r2, #4
 80006ee:	b2d2      	uxtb	r2, r2
 80006f0:	440b      	add	r3, r1
 80006f2:	761a      	strb	r2, [r3, #24]
}
 80006f4:	bf00      	nop
 80006f6:	370c      	adds	r7, #12
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bc80      	pop	{r7}
 80006fc:	4770      	bx	lr
 80006fe:	bf00      	nop
 8000700:	e000e100 	.word	0xe000e100
 8000704:	e000ed00 	.word	0xe000ed00

08000708 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000708:	b480      	push	{r7}
 800070a:	b089      	sub	sp, #36	; 0x24
 800070c:	af00      	add	r7, sp, #0
 800070e:	60f8      	str	r0, [r7, #12]
 8000710:	60b9      	str	r1, [r7, #8]
 8000712:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000714:	68fb      	ldr	r3, [r7, #12]
 8000716:	f003 0307 	and.w	r3, r3, #7
 800071a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800071c:	69fb      	ldr	r3, [r7, #28]
 800071e:	f1c3 0307 	rsb	r3, r3, #7
 8000722:	2b04      	cmp	r3, #4
 8000724:	bf28      	it	cs
 8000726:	2304      	movcs	r3, #4
 8000728:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800072a:	69fb      	ldr	r3, [r7, #28]
 800072c:	3304      	adds	r3, #4
 800072e:	2b06      	cmp	r3, #6
 8000730:	d902      	bls.n	8000738 <NVIC_EncodePriority+0x30>
 8000732:	69fb      	ldr	r3, [r7, #28]
 8000734:	3b03      	subs	r3, #3
 8000736:	e000      	b.n	800073a <NVIC_EncodePriority+0x32>
 8000738:	2300      	movs	r3, #0
 800073a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800073c:	f04f 32ff 	mov.w	r2, #4294967295
 8000740:	69bb      	ldr	r3, [r7, #24]
 8000742:	fa02 f303 	lsl.w	r3, r2, r3
 8000746:	43da      	mvns	r2, r3
 8000748:	68bb      	ldr	r3, [r7, #8]
 800074a:	401a      	ands	r2, r3
 800074c:	697b      	ldr	r3, [r7, #20]
 800074e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000750:	f04f 31ff 	mov.w	r1, #4294967295
 8000754:	697b      	ldr	r3, [r7, #20]
 8000756:	fa01 f303 	lsl.w	r3, r1, r3
 800075a:	43d9      	mvns	r1, r3
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000760:	4313      	orrs	r3, r2
         );
}
 8000762:	4618      	mov	r0, r3
 8000764:	3724      	adds	r7, #36	; 0x24
 8000766:	46bd      	mov	sp, r7
 8000768:	bc80      	pop	{r7}
 800076a:	4770      	bx	lr

0800076c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b082      	sub	sp, #8
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	3b01      	subs	r3, #1
 8000778:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800077c:	d301      	bcc.n	8000782 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800077e:	2301      	movs	r3, #1
 8000780:	e00f      	b.n	80007a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000782:	4a0a      	ldr	r2, [pc, #40]	; (80007ac <SysTick_Config+0x40>)
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	3b01      	subs	r3, #1
 8000788:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800078a:	210f      	movs	r1, #15
 800078c:	f04f 30ff 	mov.w	r0, #4294967295
 8000790:	f7ff ff90 	bl	80006b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000794:	4b05      	ldr	r3, [pc, #20]	; (80007ac <SysTick_Config+0x40>)
 8000796:	2200      	movs	r2, #0
 8000798:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800079a:	4b04      	ldr	r3, [pc, #16]	; (80007ac <SysTick_Config+0x40>)
 800079c:	2207      	movs	r2, #7
 800079e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007a0:	2300      	movs	r3, #0
}
 80007a2:	4618      	mov	r0, r3
 80007a4:	3708      	adds	r7, #8
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	bf00      	nop
 80007ac:	e000e010 	.word	0xe000e010

080007b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b082      	sub	sp, #8
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007b8:	6878      	ldr	r0, [r7, #4]
 80007ba:	f7ff ff49 	bl	8000650 <__NVIC_SetPriorityGrouping>
}
 80007be:	bf00      	nop
 80007c0:	3708      	adds	r7, #8
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}

080007c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80007c6:	b580      	push	{r7, lr}
 80007c8:	b086      	sub	sp, #24
 80007ca:	af00      	add	r7, sp, #0
 80007cc:	4603      	mov	r3, r0
 80007ce:	60b9      	str	r1, [r7, #8]
 80007d0:	607a      	str	r2, [r7, #4]
 80007d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80007d4:	2300      	movs	r3, #0
 80007d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80007d8:	f7ff ff5e 	bl	8000698 <__NVIC_GetPriorityGrouping>
 80007dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007de:	687a      	ldr	r2, [r7, #4]
 80007e0:	68b9      	ldr	r1, [r7, #8]
 80007e2:	6978      	ldr	r0, [r7, #20]
 80007e4:	f7ff ff90 	bl	8000708 <NVIC_EncodePriority>
 80007e8:	4602      	mov	r2, r0
 80007ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007ee:	4611      	mov	r1, r2
 80007f0:	4618      	mov	r0, r3
 80007f2:	f7ff ff5f 	bl	80006b4 <__NVIC_SetPriority>
}
 80007f6:	bf00      	nop
 80007f8:	3718      	adds	r7, #24
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}

080007fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007fe:	b580      	push	{r7, lr}
 8000800:	b082      	sub	sp, #8
 8000802:	af00      	add	r7, sp, #0
 8000804:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000806:	6878      	ldr	r0, [r7, #4]
 8000808:	f7ff ffb0 	bl	800076c <SysTick_Config>
 800080c:	4603      	mov	r3, r0
}
 800080e:	4618      	mov	r0, r3
 8000810:	3708      	adds	r7, #8
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
	...

08000818 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000818:	b480      	push	{r7}
 800081a:	b08b      	sub	sp, #44	; 0x2c
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
 8000820:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000822:	2300      	movs	r3, #0
 8000824:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000826:	2300      	movs	r3, #0
 8000828:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800082a:	e127      	b.n	8000a7c <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800082c:	2201      	movs	r2, #1
 800082e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000830:	fa02 f303 	lsl.w	r3, r2, r3
 8000834:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000836:	683b      	ldr	r3, [r7, #0]
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	69fa      	ldr	r2, [r7, #28]
 800083c:	4013      	ands	r3, r2
 800083e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000840:	69ba      	ldr	r2, [r7, #24]
 8000842:	69fb      	ldr	r3, [r7, #28]
 8000844:	429a      	cmp	r2, r3
 8000846:	f040 8116 	bne.w	8000a76 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800084a:	683b      	ldr	r3, [r7, #0]
 800084c:	685b      	ldr	r3, [r3, #4]
 800084e:	2b12      	cmp	r3, #18
 8000850:	d034      	beq.n	80008bc <HAL_GPIO_Init+0xa4>
 8000852:	2b12      	cmp	r3, #18
 8000854:	d80d      	bhi.n	8000872 <HAL_GPIO_Init+0x5a>
 8000856:	2b02      	cmp	r3, #2
 8000858:	d02b      	beq.n	80008b2 <HAL_GPIO_Init+0x9a>
 800085a:	2b02      	cmp	r3, #2
 800085c:	d804      	bhi.n	8000868 <HAL_GPIO_Init+0x50>
 800085e:	2b00      	cmp	r3, #0
 8000860:	d031      	beq.n	80008c6 <HAL_GPIO_Init+0xae>
 8000862:	2b01      	cmp	r3, #1
 8000864:	d01c      	beq.n	80008a0 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000866:	e048      	b.n	80008fa <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000868:	2b03      	cmp	r3, #3
 800086a:	d043      	beq.n	80008f4 <HAL_GPIO_Init+0xdc>
 800086c:	2b11      	cmp	r3, #17
 800086e:	d01b      	beq.n	80008a8 <HAL_GPIO_Init+0x90>
          break;
 8000870:	e043      	b.n	80008fa <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000872:	4a89      	ldr	r2, [pc, #548]	; (8000a98 <HAL_GPIO_Init+0x280>)
 8000874:	4293      	cmp	r3, r2
 8000876:	d026      	beq.n	80008c6 <HAL_GPIO_Init+0xae>
 8000878:	4a87      	ldr	r2, [pc, #540]	; (8000a98 <HAL_GPIO_Init+0x280>)
 800087a:	4293      	cmp	r3, r2
 800087c:	d806      	bhi.n	800088c <HAL_GPIO_Init+0x74>
 800087e:	4a87      	ldr	r2, [pc, #540]	; (8000a9c <HAL_GPIO_Init+0x284>)
 8000880:	4293      	cmp	r3, r2
 8000882:	d020      	beq.n	80008c6 <HAL_GPIO_Init+0xae>
 8000884:	4a86      	ldr	r2, [pc, #536]	; (8000aa0 <HAL_GPIO_Init+0x288>)
 8000886:	4293      	cmp	r3, r2
 8000888:	d01d      	beq.n	80008c6 <HAL_GPIO_Init+0xae>
          break;
 800088a:	e036      	b.n	80008fa <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800088c:	4a85      	ldr	r2, [pc, #532]	; (8000aa4 <HAL_GPIO_Init+0x28c>)
 800088e:	4293      	cmp	r3, r2
 8000890:	d019      	beq.n	80008c6 <HAL_GPIO_Init+0xae>
 8000892:	4a85      	ldr	r2, [pc, #532]	; (8000aa8 <HAL_GPIO_Init+0x290>)
 8000894:	4293      	cmp	r3, r2
 8000896:	d016      	beq.n	80008c6 <HAL_GPIO_Init+0xae>
 8000898:	4a84      	ldr	r2, [pc, #528]	; (8000aac <HAL_GPIO_Init+0x294>)
 800089a:	4293      	cmp	r3, r2
 800089c:	d013      	beq.n	80008c6 <HAL_GPIO_Init+0xae>
          break;
 800089e:	e02c      	b.n	80008fa <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80008a0:	683b      	ldr	r3, [r7, #0]
 80008a2:	68db      	ldr	r3, [r3, #12]
 80008a4:	623b      	str	r3, [r7, #32]
          break;
 80008a6:	e028      	b.n	80008fa <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80008a8:	683b      	ldr	r3, [r7, #0]
 80008aa:	68db      	ldr	r3, [r3, #12]
 80008ac:	3304      	adds	r3, #4
 80008ae:	623b      	str	r3, [r7, #32]
          break;
 80008b0:	e023      	b.n	80008fa <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80008b2:	683b      	ldr	r3, [r7, #0]
 80008b4:	68db      	ldr	r3, [r3, #12]
 80008b6:	3308      	adds	r3, #8
 80008b8:	623b      	str	r3, [r7, #32]
          break;
 80008ba:	e01e      	b.n	80008fa <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80008bc:	683b      	ldr	r3, [r7, #0]
 80008be:	68db      	ldr	r3, [r3, #12]
 80008c0:	330c      	adds	r3, #12
 80008c2:	623b      	str	r3, [r7, #32]
          break;
 80008c4:	e019      	b.n	80008fa <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80008c6:	683b      	ldr	r3, [r7, #0]
 80008c8:	689b      	ldr	r3, [r3, #8]
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d102      	bne.n	80008d4 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80008ce:	2304      	movs	r3, #4
 80008d0:	623b      	str	r3, [r7, #32]
          break;
 80008d2:	e012      	b.n	80008fa <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	689b      	ldr	r3, [r3, #8]
 80008d8:	2b01      	cmp	r3, #1
 80008da:	d105      	bne.n	80008e8 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80008dc:	2308      	movs	r3, #8
 80008de:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	69fa      	ldr	r2, [r7, #28]
 80008e4:	611a      	str	r2, [r3, #16]
          break;
 80008e6:	e008      	b.n	80008fa <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80008e8:	2308      	movs	r3, #8
 80008ea:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	69fa      	ldr	r2, [r7, #28]
 80008f0:	615a      	str	r2, [r3, #20]
          break;
 80008f2:	e002      	b.n	80008fa <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80008f4:	2300      	movs	r3, #0
 80008f6:	623b      	str	r3, [r7, #32]
          break;
 80008f8:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80008fa:	69bb      	ldr	r3, [r7, #24]
 80008fc:	2bff      	cmp	r3, #255	; 0xff
 80008fe:	d801      	bhi.n	8000904 <HAL_GPIO_Init+0xec>
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	e001      	b.n	8000908 <HAL_GPIO_Init+0xf0>
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	3304      	adds	r3, #4
 8000908:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800090a:	69bb      	ldr	r3, [r7, #24]
 800090c:	2bff      	cmp	r3, #255	; 0xff
 800090e:	d802      	bhi.n	8000916 <HAL_GPIO_Init+0xfe>
 8000910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000912:	009b      	lsls	r3, r3, #2
 8000914:	e002      	b.n	800091c <HAL_GPIO_Init+0x104>
 8000916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000918:	3b08      	subs	r3, #8
 800091a:	009b      	lsls	r3, r3, #2
 800091c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800091e:	697b      	ldr	r3, [r7, #20]
 8000920:	681a      	ldr	r2, [r3, #0]
 8000922:	210f      	movs	r1, #15
 8000924:	693b      	ldr	r3, [r7, #16]
 8000926:	fa01 f303 	lsl.w	r3, r1, r3
 800092a:	43db      	mvns	r3, r3
 800092c:	401a      	ands	r2, r3
 800092e:	6a39      	ldr	r1, [r7, #32]
 8000930:	693b      	ldr	r3, [r7, #16]
 8000932:	fa01 f303 	lsl.w	r3, r1, r3
 8000936:	431a      	orrs	r2, r3
 8000938:	697b      	ldr	r3, [r7, #20]
 800093a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800093c:	683b      	ldr	r3, [r7, #0]
 800093e:	685b      	ldr	r3, [r3, #4]
 8000940:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000944:	2b00      	cmp	r3, #0
 8000946:	f000 8096 	beq.w	8000a76 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800094a:	4b59      	ldr	r3, [pc, #356]	; (8000ab0 <HAL_GPIO_Init+0x298>)
 800094c:	699b      	ldr	r3, [r3, #24]
 800094e:	4a58      	ldr	r2, [pc, #352]	; (8000ab0 <HAL_GPIO_Init+0x298>)
 8000950:	f043 0301 	orr.w	r3, r3, #1
 8000954:	6193      	str	r3, [r2, #24]
 8000956:	4b56      	ldr	r3, [pc, #344]	; (8000ab0 <HAL_GPIO_Init+0x298>)
 8000958:	699b      	ldr	r3, [r3, #24]
 800095a:	f003 0301 	and.w	r3, r3, #1
 800095e:	60bb      	str	r3, [r7, #8]
 8000960:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000962:	4a54      	ldr	r2, [pc, #336]	; (8000ab4 <HAL_GPIO_Init+0x29c>)
 8000964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000966:	089b      	lsrs	r3, r3, #2
 8000968:	3302      	adds	r3, #2
 800096a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800096e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000972:	f003 0303 	and.w	r3, r3, #3
 8000976:	009b      	lsls	r3, r3, #2
 8000978:	220f      	movs	r2, #15
 800097a:	fa02 f303 	lsl.w	r3, r2, r3
 800097e:	43db      	mvns	r3, r3
 8000980:	68fa      	ldr	r2, [r7, #12]
 8000982:	4013      	ands	r3, r2
 8000984:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	4a4b      	ldr	r2, [pc, #300]	; (8000ab8 <HAL_GPIO_Init+0x2a0>)
 800098a:	4293      	cmp	r3, r2
 800098c:	d013      	beq.n	80009b6 <HAL_GPIO_Init+0x19e>
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	4a4a      	ldr	r2, [pc, #296]	; (8000abc <HAL_GPIO_Init+0x2a4>)
 8000992:	4293      	cmp	r3, r2
 8000994:	d00d      	beq.n	80009b2 <HAL_GPIO_Init+0x19a>
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	4a49      	ldr	r2, [pc, #292]	; (8000ac0 <HAL_GPIO_Init+0x2a8>)
 800099a:	4293      	cmp	r3, r2
 800099c:	d007      	beq.n	80009ae <HAL_GPIO_Init+0x196>
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	4a48      	ldr	r2, [pc, #288]	; (8000ac4 <HAL_GPIO_Init+0x2ac>)
 80009a2:	4293      	cmp	r3, r2
 80009a4:	d101      	bne.n	80009aa <HAL_GPIO_Init+0x192>
 80009a6:	2303      	movs	r3, #3
 80009a8:	e006      	b.n	80009b8 <HAL_GPIO_Init+0x1a0>
 80009aa:	2304      	movs	r3, #4
 80009ac:	e004      	b.n	80009b8 <HAL_GPIO_Init+0x1a0>
 80009ae:	2302      	movs	r3, #2
 80009b0:	e002      	b.n	80009b8 <HAL_GPIO_Init+0x1a0>
 80009b2:	2301      	movs	r3, #1
 80009b4:	e000      	b.n	80009b8 <HAL_GPIO_Init+0x1a0>
 80009b6:	2300      	movs	r3, #0
 80009b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80009ba:	f002 0203 	and.w	r2, r2, #3
 80009be:	0092      	lsls	r2, r2, #2
 80009c0:	4093      	lsls	r3, r2
 80009c2:	68fa      	ldr	r2, [r7, #12]
 80009c4:	4313      	orrs	r3, r2
 80009c6:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80009c8:	493a      	ldr	r1, [pc, #232]	; (8000ab4 <HAL_GPIO_Init+0x29c>)
 80009ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009cc:	089b      	lsrs	r3, r3, #2
 80009ce:	3302      	adds	r3, #2
 80009d0:	68fa      	ldr	r2, [r7, #12]
 80009d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80009d6:	683b      	ldr	r3, [r7, #0]
 80009d8:	685b      	ldr	r3, [r3, #4]
 80009da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d006      	beq.n	80009f0 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80009e2:	4b39      	ldr	r3, [pc, #228]	; (8000ac8 <HAL_GPIO_Init+0x2b0>)
 80009e4:	681a      	ldr	r2, [r3, #0]
 80009e6:	4938      	ldr	r1, [pc, #224]	; (8000ac8 <HAL_GPIO_Init+0x2b0>)
 80009e8:	69bb      	ldr	r3, [r7, #24]
 80009ea:	4313      	orrs	r3, r2
 80009ec:	600b      	str	r3, [r1, #0]
 80009ee:	e006      	b.n	80009fe <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80009f0:	4b35      	ldr	r3, [pc, #212]	; (8000ac8 <HAL_GPIO_Init+0x2b0>)
 80009f2:	681a      	ldr	r2, [r3, #0]
 80009f4:	69bb      	ldr	r3, [r7, #24]
 80009f6:	43db      	mvns	r3, r3
 80009f8:	4933      	ldr	r1, [pc, #204]	; (8000ac8 <HAL_GPIO_Init+0x2b0>)
 80009fa:	4013      	ands	r3, r2
 80009fc:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	685b      	ldr	r3, [r3, #4]
 8000a02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d006      	beq.n	8000a18 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000a0a:	4b2f      	ldr	r3, [pc, #188]	; (8000ac8 <HAL_GPIO_Init+0x2b0>)
 8000a0c:	685a      	ldr	r2, [r3, #4]
 8000a0e:	492e      	ldr	r1, [pc, #184]	; (8000ac8 <HAL_GPIO_Init+0x2b0>)
 8000a10:	69bb      	ldr	r3, [r7, #24]
 8000a12:	4313      	orrs	r3, r2
 8000a14:	604b      	str	r3, [r1, #4]
 8000a16:	e006      	b.n	8000a26 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000a18:	4b2b      	ldr	r3, [pc, #172]	; (8000ac8 <HAL_GPIO_Init+0x2b0>)
 8000a1a:	685a      	ldr	r2, [r3, #4]
 8000a1c:	69bb      	ldr	r3, [r7, #24]
 8000a1e:	43db      	mvns	r3, r3
 8000a20:	4929      	ldr	r1, [pc, #164]	; (8000ac8 <HAL_GPIO_Init+0x2b0>)
 8000a22:	4013      	ands	r3, r2
 8000a24:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a26:	683b      	ldr	r3, [r7, #0]
 8000a28:	685b      	ldr	r3, [r3, #4]
 8000a2a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d006      	beq.n	8000a40 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000a32:	4b25      	ldr	r3, [pc, #148]	; (8000ac8 <HAL_GPIO_Init+0x2b0>)
 8000a34:	689a      	ldr	r2, [r3, #8]
 8000a36:	4924      	ldr	r1, [pc, #144]	; (8000ac8 <HAL_GPIO_Init+0x2b0>)
 8000a38:	69bb      	ldr	r3, [r7, #24]
 8000a3a:	4313      	orrs	r3, r2
 8000a3c:	608b      	str	r3, [r1, #8]
 8000a3e:	e006      	b.n	8000a4e <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000a40:	4b21      	ldr	r3, [pc, #132]	; (8000ac8 <HAL_GPIO_Init+0x2b0>)
 8000a42:	689a      	ldr	r2, [r3, #8]
 8000a44:	69bb      	ldr	r3, [r7, #24]
 8000a46:	43db      	mvns	r3, r3
 8000a48:	491f      	ldr	r1, [pc, #124]	; (8000ac8 <HAL_GPIO_Init+0x2b0>)
 8000a4a:	4013      	ands	r3, r2
 8000a4c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	685b      	ldr	r3, [r3, #4]
 8000a52:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d006      	beq.n	8000a68 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000a5a:	4b1b      	ldr	r3, [pc, #108]	; (8000ac8 <HAL_GPIO_Init+0x2b0>)
 8000a5c:	68da      	ldr	r2, [r3, #12]
 8000a5e:	491a      	ldr	r1, [pc, #104]	; (8000ac8 <HAL_GPIO_Init+0x2b0>)
 8000a60:	69bb      	ldr	r3, [r7, #24]
 8000a62:	4313      	orrs	r3, r2
 8000a64:	60cb      	str	r3, [r1, #12]
 8000a66:	e006      	b.n	8000a76 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000a68:	4b17      	ldr	r3, [pc, #92]	; (8000ac8 <HAL_GPIO_Init+0x2b0>)
 8000a6a:	68da      	ldr	r2, [r3, #12]
 8000a6c:	69bb      	ldr	r3, [r7, #24]
 8000a6e:	43db      	mvns	r3, r3
 8000a70:	4915      	ldr	r1, [pc, #84]	; (8000ac8 <HAL_GPIO_Init+0x2b0>)
 8000a72:	4013      	ands	r3, r2
 8000a74:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a78:	3301      	adds	r3, #1
 8000a7a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	681a      	ldr	r2, [r3, #0]
 8000a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a82:	fa22 f303 	lsr.w	r3, r2, r3
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	f47f aed0 	bne.w	800082c <HAL_GPIO_Init+0x14>
  }
}
 8000a8c:	bf00      	nop
 8000a8e:	372c      	adds	r7, #44	; 0x2c
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bc80      	pop	{r7}
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop
 8000a98:	10210000 	.word	0x10210000
 8000a9c:	10110000 	.word	0x10110000
 8000aa0:	10120000 	.word	0x10120000
 8000aa4:	10310000 	.word	0x10310000
 8000aa8:	10320000 	.word	0x10320000
 8000aac:	10220000 	.word	0x10220000
 8000ab0:	40021000 	.word	0x40021000
 8000ab4:	40010000 	.word	0x40010000
 8000ab8:	40010800 	.word	0x40010800
 8000abc:	40010c00 	.word	0x40010c00
 8000ac0:	40011000 	.word	0x40011000
 8000ac4:	40011400 	.word	0x40011400
 8000ac8:	40010400 	.word	0x40010400

08000acc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000acc:	b480      	push	{r7}
 8000ace:	b083      	sub	sp, #12
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
 8000ad4:	460b      	mov	r3, r1
 8000ad6:	807b      	strh	r3, [r7, #2]
 8000ad8:	4613      	mov	r3, r2
 8000ada:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000adc:	787b      	ldrb	r3, [r7, #1]
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d003      	beq.n	8000aea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000ae2:	887a      	ldrh	r2, [r7, #2]
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000ae8:	e003      	b.n	8000af2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000aea:	887b      	ldrh	r3, [r7, #2]
 8000aec:	041a      	lsls	r2, r3, #16
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	611a      	str	r2, [r3, #16]
}
 8000af2:	bf00      	nop
 8000af4:	370c      	adds	r7, #12
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bc80      	pop	{r7}
 8000afa:	4770      	bx	lr

08000afc <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000afc:	b480      	push	{r7}
 8000afe:	b083      	sub	sp, #12
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
 8000b04:	460b      	mov	r3, r1
 8000b06:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	68da      	ldr	r2, [r3, #12]
 8000b0c:	887b      	ldrh	r3, [r7, #2]
 8000b0e:	4013      	ands	r3, r2
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d003      	beq.n	8000b1c <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000b14:	887a      	ldrh	r2, [r7, #2]
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8000b1a:	e002      	b.n	8000b22 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000b1c:	887a      	ldrh	r2, [r7, #2]
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	611a      	str	r2, [r3, #16]
}
 8000b22:	bf00      	nop
 8000b24:	370c      	adds	r7, #12
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bc80      	pop	{r7}
 8000b2a:	4770      	bx	lr

08000b2c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b086      	sub	sp, #24
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d101      	bne.n	8000b3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	e26c      	b.n	8001018 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	f003 0301 	and.w	r3, r3, #1
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	f000 8087 	beq.w	8000c5a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000b4c:	4b92      	ldr	r3, [pc, #584]	; (8000d98 <HAL_RCC_OscConfig+0x26c>)
 8000b4e:	685b      	ldr	r3, [r3, #4]
 8000b50:	f003 030c 	and.w	r3, r3, #12
 8000b54:	2b04      	cmp	r3, #4
 8000b56:	d00c      	beq.n	8000b72 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000b58:	4b8f      	ldr	r3, [pc, #572]	; (8000d98 <HAL_RCC_OscConfig+0x26c>)
 8000b5a:	685b      	ldr	r3, [r3, #4]
 8000b5c:	f003 030c 	and.w	r3, r3, #12
 8000b60:	2b08      	cmp	r3, #8
 8000b62:	d112      	bne.n	8000b8a <HAL_RCC_OscConfig+0x5e>
 8000b64:	4b8c      	ldr	r3, [pc, #560]	; (8000d98 <HAL_RCC_OscConfig+0x26c>)
 8000b66:	685b      	ldr	r3, [r3, #4]
 8000b68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b70:	d10b      	bne.n	8000b8a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b72:	4b89      	ldr	r3, [pc, #548]	; (8000d98 <HAL_RCC_OscConfig+0x26c>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d06c      	beq.n	8000c58 <HAL_RCC_OscConfig+0x12c>
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	685b      	ldr	r3, [r3, #4]
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d168      	bne.n	8000c58 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000b86:	2301      	movs	r3, #1
 8000b88:	e246      	b.n	8001018 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	685b      	ldr	r3, [r3, #4]
 8000b8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b92:	d106      	bne.n	8000ba2 <HAL_RCC_OscConfig+0x76>
 8000b94:	4b80      	ldr	r3, [pc, #512]	; (8000d98 <HAL_RCC_OscConfig+0x26c>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	4a7f      	ldr	r2, [pc, #508]	; (8000d98 <HAL_RCC_OscConfig+0x26c>)
 8000b9a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b9e:	6013      	str	r3, [r2, #0]
 8000ba0:	e02e      	b.n	8000c00 <HAL_RCC_OscConfig+0xd4>
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	685b      	ldr	r3, [r3, #4]
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d10c      	bne.n	8000bc4 <HAL_RCC_OscConfig+0x98>
 8000baa:	4b7b      	ldr	r3, [pc, #492]	; (8000d98 <HAL_RCC_OscConfig+0x26c>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	4a7a      	ldr	r2, [pc, #488]	; (8000d98 <HAL_RCC_OscConfig+0x26c>)
 8000bb0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000bb4:	6013      	str	r3, [r2, #0]
 8000bb6:	4b78      	ldr	r3, [pc, #480]	; (8000d98 <HAL_RCC_OscConfig+0x26c>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	4a77      	ldr	r2, [pc, #476]	; (8000d98 <HAL_RCC_OscConfig+0x26c>)
 8000bbc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000bc0:	6013      	str	r3, [r2, #0]
 8000bc2:	e01d      	b.n	8000c00 <HAL_RCC_OscConfig+0xd4>
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	685b      	ldr	r3, [r3, #4]
 8000bc8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000bcc:	d10c      	bne.n	8000be8 <HAL_RCC_OscConfig+0xbc>
 8000bce:	4b72      	ldr	r3, [pc, #456]	; (8000d98 <HAL_RCC_OscConfig+0x26c>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	4a71      	ldr	r2, [pc, #452]	; (8000d98 <HAL_RCC_OscConfig+0x26c>)
 8000bd4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000bd8:	6013      	str	r3, [r2, #0]
 8000bda:	4b6f      	ldr	r3, [pc, #444]	; (8000d98 <HAL_RCC_OscConfig+0x26c>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	4a6e      	ldr	r2, [pc, #440]	; (8000d98 <HAL_RCC_OscConfig+0x26c>)
 8000be0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000be4:	6013      	str	r3, [r2, #0]
 8000be6:	e00b      	b.n	8000c00 <HAL_RCC_OscConfig+0xd4>
 8000be8:	4b6b      	ldr	r3, [pc, #428]	; (8000d98 <HAL_RCC_OscConfig+0x26c>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	4a6a      	ldr	r2, [pc, #424]	; (8000d98 <HAL_RCC_OscConfig+0x26c>)
 8000bee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000bf2:	6013      	str	r3, [r2, #0]
 8000bf4:	4b68      	ldr	r3, [pc, #416]	; (8000d98 <HAL_RCC_OscConfig+0x26c>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4a67      	ldr	r2, [pc, #412]	; (8000d98 <HAL_RCC_OscConfig+0x26c>)
 8000bfa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000bfe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	685b      	ldr	r3, [r3, #4]
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d013      	beq.n	8000c30 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c08:	f7ff fd18 	bl	800063c <HAL_GetTick>
 8000c0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c0e:	e008      	b.n	8000c22 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c10:	f7ff fd14 	bl	800063c <HAL_GetTick>
 8000c14:	4602      	mov	r2, r0
 8000c16:	693b      	ldr	r3, [r7, #16]
 8000c18:	1ad3      	subs	r3, r2, r3
 8000c1a:	2b64      	cmp	r3, #100	; 0x64
 8000c1c:	d901      	bls.n	8000c22 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000c1e:	2303      	movs	r3, #3
 8000c20:	e1fa      	b.n	8001018 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c22:	4b5d      	ldr	r3, [pc, #372]	; (8000d98 <HAL_RCC_OscConfig+0x26c>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d0f0      	beq.n	8000c10 <HAL_RCC_OscConfig+0xe4>
 8000c2e:	e014      	b.n	8000c5a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c30:	f7ff fd04 	bl	800063c <HAL_GetTick>
 8000c34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c36:	e008      	b.n	8000c4a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c38:	f7ff fd00 	bl	800063c <HAL_GetTick>
 8000c3c:	4602      	mov	r2, r0
 8000c3e:	693b      	ldr	r3, [r7, #16]
 8000c40:	1ad3      	subs	r3, r2, r3
 8000c42:	2b64      	cmp	r3, #100	; 0x64
 8000c44:	d901      	bls.n	8000c4a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000c46:	2303      	movs	r3, #3
 8000c48:	e1e6      	b.n	8001018 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c4a:	4b53      	ldr	r3, [pc, #332]	; (8000d98 <HAL_RCC_OscConfig+0x26c>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d1f0      	bne.n	8000c38 <HAL_RCC_OscConfig+0x10c>
 8000c56:	e000      	b.n	8000c5a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	f003 0302 	and.w	r3, r3, #2
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d063      	beq.n	8000d2e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000c66:	4b4c      	ldr	r3, [pc, #304]	; (8000d98 <HAL_RCC_OscConfig+0x26c>)
 8000c68:	685b      	ldr	r3, [r3, #4]
 8000c6a:	f003 030c 	and.w	r3, r3, #12
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d00b      	beq.n	8000c8a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000c72:	4b49      	ldr	r3, [pc, #292]	; (8000d98 <HAL_RCC_OscConfig+0x26c>)
 8000c74:	685b      	ldr	r3, [r3, #4]
 8000c76:	f003 030c 	and.w	r3, r3, #12
 8000c7a:	2b08      	cmp	r3, #8
 8000c7c:	d11c      	bne.n	8000cb8 <HAL_RCC_OscConfig+0x18c>
 8000c7e:	4b46      	ldr	r3, [pc, #280]	; (8000d98 <HAL_RCC_OscConfig+0x26c>)
 8000c80:	685b      	ldr	r3, [r3, #4]
 8000c82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d116      	bne.n	8000cb8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c8a:	4b43      	ldr	r3, [pc, #268]	; (8000d98 <HAL_RCC_OscConfig+0x26c>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	f003 0302 	and.w	r3, r3, #2
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d005      	beq.n	8000ca2 <HAL_RCC_OscConfig+0x176>
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	691b      	ldr	r3, [r3, #16]
 8000c9a:	2b01      	cmp	r3, #1
 8000c9c:	d001      	beq.n	8000ca2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	e1ba      	b.n	8001018 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ca2:	4b3d      	ldr	r3, [pc, #244]	; (8000d98 <HAL_RCC_OscConfig+0x26c>)
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	695b      	ldr	r3, [r3, #20]
 8000cae:	00db      	lsls	r3, r3, #3
 8000cb0:	4939      	ldr	r1, [pc, #228]	; (8000d98 <HAL_RCC_OscConfig+0x26c>)
 8000cb2:	4313      	orrs	r3, r2
 8000cb4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000cb6:	e03a      	b.n	8000d2e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	691b      	ldr	r3, [r3, #16]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d020      	beq.n	8000d02 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000cc0:	4b36      	ldr	r3, [pc, #216]	; (8000d9c <HAL_RCC_OscConfig+0x270>)
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cc6:	f7ff fcb9 	bl	800063c <HAL_GetTick>
 8000cca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ccc:	e008      	b.n	8000ce0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000cce:	f7ff fcb5 	bl	800063c <HAL_GetTick>
 8000cd2:	4602      	mov	r2, r0
 8000cd4:	693b      	ldr	r3, [r7, #16]
 8000cd6:	1ad3      	subs	r3, r2, r3
 8000cd8:	2b02      	cmp	r3, #2
 8000cda:	d901      	bls.n	8000ce0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000cdc:	2303      	movs	r3, #3
 8000cde:	e19b      	b.n	8001018 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ce0:	4b2d      	ldr	r3, [pc, #180]	; (8000d98 <HAL_RCC_OscConfig+0x26c>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	f003 0302 	and.w	r3, r3, #2
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d0f0      	beq.n	8000cce <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cec:	4b2a      	ldr	r3, [pc, #168]	; (8000d98 <HAL_RCC_OscConfig+0x26c>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	695b      	ldr	r3, [r3, #20]
 8000cf8:	00db      	lsls	r3, r3, #3
 8000cfa:	4927      	ldr	r1, [pc, #156]	; (8000d98 <HAL_RCC_OscConfig+0x26c>)
 8000cfc:	4313      	orrs	r3, r2
 8000cfe:	600b      	str	r3, [r1, #0]
 8000d00:	e015      	b.n	8000d2e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d02:	4b26      	ldr	r3, [pc, #152]	; (8000d9c <HAL_RCC_OscConfig+0x270>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d08:	f7ff fc98 	bl	800063c <HAL_GetTick>
 8000d0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d0e:	e008      	b.n	8000d22 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d10:	f7ff fc94 	bl	800063c <HAL_GetTick>
 8000d14:	4602      	mov	r2, r0
 8000d16:	693b      	ldr	r3, [r7, #16]
 8000d18:	1ad3      	subs	r3, r2, r3
 8000d1a:	2b02      	cmp	r3, #2
 8000d1c:	d901      	bls.n	8000d22 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000d1e:	2303      	movs	r3, #3
 8000d20:	e17a      	b.n	8001018 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d22:	4b1d      	ldr	r3, [pc, #116]	; (8000d98 <HAL_RCC_OscConfig+0x26c>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	f003 0302 	and.w	r3, r3, #2
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d1f0      	bne.n	8000d10 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	f003 0308 	and.w	r3, r3, #8
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d03a      	beq.n	8000db0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	699b      	ldr	r3, [r3, #24]
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d019      	beq.n	8000d76 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000d42:	4b17      	ldr	r3, [pc, #92]	; (8000da0 <HAL_RCC_OscConfig+0x274>)
 8000d44:	2201      	movs	r2, #1
 8000d46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d48:	f7ff fc78 	bl	800063c <HAL_GetTick>
 8000d4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d4e:	e008      	b.n	8000d62 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d50:	f7ff fc74 	bl	800063c <HAL_GetTick>
 8000d54:	4602      	mov	r2, r0
 8000d56:	693b      	ldr	r3, [r7, #16]
 8000d58:	1ad3      	subs	r3, r2, r3
 8000d5a:	2b02      	cmp	r3, #2
 8000d5c:	d901      	bls.n	8000d62 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000d5e:	2303      	movs	r3, #3
 8000d60:	e15a      	b.n	8001018 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d62:	4b0d      	ldr	r3, [pc, #52]	; (8000d98 <HAL_RCC_OscConfig+0x26c>)
 8000d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d66:	f003 0302 	and.w	r3, r3, #2
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d0f0      	beq.n	8000d50 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000d6e:	2001      	movs	r0, #1
 8000d70:	f000 faa8 	bl	80012c4 <RCC_Delay>
 8000d74:	e01c      	b.n	8000db0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000d76:	4b0a      	ldr	r3, [pc, #40]	; (8000da0 <HAL_RCC_OscConfig+0x274>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d7c:	f7ff fc5e 	bl	800063c <HAL_GetTick>
 8000d80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d82:	e00f      	b.n	8000da4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d84:	f7ff fc5a 	bl	800063c <HAL_GetTick>
 8000d88:	4602      	mov	r2, r0
 8000d8a:	693b      	ldr	r3, [r7, #16]
 8000d8c:	1ad3      	subs	r3, r2, r3
 8000d8e:	2b02      	cmp	r3, #2
 8000d90:	d908      	bls.n	8000da4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000d92:	2303      	movs	r3, #3
 8000d94:	e140      	b.n	8001018 <HAL_RCC_OscConfig+0x4ec>
 8000d96:	bf00      	nop
 8000d98:	40021000 	.word	0x40021000
 8000d9c:	42420000 	.word	0x42420000
 8000da0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000da4:	4b9e      	ldr	r3, [pc, #632]	; (8001020 <HAL_RCC_OscConfig+0x4f4>)
 8000da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000da8:	f003 0302 	and.w	r3, r3, #2
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d1e9      	bne.n	8000d84 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	f003 0304 	and.w	r3, r3, #4
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	f000 80a6 	beq.w	8000f0a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000dc2:	4b97      	ldr	r3, [pc, #604]	; (8001020 <HAL_RCC_OscConfig+0x4f4>)
 8000dc4:	69db      	ldr	r3, [r3, #28]
 8000dc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d10d      	bne.n	8000dea <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000dce:	4b94      	ldr	r3, [pc, #592]	; (8001020 <HAL_RCC_OscConfig+0x4f4>)
 8000dd0:	69db      	ldr	r3, [r3, #28]
 8000dd2:	4a93      	ldr	r2, [pc, #588]	; (8001020 <HAL_RCC_OscConfig+0x4f4>)
 8000dd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000dd8:	61d3      	str	r3, [r2, #28]
 8000dda:	4b91      	ldr	r3, [pc, #580]	; (8001020 <HAL_RCC_OscConfig+0x4f4>)
 8000ddc:	69db      	ldr	r3, [r3, #28]
 8000dde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000de2:	60bb      	str	r3, [r7, #8]
 8000de4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000de6:	2301      	movs	r3, #1
 8000de8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000dea:	4b8e      	ldr	r3, [pc, #568]	; (8001024 <HAL_RCC_OscConfig+0x4f8>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d118      	bne.n	8000e28 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000df6:	4b8b      	ldr	r3, [pc, #556]	; (8001024 <HAL_RCC_OscConfig+0x4f8>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	4a8a      	ldr	r2, [pc, #552]	; (8001024 <HAL_RCC_OscConfig+0x4f8>)
 8000dfc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000e02:	f7ff fc1b 	bl	800063c <HAL_GetTick>
 8000e06:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e08:	e008      	b.n	8000e1c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e0a:	f7ff fc17 	bl	800063c <HAL_GetTick>
 8000e0e:	4602      	mov	r2, r0
 8000e10:	693b      	ldr	r3, [r7, #16]
 8000e12:	1ad3      	subs	r3, r2, r3
 8000e14:	2b64      	cmp	r3, #100	; 0x64
 8000e16:	d901      	bls.n	8000e1c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000e18:	2303      	movs	r3, #3
 8000e1a:	e0fd      	b.n	8001018 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e1c:	4b81      	ldr	r3, [pc, #516]	; (8001024 <HAL_RCC_OscConfig+0x4f8>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d0f0      	beq.n	8000e0a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	68db      	ldr	r3, [r3, #12]
 8000e2c:	2b01      	cmp	r3, #1
 8000e2e:	d106      	bne.n	8000e3e <HAL_RCC_OscConfig+0x312>
 8000e30:	4b7b      	ldr	r3, [pc, #492]	; (8001020 <HAL_RCC_OscConfig+0x4f4>)
 8000e32:	6a1b      	ldr	r3, [r3, #32]
 8000e34:	4a7a      	ldr	r2, [pc, #488]	; (8001020 <HAL_RCC_OscConfig+0x4f4>)
 8000e36:	f043 0301 	orr.w	r3, r3, #1
 8000e3a:	6213      	str	r3, [r2, #32]
 8000e3c:	e02d      	b.n	8000e9a <HAL_RCC_OscConfig+0x36e>
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	68db      	ldr	r3, [r3, #12]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d10c      	bne.n	8000e60 <HAL_RCC_OscConfig+0x334>
 8000e46:	4b76      	ldr	r3, [pc, #472]	; (8001020 <HAL_RCC_OscConfig+0x4f4>)
 8000e48:	6a1b      	ldr	r3, [r3, #32]
 8000e4a:	4a75      	ldr	r2, [pc, #468]	; (8001020 <HAL_RCC_OscConfig+0x4f4>)
 8000e4c:	f023 0301 	bic.w	r3, r3, #1
 8000e50:	6213      	str	r3, [r2, #32]
 8000e52:	4b73      	ldr	r3, [pc, #460]	; (8001020 <HAL_RCC_OscConfig+0x4f4>)
 8000e54:	6a1b      	ldr	r3, [r3, #32]
 8000e56:	4a72      	ldr	r2, [pc, #456]	; (8001020 <HAL_RCC_OscConfig+0x4f4>)
 8000e58:	f023 0304 	bic.w	r3, r3, #4
 8000e5c:	6213      	str	r3, [r2, #32]
 8000e5e:	e01c      	b.n	8000e9a <HAL_RCC_OscConfig+0x36e>
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	68db      	ldr	r3, [r3, #12]
 8000e64:	2b05      	cmp	r3, #5
 8000e66:	d10c      	bne.n	8000e82 <HAL_RCC_OscConfig+0x356>
 8000e68:	4b6d      	ldr	r3, [pc, #436]	; (8001020 <HAL_RCC_OscConfig+0x4f4>)
 8000e6a:	6a1b      	ldr	r3, [r3, #32]
 8000e6c:	4a6c      	ldr	r2, [pc, #432]	; (8001020 <HAL_RCC_OscConfig+0x4f4>)
 8000e6e:	f043 0304 	orr.w	r3, r3, #4
 8000e72:	6213      	str	r3, [r2, #32]
 8000e74:	4b6a      	ldr	r3, [pc, #424]	; (8001020 <HAL_RCC_OscConfig+0x4f4>)
 8000e76:	6a1b      	ldr	r3, [r3, #32]
 8000e78:	4a69      	ldr	r2, [pc, #420]	; (8001020 <HAL_RCC_OscConfig+0x4f4>)
 8000e7a:	f043 0301 	orr.w	r3, r3, #1
 8000e7e:	6213      	str	r3, [r2, #32]
 8000e80:	e00b      	b.n	8000e9a <HAL_RCC_OscConfig+0x36e>
 8000e82:	4b67      	ldr	r3, [pc, #412]	; (8001020 <HAL_RCC_OscConfig+0x4f4>)
 8000e84:	6a1b      	ldr	r3, [r3, #32]
 8000e86:	4a66      	ldr	r2, [pc, #408]	; (8001020 <HAL_RCC_OscConfig+0x4f4>)
 8000e88:	f023 0301 	bic.w	r3, r3, #1
 8000e8c:	6213      	str	r3, [r2, #32]
 8000e8e:	4b64      	ldr	r3, [pc, #400]	; (8001020 <HAL_RCC_OscConfig+0x4f4>)
 8000e90:	6a1b      	ldr	r3, [r3, #32]
 8000e92:	4a63      	ldr	r2, [pc, #396]	; (8001020 <HAL_RCC_OscConfig+0x4f4>)
 8000e94:	f023 0304 	bic.w	r3, r3, #4
 8000e98:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	68db      	ldr	r3, [r3, #12]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d015      	beq.n	8000ece <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ea2:	f7ff fbcb 	bl	800063c <HAL_GetTick>
 8000ea6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ea8:	e00a      	b.n	8000ec0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000eaa:	f7ff fbc7 	bl	800063c <HAL_GetTick>
 8000eae:	4602      	mov	r2, r0
 8000eb0:	693b      	ldr	r3, [r7, #16]
 8000eb2:	1ad3      	subs	r3, r2, r3
 8000eb4:	f241 3288 	movw	r2, #5000	; 0x1388
 8000eb8:	4293      	cmp	r3, r2
 8000eba:	d901      	bls.n	8000ec0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000ebc:	2303      	movs	r3, #3
 8000ebe:	e0ab      	b.n	8001018 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ec0:	4b57      	ldr	r3, [pc, #348]	; (8001020 <HAL_RCC_OscConfig+0x4f4>)
 8000ec2:	6a1b      	ldr	r3, [r3, #32]
 8000ec4:	f003 0302 	and.w	r3, r3, #2
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d0ee      	beq.n	8000eaa <HAL_RCC_OscConfig+0x37e>
 8000ecc:	e014      	b.n	8000ef8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ece:	f7ff fbb5 	bl	800063c <HAL_GetTick>
 8000ed2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ed4:	e00a      	b.n	8000eec <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000ed6:	f7ff fbb1 	bl	800063c <HAL_GetTick>
 8000eda:	4602      	mov	r2, r0
 8000edc:	693b      	ldr	r3, [r7, #16]
 8000ede:	1ad3      	subs	r3, r2, r3
 8000ee0:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ee4:	4293      	cmp	r3, r2
 8000ee6:	d901      	bls.n	8000eec <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000ee8:	2303      	movs	r3, #3
 8000eea:	e095      	b.n	8001018 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000eec:	4b4c      	ldr	r3, [pc, #304]	; (8001020 <HAL_RCC_OscConfig+0x4f4>)
 8000eee:	6a1b      	ldr	r3, [r3, #32]
 8000ef0:	f003 0302 	and.w	r3, r3, #2
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d1ee      	bne.n	8000ed6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000ef8:	7dfb      	ldrb	r3, [r7, #23]
 8000efa:	2b01      	cmp	r3, #1
 8000efc:	d105      	bne.n	8000f0a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000efe:	4b48      	ldr	r3, [pc, #288]	; (8001020 <HAL_RCC_OscConfig+0x4f4>)
 8000f00:	69db      	ldr	r3, [r3, #28]
 8000f02:	4a47      	ldr	r2, [pc, #284]	; (8001020 <HAL_RCC_OscConfig+0x4f4>)
 8000f04:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000f08:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	69db      	ldr	r3, [r3, #28]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	f000 8081 	beq.w	8001016 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f14:	4b42      	ldr	r3, [pc, #264]	; (8001020 <HAL_RCC_OscConfig+0x4f4>)
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	f003 030c 	and.w	r3, r3, #12
 8000f1c:	2b08      	cmp	r3, #8
 8000f1e:	d061      	beq.n	8000fe4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	69db      	ldr	r3, [r3, #28]
 8000f24:	2b02      	cmp	r3, #2
 8000f26:	d146      	bne.n	8000fb6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f28:	4b3f      	ldr	r3, [pc, #252]	; (8001028 <HAL_RCC_OscConfig+0x4fc>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f2e:	f7ff fb85 	bl	800063c <HAL_GetTick>
 8000f32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f34:	e008      	b.n	8000f48 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f36:	f7ff fb81 	bl	800063c <HAL_GetTick>
 8000f3a:	4602      	mov	r2, r0
 8000f3c:	693b      	ldr	r3, [r7, #16]
 8000f3e:	1ad3      	subs	r3, r2, r3
 8000f40:	2b02      	cmp	r3, #2
 8000f42:	d901      	bls.n	8000f48 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000f44:	2303      	movs	r3, #3
 8000f46:	e067      	b.n	8001018 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f48:	4b35      	ldr	r3, [pc, #212]	; (8001020 <HAL_RCC_OscConfig+0x4f4>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d1f0      	bne.n	8000f36 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	6a1b      	ldr	r3, [r3, #32]
 8000f58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f5c:	d108      	bne.n	8000f70 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000f5e:	4b30      	ldr	r3, [pc, #192]	; (8001020 <HAL_RCC_OscConfig+0x4f4>)
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	689b      	ldr	r3, [r3, #8]
 8000f6a:	492d      	ldr	r1, [pc, #180]	; (8001020 <HAL_RCC_OscConfig+0x4f4>)
 8000f6c:	4313      	orrs	r3, r2
 8000f6e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000f70:	4b2b      	ldr	r3, [pc, #172]	; (8001020 <HAL_RCC_OscConfig+0x4f4>)
 8000f72:	685b      	ldr	r3, [r3, #4]
 8000f74:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	6a19      	ldr	r1, [r3, #32]
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f80:	430b      	orrs	r3, r1
 8000f82:	4927      	ldr	r1, [pc, #156]	; (8001020 <HAL_RCC_OscConfig+0x4f4>)
 8000f84:	4313      	orrs	r3, r2
 8000f86:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000f88:	4b27      	ldr	r3, [pc, #156]	; (8001028 <HAL_RCC_OscConfig+0x4fc>)
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f8e:	f7ff fb55 	bl	800063c <HAL_GetTick>
 8000f92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f94:	e008      	b.n	8000fa8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f96:	f7ff fb51 	bl	800063c <HAL_GetTick>
 8000f9a:	4602      	mov	r2, r0
 8000f9c:	693b      	ldr	r3, [r7, #16]
 8000f9e:	1ad3      	subs	r3, r2, r3
 8000fa0:	2b02      	cmp	r3, #2
 8000fa2:	d901      	bls.n	8000fa8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000fa4:	2303      	movs	r3, #3
 8000fa6:	e037      	b.n	8001018 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000fa8:	4b1d      	ldr	r3, [pc, #116]	; (8001020 <HAL_RCC_OscConfig+0x4f4>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d0f0      	beq.n	8000f96 <HAL_RCC_OscConfig+0x46a>
 8000fb4:	e02f      	b.n	8001016 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000fb6:	4b1c      	ldr	r3, [pc, #112]	; (8001028 <HAL_RCC_OscConfig+0x4fc>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fbc:	f7ff fb3e 	bl	800063c <HAL_GetTick>
 8000fc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fc2:	e008      	b.n	8000fd6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fc4:	f7ff fb3a 	bl	800063c <HAL_GetTick>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	693b      	ldr	r3, [r7, #16]
 8000fcc:	1ad3      	subs	r3, r2, r3
 8000fce:	2b02      	cmp	r3, #2
 8000fd0:	d901      	bls.n	8000fd6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000fd2:	2303      	movs	r3, #3
 8000fd4:	e020      	b.n	8001018 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fd6:	4b12      	ldr	r3, [pc, #72]	; (8001020 <HAL_RCC_OscConfig+0x4f4>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d1f0      	bne.n	8000fc4 <HAL_RCC_OscConfig+0x498>
 8000fe2:	e018      	b.n	8001016 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	69db      	ldr	r3, [r3, #28]
 8000fe8:	2b01      	cmp	r3, #1
 8000fea:	d101      	bne.n	8000ff0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8000fec:	2301      	movs	r3, #1
 8000fee:	e013      	b.n	8001018 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000ff0:	4b0b      	ldr	r3, [pc, #44]	; (8001020 <HAL_RCC_OscConfig+0x4f4>)
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	6a1b      	ldr	r3, [r3, #32]
 8001000:	429a      	cmp	r2, r3
 8001002:	d106      	bne.n	8001012 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800100e:	429a      	cmp	r2, r3
 8001010:	d001      	beq.n	8001016 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001012:	2301      	movs	r3, #1
 8001014:	e000      	b.n	8001018 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001016:	2300      	movs	r3, #0
}
 8001018:	4618      	mov	r0, r3
 800101a:	3718      	adds	r7, #24
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}
 8001020:	40021000 	.word	0x40021000
 8001024:	40007000 	.word	0x40007000
 8001028:	42420060 	.word	0x42420060

0800102c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b084      	sub	sp, #16
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
 8001034:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d101      	bne.n	8001040 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800103c:	2301      	movs	r3, #1
 800103e:	e0d0      	b.n	80011e2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001040:	4b6a      	ldr	r3, [pc, #424]	; (80011ec <HAL_RCC_ClockConfig+0x1c0>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	f003 0307 	and.w	r3, r3, #7
 8001048:	683a      	ldr	r2, [r7, #0]
 800104a:	429a      	cmp	r2, r3
 800104c:	d910      	bls.n	8001070 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800104e:	4b67      	ldr	r3, [pc, #412]	; (80011ec <HAL_RCC_ClockConfig+0x1c0>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f023 0207 	bic.w	r2, r3, #7
 8001056:	4965      	ldr	r1, [pc, #404]	; (80011ec <HAL_RCC_ClockConfig+0x1c0>)
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	4313      	orrs	r3, r2
 800105c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800105e:	4b63      	ldr	r3, [pc, #396]	; (80011ec <HAL_RCC_ClockConfig+0x1c0>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f003 0307 	and.w	r3, r3, #7
 8001066:	683a      	ldr	r2, [r7, #0]
 8001068:	429a      	cmp	r2, r3
 800106a:	d001      	beq.n	8001070 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800106c:	2301      	movs	r3, #1
 800106e:	e0b8      	b.n	80011e2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f003 0302 	and.w	r3, r3, #2
 8001078:	2b00      	cmp	r3, #0
 800107a:	d020      	beq.n	80010be <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f003 0304 	and.w	r3, r3, #4
 8001084:	2b00      	cmp	r3, #0
 8001086:	d005      	beq.n	8001094 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001088:	4b59      	ldr	r3, [pc, #356]	; (80011f0 <HAL_RCC_ClockConfig+0x1c4>)
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	4a58      	ldr	r2, [pc, #352]	; (80011f0 <HAL_RCC_ClockConfig+0x1c4>)
 800108e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001092:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	f003 0308 	and.w	r3, r3, #8
 800109c:	2b00      	cmp	r3, #0
 800109e:	d005      	beq.n	80010ac <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80010a0:	4b53      	ldr	r3, [pc, #332]	; (80011f0 <HAL_RCC_ClockConfig+0x1c4>)
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	4a52      	ldr	r2, [pc, #328]	; (80011f0 <HAL_RCC_ClockConfig+0x1c4>)
 80010a6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80010aa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80010ac:	4b50      	ldr	r3, [pc, #320]	; (80011f0 <HAL_RCC_ClockConfig+0x1c4>)
 80010ae:	685b      	ldr	r3, [r3, #4]
 80010b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	689b      	ldr	r3, [r3, #8]
 80010b8:	494d      	ldr	r1, [pc, #308]	; (80011f0 <HAL_RCC_ClockConfig+0x1c4>)
 80010ba:	4313      	orrs	r3, r2
 80010bc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f003 0301 	and.w	r3, r3, #1
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d040      	beq.n	800114c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	2b01      	cmp	r3, #1
 80010d0:	d107      	bne.n	80010e2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010d2:	4b47      	ldr	r3, [pc, #284]	; (80011f0 <HAL_RCC_ClockConfig+0x1c4>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d115      	bne.n	800110a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80010de:	2301      	movs	r3, #1
 80010e0:	e07f      	b.n	80011e2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	685b      	ldr	r3, [r3, #4]
 80010e6:	2b02      	cmp	r3, #2
 80010e8:	d107      	bne.n	80010fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80010ea:	4b41      	ldr	r3, [pc, #260]	; (80011f0 <HAL_RCC_ClockConfig+0x1c4>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d109      	bne.n	800110a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80010f6:	2301      	movs	r3, #1
 80010f8:	e073      	b.n	80011e2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010fa:	4b3d      	ldr	r3, [pc, #244]	; (80011f0 <HAL_RCC_ClockConfig+0x1c4>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f003 0302 	and.w	r3, r3, #2
 8001102:	2b00      	cmp	r3, #0
 8001104:	d101      	bne.n	800110a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001106:	2301      	movs	r3, #1
 8001108:	e06b      	b.n	80011e2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800110a:	4b39      	ldr	r3, [pc, #228]	; (80011f0 <HAL_RCC_ClockConfig+0x1c4>)
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	f023 0203 	bic.w	r2, r3, #3
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	4936      	ldr	r1, [pc, #216]	; (80011f0 <HAL_RCC_ClockConfig+0x1c4>)
 8001118:	4313      	orrs	r3, r2
 800111a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800111c:	f7ff fa8e 	bl	800063c <HAL_GetTick>
 8001120:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001122:	e00a      	b.n	800113a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001124:	f7ff fa8a 	bl	800063c <HAL_GetTick>
 8001128:	4602      	mov	r2, r0
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	1ad3      	subs	r3, r2, r3
 800112e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001132:	4293      	cmp	r3, r2
 8001134:	d901      	bls.n	800113a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001136:	2303      	movs	r3, #3
 8001138:	e053      	b.n	80011e2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800113a:	4b2d      	ldr	r3, [pc, #180]	; (80011f0 <HAL_RCC_ClockConfig+0x1c4>)
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	f003 020c 	and.w	r2, r3, #12
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	009b      	lsls	r3, r3, #2
 8001148:	429a      	cmp	r2, r3
 800114a:	d1eb      	bne.n	8001124 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800114c:	4b27      	ldr	r3, [pc, #156]	; (80011ec <HAL_RCC_ClockConfig+0x1c0>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f003 0307 	and.w	r3, r3, #7
 8001154:	683a      	ldr	r2, [r7, #0]
 8001156:	429a      	cmp	r2, r3
 8001158:	d210      	bcs.n	800117c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800115a:	4b24      	ldr	r3, [pc, #144]	; (80011ec <HAL_RCC_ClockConfig+0x1c0>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	f023 0207 	bic.w	r2, r3, #7
 8001162:	4922      	ldr	r1, [pc, #136]	; (80011ec <HAL_RCC_ClockConfig+0x1c0>)
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	4313      	orrs	r3, r2
 8001168:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800116a:	4b20      	ldr	r3, [pc, #128]	; (80011ec <HAL_RCC_ClockConfig+0x1c0>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f003 0307 	and.w	r3, r3, #7
 8001172:	683a      	ldr	r2, [r7, #0]
 8001174:	429a      	cmp	r2, r3
 8001176:	d001      	beq.n	800117c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001178:	2301      	movs	r3, #1
 800117a:	e032      	b.n	80011e2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f003 0304 	and.w	r3, r3, #4
 8001184:	2b00      	cmp	r3, #0
 8001186:	d008      	beq.n	800119a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001188:	4b19      	ldr	r3, [pc, #100]	; (80011f0 <HAL_RCC_ClockConfig+0x1c4>)
 800118a:	685b      	ldr	r3, [r3, #4]
 800118c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	68db      	ldr	r3, [r3, #12]
 8001194:	4916      	ldr	r1, [pc, #88]	; (80011f0 <HAL_RCC_ClockConfig+0x1c4>)
 8001196:	4313      	orrs	r3, r2
 8001198:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f003 0308 	and.w	r3, r3, #8
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d009      	beq.n	80011ba <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80011a6:	4b12      	ldr	r3, [pc, #72]	; (80011f0 <HAL_RCC_ClockConfig+0x1c4>)
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	691b      	ldr	r3, [r3, #16]
 80011b2:	00db      	lsls	r3, r3, #3
 80011b4:	490e      	ldr	r1, [pc, #56]	; (80011f0 <HAL_RCC_ClockConfig+0x1c4>)
 80011b6:	4313      	orrs	r3, r2
 80011b8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80011ba:	f000 f821 	bl	8001200 <HAL_RCC_GetSysClockFreq>
 80011be:	4601      	mov	r1, r0
 80011c0:	4b0b      	ldr	r3, [pc, #44]	; (80011f0 <HAL_RCC_ClockConfig+0x1c4>)
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	091b      	lsrs	r3, r3, #4
 80011c6:	f003 030f 	and.w	r3, r3, #15
 80011ca:	4a0a      	ldr	r2, [pc, #40]	; (80011f4 <HAL_RCC_ClockConfig+0x1c8>)
 80011cc:	5cd3      	ldrb	r3, [r2, r3]
 80011ce:	fa21 f303 	lsr.w	r3, r1, r3
 80011d2:	4a09      	ldr	r2, [pc, #36]	; (80011f8 <HAL_RCC_ClockConfig+0x1cc>)
 80011d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80011d6:	4b09      	ldr	r3, [pc, #36]	; (80011fc <HAL_RCC_ClockConfig+0x1d0>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	4618      	mov	r0, r3
 80011dc:	f7ff f9ec 	bl	80005b8 <HAL_InitTick>

  return HAL_OK;
 80011e0:	2300      	movs	r3, #0
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	3710      	adds	r7, #16
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	40022000 	.word	0x40022000
 80011f0:	40021000 	.word	0x40021000
 80011f4:	080025c0 	.word	0x080025c0
 80011f8:	20000000 	.word	0x20000000
 80011fc:	20000004 	.word	0x20000004

08001200 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001200:	b490      	push	{r4, r7}
 8001202:	b08a      	sub	sp, #40	; 0x28
 8001204:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001206:	4b2a      	ldr	r3, [pc, #168]	; (80012b0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001208:	1d3c      	adds	r4, r7, #4
 800120a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800120c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001210:	4b28      	ldr	r3, [pc, #160]	; (80012b4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001212:	881b      	ldrh	r3, [r3, #0]
 8001214:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001216:	2300      	movs	r3, #0
 8001218:	61fb      	str	r3, [r7, #28]
 800121a:	2300      	movs	r3, #0
 800121c:	61bb      	str	r3, [r7, #24]
 800121e:	2300      	movs	r3, #0
 8001220:	627b      	str	r3, [r7, #36]	; 0x24
 8001222:	2300      	movs	r3, #0
 8001224:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001226:	2300      	movs	r3, #0
 8001228:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800122a:	4b23      	ldr	r3, [pc, #140]	; (80012b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001230:	69fb      	ldr	r3, [r7, #28]
 8001232:	f003 030c 	and.w	r3, r3, #12
 8001236:	2b04      	cmp	r3, #4
 8001238:	d002      	beq.n	8001240 <HAL_RCC_GetSysClockFreq+0x40>
 800123a:	2b08      	cmp	r3, #8
 800123c:	d003      	beq.n	8001246 <HAL_RCC_GetSysClockFreq+0x46>
 800123e:	e02d      	b.n	800129c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001240:	4b1e      	ldr	r3, [pc, #120]	; (80012bc <HAL_RCC_GetSysClockFreq+0xbc>)
 8001242:	623b      	str	r3, [r7, #32]
      break;
 8001244:	e02d      	b.n	80012a2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001246:	69fb      	ldr	r3, [r7, #28]
 8001248:	0c9b      	lsrs	r3, r3, #18
 800124a:	f003 030f 	and.w	r3, r3, #15
 800124e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001252:	4413      	add	r3, r2
 8001254:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001258:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800125a:	69fb      	ldr	r3, [r7, #28]
 800125c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001260:	2b00      	cmp	r3, #0
 8001262:	d013      	beq.n	800128c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001264:	4b14      	ldr	r3, [pc, #80]	; (80012b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001266:	685b      	ldr	r3, [r3, #4]
 8001268:	0c5b      	lsrs	r3, r3, #17
 800126a:	f003 0301 	and.w	r3, r3, #1
 800126e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001272:	4413      	add	r3, r2
 8001274:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001278:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800127a:	697b      	ldr	r3, [r7, #20]
 800127c:	4a0f      	ldr	r2, [pc, #60]	; (80012bc <HAL_RCC_GetSysClockFreq+0xbc>)
 800127e:	fb02 f203 	mul.w	r2, r2, r3
 8001282:	69bb      	ldr	r3, [r7, #24]
 8001284:	fbb2 f3f3 	udiv	r3, r2, r3
 8001288:	627b      	str	r3, [r7, #36]	; 0x24
 800128a:	e004      	b.n	8001296 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800128c:	697b      	ldr	r3, [r7, #20]
 800128e:	4a0c      	ldr	r2, [pc, #48]	; (80012c0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001290:	fb02 f303 	mul.w	r3, r2, r3
 8001294:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001298:	623b      	str	r3, [r7, #32]
      break;
 800129a:	e002      	b.n	80012a2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800129c:	4b07      	ldr	r3, [pc, #28]	; (80012bc <HAL_RCC_GetSysClockFreq+0xbc>)
 800129e:	623b      	str	r3, [r7, #32]
      break;
 80012a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80012a2:	6a3b      	ldr	r3, [r7, #32]
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	3728      	adds	r7, #40	; 0x28
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bc90      	pop	{r4, r7}
 80012ac:	4770      	bx	lr
 80012ae:	bf00      	nop
 80012b0:	080025a4 	.word	0x080025a4
 80012b4:	080025b4 	.word	0x080025b4
 80012b8:	40021000 	.word	0x40021000
 80012bc:	007a1200 	.word	0x007a1200
 80012c0:	003d0900 	.word	0x003d0900

080012c4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80012c4:	b480      	push	{r7}
 80012c6:	b085      	sub	sp, #20
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80012cc:	4b0a      	ldr	r3, [pc, #40]	; (80012f8 <RCC_Delay+0x34>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4a0a      	ldr	r2, [pc, #40]	; (80012fc <RCC_Delay+0x38>)
 80012d2:	fba2 2303 	umull	r2, r3, r2, r3
 80012d6:	0a5b      	lsrs	r3, r3, #9
 80012d8:	687a      	ldr	r2, [r7, #4]
 80012da:	fb02 f303 	mul.w	r3, r2, r3
 80012de:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80012e0:	bf00      	nop
  }
  while (Delay --);
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	1e5a      	subs	r2, r3, #1
 80012e6:	60fa      	str	r2, [r7, #12]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d1f9      	bne.n	80012e0 <RCC_Delay+0x1c>
}
 80012ec:	bf00      	nop
 80012ee:	3714      	adds	r7, #20
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bc80      	pop	{r7}
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop
 80012f8:	20000000 	.word	0x20000000
 80012fc:	10624dd3 	.word	0x10624dd3

08001300 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8001300:	b480      	push	{r7}
 8001302:	b085      	sub	sp, #20
 8001304:	af00      	add	r7, sp, #0
 8001306:	4603      	mov	r3, r0
 8001308:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800130a:	2300      	movs	r3, #0
 800130c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800130e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001312:	2b84      	cmp	r3, #132	; 0x84
 8001314:	d005      	beq.n	8001322 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8001316:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	4413      	add	r3, r2
 800131e:	3303      	adds	r3, #3
 8001320:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8001322:	68fb      	ldr	r3, [r7, #12]
}
 8001324:	4618      	mov	r0, r3
 8001326:	3714      	adds	r7, #20
 8001328:	46bd      	mov	sp, r7
 800132a:	bc80      	pop	{r7}
 800132c:	4770      	bx	lr

0800132e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800132e:	b580      	push	{r7, lr}
 8001330:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8001332:	f000 fa4d 	bl	80017d0 <vTaskStartScheduler>
  
  return osOK;
 8001336:	2300      	movs	r3, #0
}
 8001338:	4618      	mov	r0, r3
 800133a:	bd80      	pop	{r7, pc}

0800133c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800133c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800133e:	b089      	sub	sp, #36	; 0x24
 8001340:	af04      	add	r7, sp, #16
 8001342:	6078      	str	r0, [r7, #4]
 8001344:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	695b      	ldr	r3, [r3, #20]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d020      	beq.n	8001390 <osThreadCreate+0x54>
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	699b      	ldr	r3, [r3, #24]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d01c      	beq.n	8001390 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	685c      	ldr	r4, [r3, #4]
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681d      	ldr	r5, [r3, #0]
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	691e      	ldr	r6, [r3, #16]
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001368:	4618      	mov	r0, r3
 800136a:	f7ff ffc9 	bl	8001300 <makeFreeRtosPriority>
 800136e:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	695b      	ldr	r3, [r3, #20]
 8001374:	687a      	ldr	r2, [r7, #4]
 8001376:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001378:	9202      	str	r2, [sp, #8]
 800137a:	9301      	str	r3, [sp, #4]
 800137c:	9100      	str	r1, [sp, #0]
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	4632      	mov	r2, r6
 8001382:	4629      	mov	r1, r5
 8001384:	4620      	mov	r0, r4
 8001386:	f000 f89c 	bl	80014c2 <xTaskCreateStatic>
 800138a:	4603      	mov	r3, r0
 800138c:	60fb      	str	r3, [r7, #12]
 800138e:	e01c      	b.n	80013ca <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	685c      	ldr	r4, [r3, #4]
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800139c:	b29e      	uxth	r6, r3
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80013a4:	4618      	mov	r0, r3
 80013a6:	f7ff ffab 	bl	8001300 <makeFreeRtosPriority>
 80013aa:	4602      	mov	r2, r0
 80013ac:	f107 030c 	add.w	r3, r7, #12
 80013b0:	9301      	str	r3, [sp, #4]
 80013b2:	9200      	str	r2, [sp, #0]
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	4632      	mov	r2, r6
 80013b8:	4629      	mov	r1, r5
 80013ba:	4620      	mov	r0, r4
 80013bc:	f000 f8da 	bl	8001574 <xTaskCreate>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b01      	cmp	r3, #1
 80013c4:	d001      	beq.n	80013ca <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80013c6:	2300      	movs	r3, #0
 80013c8:	e000      	b.n	80013cc <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80013ca:	68fb      	ldr	r3, [r7, #12]
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	3714      	adds	r7, #20
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080013d4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80013d4:	b480      	push	{r7}
 80013d6:	b083      	sub	sp, #12
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	f103 0208 	add.w	r2, r3, #8
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	f04f 32ff 	mov.w	r2, #4294967295
 80013ec:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	f103 0208 	add.w	r2, r3, #8
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	f103 0208 	add.w	r2, r3, #8
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	2200      	movs	r2, #0
 8001406:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001408:	bf00      	nop
 800140a:	370c      	adds	r7, #12
 800140c:	46bd      	mov	sp, r7
 800140e:	bc80      	pop	{r7}
 8001410:	4770      	bx	lr

08001412 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001412:	b480      	push	{r7}
 8001414:	b083      	sub	sp, #12
 8001416:	af00      	add	r7, sp, #0
 8001418:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	2200      	movs	r2, #0
 800141e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001420:	bf00      	nop
 8001422:	370c      	adds	r7, #12
 8001424:	46bd      	mov	sp, r7
 8001426:	bc80      	pop	{r7}
 8001428:	4770      	bx	lr

0800142a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800142a:	b480      	push	{r7}
 800142c:	b085      	sub	sp, #20
 800142e:	af00      	add	r7, sp, #0
 8001430:	6078      	str	r0, [r7, #4]
 8001432:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	68fa      	ldr	r2, [r7, #12]
 800143e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	689a      	ldr	r2, [r3, #8]
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	689b      	ldr	r3, [r3, #8]
 800144c:	683a      	ldr	r2, [r7, #0]
 800144e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	683a      	ldr	r2, [r7, #0]
 8001454:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	687a      	ldr	r2, [r7, #4]
 800145a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	1c5a      	adds	r2, r3, #1
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	601a      	str	r2, [r3, #0]
}
 8001466:	bf00      	nop
 8001468:	3714      	adds	r7, #20
 800146a:	46bd      	mov	sp, r7
 800146c:	bc80      	pop	{r7}
 800146e:	4770      	bx	lr

08001470 <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001470:	b480      	push	{r7}
 8001472:	b085      	sub	sp, #20
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	691b      	ldr	r3, [r3, #16]
 800147c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	687a      	ldr	r2, [r7, #4]
 8001484:	6892      	ldr	r2, [r2, #8]
 8001486:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	689b      	ldr	r3, [r3, #8]
 800148c:	687a      	ldr	r2, [r7, #4]
 800148e:	6852      	ldr	r2, [r2, #4]
 8001490:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	687a      	ldr	r2, [r7, #4]
 8001498:	429a      	cmp	r2, r3
 800149a:	d103      	bne.n	80014a4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	689a      	ldr	r2, [r3, #8]
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2200      	movs	r2, #0
 80014a8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	1e5a      	subs	r2, r3, #1
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	681b      	ldr	r3, [r3, #0]
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3714      	adds	r7, #20
 80014bc:	46bd      	mov	sp, r7
 80014be:	bc80      	pop	{r7}
 80014c0:	4770      	bx	lr

080014c2 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80014c2:	b580      	push	{r7, lr}
 80014c4:	b08e      	sub	sp, #56	; 0x38
 80014c6:	af04      	add	r7, sp, #16
 80014c8:	60f8      	str	r0, [r7, #12]
 80014ca:	60b9      	str	r1, [r7, #8]
 80014cc:	607a      	str	r2, [r7, #4]
 80014ce:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80014d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d109      	bne.n	80014ea <xTaskCreateStatic+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80014d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80014da:	f383 8811 	msr	BASEPRI, r3
 80014de:	f3bf 8f6f 	isb	sy
 80014e2:	f3bf 8f4f 	dsb	sy
 80014e6:	623b      	str	r3, [r7, #32]
 80014e8:	e7fe      	b.n	80014e8 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 80014ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d109      	bne.n	8001504 <xTaskCreateStatic+0x42>
 80014f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80014f4:	f383 8811 	msr	BASEPRI, r3
 80014f8:	f3bf 8f6f 	isb	sy
 80014fc:	f3bf 8f4f 	dsb	sy
 8001500:	61fb      	str	r3, [r7, #28]
 8001502:	e7fe      	b.n	8001502 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8001504:	2354      	movs	r3, #84	; 0x54
 8001506:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8001508:	693b      	ldr	r3, [r7, #16]
 800150a:	2b54      	cmp	r3, #84	; 0x54
 800150c:	d009      	beq.n	8001522 <xTaskCreateStatic+0x60>
 800150e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001512:	f383 8811 	msr	BASEPRI, r3
 8001516:	f3bf 8f6f 	isb	sy
 800151a:	f3bf 8f4f 	dsb	sy
 800151e:	61bb      	str	r3, [r7, #24]
 8001520:	e7fe      	b.n	8001520 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8001522:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001524:	2b00      	cmp	r3, #0
 8001526:	d01e      	beq.n	8001566 <xTaskCreateStatic+0xa4>
 8001528:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800152a:	2b00      	cmp	r3, #0
 800152c:	d01b      	beq.n	8001566 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800152e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001530:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8001532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001534:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001536:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8001538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800153a:	2202      	movs	r2, #2
 800153c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8001540:	2300      	movs	r3, #0
 8001542:	9303      	str	r3, [sp, #12]
 8001544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001546:	9302      	str	r3, [sp, #8]
 8001548:	f107 0314 	add.w	r3, r7, #20
 800154c:	9301      	str	r3, [sp, #4]
 800154e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001550:	9300      	str	r3, [sp, #0]
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	687a      	ldr	r2, [r7, #4]
 8001556:	68b9      	ldr	r1, [r7, #8]
 8001558:	68f8      	ldr	r0, [r7, #12]
 800155a:	f000 f850 	bl	80015fe <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800155e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001560:	f000 f8cc 	bl	80016fc <prvAddNewTaskToReadyList>
 8001564:	e001      	b.n	800156a <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8001566:	2300      	movs	r3, #0
 8001568:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800156a:	697b      	ldr	r3, [r7, #20]
	}
 800156c:	4618      	mov	r0, r3
 800156e:	3728      	adds	r7, #40	; 0x28
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}

08001574 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8001574:	b580      	push	{r7, lr}
 8001576:	b08c      	sub	sp, #48	; 0x30
 8001578:	af04      	add	r7, sp, #16
 800157a:	60f8      	str	r0, [r7, #12]
 800157c:	60b9      	str	r1, [r7, #8]
 800157e:	603b      	str	r3, [r7, #0]
 8001580:	4613      	mov	r3, r2
 8001582:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001584:	88fb      	ldrh	r3, [r7, #6]
 8001586:	009b      	lsls	r3, r3, #2
 8001588:	4618      	mov	r0, r3
 800158a:	f000 fdd7 	bl	800213c <pvPortMalloc>
 800158e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8001590:	697b      	ldr	r3, [r7, #20]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d00e      	beq.n	80015b4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8001596:	2054      	movs	r0, #84	; 0x54
 8001598:	f000 fdd0 	bl	800213c <pvPortMalloc>
 800159c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800159e:	69fb      	ldr	r3, [r7, #28]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d003      	beq.n	80015ac <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80015a4:	69fb      	ldr	r3, [r7, #28]
 80015a6:	697a      	ldr	r2, [r7, #20]
 80015a8:	631a      	str	r2, [r3, #48]	; 0x30
 80015aa:	e005      	b.n	80015b8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80015ac:	6978      	ldr	r0, [r7, #20]
 80015ae:	f000 fe87 	bl	80022c0 <vPortFree>
 80015b2:	e001      	b.n	80015b8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80015b4:	2300      	movs	r3, #0
 80015b6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80015b8:	69fb      	ldr	r3, [r7, #28]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d017      	beq.n	80015ee <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80015be:	69fb      	ldr	r3, [r7, #28]
 80015c0:	2200      	movs	r2, #0
 80015c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80015c6:	88fa      	ldrh	r2, [r7, #6]
 80015c8:	2300      	movs	r3, #0
 80015ca:	9303      	str	r3, [sp, #12]
 80015cc:	69fb      	ldr	r3, [r7, #28]
 80015ce:	9302      	str	r3, [sp, #8]
 80015d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015d2:	9301      	str	r3, [sp, #4]
 80015d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015d6:	9300      	str	r3, [sp, #0]
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	68b9      	ldr	r1, [r7, #8]
 80015dc:	68f8      	ldr	r0, [r7, #12]
 80015de:	f000 f80e 	bl	80015fe <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80015e2:	69f8      	ldr	r0, [r7, #28]
 80015e4:	f000 f88a 	bl	80016fc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80015e8:	2301      	movs	r3, #1
 80015ea:	61bb      	str	r3, [r7, #24]
 80015ec:	e002      	b.n	80015f4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80015ee:	f04f 33ff 	mov.w	r3, #4294967295
 80015f2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80015f4:	69bb      	ldr	r3, [r7, #24]
	}
 80015f6:	4618      	mov	r0, r3
 80015f8:	3720      	adds	r7, #32
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}

080015fe <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80015fe:	b580      	push	{r7, lr}
 8001600:	b088      	sub	sp, #32
 8001602:	af00      	add	r7, sp, #0
 8001604:	60f8      	str	r0, [r7, #12]
 8001606:	60b9      	str	r1, [r7, #8]
 8001608:	607a      	str	r2, [r7, #4]
 800160a:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800160c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800160e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001616:	3b01      	subs	r3, #1
 8001618:	009b      	lsls	r3, r3, #2
 800161a:	4413      	add	r3, r2
 800161c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800161e:	69bb      	ldr	r3, [r7, #24]
 8001620:	f023 0307 	bic.w	r3, r3, #7
 8001624:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8001626:	69bb      	ldr	r3, [r7, #24]
 8001628:	f003 0307 	and.w	r3, r3, #7
 800162c:	2b00      	cmp	r3, #0
 800162e:	d009      	beq.n	8001644 <prvInitialiseNewTask+0x46>
 8001630:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001634:	f383 8811 	msr	BASEPRI, r3
 8001638:	f3bf 8f6f 	isb	sy
 800163c:	f3bf 8f4f 	dsb	sy
 8001640:	617b      	str	r3, [r7, #20]
 8001642:	e7fe      	b.n	8001642 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001644:	2300      	movs	r3, #0
 8001646:	61fb      	str	r3, [r7, #28]
 8001648:	e012      	b.n	8001670 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800164a:	68ba      	ldr	r2, [r7, #8]
 800164c:	69fb      	ldr	r3, [r7, #28]
 800164e:	4413      	add	r3, r2
 8001650:	7819      	ldrb	r1, [r3, #0]
 8001652:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001654:	69fb      	ldr	r3, [r7, #28]
 8001656:	4413      	add	r3, r2
 8001658:	3334      	adds	r3, #52	; 0x34
 800165a:	460a      	mov	r2, r1
 800165c:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800165e:	68ba      	ldr	r2, [r7, #8]
 8001660:	69fb      	ldr	r3, [r7, #28]
 8001662:	4413      	add	r3, r2
 8001664:	781b      	ldrb	r3, [r3, #0]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d006      	beq.n	8001678 <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800166a:	69fb      	ldr	r3, [r7, #28]
 800166c:	3301      	adds	r3, #1
 800166e:	61fb      	str	r3, [r7, #28]
 8001670:	69fb      	ldr	r3, [r7, #28]
 8001672:	2b0f      	cmp	r3, #15
 8001674:	d9e9      	bls.n	800164a <prvInitialiseNewTask+0x4c>
 8001676:	e000      	b.n	800167a <prvInitialiseNewTask+0x7c>
		{
			break;
 8001678:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800167a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800167c:	2200      	movs	r2, #0
 800167e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001682:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001684:	2b06      	cmp	r3, #6
 8001686:	d901      	bls.n	800168c <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001688:	2306      	movs	r3, #6
 800168a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800168c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800168e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001690:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8001692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001694:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001696:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8001698:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800169a:	2200      	movs	r2, #0
 800169c:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800169e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016a0:	3304      	adds	r3, #4
 80016a2:	4618      	mov	r0, r3
 80016a4:	f7ff feb5 	bl	8001412 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80016a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016aa:	3318      	adds	r3, #24
 80016ac:	4618      	mov	r0, r3
 80016ae:	f7ff feb0 	bl	8001412 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80016b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80016b6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80016b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016ba:	f1c3 0207 	rsb	r2, r3, #7
 80016be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016c0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80016c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80016c6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80016c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016ca:	2200      	movs	r2, #0
 80016cc:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80016ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016d0:	2200      	movs	r2, #0
 80016d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80016d6:	683a      	ldr	r2, [r7, #0]
 80016d8:	68f9      	ldr	r1, [r7, #12]
 80016da:	69b8      	ldr	r0, [r7, #24]
 80016dc:	f000 fb8a 	bl	8001df4 <pxPortInitialiseStack>
 80016e0:	4602      	mov	r2, r0
 80016e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016e4:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80016e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d002      	beq.n	80016f2 <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80016ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80016f0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80016f2:	bf00      	nop
 80016f4:	3720      	adds	r7, #32
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
	...

080016fc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8001704:	f000 fc60 	bl	8001fc8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8001708:	4b2a      	ldr	r3, [pc, #168]	; (80017b4 <prvAddNewTaskToReadyList+0xb8>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	3301      	adds	r3, #1
 800170e:	4a29      	ldr	r2, [pc, #164]	; (80017b4 <prvAddNewTaskToReadyList+0xb8>)
 8001710:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8001712:	4b29      	ldr	r3, [pc, #164]	; (80017b8 <prvAddNewTaskToReadyList+0xbc>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d109      	bne.n	800172e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800171a:	4a27      	ldr	r2, [pc, #156]	; (80017b8 <prvAddNewTaskToReadyList+0xbc>)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001720:	4b24      	ldr	r3, [pc, #144]	; (80017b4 <prvAddNewTaskToReadyList+0xb8>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	2b01      	cmp	r3, #1
 8001726:	d110      	bne.n	800174a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8001728:	f000 fa88 	bl	8001c3c <prvInitialiseTaskLists>
 800172c:	e00d      	b.n	800174a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800172e:	4b23      	ldr	r3, [pc, #140]	; (80017bc <prvAddNewTaskToReadyList+0xc0>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	2b00      	cmp	r3, #0
 8001734:	d109      	bne.n	800174a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001736:	4b20      	ldr	r3, [pc, #128]	; (80017b8 <prvAddNewTaskToReadyList+0xbc>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001740:	429a      	cmp	r2, r3
 8001742:	d802      	bhi.n	800174a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8001744:	4a1c      	ldr	r2, [pc, #112]	; (80017b8 <prvAddNewTaskToReadyList+0xbc>)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800174a:	4b1d      	ldr	r3, [pc, #116]	; (80017c0 <prvAddNewTaskToReadyList+0xc4>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	3301      	adds	r3, #1
 8001750:	4a1b      	ldr	r2, [pc, #108]	; (80017c0 <prvAddNewTaskToReadyList+0xc4>)
 8001752:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001758:	2201      	movs	r2, #1
 800175a:	409a      	lsls	r2, r3
 800175c:	4b19      	ldr	r3, [pc, #100]	; (80017c4 <prvAddNewTaskToReadyList+0xc8>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4313      	orrs	r3, r2
 8001762:	4a18      	ldr	r2, [pc, #96]	; (80017c4 <prvAddNewTaskToReadyList+0xc8>)
 8001764:	6013      	str	r3, [r2, #0]
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800176a:	4613      	mov	r3, r2
 800176c:	009b      	lsls	r3, r3, #2
 800176e:	4413      	add	r3, r2
 8001770:	009b      	lsls	r3, r3, #2
 8001772:	4a15      	ldr	r2, [pc, #84]	; (80017c8 <prvAddNewTaskToReadyList+0xcc>)
 8001774:	441a      	add	r2, r3
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	3304      	adds	r3, #4
 800177a:	4619      	mov	r1, r3
 800177c:	4610      	mov	r0, r2
 800177e:	f7ff fe54 	bl	800142a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8001782:	f000 fc4f 	bl	8002024 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8001786:	4b0d      	ldr	r3, [pc, #52]	; (80017bc <prvAddNewTaskToReadyList+0xc0>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d00e      	beq.n	80017ac <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800178e:	4b0a      	ldr	r3, [pc, #40]	; (80017b8 <prvAddNewTaskToReadyList+0xbc>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001798:	429a      	cmp	r2, r3
 800179a:	d207      	bcs.n	80017ac <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800179c:	4b0b      	ldr	r3, [pc, #44]	; (80017cc <prvAddNewTaskToReadyList+0xd0>)
 800179e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80017a2:	601a      	str	r2, [r3, #0]
 80017a4:	f3bf 8f4f 	dsb	sy
 80017a8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80017ac:	bf00      	nop
 80017ae:	3708      	adds	r7, #8
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	20000380 	.word	0x20000380
 80017b8:	20000280 	.word	0x20000280
 80017bc:	2000038c 	.word	0x2000038c
 80017c0:	2000039c 	.word	0x2000039c
 80017c4:	20000388 	.word	0x20000388
 80017c8:	20000284 	.word	0x20000284
 80017cc:	e000ed04 	.word	0xe000ed04

080017d0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b08a      	sub	sp, #40	; 0x28
 80017d4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80017d6:	2300      	movs	r3, #0
 80017d8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80017da:	2300      	movs	r3, #0
 80017dc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80017de:	463a      	mov	r2, r7
 80017e0:	1d39      	adds	r1, r7, #4
 80017e2:	f107 0308 	add.w	r3, r7, #8
 80017e6:	4618      	mov	r0, r3
 80017e8:	f7fe fcb2 	bl	8000150 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80017ec:	6839      	ldr	r1, [r7, #0]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	68ba      	ldr	r2, [r7, #8]
 80017f2:	9202      	str	r2, [sp, #8]
 80017f4:	9301      	str	r3, [sp, #4]
 80017f6:	2300      	movs	r3, #0
 80017f8:	9300      	str	r3, [sp, #0]
 80017fa:	2300      	movs	r3, #0
 80017fc:	460a      	mov	r2, r1
 80017fe:	491d      	ldr	r1, [pc, #116]	; (8001874 <vTaskStartScheduler+0xa4>)
 8001800:	481d      	ldr	r0, [pc, #116]	; (8001878 <vTaskStartScheduler+0xa8>)
 8001802:	f7ff fe5e 	bl	80014c2 <xTaskCreateStatic>
 8001806:	4602      	mov	r2, r0
 8001808:	4b1c      	ldr	r3, [pc, #112]	; (800187c <vTaskStartScheduler+0xac>)
 800180a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800180c:	4b1b      	ldr	r3, [pc, #108]	; (800187c <vTaskStartScheduler+0xac>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d002      	beq.n	800181a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8001814:	2301      	movs	r3, #1
 8001816:	617b      	str	r3, [r7, #20]
 8001818:	e001      	b.n	800181e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800181a:	2300      	movs	r3, #0
 800181c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	2b01      	cmp	r3, #1
 8001822:	d115      	bne.n	8001850 <vTaskStartScheduler+0x80>
 8001824:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001828:	f383 8811 	msr	BASEPRI, r3
 800182c:	f3bf 8f6f 	isb	sy
 8001830:	f3bf 8f4f 	dsb	sy
 8001834:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8001836:	4b12      	ldr	r3, [pc, #72]	; (8001880 <vTaskStartScheduler+0xb0>)
 8001838:	f04f 32ff 	mov.w	r2, #4294967295
 800183c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800183e:	4b11      	ldr	r3, [pc, #68]	; (8001884 <vTaskStartScheduler+0xb4>)
 8001840:	2201      	movs	r2, #1
 8001842:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8001844:	4b10      	ldr	r3, [pc, #64]	; (8001888 <vTaskStartScheduler+0xb8>)
 8001846:	2200      	movs	r2, #0
 8001848:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800184a:	f000 fb4d 	bl	8001ee8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800184e:	e00d      	b.n	800186c <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001856:	d109      	bne.n	800186c <vTaskStartScheduler+0x9c>
 8001858:	f04f 0350 	mov.w	r3, #80	; 0x50
 800185c:	f383 8811 	msr	BASEPRI, r3
 8001860:	f3bf 8f6f 	isb	sy
 8001864:	f3bf 8f4f 	dsb	sy
 8001868:	60fb      	str	r3, [r7, #12]
 800186a:	e7fe      	b.n	800186a <vTaskStartScheduler+0x9a>
}
 800186c:	bf00      	nop
 800186e:	3718      	adds	r7, #24
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	080025b8 	.word	0x080025b8
 8001878:	08001c0d 	.word	0x08001c0d
 800187c:	200003a4 	.word	0x200003a4
 8001880:	200003a0 	.word	0x200003a0
 8001884:	2000038c 	.word	0x2000038c
 8001888:	20000384 	.word	0x20000384

0800188c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800188c:	b480      	push	{r7}
 800188e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8001890:	4b04      	ldr	r3, [pc, #16]	; (80018a4 <vTaskSuspendAll+0x18>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	3301      	adds	r3, #1
 8001896:	4a03      	ldr	r2, [pc, #12]	; (80018a4 <vTaskSuspendAll+0x18>)
 8001898:	6013      	str	r3, [r2, #0]
}
 800189a:	bf00      	nop
 800189c:	46bd      	mov	sp, r7
 800189e:	bc80      	pop	{r7}
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop
 80018a4:	200003a8 	.word	0x200003a8

080018a8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b084      	sub	sp, #16
 80018ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80018ae:	2300      	movs	r3, #0
 80018b0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80018b2:	2300      	movs	r3, #0
 80018b4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80018b6:	4b41      	ldr	r3, [pc, #260]	; (80019bc <xTaskResumeAll+0x114>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d109      	bne.n	80018d2 <xTaskResumeAll+0x2a>
 80018be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018c2:	f383 8811 	msr	BASEPRI, r3
 80018c6:	f3bf 8f6f 	isb	sy
 80018ca:	f3bf 8f4f 	dsb	sy
 80018ce:	603b      	str	r3, [r7, #0]
 80018d0:	e7fe      	b.n	80018d0 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80018d2:	f000 fb79 	bl	8001fc8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80018d6:	4b39      	ldr	r3, [pc, #228]	; (80019bc <xTaskResumeAll+0x114>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	3b01      	subs	r3, #1
 80018dc:	4a37      	ldr	r2, [pc, #220]	; (80019bc <xTaskResumeAll+0x114>)
 80018de:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80018e0:	4b36      	ldr	r3, [pc, #216]	; (80019bc <xTaskResumeAll+0x114>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d161      	bne.n	80019ac <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80018e8:	4b35      	ldr	r3, [pc, #212]	; (80019c0 <xTaskResumeAll+0x118>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d05d      	beq.n	80019ac <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80018f0:	e02e      	b.n	8001950 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80018f2:	4b34      	ldr	r3, [pc, #208]	; (80019c4 <xTaskResumeAll+0x11c>)
 80018f4:	68db      	ldr	r3, [r3, #12]
 80018f6:	68db      	ldr	r3, [r3, #12]
 80018f8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	3318      	adds	r3, #24
 80018fe:	4618      	mov	r0, r3
 8001900:	f7ff fdb6 	bl	8001470 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	3304      	adds	r3, #4
 8001908:	4618      	mov	r0, r3
 800190a:	f7ff fdb1 	bl	8001470 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001912:	2201      	movs	r2, #1
 8001914:	409a      	lsls	r2, r3
 8001916:	4b2c      	ldr	r3, [pc, #176]	; (80019c8 <xTaskResumeAll+0x120>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4313      	orrs	r3, r2
 800191c:	4a2a      	ldr	r2, [pc, #168]	; (80019c8 <xTaskResumeAll+0x120>)
 800191e:	6013      	str	r3, [r2, #0]
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001924:	4613      	mov	r3, r2
 8001926:	009b      	lsls	r3, r3, #2
 8001928:	4413      	add	r3, r2
 800192a:	009b      	lsls	r3, r3, #2
 800192c:	4a27      	ldr	r2, [pc, #156]	; (80019cc <xTaskResumeAll+0x124>)
 800192e:	441a      	add	r2, r3
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	3304      	adds	r3, #4
 8001934:	4619      	mov	r1, r3
 8001936:	4610      	mov	r0, r2
 8001938:	f7ff fd77 	bl	800142a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001940:	4b23      	ldr	r3, [pc, #140]	; (80019d0 <xTaskResumeAll+0x128>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001946:	429a      	cmp	r2, r3
 8001948:	d302      	bcc.n	8001950 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800194a:	4b22      	ldr	r3, [pc, #136]	; (80019d4 <xTaskResumeAll+0x12c>)
 800194c:	2201      	movs	r2, #1
 800194e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001950:	4b1c      	ldr	r3, [pc, #112]	; (80019c4 <xTaskResumeAll+0x11c>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d1cc      	bne.n	80018f2 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	2b00      	cmp	r3, #0
 800195c:	d001      	beq.n	8001962 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800195e:	f000 fa07 	bl	8001d70 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8001962:	4b1d      	ldr	r3, [pc, #116]	; (80019d8 <xTaskResumeAll+0x130>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d010      	beq.n	8001990 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800196e:	f000 f837 	bl	80019e0 <xTaskIncrementTick>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d002      	beq.n	800197e <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8001978:	4b16      	ldr	r3, [pc, #88]	; (80019d4 <xTaskResumeAll+0x12c>)
 800197a:	2201      	movs	r2, #1
 800197c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	3b01      	subs	r3, #1
 8001982:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d1f1      	bne.n	800196e <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800198a:	4b13      	ldr	r3, [pc, #76]	; (80019d8 <xTaskResumeAll+0x130>)
 800198c:	2200      	movs	r2, #0
 800198e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8001990:	4b10      	ldr	r3, [pc, #64]	; (80019d4 <xTaskResumeAll+0x12c>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d009      	beq.n	80019ac <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8001998:	2301      	movs	r3, #1
 800199a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800199c:	4b0f      	ldr	r3, [pc, #60]	; (80019dc <xTaskResumeAll+0x134>)
 800199e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80019a2:	601a      	str	r2, [r3, #0]
 80019a4:	f3bf 8f4f 	dsb	sy
 80019a8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80019ac:	f000 fb3a 	bl	8002024 <vPortExitCritical>

	return xAlreadyYielded;
 80019b0:	68bb      	ldr	r3, [r7, #8]
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3710      	adds	r7, #16
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	200003a8 	.word	0x200003a8
 80019c0:	20000380 	.word	0x20000380
 80019c4:	20000340 	.word	0x20000340
 80019c8:	20000388 	.word	0x20000388
 80019cc:	20000284 	.word	0x20000284
 80019d0:	20000280 	.word	0x20000280
 80019d4:	20000394 	.word	0x20000394
 80019d8:	20000390 	.word	0x20000390
 80019dc:	e000ed04 	.word	0xe000ed04

080019e0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b086      	sub	sp, #24
 80019e4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80019e6:	2300      	movs	r3, #0
 80019e8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80019ea:	4b50      	ldr	r3, [pc, #320]	; (8001b2c <xTaskIncrementTick+0x14c>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	f040 808c 	bne.w	8001b0c <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80019f4:	4b4e      	ldr	r3, [pc, #312]	; (8001b30 <xTaskIncrementTick+0x150>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	3301      	adds	r3, #1
 80019fa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80019fc:	4a4c      	ldr	r2, [pc, #304]	; (8001b30 <xTaskIncrementTick+0x150>)
 80019fe:	693b      	ldr	r3, [r7, #16]
 8001a00:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8001a02:	693b      	ldr	r3, [r7, #16]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d11f      	bne.n	8001a48 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8001a08:	4b4a      	ldr	r3, [pc, #296]	; (8001b34 <xTaskIncrementTick+0x154>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d009      	beq.n	8001a26 <xTaskIncrementTick+0x46>
 8001a12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a16:	f383 8811 	msr	BASEPRI, r3
 8001a1a:	f3bf 8f6f 	isb	sy
 8001a1e:	f3bf 8f4f 	dsb	sy
 8001a22:	603b      	str	r3, [r7, #0]
 8001a24:	e7fe      	b.n	8001a24 <xTaskIncrementTick+0x44>
 8001a26:	4b43      	ldr	r3, [pc, #268]	; (8001b34 <xTaskIncrementTick+0x154>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	60fb      	str	r3, [r7, #12]
 8001a2c:	4b42      	ldr	r3, [pc, #264]	; (8001b38 <xTaskIncrementTick+0x158>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	4a40      	ldr	r2, [pc, #256]	; (8001b34 <xTaskIncrementTick+0x154>)
 8001a32:	6013      	str	r3, [r2, #0]
 8001a34:	4a40      	ldr	r2, [pc, #256]	; (8001b38 <xTaskIncrementTick+0x158>)
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	6013      	str	r3, [r2, #0]
 8001a3a:	4b40      	ldr	r3, [pc, #256]	; (8001b3c <xTaskIncrementTick+0x15c>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	3301      	adds	r3, #1
 8001a40:	4a3e      	ldr	r2, [pc, #248]	; (8001b3c <xTaskIncrementTick+0x15c>)
 8001a42:	6013      	str	r3, [r2, #0]
 8001a44:	f000 f994 	bl	8001d70 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001a48:	4b3d      	ldr	r3, [pc, #244]	; (8001b40 <xTaskIncrementTick+0x160>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	693a      	ldr	r2, [r7, #16]
 8001a4e:	429a      	cmp	r2, r3
 8001a50:	d34d      	bcc.n	8001aee <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001a52:	4b38      	ldr	r3, [pc, #224]	; (8001b34 <xTaskIncrementTick+0x154>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d101      	bne.n	8001a60 <xTaskIncrementTick+0x80>
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	e000      	b.n	8001a62 <xTaskIncrementTick+0x82>
 8001a60:	2300      	movs	r3, #0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d004      	beq.n	8001a70 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001a66:	4b36      	ldr	r3, [pc, #216]	; (8001b40 <xTaskIncrementTick+0x160>)
 8001a68:	f04f 32ff 	mov.w	r2, #4294967295
 8001a6c:	601a      	str	r2, [r3, #0]
					break;
 8001a6e:	e03e      	b.n	8001aee <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001a70:	4b30      	ldr	r3, [pc, #192]	; (8001b34 <xTaskIncrementTick+0x154>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	68db      	ldr	r3, [r3, #12]
 8001a76:	68db      	ldr	r3, [r3, #12]
 8001a78:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8001a80:	693a      	ldr	r2, [r7, #16]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	429a      	cmp	r2, r3
 8001a86:	d203      	bcs.n	8001a90 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8001a88:	4a2d      	ldr	r2, [pc, #180]	; (8001b40 <xTaskIncrementTick+0x160>)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6013      	str	r3, [r2, #0]
						break;
 8001a8e:	e02e      	b.n	8001aee <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001a90:	68bb      	ldr	r3, [r7, #8]
 8001a92:	3304      	adds	r3, #4
 8001a94:	4618      	mov	r0, r3
 8001a96:	f7ff fceb 	bl	8001470 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001a9a:	68bb      	ldr	r3, [r7, #8]
 8001a9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d004      	beq.n	8001aac <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001aa2:	68bb      	ldr	r3, [r7, #8]
 8001aa4:	3318      	adds	r3, #24
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f7ff fce2 	bl	8001470 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8001aac:	68bb      	ldr	r3, [r7, #8]
 8001aae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	409a      	lsls	r2, r3
 8001ab4:	4b23      	ldr	r3, [pc, #140]	; (8001b44 <xTaskIncrementTick+0x164>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	4a22      	ldr	r2, [pc, #136]	; (8001b44 <xTaskIncrementTick+0x164>)
 8001abc:	6013      	str	r3, [r2, #0]
 8001abe:	68bb      	ldr	r3, [r7, #8]
 8001ac0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ac2:	4613      	mov	r3, r2
 8001ac4:	009b      	lsls	r3, r3, #2
 8001ac6:	4413      	add	r3, r2
 8001ac8:	009b      	lsls	r3, r3, #2
 8001aca:	4a1f      	ldr	r2, [pc, #124]	; (8001b48 <xTaskIncrementTick+0x168>)
 8001acc:	441a      	add	r2, r3
 8001ace:	68bb      	ldr	r3, [r7, #8]
 8001ad0:	3304      	adds	r3, #4
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	4610      	mov	r0, r2
 8001ad6:	f7ff fca8 	bl	800142a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001ada:	68bb      	ldr	r3, [r7, #8]
 8001adc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ade:	4b1b      	ldr	r3, [pc, #108]	; (8001b4c <xTaskIncrementTick+0x16c>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ae4:	429a      	cmp	r2, r3
 8001ae6:	d3b4      	bcc.n	8001a52 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001aec:	e7b1      	b.n	8001a52 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001aee:	4b17      	ldr	r3, [pc, #92]	; (8001b4c <xTaskIncrementTick+0x16c>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001af4:	4914      	ldr	r1, [pc, #80]	; (8001b48 <xTaskIncrementTick+0x168>)
 8001af6:	4613      	mov	r3, r2
 8001af8:	009b      	lsls	r3, r3, #2
 8001afa:	4413      	add	r3, r2
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	440b      	add	r3, r1
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	2b01      	cmp	r3, #1
 8001b04:	d907      	bls.n	8001b16 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8001b06:	2301      	movs	r3, #1
 8001b08:	617b      	str	r3, [r7, #20]
 8001b0a:	e004      	b.n	8001b16 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8001b0c:	4b10      	ldr	r3, [pc, #64]	; (8001b50 <xTaskIncrementTick+0x170>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	3301      	adds	r3, #1
 8001b12:	4a0f      	ldr	r2, [pc, #60]	; (8001b50 <xTaskIncrementTick+0x170>)
 8001b14:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8001b16:	4b0f      	ldr	r3, [pc, #60]	; (8001b54 <xTaskIncrementTick+0x174>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d001      	beq.n	8001b22 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8001b22:	697b      	ldr	r3, [r7, #20]
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	3718      	adds	r7, #24
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	200003a8 	.word	0x200003a8
 8001b30:	20000384 	.word	0x20000384
 8001b34:	20000338 	.word	0x20000338
 8001b38:	2000033c 	.word	0x2000033c
 8001b3c:	20000398 	.word	0x20000398
 8001b40:	200003a0 	.word	0x200003a0
 8001b44:	20000388 	.word	0x20000388
 8001b48:	20000284 	.word	0x20000284
 8001b4c:	20000280 	.word	0x20000280
 8001b50:	20000390 	.word	0x20000390
 8001b54:	20000394 	.word	0x20000394

08001b58 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b087      	sub	sp, #28
 8001b5c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001b5e:	4b26      	ldr	r3, [pc, #152]	; (8001bf8 <vTaskSwitchContext+0xa0>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d003      	beq.n	8001b6e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8001b66:	4b25      	ldr	r3, [pc, #148]	; (8001bfc <vTaskSwitchContext+0xa4>)
 8001b68:	2201      	movs	r2, #1
 8001b6a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8001b6c:	e03e      	b.n	8001bec <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8001b6e:	4b23      	ldr	r3, [pc, #140]	; (8001bfc <vTaskSwitchContext+0xa4>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8001b74:	4b22      	ldr	r3, [pc, #136]	; (8001c00 <vTaskSwitchContext+0xa8>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	fab3 f383 	clz	r3, r3
 8001b80:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8001b82:	7afb      	ldrb	r3, [r7, #11]
 8001b84:	f1c3 031f 	rsb	r3, r3, #31
 8001b88:	617b      	str	r3, [r7, #20]
 8001b8a:	491e      	ldr	r1, [pc, #120]	; (8001c04 <vTaskSwitchContext+0xac>)
 8001b8c:	697a      	ldr	r2, [r7, #20]
 8001b8e:	4613      	mov	r3, r2
 8001b90:	009b      	lsls	r3, r3, #2
 8001b92:	4413      	add	r3, r2
 8001b94:	009b      	lsls	r3, r3, #2
 8001b96:	440b      	add	r3, r1
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d109      	bne.n	8001bb2 <vTaskSwitchContext+0x5a>
	__asm volatile
 8001b9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ba2:	f383 8811 	msr	BASEPRI, r3
 8001ba6:	f3bf 8f6f 	isb	sy
 8001baa:	f3bf 8f4f 	dsb	sy
 8001bae:	607b      	str	r3, [r7, #4]
 8001bb0:	e7fe      	b.n	8001bb0 <vTaskSwitchContext+0x58>
 8001bb2:	697a      	ldr	r2, [r7, #20]
 8001bb4:	4613      	mov	r3, r2
 8001bb6:	009b      	lsls	r3, r3, #2
 8001bb8:	4413      	add	r3, r2
 8001bba:	009b      	lsls	r3, r3, #2
 8001bbc:	4a11      	ldr	r2, [pc, #68]	; (8001c04 <vTaskSwitchContext+0xac>)
 8001bbe:	4413      	add	r3, r2
 8001bc0:	613b      	str	r3, [r7, #16]
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	685a      	ldr	r2, [r3, #4]
 8001bc8:	693b      	ldr	r3, [r7, #16]
 8001bca:	605a      	str	r2, [r3, #4]
 8001bcc:	693b      	ldr	r3, [r7, #16]
 8001bce:	685a      	ldr	r2, [r3, #4]
 8001bd0:	693b      	ldr	r3, [r7, #16]
 8001bd2:	3308      	adds	r3, #8
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d104      	bne.n	8001be2 <vTaskSwitchContext+0x8a>
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	685a      	ldr	r2, [r3, #4]
 8001bde:	693b      	ldr	r3, [r7, #16]
 8001be0:	605a      	str	r2, [r3, #4]
 8001be2:	693b      	ldr	r3, [r7, #16]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	68db      	ldr	r3, [r3, #12]
 8001be8:	4a07      	ldr	r2, [pc, #28]	; (8001c08 <vTaskSwitchContext+0xb0>)
 8001bea:	6013      	str	r3, [r2, #0]
}
 8001bec:	bf00      	nop
 8001bee:	371c      	adds	r7, #28
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bc80      	pop	{r7}
 8001bf4:	4770      	bx	lr
 8001bf6:	bf00      	nop
 8001bf8:	200003a8 	.word	0x200003a8
 8001bfc:	20000394 	.word	0x20000394
 8001c00:	20000388 	.word	0x20000388
 8001c04:	20000284 	.word	0x20000284
 8001c08:	20000280 	.word	0x20000280

08001c0c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8001c14:	f000 f852 	bl	8001cbc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8001c18:	4b06      	ldr	r3, [pc, #24]	; (8001c34 <prvIdleTask+0x28>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	2b01      	cmp	r3, #1
 8001c1e:	d9f9      	bls.n	8001c14 <prvIdleTask+0x8>
			{
				taskYIELD();
 8001c20:	4b05      	ldr	r3, [pc, #20]	; (8001c38 <prvIdleTask+0x2c>)
 8001c22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001c26:	601a      	str	r2, [r3, #0]
 8001c28:	f3bf 8f4f 	dsb	sy
 8001c2c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8001c30:	e7f0      	b.n	8001c14 <prvIdleTask+0x8>
 8001c32:	bf00      	nop
 8001c34:	20000284 	.word	0x20000284
 8001c38:	e000ed04 	.word	0xe000ed04

08001c3c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b082      	sub	sp, #8
 8001c40:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001c42:	2300      	movs	r3, #0
 8001c44:	607b      	str	r3, [r7, #4]
 8001c46:	e00c      	b.n	8001c62 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001c48:	687a      	ldr	r2, [r7, #4]
 8001c4a:	4613      	mov	r3, r2
 8001c4c:	009b      	lsls	r3, r3, #2
 8001c4e:	4413      	add	r3, r2
 8001c50:	009b      	lsls	r3, r3, #2
 8001c52:	4a12      	ldr	r2, [pc, #72]	; (8001c9c <prvInitialiseTaskLists+0x60>)
 8001c54:	4413      	add	r3, r2
 8001c56:	4618      	mov	r0, r3
 8001c58:	f7ff fbbc 	bl	80013d4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	3301      	adds	r3, #1
 8001c60:	607b      	str	r3, [r7, #4]
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2b06      	cmp	r3, #6
 8001c66:	d9ef      	bls.n	8001c48 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8001c68:	480d      	ldr	r0, [pc, #52]	; (8001ca0 <prvInitialiseTaskLists+0x64>)
 8001c6a:	f7ff fbb3 	bl	80013d4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8001c6e:	480d      	ldr	r0, [pc, #52]	; (8001ca4 <prvInitialiseTaskLists+0x68>)
 8001c70:	f7ff fbb0 	bl	80013d4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8001c74:	480c      	ldr	r0, [pc, #48]	; (8001ca8 <prvInitialiseTaskLists+0x6c>)
 8001c76:	f7ff fbad 	bl	80013d4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8001c7a:	480c      	ldr	r0, [pc, #48]	; (8001cac <prvInitialiseTaskLists+0x70>)
 8001c7c:	f7ff fbaa 	bl	80013d4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8001c80:	480b      	ldr	r0, [pc, #44]	; (8001cb0 <prvInitialiseTaskLists+0x74>)
 8001c82:	f7ff fba7 	bl	80013d4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8001c86:	4b0b      	ldr	r3, [pc, #44]	; (8001cb4 <prvInitialiseTaskLists+0x78>)
 8001c88:	4a05      	ldr	r2, [pc, #20]	; (8001ca0 <prvInitialiseTaskLists+0x64>)
 8001c8a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8001c8c:	4b0a      	ldr	r3, [pc, #40]	; (8001cb8 <prvInitialiseTaskLists+0x7c>)
 8001c8e:	4a05      	ldr	r2, [pc, #20]	; (8001ca4 <prvInitialiseTaskLists+0x68>)
 8001c90:	601a      	str	r2, [r3, #0]
}
 8001c92:	bf00      	nop
 8001c94:	3708      	adds	r7, #8
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	20000284 	.word	0x20000284
 8001ca0:	20000310 	.word	0x20000310
 8001ca4:	20000324 	.word	0x20000324
 8001ca8:	20000340 	.word	0x20000340
 8001cac:	20000354 	.word	0x20000354
 8001cb0:	2000036c 	.word	0x2000036c
 8001cb4:	20000338 	.word	0x20000338
 8001cb8:	2000033c 	.word	0x2000033c

08001cbc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b082      	sub	sp, #8
 8001cc0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001cc2:	e019      	b.n	8001cf8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8001cc4:	f000 f980 	bl	8001fc8 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8001cc8:	4b0f      	ldr	r3, [pc, #60]	; (8001d08 <prvCheckTasksWaitingTermination+0x4c>)
 8001cca:	68db      	ldr	r3, [r3, #12]
 8001ccc:	68db      	ldr	r3, [r3, #12]
 8001cce:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	3304      	adds	r3, #4
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f7ff fbcb 	bl	8001470 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8001cda:	4b0c      	ldr	r3, [pc, #48]	; (8001d0c <prvCheckTasksWaitingTermination+0x50>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	3b01      	subs	r3, #1
 8001ce0:	4a0a      	ldr	r2, [pc, #40]	; (8001d0c <prvCheckTasksWaitingTermination+0x50>)
 8001ce2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8001ce4:	4b0a      	ldr	r3, [pc, #40]	; (8001d10 <prvCheckTasksWaitingTermination+0x54>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	3b01      	subs	r3, #1
 8001cea:	4a09      	ldr	r2, [pc, #36]	; (8001d10 <prvCheckTasksWaitingTermination+0x54>)
 8001cec:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8001cee:	f000 f999 	bl	8002024 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8001cf2:	6878      	ldr	r0, [r7, #4]
 8001cf4:	f000 f80e 	bl	8001d14 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001cf8:	4b05      	ldr	r3, [pc, #20]	; (8001d10 <prvCheckTasksWaitingTermination+0x54>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d1e1      	bne.n	8001cc4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8001d00:	bf00      	nop
 8001d02:	3708      	adds	r7, #8
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	20000354 	.word	0x20000354
 8001d0c:	20000380 	.word	0x20000380
 8001d10:	20000368 	.word	0x20000368

08001d14 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b084      	sub	sp, #16
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d108      	bne.n	8001d38 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f000 fac8 	bl	80022c0 <vPortFree>
				vPortFree( pxTCB );
 8001d30:	6878      	ldr	r0, [r7, #4]
 8001d32:	f000 fac5 	bl	80022c0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8001d36:	e017      	b.n	8001d68 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001d3e:	2b01      	cmp	r3, #1
 8001d40:	d103      	bne.n	8001d4a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8001d42:	6878      	ldr	r0, [r7, #4]
 8001d44:	f000 fabc 	bl	80022c0 <vPortFree>
	}
 8001d48:	e00e      	b.n	8001d68 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001d50:	2b02      	cmp	r3, #2
 8001d52:	d009      	beq.n	8001d68 <prvDeleteTCB+0x54>
 8001d54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d58:	f383 8811 	msr	BASEPRI, r3
 8001d5c:	f3bf 8f6f 	isb	sy
 8001d60:	f3bf 8f4f 	dsb	sy
 8001d64:	60fb      	str	r3, [r7, #12]
 8001d66:	e7fe      	b.n	8001d66 <prvDeleteTCB+0x52>
	}
 8001d68:	bf00      	nop
 8001d6a:	3710      	adds	r7, #16
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}

08001d70 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8001d70:	b480      	push	{r7}
 8001d72:	b083      	sub	sp, #12
 8001d74:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001d76:	4b0e      	ldr	r3, [pc, #56]	; (8001db0 <prvResetNextTaskUnblockTime+0x40>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d101      	bne.n	8001d84 <prvResetNextTaskUnblockTime+0x14>
 8001d80:	2301      	movs	r3, #1
 8001d82:	e000      	b.n	8001d86 <prvResetNextTaskUnblockTime+0x16>
 8001d84:	2300      	movs	r3, #0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d004      	beq.n	8001d94 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8001d8a:	4b0a      	ldr	r3, [pc, #40]	; (8001db4 <prvResetNextTaskUnblockTime+0x44>)
 8001d8c:	f04f 32ff 	mov.w	r2, #4294967295
 8001d90:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8001d92:	e008      	b.n	8001da6 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001d94:	4b06      	ldr	r3, [pc, #24]	; (8001db0 <prvResetNextTaskUnblockTime+0x40>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	68db      	ldr	r3, [r3, #12]
 8001d9a:	68db      	ldr	r3, [r3, #12]
 8001d9c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	4a04      	ldr	r2, [pc, #16]	; (8001db4 <prvResetNextTaskUnblockTime+0x44>)
 8001da4:	6013      	str	r3, [r2, #0]
}
 8001da6:	bf00      	nop
 8001da8:	370c      	adds	r7, #12
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bc80      	pop	{r7}
 8001dae:	4770      	bx	lr
 8001db0:	20000338 	.word	0x20000338
 8001db4:	200003a0 	.word	0x200003a0

08001db8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8001db8:	b480      	push	{r7}
 8001dba:	b083      	sub	sp, #12
 8001dbc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8001dbe:	4b0b      	ldr	r3, [pc, #44]	; (8001dec <xTaskGetSchedulerState+0x34>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d102      	bne.n	8001dcc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	607b      	str	r3, [r7, #4]
 8001dca:	e008      	b.n	8001dde <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001dcc:	4b08      	ldr	r3, [pc, #32]	; (8001df0 <xTaskGetSchedulerState+0x38>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d102      	bne.n	8001dda <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8001dd4:	2302      	movs	r3, #2
 8001dd6:	607b      	str	r3, [r7, #4]
 8001dd8:	e001      	b.n	8001dde <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8001dde:	687b      	ldr	r3, [r7, #4]
	}
 8001de0:	4618      	mov	r0, r3
 8001de2:	370c      	adds	r7, #12
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bc80      	pop	{r7}
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop
 8001dec:	2000038c 	.word	0x2000038c
 8001df0:	200003a8 	.word	0x200003a8

08001df4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8001df4:	b480      	push	{r7}
 8001df6:	b085      	sub	sp, #20
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	60f8      	str	r0, [r7, #12]
 8001dfc:	60b9      	str	r1, [r7, #8]
 8001dfe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	3b04      	subs	r3, #4
 8001e04:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001e0c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	3b04      	subs	r3, #4
 8001e12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8001e14:	68bb      	ldr	r3, [r7, #8]
 8001e16:	f023 0201 	bic.w	r2, r3, #1
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	3b04      	subs	r3, #4
 8001e22:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8001e24:	4a08      	ldr	r2, [pc, #32]	; (8001e48 <pxPortInitialiseStack+0x54>)
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	3b14      	subs	r3, #20
 8001e2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8001e30:	687a      	ldr	r2, [r7, #4]
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	3b20      	subs	r3, #32
 8001e3a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8001e3c:	68fb      	ldr	r3, [r7, #12]
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	3714      	adds	r7, #20
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bc80      	pop	{r7}
 8001e46:	4770      	bx	lr
 8001e48:	08001e4d 	.word	0x08001e4d

08001e4c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b085      	sub	sp, #20
 8001e50:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8001e52:	2300      	movs	r3, #0
 8001e54:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8001e56:	4b10      	ldr	r3, [pc, #64]	; (8001e98 <prvTaskExitError+0x4c>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e5e:	d009      	beq.n	8001e74 <prvTaskExitError+0x28>
 8001e60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e64:	f383 8811 	msr	BASEPRI, r3
 8001e68:	f3bf 8f6f 	isb	sy
 8001e6c:	f3bf 8f4f 	dsb	sy
 8001e70:	60fb      	str	r3, [r7, #12]
 8001e72:	e7fe      	b.n	8001e72 <prvTaskExitError+0x26>
 8001e74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e78:	f383 8811 	msr	BASEPRI, r3
 8001e7c:	f3bf 8f6f 	isb	sy
 8001e80:	f3bf 8f4f 	dsb	sy
 8001e84:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8001e86:	bf00      	nop
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d0fc      	beq.n	8001e88 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8001e8e:	bf00      	nop
 8001e90:	3714      	adds	r7, #20
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bc80      	pop	{r7}
 8001e96:	4770      	bx	lr
 8001e98:	2000000c 	.word	0x2000000c
 8001e9c:	00000000 	.word	0x00000000

08001ea0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8001ea0:	4b07      	ldr	r3, [pc, #28]	; (8001ec0 <pxCurrentTCBConst2>)
 8001ea2:	6819      	ldr	r1, [r3, #0]
 8001ea4:	6808      	ldr	r0, [r1, #0]
 8001ea6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001eaa:	f380 8809 	msr	PSP, r0
 8001eae:	f3bf 8f6f 	isb	sy
 8001eb2:	f04f 0000 	mov.w	r0, #0
 8001eb6:	f380 8811 	msr	BASEPRI, r0
 8001eba:	f04e 0e0d 	orr.w	lr, lr, #13
 8001ebe:	4770      	bx	lr

08001ec0 <pxCurrentTCBConst2>:
 8001ec0:	20000280 	.word	0x20000280
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8001ec4:	bf00      	nop
 8001ec6:	bf00      	nop

08001ec8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8001ec8:	4806      	ldr	r0, [pc, #24]	; (8001ee4 <prvPortStartFirstTask+0x1c>)
 8001eca:	6800      	ldr	r0, [r0, #0]
 8001ecc:	6800      	ldr	r0, [r0, #0]
 8001ece:	f380 8808 	msr	MSP, r0
 8001ed2:	b662      	cpsie	i
 8001ed4:	b661      	cpsie	f
 8001ed6:	f3bf 8f4f 	dsb	sy
 8001eda:	f3bf 8f6f 	isb	sy
 8001ede:	df00      	svc	0
 8001ee0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8001ee2:	bf00      	nop
 8001ee4:	e000ed08 	.word	0xe000ed08

08001ee8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b084      	sub	sp, #16
 8001eec:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8001eee:	4b31      	ldr	r3, [pc, #196]	; (8001fb4 <xPortStartScheduler+0xcc>)
 8001ef0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	781b      	ldrb	r3, [r3, #0]
 8001ef6:	b2db      	uxtb	r3, r3
 8001ef8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	22ff      	movs	r2, #255	; 0xff
 8001efe:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	781b      	ldrb	r3, [r3, #0]
 8001f04:	b2db      	uxtb	r3, r3
 8001f06:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8001f08:	78fb      	ldrb	r3, [r7, #3]
 8001f0a:	b2db      	uxtb	r3, r3
 8001f0c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001f10:	b2da      	uxtb	r2, r3
 8001f12:	4b29      	ldr	r3, [pc, #164]	; (8001fb8 <xPortStartScheduler+0xd0>)
 8001f14:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8001f16:	4b29      	ldr	r3, [pc, #164]	; (8001fbc <xPortStartScheduler+0xd4>)
 8001f18:	2207      	movs	r2, #7
 8001f1a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8001f1c:	e009      	b.n	8001f32 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8001f1e:	4b27      	ldr	r3, [pc, #156]	; (8001fbc <xPortStartScheduler+0xd4>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	3b01      	subs	r3, #1
 8001f24:	4a25      	ldr	r2, [pc, #148]	; (8001fbc <xPortStartScheduler+0xd4>)
 8001f26:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8001f28:	78fb      	ldrb	r3, [r7, #3]
 8001f2a:	b2db      	uxtb	r3, r3
 8001f2c:	005b      	lsls	r3, r3, #1
 8001f2e:	b2db      	uxtb	r3, r3
 8001f30:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8001f32:	78fb      	ldrb	r3, [r7, #3]
 8001f34:	b2db      	uxtb	r3, r3
 8001f36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f3a:	2b80      	cmp	r3, #128	; 0x80
 8001f3c:	d0ef      	beq.n	8001f1e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8001f3e:	4b1f      	ldr	r3, [pc, #124]	; (8001fbc <xPortStartScheduler+0xd4>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f1c3 0307 	rsb	r3, r3, #7
 8001f46:	2b04      	cmp	r3, #4
 8001f48:	d009      	beq.n	8001f5e <xPortStartScheduler+0x76>
 8001f4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f4e:	f383 8811 	msr	BASEPRI, r3
 8001f52:	f3bf 8f6f 	isb	sy
 8001f56:	f3bf 8f4f 	dsb	sy
 8001f5a:	60bb      	str	r3, [r7, #8]
 8001f5c:	e7fe      	b.n	8001f5c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8001f5e:	4b17      	ldr	r3, [pc, #92]	; (8001fbc <xPortStartScheduler+0xd4>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	021b      	lsls	r3, r3, #8
 8001f64:	4a15      	ldr	r2, [pc, #84]	; (8001fbc <xPortStartScheduler+0xd4>)
 8001f66:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8001f68:	4b14      	ldr	r3, [pc, #80]	; (8001fbc <xPortStartScheduler+0xd4>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001f70:	4a12      	ldr	r2, [pc, #72]	; (8001fbc <xPortStartScheduler+0xd4>)
 8001f72:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	b2da      	uxtb	r2, r3
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8001f7c:	4b10      	ldr	r3, [pc, #64]	; (8001fc0 <xPortStartScheduler+0xd8>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a0f      	ldr	r2, [pc, #60]	; (8001fc0 <xPortStartScheduler+0xd8>)
 8001f82:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f86:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8001f88:	4b0d      	ldr	r3, [pc, #52]	; (8001fc0 <xPortStartScheduler+0xd8>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a0c      	ldr	r2, [pc, #48]	; (8001fc0 <xPortStartScheduler+0xd8>)
 8001f8e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8001f92:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8001f94:	f000 f8b0 	bl	80020f8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8001f98:	4b0a      	ldr	r3, [pc, #40]	; (8001fc4 <xPortStartScheduler+0xdc>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8001f9e:	f7ff ff93 	bl	8001ec8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8001fa2:	f7ff fdd9 	bl	8001b58 <vTaskSwitchContext>
	prvTaskExitError();
 8001fa6:	f7ff ff51 	bl	8001e4c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8001faa:	2300      	movs	r3, #0
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	3710      	adds	r7, #16
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	e000e400 	.word	0xe000e400
 8001fb8:	200003ac 	.word	0x200003ac
 8001fbc:	200003b0 	.word	0x200003b0
 8001fc0:	e000ed20 	.word	0xe000ed20
 8001fc4:	2000000c 	.word	0x2000000c

08001fc8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b083      	sub	sp, #12
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fd2:	f383 8811 	msr	BASEPRI, r3
 8001fd6:	f3bf 8f6f 	isb	sy
 8001fda:	f3bf 8f4f 	dsb	sy
 8001fde:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8001fe0:	4b0e      	ldr	r3, [pc, #56]	; (800201c <vPortEnterCritical+0x54>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	3301      	adds	r3, #1
 8001fe6:	4a0d      	ldr	r2, [pc, #52]	; (800201c <vPortEnterCritical+0x54>)
 8001fe8:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8001fea:	4b0c      	ldr	r3, [pc, #48]	; (800201c <vPortEnterCritical+0x54>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	d10e      	bne.n	8002010 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8001ff2:	4b0b      	ldr	r3, [pc, #44]	; (8002020 <vPortEnterCritical+0x58>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	b2db      	uxtb	r3, r3
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d009      	beq.n	8002010 <vPortEnterCritical+0x48>
 8001ffc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002000:	f383 8811 	msr	BASEPRI, r3
 8002004:	f3bf 8f6f 	isb	sy
 8002008:	f3bf 8f4f 	dsb	sy
 800200c:	603b      	str	r3, [r7, #0]
 800200e:	e7fe      	b.n	800200e <vPortEnterCritical+0x46>
	}
}
 8002010:	bf00      	nop
 8002012:	370c      	adds	r7, #12
 8002014:	46bd      	mov	sp, r7
 8002016:	bc80      	pop	{r7}
 8002018:	4770      	bx	lr
 800201a:	bf00      	nop
 800201c:	2000000c 	.word	0x2000000c
 8002020:	e000ed04 	.word	0xe000ed04

08002024 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002024:	b480      	push	{r7}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800202a:	4b10      	ldr	r3, [pc, #64]	; (800206c <vPortExitCritical+0x48>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d109      	bne.n	8002046 <vPortExitCritical+0x22>
 8002032:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002036:	f383 8811 	msr	BASEPRI, r3
 800203a:	f3bf 8f6f 	isb	sy
 800203e:	f3bf 8f4f 	dsb	sy
 8002042:	607b      	str	r3, [r7, #4]
 8002044:	e7fe      	b.n	8002044 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8002046:	4b09      	ldr	r3, [pc, #36]	; (800206c <vPortExitCritical+0x48>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	3b01      	subs	r3, #1
 800204c:	4a07      	ldr	r2, [pc, #28]	; (800206c <vPortExitCritical+0x48>)
 800204e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8002050:	4b06      	ldr	r3, [pc, #24]	; (800206c <vPortExitCritical+0x48>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d104      	bne.n	8002062 <vPortExitCritical+0x3e>
 8002058:	2300      	movs	r3, #0
 800205a:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8002062:	bf00      	nop
 8002064:	370c      	adds	r7, #12
 8002066:	46bd      	mov	sp, r7
 8002068:	bc80      	pop	{r7}
 800206a:	4770      	bx	lr
 800206c:	2000000c 	.word	0x2000000c

08002070 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002070:	f3ef 8009 	mrs	r0, PSP
 8002074:	f3bf 8f6f 	isb	sy
 8002078:	4b0d      	ldr	r3, [pc, #52]	; (80020b0 <pxCurrentTCBConst>)
 800207a:	681a      	ldr	r2, [r3, #0]
 800207c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002080:	6010      	str	r0, [r2, #0]
 8002082:	e92d 4008 	stmdb	sp!, {r3, lr}
 8002086:	f04f 0050 	mov.w	r0, #80	; 0x50
 800208a:	f380 8811 	msr	BASEPRI, r0
 800208e:	f7ff fd63 	bl	8001b58 <vTaskSwitchContext>
 8002092:	f04f 0000 	mov.w	r0, #0
 8002096:	f380 8811 	msr	BASEPRI, r0
 800209a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800209e:	6819      	ldr	r1, [r3, #0]
 80020a0:	6808      	ldr	r0, [r1, #0]
 80020a2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80020a6:	f380 8809 	msr	PSP, r0
 80020aa:	f3bf 8f6f 	isb	sy
 80020ae:	4770      	bx	lr

080020b0 <pxCurrentTCBConst>:
 80020b0:	20000280 	.word	0x20000280
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80020b4:	bf00      	nop
 80020b6:	bf00      	nop

080020b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b082      	sub	sp, #8
 80020bc:	af00      	add	r7, sp, #0
	__asm volatile
 80020be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020c2:	f383 8811 	msr	BASEPRI, r3
 80020c6:	f3bf 8f6f 	isb	sy
 80020ca:	f3bf 8f4f 	dsb	sy
 80020ce:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80020d0:	f7ff fc86 	bl	80019e0 <xTaskIncrementTick>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d003      	beq.n	80020e2 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80020da:	4b06      	ldr	r3, [pc, #24]	; (80020f4 <xPortSysTickHandler+0x3c>)
 80020dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80020e0:	601a      	str	r2, [r3, #0]
 80020e2:	2300      	movs	r3, #0
 80020e4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80020ec:	bf00      	nop
 80020ee:	3708      	adds	r7, #8
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	e000ed04 	.word	0xe000ed04

080020f8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80020fc:	4b0a      	ldr	r3, [pc, #40]	; (8002128 <vPortSetupTimerInterrupt+0x30>)
 80020fe:	2200      	movs	r2, #0
 8002100:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002102:	4b0a      	ldr	r3, [pc, #40]	; (800212c <vPortSetupTimerInterrupt+0x34>)
 8002104:	2200      	movs	r2, #0
 8002106:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002108:	4b09      	ldr	r3, [pc, #36]	; (8002130 <vPortSetupTimerInterrupt+0x38>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a09      	ldr	r2, [pc, #36]	; (8002134 <vPortSetupTimerInterrupt+0x3c>)
 800210e:	fba2 2303 	umull	r2, r3, r2, r3
 8002112:	099b      	lsrs	r3, r3, #6
 8002114:	4a08      	ldr	r2, [pc, #32]	; (8002138 <vPortSetupTimerInterrupt+0x40>)
 8002116:	3b01      	subs	r3, #1
 8002118:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800211a:	4b03      	ldr	r3, [pc, #12]	; (8002128 <vPortSetupTimerInterrupt+0x30>)
 800211c:	2207      	movs	r2, #7
 800211e:	601a      	str	r2, [r3, #0]
}
 8002120:	bf00      	nop
 8002122:	46bd      	mov	sp, r7
 8002124:	bc80      	pop	{r7}
 8002126:	4770      	bx	lr
 8002128:	e000e010 	.word	0xe000e010
 800212c:	e000e018 	.word	0xe000e018
 8002130:	20000000 	.word	0x20000000
 8002134:	10624dd3 	.word	0x10624dd3
 8002138:	e000e014 	.word	0xe000e014

0800213c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b08a      	sub	sp, #40	; 0x28
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8002144:	2300      	movs	r3, #0
 8002146:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8002148:	f7ff fba0 	bl	800188c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800214c:	4b57      	ldr	r3, [pc, #348]	; (80022ac <pvPortMalloc+0x170>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d101      	bne.n	8002158 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8002154:	f000 f90c 	bl	8002370 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002158:	4b55      	ldr	r3, [pc, #340]	; (80022b0 <pvPortMalloc+0x174>)
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	4013      	ands	r3, r2
 8002160:	2b00      	cmp	r3, #0
 8002162:	f040 808c 	bne.w	800227e <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d01c      	beq.n	80021a6 <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800216c:	2208      	movs	r2, #8
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	4413      	add	r3, r2
 8002172:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	f003 0307 	and.w	r3, r3, #7
 800217a:	2b00      	cmp	r3, #0
 800217c:	d013      	beq.n	80021a6 <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	f023 0307 	bic.w	r3, r3, #7
 8002184:	3308      	adds	r3, #8
 8002186:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	f003 0307 	and.w	r3, r3, #7
 800218e:	2b00      	cmp	r3, #0
 8002190:	d009      	beq.n	80021a6 <pvPortMalloc+0x6a>
	__asm volatile
 8002192:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002196:	f383 8811 	msr	BASEPRI, r3
 800219a:	f3bf 8f6f 	isb	sy
 800219e:	f3bf 8f4f 	dsb	sy
 80021a2:	617b      	str	r3, [r7, #20]
 80021a4:	e7fe      	b.n	80021a4 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d068      	beq.n	800227e <pvPortMalloc+0x142>
 80021ac:	4b41      	ldr	r3, [pc, #260]	; (80022b4 <pvPortMalloc+0x178>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	687a      	ldr	r2, [r7, #4]
 80021b2:	429a      	cmp	r2, r3
 80021b4:	d863      	bhi.n	800227e <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80021b6:	4b40      	ldr	r3, [pc, #256]	; (80022b8 <pvPortMalloc+0x17c>)
 80021b8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80021ba:	4b3f      	ldr	r3, [pc, #252]	; (80022b8 <pvPortMalloc+0x17c>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80021c0:	e004      	b.n	80021cc <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 80021c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021c4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80021c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80021cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	687a      	ldr	r2, [r7, #4]
 80021d2:	429a      	cmp	r2, r3
 80021d4:	d903      	bls.n	80021de <pvPortMalloc+0xa2>
 80021d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d1f1      	bne.n	80021c2 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80021de:	4b33      	ldr	r3, [pc, #204]	; (80022ac <pvPortMalloc+0x170>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021e4:	429a      	cmp	r2, r3
 80021e6:	d04a      	beq.n	800227e <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80021e8:	6a3b      	ldr	r3, [r7, #32]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	2208      	movs	r2, #8
 80021ee:	4413      	add	r3, r2
 80021f0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80021f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	6a3b      	ldr	r3, [r7, #32]
 80021f8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80021fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021fc:	685a      	ldr	r2, [r3, #4]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	1ad2      	subs	r2, r2, r3
 8002202:	2308      	movs	r3, #8
 8002204:	005b      	lsls	r3, r3, #1
 8002206:	429a      	cmp	r2, r3
 8002208:	d91e      	bls.n	8002248 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800220a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	4413      	add	r3, r2
 8002210:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002212:	69bb      	ldr	r3, [r7, #24]
 8002214:	f003 0307 	and.w	r3, r3, #7
 8002218:	2b00      	cmp	r3, #0
 800221a:	d009      	beq.n	8002230 <pvPortMalloc+0xf4>
 800221c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002220:	f383 8811 	msr	BASEPRI, r3
 8002224:	f3bf 8f6f 	isb	sy
 8002228:	f3bf 8f4f 	dsb	sy
 800222c:	613b      	str	r3, [r7, #16]
 800222e:	e7fe      	b.n	800222e <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002232:	685a      	ldr	r2, [r3, #4]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	1ad2      	subs	r2, r2, r3
 8002238:	69bb      	ldr	r3, [r7, #24]
 800223a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800223c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800223e:	687a      	ldr	r2, [r7, #4]
 8002240:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002242:	69b8      	ldr	r0, [r7, #24]
 8002244:	f000 f8f6 	bl	8002434 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002248:	4b1a      	ldr	r3, [pc, #104]	; (80022b4 <pvPortMalloc+0x178>)
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	1ad3      	subs	r3, r2, r3
 8002252:	4a18      	ldr	r2, [pc, #96]	; (80022b4 <pvPortMalloc+0x178>)
 8002254:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002256:	4b17      	ldr	r3, [pc, #92]	; (80022b4 <pvPortMalloc+0x178>)
 8002258:	681a      	ldr	r2, [r3, #0]
 800225a:	4b18      	ldr	r3, [pc, #96]	; (80022bc <pvPortMalloc+0x180>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	429a      	cmp	r2, r3
 8002260:	d203      	bcs.n	800226a <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002262:	4b14      	ldr	r3, [pc, #80]	; (80022b4 <pvPortMalloc+0x178>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a15      	ldr	r2, [pc, #84]	; (80022bc <pvPortMalloc+0x180>)
 8002268:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800226a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800226c:	685a      	ldr	r2, [r3, #4]
 800226e:	4b10      	ldr	r3, [pc, #64]	; (80022b0 <pvPortMalloc+0x174>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	431a      	orrs	r2, r3
 8002274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002276:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8002278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800227a:	2200      	movs	r2, #0
 800227c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800227e:	f7ff fb13 	bl	80018a8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002282:	69fb      	ldr	r3, [r7, #28]
 8002284:	f003 0307 	and.w	r3, r3, #7
 8002288:	2b00      	cmp	r3, #0
 800228a:	d009      	beq.n	80022a0 <pvPortMalloc+0x164>
 800228c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002290:	f383 8811 	msr	BASEPRI, r3
 8002294:	f3bf 8f6f 	isb	sy
 8002298:	f3bf 8f4f 	dsb	sy
 800229c:	60fb      	str	r3, [r7, #12]
 800229e:	e7fe      	b.n	800229e <pvPortMalloc+0x162>
	return pvReturn;
 80022a0:	69fb      	ldr	r3, [r7, #28]
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3728      	adds	r7, #40	; 0x28
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	20000fbc 	.word	0x20000fbc
 80022b0:	20000fc8 	.word	0x20000fc8
 80022b4:	20000fc0 	.word	0x20000fc0
 80022b8:	20000fb4 	.word	0x20000fb4
 80022bc:	20000fc4 	.word	0x20000fc4

080022c0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b086      	sub	sp, #24
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d046      	beq.n	8002360 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80022d2:	2308      	movs	r3, #8
 80022d4:	425b      	negs	r3, r3
 80022d6:	697a      	ldr	r2, [r7, #20]
 80022d8:	4413      	add	r3, r2
 80022da:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80022e0:	693b      	ldr	r3, [r7, #16]
 80022e2:	685a      	ldr	r2, [r3, #4]
 80022e4:	4b20      	ldr	r3, [pc, #128]	; (8002368 <vPortFree+0xa8>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4013      	ands	r3, r2
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d109      	bne.n	8002302 <vPortFree+0x42>
 80022ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022f2:	f383 8811 	msr	BASEPRI, r3
 80022f6:	f3bf 8f6f 	isb	sy
 80022fa:	f3bf 8f4f 	dsb	sy
 80022fe:	60fb      	str	r3, [r7, #12]
 8002300:	e7fe      	b.n	8002300 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d009      	beq.n	800231e <vPortFree+0x5e>
 800230a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800230e:	f383 8811 	msr	BASEPRI, r3
 8002312:	f3bf 8f6f 	isb	sy
 8002316:	f3bf 8f4f 	dsb	sy
 800231a:	60bb      	str	r3, [r7, #8]
 800231c:	e7fe      	b.n	800231c <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	685a      	ldr	r2, [r3, #4]
 8002322:	4b11      	ldr	r3, [pc, #68]	; (8002368 <vPortFree+0xa8>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4013      	ands	r3, r2
 8002328:	2b00      	cmp	r3, #0
 800232a:	d019      	beq.n	8002360 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800232c:	693b      	ldr	r3, [r7, #16]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d115      	bne.n	8002360 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002334:	693b      	ldr	r3, [r7, #16]
 8002336:	685a      	ldr	r2, [r3, #4]
 8002338:	4b0b      	ldr	r3, [pc, #44]	; (8002368 <vPortFree+0xa8>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	43db      	mvns	r3, r3
 800233e:	401a      	ands	r2, r3
 8002340:	693b      	ldr	r3, [r7, #16]
 8002342:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8002344:	f7ff faa2 	bl	800188c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	685a      	ldr	r2, [r3, #4]
 800234c:	4b07      	ldr	r3, [pc, #28]	; (800236c <vPortFree+0xac>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4413      	add	r3, r2
 8002352:	4a06      	ldr	r2, [pc, #24]	; (800236c <vPortFree+0xac>)
 8002354:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002356:	6938      	ldr	r0, [r7, #16]
 8002358:	f000 f86c 	bl	8002434 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800235c:	f7ff faa4 	bl	80018a8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8002360:	bf00      	nop
 8002362:	3718      	adds	r7, #24
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}
 8002368:	20000fc8 	.word	0x20000fc8
 800236c:	20000fc0 	.word	0x20000fc0

08002370 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8002370:	b480      	push	{r7}
 8002372:	b085      	sub	sp, #20
 8002374:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002376:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800237a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800237c:	4b27      	ldr	r3, [pc, #156]	; (800241c <prvHeapInit+0xac>)
 800237e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	f003 0307 	and.w	r3, r3, #7
 8002386:	2b00      	cmp	r3, #0
 8002388:	d00c      	beq.n	80023a4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	3307      	adds	r3, #7
 800238e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	f023 0307 	bic.w	r3, r3, #7
 8002396:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002398:	68ba      	ldr	r2, [r7, #8]
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	1ad3      	subs	r3, r2, r3
 800239e:	4a1f      	ldr	r2, [pc, #124]	; (800241c <prvHeapInit+0xac>)
 80023a0:	4413      	add	r3, r2
 80023a2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80023a8:	4a1d      	ldr	r2, [pc, #116]	; (8002420 <prvHeapInit+0xb0>)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80023ae:	4b1c      	ldr	r3, [pc, #112]	; (8002420 <prvHeapInit+0xb0>)
 80023b0:	2200      	movs	r2, #0
 80023b2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	68ba      	ldr	r2, [r7, #8]
 80023b8:	4413      	add	r3, r2
 80023ba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80023bc:	2208      	movs	r2, #8
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	1a9b      	subs	r3, r3, r2
 80023c2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	f023 0307 	bic.w	r3, r3, #7
 80023ca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	4a15      	ldr	r2, [pc, #84]	; (8002424 <prvHeapInit+0xb4>)
 80023d0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80023d2:	4b14      	ldr	r3, [pc, #80]	; (8002424 <prvHeapInit+0xb4>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	2200      	movs	r2, #0
 80023d8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80023da:	4b12      	ldr	r3, [pc, #72]	; (8002424 <prvHeapInit+0xb4>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	2200      	movs	r2, #0
 80023e0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	68fa      	ldr	r2, [r7, #12]
 80023ea:	1ad2      	subs	r2, r2, r3
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80023f0:	4b0c      	ldr	r3, [pc, #48]	; (8002424 <prvHeapInit+0xb4>)
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	4a0a      	ldr	r2, [pc, #40]	; (8002428 <prvHeapInit+0xb8>)
 80023fe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	4a09      	ldr	r2, [pc, #36]	; (800242c <prvHeapInit+0xbc>)
 8002406:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002408:	4b09      	ldr	r3, [pc, #36]	; (8002430 <prvHeapInit+0xc0>)
 800240a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800240e:	601a      	str	r2, [r3, #0]
}
 8002410:	bf00      	nop
 8002412:	3714      	adds	r7, #20
 8002414:	46bd      	mov	sp, r7
 8002416:	bc80      	pop	{r7}
 8002418:	4770      	bx	lr
 800241a:	bf00      	nop
 800241c:	200003b4 	.word	0x200003b4
 8002420:	20000fb4 	.word	0x20000fb4
 8002424:	20000fbc 	.word	0x20000fbc
 8002428:	20000fc4 	.word	0x20000fc4
 800242c:	20000fc0 	.word	0x20000fc0
 8002430:	20000fc8 	.word	0x20000fc8

08002434 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002434:	b480      	push	{r7}
 8002436:	b085      	sub	sp, #20
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800243c:	4b27      	ldr	r3, [pc, #156]	; (80024dc <prvInsertBlockIntoFreeList+0xa8>)
 800243e:	60fb      	str	r3, [r7, #12]
 8002440:	e002      	b.n	8002448 <prvInsertBlockIntoFreeList+0x14>
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	60fb      	str	r3, [r7, #12]
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	687a      	ldr	r2, [r7, #4]
 800244e:	429a      	cmp	r2, r3
 8002450:	d8f7      	bhi.n	8002442 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	68ba      	ldr	r2, [r7, #8]
 800245c:	4413      	add	r3, r2
 800245e:	687a      	ldr	r2, [r7, #4]
 8002460:	429a      	cmp	r2, r3
 8002462:	d108      	bne.n	8002476 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	685a      	ldr	r2, [r3, #4]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	441a      	add	r2, r3
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	68ba      	ldr	r2, [r7, #8]
 8002480:	441a      	add	r2, r3
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	429a      	cmp	r2, r3
 8002488:	d118      	bne.n	80024bc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	4b14      	ldr	r3, [pc, #80]	; (80024e0 <prvInsertBlockIntoFreeList+0xac>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	429a      	cmp	r2, r3
 8002494:	d00d      	beq.n	80024b2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	685a      	ldr	r2, [r3, #4]
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	441a      	add	r2, r3
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	681a      	ldr	r2, [r3, #0]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	601a      	str	r2, [r3, #0]
 80024b0:	e008      	b.n	80024c4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80024b2:	4b0b      	ldr	r3, [pc, #44]	; (80024e0 <prvInsertBlockIntoFreeList+0xac>)
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	601a      	str	r2, [r3, #0]
 80024ba:	e003      	b.n	80024c4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	681a      	ldr	r2, [r3, #0]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80024c4:	68fa      	ldr	r2, [r7, #12]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d002      	beq.n	80024d2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	687a      	ldr	r2, [r7, #4]
 80024d0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80024d2:	bf00      	nop
 80024d4:	3714      	adds	r7, #20
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bc80      	pop	{r7}
 80024da:	4770      	bx	lr
 80024dc:	20000fb4 	.word	0x20000fb4
 80024e0:	20000fbc 	.word	0x20000fbc

080024e4 <__libc_init_array>:
 80024e4:	b570      	push	{r4, r5, r6, lr}
 80024e6:	2500      	movs	r5, #0
 80024e8:	4e0c      	ldr	r6, [pc, #48]	; (800251c <__libc_init_array+0x38>)
 80024ea:	4c0d      	ldr	r4, [pc, #52]	; (8002520 <__libc_init_array+0x3c>)
 80024ec:	1ba4      	subs	r4, r4, r6
 80024ee:	10a4      	asrs	r4, r4, #2
 80024f0:	42a5      	cmp	r5, r4
 80024f2:	d109      	bne.n	8002508 <__libc_init_array+0x24>
 80024f4:	f000 f822 	bl	800253c <_init>
 80024f8:	2500      	movs	r5, #0
 80024fa:	4e0a      	ldr	r6, [pc, #40]	; (8002524 <__libc_init_array+0x40>)
 80024fc:	4c0a      	ldr	r4, [pc, #40]	; (8002528 <__libc_init_array+0x44>)
 80024fe:	1ba4      	subs	r4, r4, r6
 8002500:	10a4      	asrs	r4, r4, #2
 8002502:	42a5      	cmp	r5, r4
 8002504:	d105      	bne.n	8002512 <__libc_init_array+0x2e>
 8002506:	bd70      	pop	{r4, r5, r6, pc}
 8002508:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800250c:	4798      	blx	r3
 800250e:	3501      	adds	r5, #1
 8002510:	e7ee      	b.n	80024f0 <__libc_init_array+0xc>
 8002512:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002516:	4798      	blx	r3
 8002518:	3501      	adds	r5, #1
 800251a:	e7f2      	b.n	8002502 <__libc_init_array+0x1e>
 800251c:	080025d0 	.word	0x080025d0
 8002520:	080025d0 	.word	0x080025d0
 8002524:	080025d0 	.word	0x080025d0
 8002528:	080025d4 	.word	0x080025d4

0800252c <memset>:
 800252c:	4603      	mov	r3, r0
 800252e:	4402      	add	r2, r0
 8002530:	4293      	cmp	r3, r2
 8002532:	d100      	bne.n	8002536 <memset+0xa>
 8002534:	4770      	bx	lr
 8002536:	f803 1b01 	strb.w	r1, [r3], #1
 800253a:	e7f9      	b.n	8002530 <memset+0x4>

0800253c <_init>:
 800253c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800253e:	bf00      	nop
 8002540:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002542:	bc08      	pop	{r3}
 8002544:	469e      	mov	lr, r3
 8002546:	4770      	bx	lr

08002548 <_fini>:
 8002548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800254a:	bf00      	nop
 800254c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800254e:	bc08      	pop	{r3}
 8002550:	469e      	mov	lr, r3
 8002552:	4770      	bx	lr
