// Seed: 4009138063
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_1.id_3 = 0;
  wire id_7;
  ;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input wor id_2,
    input tri0 id_3,
    input wand id_4,
    output supply0 id_5,
    input uwire id_6,
    input tri1 id_7,
    output uwire id_8,
    input tri1 id_9,
    output wire id_10,
    output tri0 id_11,
    output uwire id_12,
    input tri id_13,
    input supply1 id_14,
    output supply1 id_15,
    output logic id_16
);
  always id_16 = -1;
  assign id_10 = id_6;
  assign id_8  = id_6;
  assign id_12 = {id_2, (id_3), 1'd0};
  logic id_18;
  ;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18
  );
endmodule
