
---------- Begin Simulation Statistics ----------
final_tick                                96367364000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 239898                       # Simulator instruction rate (inst/s)
host_mem_usage                                 668812                       # Number of bytes of host memory used
host_op_rate                                   240369                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   416.84                       # Real time elapsed on the host
host_tick_rate                              231183664                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.096367                       # Number of seconds simulated
sim_ticks                                 96367364000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.927347                       # CPI: cycles per instruction
system.cpu.discardedOps                        191189                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        59115493                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.518848                       # IPC: instructions per cycle
system.cpu.numCycles                        192734728                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526151     46.43%     46.43% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691081     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958393     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       133619235                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       360189                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        754037                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          219                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       966522                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1039                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1935073                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1045                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4482742                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3732597                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80998                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2101917                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2100066                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.911938                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65369                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 13                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             677                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              389                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          170                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51020229                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51020229                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51020622                       # number of overall hits
system.cpu.dcache.overall_hits::total        51020622                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1084348                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1084348                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1092373                       # number of overall misses
system.cpu.dcache.overall_misses::total       1092373                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  46193582999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  46193582999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  46193582999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  46193582999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52104577                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52104577                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52112995                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52112995                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020811                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020811                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020962                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020962                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42600.330336                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42600.330336                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42287.371620                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42287.371620                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6143                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                98                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    62.683673                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       818753                       # number of writebacks
system.cpu.dcache.writebacks::total            818753                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       124947                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       124947                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       124947                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       124947                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       959401                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       959401                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       967426                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       967426                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  39419634500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39419634500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  40047823499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  40047823499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018413                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018413                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018564                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018564                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41087.756319                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41087.756319                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41396.265450                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41396.265450                       # average overall mshr miss latency
system.cpu.dcache.replacements                 966402                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40576779                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40576779                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       578520                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        578520                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  17529993999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  17529993999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41155299                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41155299                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014057                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014057                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30301.448522                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30301.448522                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3906                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3906                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       574614                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       574614                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  16634778000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16634778000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013962                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013962                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 28949.482609                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28949.482609                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10443450                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10443450                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       505828                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       505828                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  28663589000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  28663589000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949278                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949278                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.046197                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.046197                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56666.671280                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56666.671280                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       121041                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       121041                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       384787                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       384787                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  22784856500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22784856500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035143                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035143                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59214.205521                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59214.205521                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          393                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           393                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8025                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8025                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.953314                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.953314                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8025                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8025                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    628188999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    628188999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.953314                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.953314                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 78279.002991                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78279.002991                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        72500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        72500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        71500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        71500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        71500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  96367364000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1010.694731                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51988123                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            967426                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             53.738604                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1010.694731                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987007                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987007                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          423                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          524                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105193568                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105193568                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  96367364000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  96367364000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  96367364000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42681215                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43471346                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11023539                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     13389222                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13389222                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13389222                       # number of overall hits
system.cpu.icache.overall_hits::total        13389222                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1126                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1126                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1126                       # number of overall misses
system.cpu.icache.overall_misses::total          1126                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     89000500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     89000500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     89000500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     89000500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     13390348                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13390348                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     13390348                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13390348                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000084                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000084                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000084                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000084                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79041.296625                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79041.296625                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79041.296625                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79041.296625                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          118                       # number of writebacks
system.cpu.icache.writebacks::total               118                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1126                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1126                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1126                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1126                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     87874500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     87874500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     87874500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     87874500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000084                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000084                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000084                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000084                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78041.296625                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78041.296625                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78041.296625                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78041.296625                       # average overall mshr miss latency
system.cpu.icache.replacements                    118                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13389222                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13389222                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1126                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1126                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     89000500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     89000500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     13390348                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13390348                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000084                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000084                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79041.296625                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79041.296625                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1126                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1126                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     87874500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     87874500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78041.296625                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78041.296625                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  96367364000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           762.161477                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13390348                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1126                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11891.960924                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   762.161477                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.372149                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.372149                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1008                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          215                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          793                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.492188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          26781822                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         26781822                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  96367364000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  96367364000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  96367364000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  96367364000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196363                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   35                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               574629                       # number of demand (read+write) hits
system.l2.demand_hits::total                   574664                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  35                       # number of overall hits
system.l2.overall_hits::.cpu.data              574629                       # number of overall hits
system.l2.overall_hits::total                  574664                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1091                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             392767                       # number of demand (read+write) misses
system.l2.demand_misses::total                 393858                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1091                       # number of overall misses
system.l2.overall_misses::.cpu.data            392767                       # number of overall misses
system.l2.overall_misses::total                393858                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     85795000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  32559299500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      32645094500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     85795000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  32559299500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     32645094500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1126                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           967396                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               968522                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1126                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          967396                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              968522                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.968917                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.406004                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.406659                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.968917                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.406004                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.406659                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78638.863428                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82897.238057                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82885.442215                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78638.863428                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82897.238057                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82885.442215                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              234530                       # number of writebacks
system.l2.writebacks::total                    234530                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1091                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        392764                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            393855                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1091                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       392764                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           393855                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     74885000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  28631472500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28706357500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     74885000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  28631472500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28706357500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.968917                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.406001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.406656                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.968917                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.406001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.406656                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68638.863428                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72897.395128                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72885.598761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68638.863428                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72897.395128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72885.598761                       # average overall mshr miss latency
system.l2.replacements                         361227                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       818753                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           818753                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       818753                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       818753                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          118                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              118                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          118                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          118                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            139951                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                139951                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          244805                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              244805                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  20736499000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20736499000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        384756                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            384756                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.636260                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.636260                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84706.190642                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84706.190642                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       244805                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         244805                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  18288459000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18288459000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.636260                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.636260                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74706.231490                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74706.231490                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             35                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 35                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1091                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1091                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     85795000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     85795000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1126                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1126                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.968917                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.968917                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78638.863428                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78638.863428                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1091                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1091                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     74885000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     74885000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.968917                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.968917                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68638.863428                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68638.863428                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        434678                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            434678                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       147962                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          147962                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11822800500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11822800500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       582640                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        582640                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.253951                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.253951                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79904.303132                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79904.303132                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       147959                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       147959                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  10343013500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  10343013500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.253946                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.253946                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69904.591813                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69904.591813                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            31                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                31                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.cpu.data           31                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            31                       # number of InvalidateReq accesses(hits+misses)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  96367364000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31919.600545                       # Cycle average of tags in use
system.l2.tags.total_refs                     1934850                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    394026                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.910463                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.782790                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       101.889670                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31794.928084                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000695                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970304                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974109                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          212                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3064                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        23077                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6392                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15872858                       # Number of tag accesses
system.l2.tags.data_accesses                 15872858                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  96367364000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    191445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1091.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    392650.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002396872500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11353                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11353                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1033778                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             180310                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      393855                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     234530                       # Number of write requests accepted
system.mem_ctrls.readBursts                    393855                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   234530                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    114                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 43085                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                393855                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               234530                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  320763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   72817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11353                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.680085                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.199756                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     64.812842                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         11233     98.94%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           40      0.35%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           10      0.09%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            7      0.06%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           57      0.50%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11353                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11353                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.860301                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.827863                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.056976                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6670     58.75%     58.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              152      1.34%     60.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3999     35.22%     95.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              512      4.51%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               19      0.17%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11353                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    7296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12603360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7504960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    130.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     77.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   96367343000                       # Total gap between requests
system.mem_ctrls.avgGap                     153357.17                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        34912                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12564800                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6125280                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 362280.325525973749                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 130384390.300434082747                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 63561767.654036901891                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1091                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       392764                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       234530                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     30235000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  12447642000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2315942739250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27713.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31692.42                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   9874825.14                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        34912                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12568448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12603360                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        34912                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        34912                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7504960                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7504960                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1091                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       392764                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         393855                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       234530                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        234530                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       362280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    130422245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        130784526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       362280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       362280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     77878648                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        77878648                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     77878648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       362280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    130422245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       208663174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               393741                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              191415                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        24832                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        24647                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        25014                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        24585                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        24863                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        24198                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        24857                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        24689                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        23312                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        23659                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        24966                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        24621                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        24845                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        25491                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        24632                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        24530                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11853                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11559                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12210                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        12103                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12219                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11908                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12580                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12097                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        11151                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        11223                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        12414                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        11810                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11934                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12606                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        11937                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        11811                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              5095233250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1968705000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        12477877000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12940.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31690.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              263232                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             103940                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            66.85                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           54.30                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       217974                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   171.805298                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   102.631047                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   246.891722                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       152181     69.82%     69.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        31144     14.29%     84.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         6405      2.94%     87.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2857      1.31%     88.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9927      4.55%     92.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1121      0.51%     93.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1064      0.49%     93.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1796      0.82%     94.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        11479      5.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       217974                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              25199424                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12250560                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              261.493341                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              127.123535                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.04                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               62.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  96367364000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       786378180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       417954735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1411470900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     503881380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7606784640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  30013230870                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  11730768480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   52470469185                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   544.483807                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  30162920250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3217760000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  62986683750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       770027580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       409256595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1399839840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     495304920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7606784640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  29770760280                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  11934954240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   52386928095                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   543.616904                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  30693358500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3217760000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  62456245500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  96367364000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             149050                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       234530                       # Transaction distribution
system.membus.trans_dist::CleanEvict           125652                       # Transaction distribution
system.membus.trans_dist::ReadExReq            244805                       # Transaction distribution
system.membus.trans_dist::ReadExResp           244804                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        149050                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1147891                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1147891                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20108288                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20108288                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            393855                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  393855    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              393855                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  96367364000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1314680500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1333292500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            583766                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1053283                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          118                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          274346                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           384756                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          384755                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1126                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       582640                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           31                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           31                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2370                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2901255                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2903625                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        39808                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     57156736                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               57196544                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          361227                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7504960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1329780                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000957                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031059                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1328514     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1260      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1329780                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  96367364000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1376972000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1126000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         967411997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
