5 14 101 3 *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (static2.vcd) 2 -o (static2.cdd) 2 -v (static2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 static2.v 1 19 1
2 1 5 120015 1 0 21004 0 0 1 16 0 0
2 2 5 b000e 1 0 21004 0 0 1 16 0 0
2 3 5 b0015 1 8 1184 1 2 1 18 0 1 1 1 0 0
2 4 5 70007 0 1 1410 0 0 1 1 a
2 5 5 70015 2 35 6 3 4
2 6 6 120015 1 0 21008 0 0 1 16 1 0
2 7 6 b000e 1 0 21004 0 0 1 16 0 0
2 8 6 b0015 1 8 1084 6 7 1 18 0 1 1 0 0 0
2 9 6 70007 0 1 1410 0 0 1 1 b
2 10 6 70015 2 35 6 8 9
2 11 7 120015 1 0 21004 0 0 1 16 0 0
2 12 7 b000e 1 0 21008 0 0 1 16 1 0
2 13 7 b0015 1 8 1104 11 12 1 18 0 1 0 1 0 0
2 14 7 70007 0 1 1410 0 0 1 1 c
2 15 7 70015 2 35 6 13 14
2 16 8 120015 1 0 21008 0 0 1 16 1 0
2 17 8 b000e 1 0 21008 0 0 1 16 1 0
2 18 8 b0015 1 8 1208 16 17 1 18 0 1 0 0 1 0
2 19 8 70007 0 1 1410 0 0 1 1 d
2 20 8 70015 2 35 a 18 19
1 a 1 3 60009 1 0 0 0 1 17 1 1 0 0 0 0
1 b 2 3 6000c 1 0 0 0 1 17 1 1 0 0 0 0
1 c 3 3 6000f 1 0 0 0 1 17 1 1 0 0 0 0
1 d 4 3 60012 1 0 0 0 1 17 1 1 0 0 0 0
4 5 f 5 5
4 10 f 10 10
4 15 f 15 15
4 20 f 20 20
3 1 main.u$0 "main.u$0" 0 static2.v 10 17 1
