# Reading pref.tcl
# do mult_matrix_revert_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert {G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:56:01 on Dec 22,2020
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 20:56:01 on Dec 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work G:/neural-burning/mult_matrix_revert/testbench/testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:56:12 on Dec 22,2020
# vlog -reportprogress 300 -work work G:/neural-burning/mult_matrix_revert/testbench/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:56:12 on Dec 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# vsim work.testbench 
# Start time: 20:56:17 on Dec 22,2020
# Loading sv_std.std
# Loading work.testbench
# Loading work.mult_matrix_revert
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /testbench File: G:/neural-burning/mult_matrix_revert/testbench/testbench.sv Line: 34
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /testbench File: G:/neural-burning/mult_matrix_revert/testbench/testbench.sv Line: 36
add wave -position end  sim:/testbench/output_stream
add wave -position end  sim:/testbench/clk
add wave -position end  sim:/testbench/input_stream
run
run
run
run
run
run
run
# End time: 20:57:18 on Dec 22,2020, Elapsed time: 0:01:01
# Errors: 0, Warnings: 2
