0.6
2019.1
May 24 2019
15:06:07
D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MAtrix_Mul/MAtrix_Mul.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/AR.v,1625236037,verilog,,D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/Alu.v,,AR,,,,,,,,
D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/Alu.v,1625236037,verilog,,D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/Bus_mux.v,,Alu,,,,,,,,
D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/Bus_mux.v,1625236037,verilog,,D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/Comp.v,,Bus_mux,,,,,,,,
D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/Comp.v,1625236037,verilog,,D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/PC.v,,Comp,,,,,,,,
D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/PC.v,1625236037,verilog,,D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/Reg_module_RI.v,,PC,,,,,,,,
D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/Reg_module_RI.v,1625236037,verilog,,D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/Reg_module_RW.v,,Reg_module_RI,,,,,,,,
D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/Reg_module_RW.v,1625236037,verilog,,D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/Reg_module_W.v,,Reg_module_RW,,,,,,,,
D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/Reg_module_W.v,1625236037,verilog,,D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/Reg_module_WI.v,,Reg_module_W,,,,,,,,
D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/Reg_module_WI.v,1625236037,verilog,,D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/controlunit.v,,Reg_module_WI,,,,,,,,
D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/controlunit.v,1625236037,verilog,,D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/core.v,D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/cu_param.v,controlunit,,,,,,,,
D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/core.v,1625236037,verilog,,D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/data_mem.v,D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/proc_param.v,core,,,,,,,,
D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/cu_param.v,1625236037,verilog,,,,,,,,,,,,
D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/data_mem.v,1625236037,verilog,,D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/dmem_controller.v,,data_mem,,,,,,,,
D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/dmem_controller.v,1625236038,verilog,,D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/imem_controller.v,,dmem_controller,,,,,,,,
D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/imem_controller.v,1625236038,verilog,,D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/ins_mem.v,,imem_controller,,,,,,,,
D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/ins_mem.v,1625236038,verilog,,D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/mux_3to1_8bit.v,,ins_mem,,,,,,,,
D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/mux_3to1_8bit.v,1625236038,verilog,,D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/processor.v,,mux_3to1_8bit,,,,,,,,
D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/proc_param.v,1625236038,verilog,,,,,,,,,,,,
D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/processor.v,1625236038,verilog,,D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/processor_tb.v,,processor,,,,,,,,
D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/Vivado/Multi_CORE/MULTI_CORE_edit/processor_tb.v,1625236038,verilog,,,,processor_tb,,,,,,,,
