Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Aug 24 19:29:07 2022
| Host         : DESKTOP-BDA8VGJ running 64-bit major release  (build 9200)
| Command      : report_methodology -file fpga_top_methodology_drc_routed.rpt -pb fpga_top_methodology_drc_routed.pb -rpx fpga_top_methodology_drc_routed.rpx
| Design       : fpga_top
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 162
+-----------+------------------+------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                      | Violations |
+-----------+------------------+------------------------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks                   | 6          |
| LUTAR-1   | Warning          | LUT drives async reset alert                                     | 3          |
| SYNTH-11  | Warning          | DSP output not registered                                        | 4          |
| TIMING-16 | Warning          | Large setup violation                                            | 41         |
| TIMING-18 | Warning          | Missing input or output delay                                    | 105        |
| TIMING-56 | Warning          | Missing logically or physically excluded clock groups constraint | 3          |
+-----------+------------------+------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_mic_clk_wiz_0 and clk_mic_clk_wiz_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_mic_clk_wiz_0] -to [get_clocks clk_mic_clk_wiz_0_1]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks clk_mic_clk_wiz_0 and clk_sys_clk_wiz_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_mic_clk_wiz_0] -to [get_clocks clk_sys_clk_wiz_0_1]
Related violations: <none>

TIMING-6#3 Critical Warning
No common primary clock between related clocks  
The clocks clk_mic_clk_wiz_0_1 and clk_mic_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_mic_clk_wiz_0_1] -to [get_clocks clk_mic_clk_wiz_0]
Related violations: <none>

TIMING-6#4 Critical Warning
No common primary clock between related clocks  
The clocks clk_mic_clk_wiz_0_1 and clk_sys_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_mic_clk_wiz_0_1] -to [get_clocks clk_sys_clk_wiz_0]
Related violations: <none>

TIMING-6#5 Critical Warning
No common primary clock between related clocks  
The clocks clk_sys_clk_wiz_0 and clk_sys_clk_wiz_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_sys_clk_wiz_0] -to [get_clocks clk_sys_clk_wiz_0_1]
Related violations: <none>

TIMING-6#6 Critical Warning
No common primary clock between related clocks  
The clocks clk_sys_clk_wiz_0_1 and clk_sys_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_sys_clk_wiz_0_1] -to [get_clocks clk_sys_clk_wiz_0]
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell Series_recombination_loop/count2[4]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) input/count2_reg[2]/PRE, input/count2_reg[30]/CLR,
input/count2_reg[31]/CLR, input/count2_reg[3]/PRE, input/count2_reg[4]/CLR,
input/count2_reg[5]/CLR, input/count2_reg[6]/CLR, input/count2_reg[7]/CLR,
input/count2_reg[8]/CLR, input/count2_reg[9]/CLR, input/hold_reg[0]/PRE,
input/hold_reg[1]/PRE, input/start_count_reg[0]/CLR,
input/start_count_reg[1]/CLR, input/start_count_reg[2]/CLR
 (the first 15 of 430 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell Series_recombination_loop/temp2I[36]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Series_recombination_loop/temp2_reg[2]/CLR,
Series_recombination_loop/temp2_reg[30]/CLR,
Series_recombination_loop/temp2_reg[31]/CLR,
Series_recombination_loop/temp2_reg[32]/CLR,
Series_recombination_loop/temp2_reg[33]/CLR,
Series_recombination_loop/temp2_reg[34]/CLR,
Series_recombination_loop/temp2_reg[35]/CLR,
Series_recombination_loop/temp2_reg[36]/CLR,
Series_recombination_loop/temp2_reg[3]/CLR,
Series_recombination_loop/temp2_reg[4]/CLR,
Series_recombination_loop/temp2_reg[5]/CLR,
Series_recombination_loop/temp2_reg[6]/CLR,
Series_recombination_loop/temp2_reg[7]/CLR,
Series_recombination_loop/temp2_reg[8]/CLR,
Series_recombination_loop/temp2_reg[9]/CLR (the first 15 of 74 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell input/read_en_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) input/read_en_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-11#1 Warning
DSP output not registered  
DSP instance Series_recombination_loop/ARG is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#2 Warning
DSP output not registered  
DSP instance Series_recombination_loop/ARG__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#3 Warning
DSP output not registered  
DSP instance Series_recombination_loop/ARG__1 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#4 Warning
DSP output not registered  
DSP instance Series_recombination_loop/ARG__2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.002 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outI_reg[14]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.015 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outR_reg[19]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.023 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outR_reg[17]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outR_reg[20]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.057 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outR_reg[22]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.072 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outI_reg[15]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.093 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outI_reg[13]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.133 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outR_reg[23]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.141 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outR_reg[21]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.154 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outR_reg[24]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.174 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outR_reg[26]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.196 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outI_reg[16]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.212 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outI_reg[18]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.250 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outR_reg[27]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.258 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outR_reg[25]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.272 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outR_reg[28]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.286 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outI_reg[19]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.292 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outR_reg[30]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.307 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outI_reg[17]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.311 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outI_reg[20]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.327 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outI_reg[22]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.368 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outR_reg[31]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.376 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outR_reg[29]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.389 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outR_reg[32]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.401 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outI_reg[23]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.409 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outR_reg[34]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.422 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outI_reg[21]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.426 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outI_reg[24]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.442 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outI_reg[26]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.485 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outR_reg[35]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outR_reg[33]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.516 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outI_reg[27]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.537 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outI_reg[25]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.540 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outI_reg[28]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.556 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outI_reg[30]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.630 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outI_reg[31]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.651 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outI_reg[29]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.655 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outI_reg[32]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.671 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outI_reg[34]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.745 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outI_reg[35]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.766 ns between Series_recombination_loop/orderi_reg[1]/C (clocked by clk_sys_clk_wiz_0_1) and Series_recombination_loop/FFT_outI_reg[33]/D (clocked by clk_sys_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rst relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on order_R[0] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on order_R[10] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on order_R[11] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on order_R[12] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on order_R[13] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on order_R[14] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on order_R[15] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on order_R[16] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on order_R[17] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on order_R[18] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on order_R[19] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on order_R[1] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on order_R[20] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on order_R[21] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on order_R[22] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on order_R[23] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on order_R[24] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on order_R[25] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on order_R[26] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on order_R[27] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on order_R[28] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on order_R[29] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on order_R[2] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on order_R[30] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on order_R[31] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on order_R[3] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on order_R[4] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on order_R[5] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on order_R[6] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on order_R[7] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on order_R[8] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on order_R[9] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on outI[0] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on outI[10] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on outI[11] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on outI[12] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on outI[13] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on outI[14] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on outI[15] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on outI[16] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on outI[17] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on outI[18] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on outI[19] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on outI[1] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on outI[20] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on outI[21] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on outI[22] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on outI[23] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on outI[24] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on outI[25] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on outI[26] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on outI[27] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on outI[28] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on outI[29] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on outI[2] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on outI[30] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on outI[31] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on outI[32] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on outI[33] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on outI[34] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on outI[35] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on outI[3] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on outI[4] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on outI[5] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on outI[6] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on outI[7] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on outI[8] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on outI[9] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on outR[0] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on outR[10] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on outR[11] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on outR[12] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on outR[13] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on outR[14] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on outR[15] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on outR[16] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An output delay is missing on outR[17] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An output delay is missing on outR[18] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An output delay is missing on outR[19] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An output delay is missing on outR[1] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An output delay is missing on outR[20] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An output delay is missing on outR[21] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An output delay is missing on outR[22] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An output delay is missing on outR[23] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An output delay is missing on outR[24] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An output delay is missing on outR[25] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An output delay is missing on outR[26] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An output delay is missing on outR[27] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An output delay is missing on outR[28] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An output delay is missing on outR[29] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An output delay is missing on outR[2] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An output delay is missing on outR[30] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An output delay is missing on outR[31] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An output delay is missing on outR[32] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An output delay is missing on outR[33] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An output delay is missing on outR[34] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An output delay is missing on outR[35] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#99 Warning
Missing input or output delay  
An output delay is missing on outR[3] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#100 Warning
Missing input or output delay  
An output delay is missing on outR[4] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#101 Warning
Missing input or output delay  
An output delay is missing on outR[5] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#102 Warning
Missing input or output delay  
An output delay is missing on outR[6] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#103 Warning
Missing input or output delay  
An output delay is missing on outR[7] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#104 Warning
Missing input or output delay  
An output delay is missing on outR[8] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-18#105 Warning
Missing input or output delay  
An output delay is missing on outR[9] relative to clock(s) clk_100M, sys_clk_pin
Related violations: <none>

TIMING-56#1 Warning
Missing logically or physically excluded clock groups constraint  
Multiple clocks are user generated or auto-derived on the source pin CLOCK/inst/mmcm_adv_inst/CLKFBOUT but are not logically or physically exclusive with respect to one another. To have the static timing analysis match the behavior in hardware, there cannot be multiple clocks generated on the same pin and when such situation occurs, the clocks should be defined as physically or logically exclusive. The list of clocks generated on the source pin is: clkfbout_clk_wiz_0, clkfbout_clk_wiz_0_1
Related violations: <none>

TIMING-56#2 Warning
Missing logically or physically excluded clock groups constraint  
Multiple clocks are user generated or auto-derived on the source pin CLOCK/inst/mmcm_adv_inst/CLKOUT0 but are not logically or physically exclusive with respect to one another. To have the static timing analysis match the behavior in hardware, there cannot be multiple clocks generated on the same pin and when such situation occurs, the clocks should be defined as physically or logically exclusive. The list of clocks generated on the source pin is: clk_sys_clk_wiz_0, clk_sys_clk_wiz_0_1
Related violations: <none>

TIMING-56#3 Warning
Missing logically or physically excluded clock groups constraint  
Multiple clocks are user generated or auto-derived on the source pin CLOCK/inst/mmcm_adv_inst/CLKOUT1 but are not logically or physically exclusive with respect to one another. To have the static timing analysis match the behavior in hardware, there cannot be multiple clocks generated on the same pin and when such situation occurs, the clocks should be defined as physically or logically exclusive. The list of clocks generated on the source pin is: clk_mic_clk_wiz_0, clk_mic_clk_wiz_0_1
Related violations: <none>


