INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/TwoToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TwoToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/ThirtyTwoToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwoToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/SixteenToOneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenToOneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/InstructionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/SignExtender.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sources_1/new/reg4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sim_1/new/testBench_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vbogd/Processor project/LightsOrSomething/LightsOrSomething.srcs/sim_1/new/regFileSim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFileSim
