Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Oct 17 14:08:40 2023
| Host         : dhep-sipm running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: comp1/clk_stat_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.892        0.000                      0                   55        0.251        0.000                      0                   55        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.892        0.000                      0                   55        0.251        0.000                      0                   55        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 comp1/clock_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.704ns (19.456%)  route 2.914ns (80.544%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.710     5.312    comp1/CLK100MHZ
    SLICE_X0Y102         FDRE                                         r  comp1/clock_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  comp1/clock_counter_reg[10]/Q
                         net (fo=2, routed)           0.860     6.628    comp1/clock_counter_reg[10]
    SLICE_X1Y102         LUT6 (Prop_lut6_I2_O)        0.124     6.752 f  comp1/clock_counter[0]_i_4/O
                         net (fo=2, routed)           1.084     7.836    comp1/clock_counter[0]_i_4_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I1_O)        0.124     7.960 r  comp1/clock_counter[0]_i_1/O
                         net (fo=27, routed)          0.971     8.931    comp1/clear
    SLICE_X0Y100         FDRE                                         r  comp1/clock_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.590    15.012    comp1/CLK100MHZ
    SLICE_X0Y100         FDRE                                         r  comp1/clock_counter_reg[0]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429    14.823    comp1/clock_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -8.931    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 comp1/clock_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.704ns (19.456%)  route 2.914ns (80.544%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.710     5.312    comp1/CLK100MHZ
    SLICE_X0Y102         FDRE                                         r  comp1/clock_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  comp1/clock_counter_reg[10]/Q
                         net (fo=2, routed)           0.860     6.628    comp1/clock_counter_reg[10]
    SLICE_X1Y102         LUT6 (Prop_lut6_I2_O)        0.124     6.752 f  comp1/clock_counter[0]_i_4/O
                         net (fo=2, routed)           1.084     7.836    comp1/clock_counter[0]_i_4_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I1_O)        0.124     7.960 r  comp1/clock_counter[0]_i_1/O
                         net (fo=27, routed)          0.971     8.931    comp1/clear
    SLICE_X0Y100         FDRE                                         r  comp1/clock_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.590    15.012    comp1/CLK100MHZ
    SLICE_X0Y100         FDRE                                         r  comp1/clock_counter_reg[1]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429    14.823    comp1/clock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -8.931    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 comp1/clock_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.704ns (19.456%)  route 2.914ns (80.544%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.710     5.312    comp1/CLK100MHZ
    SLICE_X0Y102         FDRE                                         r  comp1/clock_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  comp1/clock_counter_reg[10]/Q
                         net (fo=2, routed)           0.860     6.628    comp1/clock_counter_reg[10]
    SLICE_X1Y102         LUT6 (Prop_lut6_I2_O)        0.124     6.752 f  comp1/clock_counter[0]_i_4/O
                         net (fo=2, routed)           1.084     7.836    comp1/clock_counter[0]_i_4_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I1_O)        0.124     7.960 r  comp1/clock_counter[0]_i_1/O
                         net (fo=27, routed)          0.971     8.931    comp1/clear
    SLICE_X0Y100         FDRE                                         r  comp1/clock_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.590    15.012    comp1/CLK100MHZ
    SLICE_X0Y100         FDRE                                         r  comp1/clock_counter_reg[2]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429    14.823    comp1/clock_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -8.931    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 comp1/clock_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.704ns (19.456%)  route 2.914ns (80.544%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.710     5.312    comp1/CLK100MHZ
    SLICE_X0Y102         FDRE                                         r  comp1/clock_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  comp1/clock_counter_reg[10]/Q
                         net (fo=2, routed)           0.860     6.628    comp1/clock_counter_reg[10]
    SLICE_X1Y102         LUT6 (Prop_lut6_I2_O)        0.124     6.752 f  comp1/clock_counter[0]_i_4/O
                         net (fo=2, routed)           1.084     7.836    comp1/clock_counter[0]_i_4_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I1_O)        0.124     7.960 r  comp1/clock_counter[0]_i_1/O
                         net (fo=27, routed)          0.971     8.931    comp1/clear
    SLICE_X0Y100         FDRE                                         r  comp1/clock_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.590    15.012    comp1/CLK100MHZ
    SLICE_X0Y100         FDRE                                         r  comp1/clock_counter_reg[3]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429    14.823    comp1/clock_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -8.931    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             6.016ns  (required time - arrival time)
  Source:                 comp1/clock_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.704ns (20.148%)  route 2.790ns (79.852%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.710     5.312    comp1/CLK100MHZ
    SLICE_X0Y102         FDRE                                         r  comp1/clock_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  comp1/clock_counter_reg[10]/Q
                         net (fo=2, routed)           0.860     6.628    comp1/clock_counter_reg[10]
    SLICE_X1Y102         LUT6 (Prop_lut6_I2_O)        0.124     6.752 f  comp1/clock_counter[0]_i_4/O
                         net (fo=2, routed)           1.084     7.836    comp1/clock_counter[0]_i_4_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I1_O)        0.124     7.960 r  comp1/clock_counter[0]_i_1/O
                         net (fo=27, routed)          0.847     8.806    comp1/clear
    SLICE_X0Y106         FDRE                                         r  comp1/clock_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.589    15.011    comp1/CLK100MHZ
    SLICE_X0Y106         FDRE                                         r  comp1/clock_counter_reg[24]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y106         FDRE (Setup_fdre_C_R)       -0.429    14.822    comp1/clock_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  6.016    

Slack (MET) :             6.016ns  (required time - arrival time)
  Source:                 comp1/clock_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.704ns (20.148%)  route 2.790ns (79.852%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.710     5.312    comp1/CLK100MHZ
    SLICE_X0Y102         FDRE                                         r  comp1/clock_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  comp1/clock_counter_reg[10]/Q
                         net (fo=2, routed)           0.860     6.628    comp1/clock_counter_reg[10]
    SLICE_X1Y102         LUT6 (Prop_lut6_I2_O)        0.124     6.752 f  comp1/clock_counter[0]_i_4/O
                         net (fo=2, routed)           1.084     7.836    comp1/clock_counter[0]_i_4_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I1_O)        0.124     7.960 r  comp1/clock_counter[0]_i_1/O
                         net (fo=27, routed)          0.847     8.806    comp1/clear
    SLICE_X0Y106         FDRE                                         r  comp1/clock_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.589    15.011    comp1/CLK100MHZ
    SLICE_X0Y106         FDRE                                         r  comp1/clock_counter_reg[25]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y106         FDRE (Setup_fdre_C_R)       -0.429    14.822    comp1/clock_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  6.016    

Slack (MET) :             6.016ns  (required time - arrival time)
  Source:                 comp1/clock_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.704ns (20.148%)  route 2.790ns (79.852%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.710     5.312    comp1/CLK100MHZ
    SLICE_X0Y102         FDRE                                         r  comp1/clock_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  comp1/clock_counter_reg[10]/Q
                         net (fo=2, routed)           0.860     6.628    comp1/clock_counter_reg[10]
    SLICE_X1Y102         LUT6 (Prop_lut6_I2_O)        0.124     6.752 f  comp1/clock_counter[0]_i_4/O
                         net (fo=2, routed)           1.084     7.836    comp1/clock_counter[0]_i_4_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I1_O)        0.124     7.960 r  comp1/clock_counter[0]_i_1/O
                         net (fo=27, routed)          0.847     8.806    comp1/clear
    SLICE_X0Y106         FDRE                                         r  comp1/clock_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.589    15.011    comp1/CLK100MHZ
    SLICE_X0Y106         FDRE                                         r  comp1/clock_counter_reg[26]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y106         FDRE (Setup_fdre_C_R)       -0.429    14.822    comp1/clock_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  6.016    

Slack (MET) :             6.033ns  (required time - arrival time)
  Source:                 comp1/clock_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.704ns (20.244%)  route 2.774ns (79.756%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.710     5.312    comp1/CLK100MHZ
    SLICE_X0Y102         FDRE                                         r  comp1/clock_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  comp1/clock_counter_reg[10]/Q
                         net (fo=2, routed)           0.860     6.628    comp1/clock_counter_reg[10]
    SLICE_X1Y102         LUT6 (Prop_lut6_I2_O)        0.124     6.752 f  comp1/clock_counter[0]_i_4/O
                         net (fo=2, routed)           1.084     7.836    comp1/clock_counter[0]_i_4_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I1_O)        0.124     7.960 r  comp1/clock_counter[0]_i_1/O
                         net (fo=27, routed)          0.830     8.790    comp1/clear
    SLICE_X0Y101         FDRE                                         r  comp1/clock_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.590    15.012    comp1/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  comp1/clock_counter_reg[4]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y101         FDRE (Setup_fdre_C_R)       -0.429    14.823    comp1/clock_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                  6.033    

Slack (MET) :             6.033ns  (required time - arrival time)
  Source:                 comp1/clock_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.704ns (20.244%)  route 2.774ns (79.756%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.710     5.312    comp1/CLK100MHZ
    SLICE_X0Y102         FDRE                                         r  comp1/clock_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  comp1/clock_counter_reg[10]/Q
                         net (fo=2, routed)           0.860     6.628    comp1/clock_counter_reg[10]
    SLICE_X1Y102         LUT6 (Prop_lut6_I2_O)        0.124     6.752 f  comp1/clock_counter[0]_i_4/O
                         net (fo=2, routed)           1.084     7.836    comp1/clock_counter[0]_i_4_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I1_O)        0.124     7.960 r  comp1/clock_counter[0]_i_1/O
                         net (fo=27, routed)          0.830     8.790    comp1/clear
    SLICE_X0Y101         FDRE                                         r  comp1/clock_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.590    15.012    comp1/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  comp1/clock_counter_reg[5]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y101         FDRE (Setup_fdre_C_R)       -0.429    14.823    comp1/clock_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                  6.033    

Slack (MET) :             6.033ns  (required time - arrival time)
  Source:                 comp1/clock_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.704ns (20.244%)  route 2.774ns (79.756%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.710     5.312    comp1/CLK100MHZ
    SLICE_X0Y102         FDRE                                         r  comp1/clock_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  comp1/clock_counter_reg[10]/Q
                         net (fo=2, routed)           0.860     6.628    comp1/clock_counter_reg[10]
    SLICE_X1Y102         LUT6 (Prop_lut6_I2_O)        0.124     6.752 f  comp1/clock_counter[0]_i_4/O
                         net (fo=2, routed)           1.084     7.836    comp1/clock_counter[0]_i_4_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I1_O)        0.124     7.960 r  comp1/clock_counter[0]_i_1/O
                         net (fo=27, routed)          0.830     8.790    comp1/clear
    SLICE_X0Y101         FDRE                                         r  comp1/clock_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.590    15.012    comp1/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  comp1/clock_counter_reg[6]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y101         FDRE (Setup_fdre_C_R)       -0.429    14.823    comp1/clock_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                  6.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 comp1/clock_counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clk_stat_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.598     1.517    comp1/CLK100MHZ
    SLICE_X0Y105         FDRE                                         r  comp1/clock_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  comp1/clock_counter_reg[21]/Q
                         net (fo=2, routed)           0.062     1.720    comp1/clock_counter_reg[21]
    SLICE_X1Y105         LUT6 (Prop_lut6_I0_O)        0.045     1.765 r  comp1/clock_counter[0]_i_6/O
                         net (fo=2, routed)           0.063     1.828    comp1/clock_counter[0]_i_6_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I1_O)        0.045     1.873 r  comp1/clk_stat_i_1/O
                         net (fo=1, routed)           0.000     1.873    comp1/clk_stat_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  comp1/clk_stat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.871     2.036    comp1/CLK100MHZ
    SLICE_X1Y105         FDRE                                         r  comp1/clk_stat_reg/C
                         clock pessimism             -0.505     1.530    
    SLICE_X1Y105         FDRE (Hold_fdre_C_D)         0.091     1.621    comp1/clk_stat_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 comp1/clock_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.599     1.518    comp1/CLK100MHZ
    SLICE_X0Y100         FDRE                                         r  comp1/clock_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  comp1/clock_counter_reg[2]/Q
                         net (fo=1, routed)           0.121     1.781    comp1/clock_counter_reg_n_0_[2]
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.892 r  comp1/clock_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.892    comp1/clock_counter_reg[0]_i_2_n_5
    SLICE_X0Y100         FDRE                                         r  comp1/clock_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    comp1/CLK100MHZ
    SLICE_X0Y100         FDRE                                         r  comp1/clock_counter_reg[2]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.623    comp1/clock_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 comp1/clock_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.599     1.518    comp1/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  comp1/clock_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  comp1/clock_counter_reg[6]/Q
                         net (fo=1, routed)           0.121     1.781    comp1/clock_counter_reg_n_0_[6]
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.892 r  comp1/clock_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.892    comp1/clock_counter_reg[4]_i_1_n_5
    SLICE_X0Y101         FDRE                                         r  comp1/clock_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    comp1/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  comp1/clock_counter_reg[6]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.623    comp1/clock_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 comp1/clock_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.501%)  route 0.133ns (34.499%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.598     1.517    comp1/CLK100MHZ
    SLICE_X0Y105         FDRE                                         r  comp1/clock_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  comp1/clock_counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.791    comp1/clock_counter_reg[22]
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.902 r  comp1/clock_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    comp1/clock_counter_reg[20]_i_1_n_5
    SLICE_X0Y105         FDRE                                         r  comp1/clock_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.871     2.036    comp1/CLK100MHZ
    SLICE_X0Y105         FDRE                                         r  comp1/clock_counter_reg[22]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.105     1.622    comp1/clock_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 comp1/clock_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.599     1.518    comp1/CLK100MHZ
    SLICE_X0Y102         FDRE                                         r  comp1/clock_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  comp1/clock_counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.792    comp1/clock_counter_reg[10]
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  comp1/clock_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    comp1/clock_counter_reg[8]_i_1_n_5
    SLICE_X0Y102         FDRE                                         r  comp1/clock_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    comp1/CLK100MHZ
    SLICE_X0Y102         FDRE                                         r  comp1/clock_counter_reg[10]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.105     1.623    comp1/clock_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 comp1/clock_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.598     1.517    comp1/CLK100MHZ
    SLICE_X0Y103         FDRE                                         r  comp1/clock_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  comp1/clock_counter_reg[14]/Q
                         net (fo=2, routed)           0.133     1.791    comp1/clock_counter_reg[14]
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.902 r  comp1/clock_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    comp1/clock_counter_reg[12]_i_1_n_5
    SLICE_X0Y103         FDRE                                         r  comp1/clock_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.871     2.036    comp1/CLK100MHZ
    SLICE_X0Y103         FDRE                                         r  comp1/clock_counter_reg[14]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.105     1.622    comp1/clock_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 comp1/clock_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.598     1.517    comp1/CLK100MHZ
    SLICE_X0Y106         FDRE                                         r  comp1/clock_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  comp1/clock_counter_reg[26]/Q
                         net (fo=4, routed)           0.134     1.792    comp1/clock_counter_reg[26]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  comp1/clock_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    comp1/clock_counter_reg[24]_i_1_n_5
    SLICE_X0Y106         FDRE                                         r  comp1/clock_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.871     2.036    comp1/CLK100MHZ
    SLICE_X0Y106         FDRE                                         r  comp1/clock_counter_reg[26]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.105     1.622    comp1/clock_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 comp1/clock_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.525%)  route 0.145ns (36.475%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.598     1.517    comp1/CLK100MHZ
    SLICE_X0Y104         FDRE                                         r  comp1/clock_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  comp1/clock_counter_reg[18]/Q
                         net (fo=3, routed)           0.145     1.803    comp1/clock_counter_reg[18]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.914 r  comp1/clock_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.914    comp1/clock_counter_reg[16]_i_1_n_5
    SLICE_X0Y104         FDRE                                         r  comp1/clock_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.871     2.036    comp1/CLK100MHZ
    SLICE_X0Y104         FDRE                                         r  comp1/clock_counter_reg[18]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105     1.622    comp1/clock_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 comp1/clock_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.599     1.518    comp1/CLK100MHZ
    SLICE_X0Y100         FDRE                                         r  comp1/clock_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  comp1/clock_counter_reg[2]/Q
                         net (fo=1, routed)           0.121     1.781    comp1/clock_counter_reg_n_0_[2]
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.925 r  comp1/clock_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.925    comp1/clock_counter_reg[0]_i_2_n_4
    SLICE_X0Y100         FDRE                                         r  comp1/clock_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    comp1/CLK100MHZ
    SLICE_X0Y100         FDRE                                         r  comp1/clock_counter_reg[3]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.623    comp1/clock_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 comp1/clock_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/clock_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.599     1.518    comp1/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  comp1/clock_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  comp1/clock_counter_reg[6]/Q
                         net (fo=1, routed)           0.121     1.781    comp1/clock_counter_reg_n_0_[6]
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.925 r  comp1/clock_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.925    comp1/clock_counter_reg[4]_i_1_n_4
    SLICE_X0Y101         FDRE                                         r  comp1/clock_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    comp1/CLK100MHZ
    SLICE_X0Y101         FDRE                                         r  comp1/clock_counter_reg[7]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.623    comp1/clock_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y105    comp1/clk_stat_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y100    comp1/clock_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    comp1/clock_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    comp1/clock_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    comp1/clock_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    comp1/clock_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    comp1/clock_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    comp1/clock_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104    comp1/clock_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y105    comp1/clk_stat_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y105    comp1/clk_stat_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    comp1/clock_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    comp1/clock_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    comp1/clock_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    comp1/clock_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    comp1/clock_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    comp1/clock_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    comp1/clock_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    comp1/clock_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y105    comp1/clk_stat_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y105    comp1/clk_stat_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    comp1/clock_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    comp1/clock_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    comp1/clock_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    comp1/clock_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    comp1/clock_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    comp1/clock_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    comp1/clock_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    comp1/clock_counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp2/led_status_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.882ns  (logic 3.976ns (67.597%)  route 1.906ns (32.403%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE                         0.000     0.000 r  comp2/led_status_reg/C
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  comp2/led_status_reg/Q
                         net (fo=1, routed)           1.906     2.362    led_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520     5.882 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     5.882    led
    H17                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp2/led2_status_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.671ns  (logic 3.991ns (70.383%)  route 1.680ns (29.617%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE                         0.000     0.000 r  comp2/led2_status_reg/C
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  comp2/led2_status_reg/Q
                         net (fo=2, routed)           1.680     2.136    led2_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.535     5.671 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     5.671    led2
    K15                                                               r  led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp2/data_8bit_reg[1]_srl7/CLK
                            (rising edge-triggered cell SRL16E)
  Destination:            comp2/data_8bit_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.617ns  (logic 1.617ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         SRL16E                       0.000     0.000 r  comp2/data_8bit_reg[1]_srl7/CLK
    SLICE_X2Y104         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     1.617 r  comp2/data_8bit_reg[1]_srl7/Q
                         net (fo=1, routed)           0.000     1.617    comp2/data_8bit_reg[1]_srl7_n_0
    SLICE_X2Y104         FDRE                                         r  comp2/data_8bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp2/data_8bit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp2/led_status_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.275ns  (logic 0.478ns (37.504%)  route 0.797ns (62.496%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE                         0.000     0.000 r  comp2/data_8bit_reg[0]/C
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  comp2/data_8bit_reg[0]/Q
                         net (fo=2, routed)           0.797     1.275    comp2/data_8bit_reg_n_0_[0]
    SLICE_X1Y104         FDRE                                         r  comp2/led_status_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp2/led2_status_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp2/led2_status_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.085ns  (logic 0.580ns (53.441%)  route 0.505ns (46.559%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE                         0.000     0.000 r  comp2/led2_status_reg/C
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  comp2/led2_status_reg/Q
                         net (fo=2, routed)           0.505     0.961    comp2/led2_OBUF
    SLICE_X1Y101         LUT1 (Prop_lut1_I0_O)        0.124     1.085 r  comp2/led2_status_i_1/O
                         net (fo=1, routed)           0.000     1.085    comp2/p_0_in
    SLICE_X1Y101         FDRE                                         r  comp2/led2_status_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp2/data_8bit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp2/data_8bit_reg[1]_srl7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.831ns  (logic 0.478ns (57.495%)  route 0.353ns (42.505%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE                         0.000     0.000 r  comp2/data_8bit_reg[0]/C
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  comp2/data_8bit_reg[0]/Q
                         net (fo=2, routed)           0.353     0.831    comp2/data_8bit_reg_n_0_[0]
    SLICE_X2Y104         SRL16E                                       r  comp2/data_8bit_reg[1]_srl7/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp2/data_8bit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp2/data_8bit_reg[1]_srl7/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.148ns (53.940%)  route 0.126ns (46.060%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE                         0.000     0.000 r  comp2/data_8bit_reg[0]/C
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  comp2/data_8bit_reg[0]/Q
                         net (fo=2, routed)           0.126     0.274    comp2/data_8bit_reg_n_0_[0]
    SLICE_X2Y104         SRL16E                                       r  comp2/data_8bit_reg[1]_srl7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp2/led2_status_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp2/led2_status_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE                         0.000     0.000 r  comp2/led2_status_reg/C
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  comp2/led2_status_reg/Q
                         net (fo=2, routed)           0.168     0.309    comp2/led2_OBUF
    SLICE_X1Y101         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  comp2/led2_status_i_1/O
                         net (fo=1, routed)           0.000     0.354    comp2/p_0_in
    SLICE_X1Y101         FDRE                                         r  comp2/led2_status_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp2/data_8bit_reg[1]_srl7/CLK
                            (rising edge-triggered cell SRL16E)
  Destination:            comp2/data_8bit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         SRL16E                       0.000     0.000 r  comp2/data_8bit_reg[1]_srl7/CLK
    SLICE_X2Y104         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     0.488 r  comp2/data_8bit_reg[1]_srl7/Q
                         net (fo=1, routed)           0.000     0.488    comp2/data_8bit_reg[1]_srl7_n_0
    SLICE_X2Y104         FDRE                                         r  comp2/data_8bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp2/data_8bit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp2/led_status_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.540ns  (logic 0.148ns (27.431%)  route 0.392ns (72.569%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE                         0.000     0.000 r  comp2/data_8bit_reg[0]/C
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  comp2/data_8bit_reg[0]/Q
                         net (fo=2, routed)           0.392     0.540    comp2/data_8bit_reg_n_0_[0]
    SLICE_X1Y104         FDRE                                         r  comp2/led_status_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp2/led2_status_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.708ns  (logic 1.377ns (80.645%)  route 0.331ns (19.355%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE                         0.000     0.000 r  comp2/led2_status_reg/C
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  comp2/led2_status_reg/Q
                         net (fo=2, routed)           0.331     0.472    led2_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.708 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     1.708    led2
    K15                                                               r  led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp2/led_status_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.797ns  (logic 1.362ns (75.793%)  route 0.435ns (24.207%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE                         0.000     0.000 r  comp2/led_status_reg/C
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  comp2/led_status_reg/Q
                         net (fo=1, routed)           0.435     0.576    led_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.797 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     1.797    led
    H17                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





