-------------------------------------------------------------------------------
Questa PropCheck Version 2024.3_2 5905218 linux_x86_64 04-Dec-2024
-------------------------------------------------------------------------------
Report Generated               : Fri Mar  7 11:56:50 2025
-------------------------------------------------------------------------------

Executing Command : formal verify -timeout 120m 
-------------------------------------------------------------------------------

Clock Relationships
-------------------------------------------------------------------------------
clk (default)            : P
\$global_clock           : T


Using user-specified initialization sequence:

---------------- BEGIN RESET SEQUENCE --------------
$default_input_value 0
rst_n = 0
##
## 2
rst_n = 1

---------------- END RESET SEQUENCE ----------------


Port Constraints
------------------------------------------------------------------------------------
Category            Value                      Directive                  Port      
------------------------------------------------------------------------------------
Clock               period 54(PE@0,NE@27)      netlist clock              clk       
------------------------------------------------------------------------------------
Reset               active_low(init_seq,1'b1)  netlist reset,formal init  rst_n     
------------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions (3)
-------------------------------------------------------------------------------
CHECKER_MODULE.mf_play_in_stable
CHECKER_MODULE.mf_tick_in_play_only
CHECKER_MODULE.mf_tick_in_pulse
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Active Targets (51)
-------------------------------------------------------------------------------
CHECKER_MODULE.X_audio0_in
CHECKER_MODULE.X_audio1_in
CHECKER_MODULE.X_counter
CHECKER_MODULE.X_input_reg
CHECKER_MODULE.X_load_enable
CHECKER_MODULE.X_mode_reg
CHECKER_MODULE.X_play_in
CHECKER_MODULE.X_req_out
CHECKER_MODULE.X_sck_out
CHECKER_MODULE.X_sdo_out
CHECKER_MODULE.X_shift_enable
CHECKER_MODULE.X_shift_reg
CHECKER_MODULE.X_tick_in
CHECKER_MODULE.X_ws_out
CHECKER_MODULE.af_counter_behavior
CHECKER_MODULE.af_counter_reset
CHECKER_MODULE.af_input_reg_load
CHECKER_MODULE.af_load_enable_check
CHECKER_MODULE.af_mode_reg_behavior
CHECKER_MODULE.af_req_out_pulse
CHECKER_MODULE.af_req_out_seen
CHECKER_MODULE.af_req_out_timing
CHECKER_MODULE.af_req_sck_align
CHECKER_MODULE.af_sck_last
CHECKER_MODULE.af_sck_start
CHECKER_MODULE.af_sck_wave
CHECKER_MODULE.af_sck_wave_valid
CHECKER_MODULE.af_sdo_change
CHECKER_MODULE.af_sdo_out_shift
CHECKER_MODULE.af_shift_enable_check
CHECKER_MODULE.af_shift_reg_clear
CHECKER_MODULE.af_shift_reg_load
CHECKER_MODULE.af_ws_change
CHECKER_MODULE.af_ws_wave
CHECKER_MODULE.af_ws_wave_valid
CHECKER_MODULE.cf_play_in_stable
CHECKER_MODULE.cf_req_out_pulse
CHECKER_MODULE.cf_req_out_seen
CHECKER_MODULE.cf_req_out_timing
CHECKER_MODULE.cf_req_sck_align
CHECKER_MODULE.cf_sck_last
CHECKER_MODULE.cf_sck_start
CHECKER_MODULE.cf_sck_wave
CHECKER_MODULE.cf_sck_wave_valid
CHECKER_MODULE.cf_sdo_change
CHECKER_MODULE.cf_shift_reg_clear
CHECKER_MODULE.cf_tick_in_play_only
CHECKER_MODULE.cf_tick_in_pulse
CHECKER_MODULE.cf_ws_change
CHECKER_MODULE.cf_ws_wave
CHECKER_MODULE.cf_ws_wave_valid
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
X Registers at Completion of Initialization Sequence
-------------------------------------------------------------------------------
  0 registers (0.0% of 5 in sequential fanin of properties)
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Z Registers at Completion of Initialization Sequence
-------------------------------------------------------------------------------
  0 registers (0.0% of 5 in sequential fanin of properties)
-------------------------------------------------------------------------------


---------------------------------------
Formal Netlist Statistics         Count
---------------------------------------
Control Point Bits                   50
  DUT Input Bits                     50
  Cut Point Bits                      0
  Black Box Output Bits               0
  Undriven Wire Bits                  0
  Modeling Bits                       0
State Bits                         1079
  Counter State Bits                  9
  RAM State Bits                      0
  Register State Bits                50
  Property State Bits              1020
Logic Gates                        2280
  Design Gates                      108
  Property Gates                   2172
---------------------------------------


-------------------------------------------------------------------------------
Targets Proven (18)
-------------------------------------------------------------------------------
CHECKER_MODULE.X_audio0_in
CHECKER_MODULE.X_audio1_in
CHECKER_MODULE.X_counter
CHECKER_MODULE.X_input_reg
CHECKER_MODULE.X_load_enable
CHECKER_MODULE.X_mode_reg
CHECKER_MODULE.X_play_in
CHECKER_MODULE.X_req_out
CHECKER_MODULE.X_sck_out
CHECKER_MODULE.X_sdo_out
CHECKER_MODULE.X_shift_enable
CHECKER_MODULE.X_shift_reg
CHECKER_MODULE.X_tick_in
CHECKER_MODULE.X_ws_out
CHECKER_MODULE.af_mode_reg_behavior
CHECKER_MODULE.af_sck_wave_valid
CHECKER_MODULE.af_sdo_out_shift
CHECKER_MODULE.af_shift_reg_clear
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Targets Vacuously Proven (1)
-------------------------------------------------------------------------------
CHECKER_MODULE.af_sdo_change
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Targets Fired (16)
-------------------------------------------------------------------------------
CHECKER_MODULE.af_counter_behavior
CHECKER_MODULE.af_counter_reset
CHECKER_MODULE.af_input_reg_load
CHECKER_MODULE.af_load_enable_check
CHECKER_MODULE.af_req_out_pulse
CHECKER_MODULE.af_req_out_seen
CHECKER_MODULE.af_req_out_timing
CHECKER_MODULE.af_req_sck_align
CHECKER_MODULE.af_sck_last
CHECKER_MODULE.af_sck_start
CHECKER_MODULE.af_sck_wave
CHECKER_MODULE.af_shift_enable_check
CHECKER_MODULE.af_shift_reg_load
CHECKER_MODULE.af_ws_change
CHECKER_MODULE.af_ws_wave
CHECKER_MODULE.af_ws_wave_valid
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Targets Covered (11)
-------------------------------------------------------------------------------
CHECKER_MODULE.cf_play_in_stable
CHECKER_MODULE.cf_req_out_pulse
CHECKER_MODULE.cf_req_out_seen
CHECKER_MODULE.cf_sck_last
CHECKER_MODULE.cf_sck_wave
CHECKER_MODULE.cf_shift_reg_clear
CHECKER_MODULE.cf_tick_in_play_only
CHECKER_MODULE.cf_tick_in_pulse
CHECKER_MODULE.cf_ws_change
CHECKER_MODULE.cf_ws_wave
CHECKER_MODULE.cf_ws_wave_valid
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Targets Uncoverable (5)
-------------------------------------------------------------------------------
CHECKER_MODULE.cf_req_out_timing
CHECKER_MODULE.cf_req_sck_align
CHECKER_MODULE.cf_sck_start
CHECKER_MODULE.cf_sck_wave_valid
CHECKER_MODULE.cf_sdo_change
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Proofs
-------------------------------------------------------------------------------
Target:  CHECKER_MODULE.cf_sck_start
		CHECKER_MODULE.mf_play_in_stable
		CHECKER_MODULE.mf_tick_in_play_only
Target:  CHECKER_MODULE.cf_sck_wave_valid
		CHECKER_MODULE.mf_play_in_stable
		CHECKER_MODULE.mf_tick_in_play_only
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Bounded Proofs
-------------------------------------------------------------------------------
<no assumptions used in bounded proofs>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Unsatisfiable Sanity Checks
-------------------------------------------------------------------------------
<no assumptions used in unsatisfiable sanity checks>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Bounded Unsatisfiable Sanity Checks
-------------------------------------------------------------------------------
<no assumptions used in bounded unsatisfiable sanity checks>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Target Waveforms (27)
-------------------------------------------------------------------------------
  TB Time(ns) Dist  Target
-------------------------------------------------------------------------------
       271265    2  CHECKER_MODULE.af_counter_behavior
     21158670  387  CHECKER_MODULE.af_counter_reset
       325518    3  CHECKER_MODULE.af_input_reg_load
       217012    1  CHECKER_MODULE.af_load_enable_check
     21375682  391  CHECKER_MODULE.af_req_out_pulse
       488277    6  CHECKER_MODULE.af_req_out_seen
       542530    7  CHECKER_MODULE.af_req_out_timing
       542530    7  CHECKER_MODULE.af_req_sck_align
     21321429  390  CHECKER_MODULE.af_sck_last
       271265    2  CHECKER_MODULE.af_sck_start
     21321429  390  CHECKER_MODULE.af_sck_wave
     21429935  392  CHECKER_MODULE.af_shift_enable_check
       379771    4  CHECKER_MODULE.af_shift_reg_load
     31358234  575  CHECKER_MODULE.af_ws_change
     31358234  575  CHECKER_MODULE.af_ws_wave
     31358234  575  CHECKER_MODULE.af_ws_wave_valid
     21050164  385  CHECKER_MODULE.cf_play_in_stable
       542530    7  CHECKER_MODULE.cf_req_out_pulse
     42371593  778  CHECKER_MODULE.cf_req_out_seen
     21321429  390  CHECKER_MODULE.cf_sck_last
      1085060   17  CHECKER_MODULE.cf_sck_wave
     21321429  390  CHECKER_MODULE.cf_shift_reg_clear
       217012    1  CHECKER_MODULE.cf_tick_in_play_only
       271265    2  CHECKER_MODULE.cf_tick_in_pulse
     10470829  190  CHECKER_MODULE.cf_ws_change
     41503545  762  CHECKER_MODULE.cf_ws_wave
     41503545  762  CHECKER_MODULE.cf_ws_wave_valid
-------------------------------------------------------------------------------


---------------------------------------
Target Waveforms Summary by Distance
---------------------------------------
Distance                          Count
---------------------------------------
  1 cycle                             2
  2 cycles                            3
  3 cycles                            1
  4 cycles                            1
  6 cycles                            1
  7 cycles                            3
 17 cycles                            1
190 cycles                            1
385 cycles                            1
387 cycles                            1
390 cycles                            4
391 cycles                            1
392 cycles                            1
575 cycles                            3
762 cycles                            2
778 cycles                            1
---------------------------------------
Total                                27
---------------------------------------


-------------------------------------------------------------------------------
Proof Radius Summary by Target
-------------------------------------------------------------------------------
<all targets either proven or fired>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Engine Performance
---------------------- Proofs -------------------------- Waveforms ------------
   Engine |  Safety Liveness Vacuity  Sanity |  Safety Liveness Vacuity  Sanity
-------------------------------------------------------------------------------
        0 |      16        0       0       0 |       0        0       0       0
        7 |       3        0       1       0 |      18        0      26       0
       10 |       5        0       0       0 |       6        0       6       0
       12 |       0        0       0       0 |       3        0       2       0
-------------------------------------------------------------------------------



--------- Process Statistics ----------
Elapsed Time                     629 s
Total CPU Time                  4968 s
Total Peak Memory               16.6 GB
---------- Engine Processes -----------
Average CPU Time                 619 s
Minimum CPU Utilization           98 %
Average Peak Memory              2.0 GB
Maximum Peak Memory              7.0 GB
Peak Cores                         8
Distinct Machines                  1
Launch Failures                    0
Unexpected Process Terminations    0
Successful Re-connections          0
---------------------------------------



----- Detailed Process Statistics -----
Elapsed Time                     629 s 
-------- Orchestration Process --------
----- lehmus-cn7.oulu.fi:2948559 ------
CPU Time                           9 s 
Peak Memory                      0.5 GB
---------- Engine Processes -----------
----- lehmus-cn7.oulu.fi:2948603 ------
CPU Time                         623 s 
Peak Memory                      6.2 GB
CPU Utilization                   99 % 
----- lehmus-cn7.oulu.fi:2948613 ------
CPU Time                         621 s 
Peak Memory                      7.0 GB
CPU Utilization                   99 % 
----- lehmus-cn7.oulu.fi:2948595 ------
CPU Time                         617 s 
Peak Memory                      0.4 GB
CPU Utilization                   98 % 
----- lehmus-cn7.oulu.fi:2948609 ------
CPU Time                         620 s 
Peak Memory                      0.7 GB
CPU Utilization                   98 % 
----- lehmus-cn7.oulu.fi:2948614 ------
CPU Time                         620 s 
Peak Memory                      0.4 GB
CPU Utilization                   98 % 
----- lehmus-cn7.oulu.fi:2948615 ------
CPU Time                         617 s 
Peak Memory                      0.6 GB
CPU Utilization                   98 % 
----- lehmus-cn7.oulu.fi:2948618 ------
CPU Time                         622 s 
Peak Memory                      0.5 GB
CPU Utilization                   99 % 
----- lehmus-cn7.oulu.fi:2948622 ------
CPU Time                         619 s 
Peak Memory                      0.3 GB
CPU Utilization                   98 % 
---------------------------------------


========================================
Property Summary                   Count
========================================
Assumes                                3
========================================
Asserts                               35
----------------------------------------
Proven                                19
  Vacuous  (1)
Fired                                 16
========================================
Covers                                16
----------------------------------------
Covered                               11
Uncoverable                            5
========================================
