Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,462
design__inferred_latch__count,0
design__instance__count,4662
design__instance__area,39203.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,45
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.005536171142011881
power__switching__total,0.004042695742100477
power__leakage__total,4.417814380985874E-8
power__total,0.009578910656273365
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.4993846588711985
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.46805227685099443
timing__hold__ws__corner:nom_tt_025C_1v80,0.31506220746316366
timing__setup__ws__corner:nom_tt_025C_1v80,10.27738190307553
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.315062
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,11.412618
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,6
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,45
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.6789402565658869
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.6268883367626273
timing__hold__ws__corner:nom_ss_100C_1v60,0.8768068741458915
timing__setup__ws__corner:nom_ss_100C_1v60,3.537884751963402
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.876807
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,3.537885
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,45
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.4228813807710921
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.3997307320511071
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11299600464028829
timing__setup__ws__corner:nom_ff_n40C_1v95,12.286644049942717
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.112996
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,14.579166
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,11
design__max_fanout_violation__count,45
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.41730231562553466
clock__skew__worst_setup,0.39696314026147306
timing__hold__ws,0.11118284385634201
timing__setup__ws,3.379003839040305
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.111183
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,3.379004
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 334.88 225.76
design__core__bbox,2.76 2.72 332.12 223.04
design__io,45
design__die__area,75602.5
design__core__area,72564.6
design__instance__count__stdcell,4662
design__instance__area__stdcell,39203.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.540261
design__instance__utilization__stdcell,0.540261
design__instance__count__class:buffer,2
design__instance__count__class:inverter,124
design__instance__count__class:sequential_cell,694
design__instance__count__class:multi_input_combinational_cell,2105
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,4425
design__instance__count__class:tap_cell,1037
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,67571.3
design__violations,0
design__instance__count__class:timing_repair_buffer,605
design__instance__count__class:clock_buffer,55
design__instance__count__class:clock_inverter,36
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,467
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,4
design__instance__count__class:antenna_cell,4
route__net,3598
route__net__special,2
route__drc_errors__iter:1,1354
route__wirelength__iter:1,74526
route__drc_errors__iter:2,595
route__wirelength__iter:2,73733
route__drc_errors__iter:3,664
route__wirelength__iter:3,73535
route__drc_errors__iter:4,62
route__wirelength__iter:4,73437
route__drc_errors__iter:5,0
route__wirelength__iter:5,73403
route__drc_errors,0
route__wirelength,73403
route__vias,23359
route__vias__singlecut,23359
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,482.48
timing__unannotated_net__count__corner:nom_tt_025C_1v80,50
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,50
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,50
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,45
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.4915027413072588
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.4644618987545407
timing__hold__ws__corner:min_tt_025C_1v80,0.31159897766220107
timing__setup__ws__corner:min_tt_025C_1v80,10.371219732127601
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.311599
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,11.505445
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,50
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,6
design__max_fanout_violation__count__corner:min_ss_100C_1v60,45
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.6658999096167411
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.6205899303434952
timing__hold__ws__corner:min_ss_100C_1v60,0.8636065440543725
timing__setup__ws__corner:min_ss_100C_1v60,3.7130086722853575
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.863607
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,3.713009
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,50
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,45
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.41730231562553466
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.39696314026147306
timing__hold__ws__corner:min_ff_n40C_1v95,0.11118284385634201
timing__setup__ws__corner:min_ff_n40C_1v95,12.349591920862412
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.111183
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,14.640271
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,50
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,45
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5071178065456309
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.4715695745147853
timing__hold__ws__corner:max_tt_025C_1v80,0.3166529350578354
timing__setup__ws__corner:max_tt_025C_1v80,10.193306931488912
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.316653
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,11.325971
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,50
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,11
design__max_fanout_violation__count__corner:max_ss_100C_1v60,45
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.6923745106553103
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.633696779653697
timing__hold__ws__corner:max_ss_100C_1v60,0.8919488733400917
timing__setup__ws__corner:max_ss_100C_1v60,3.379003839040305
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.891949
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,3.379004
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,50
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,45
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.4289030640935101
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.40235146908600555
timing__hold__ws__corner:max_ff_n40C_1v95,0.11414053358874385
timing__setup__ws__corner:max_ff_n40C_1v95,12.229750891481359
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.114141
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,14.521712
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,50
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,50
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79987
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79996
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000126335
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000149885
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00003989
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000149885
design_powergrid__voltage__worst,0.000149885
design_powergrid__voltage__worst__net:VPWR,1.79987
design_powergrid__drop__worst,0.000149885
design_powergrid__drop__worst__net:VPWR,0.000126335
design_powergrid__voltage__worst__net:VGND,0.000149885
design_powergrid__drop__worst__net:VGND,0.000149885
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000035800000000000002826905376451804841053672134876251220703125
ir__drop__worst,0.00012599999999999999980397624721462079833145253360271453857421875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
