\doxysection{stm32f4xx.\+h}
\hypertarget{stm32f4xx_8h_source}{}\label{stm32f4xx_8h_source}\index{tests/stubs/CMSIS/stm32f4xx.h@{tests/stubs/CMSIS/stm32f4xx.h}}
\mbox{\hyperlink{stm32f4xx_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00011\ \textcolor{comment}{/*\ -\/-\/\ Includes\ -\/-\/\ */}}
\DoxyCodeLine{00012\ \textcolor{preprocessor}{\#include\ <stdint.h>}}
\DoxyCodeLine{00013\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{system__stm32f4xx_8h}{system\_stm32f4xx.h}}"{}}}
\DoxyCodeLine{00014\ }
\DoxyCodeLine{00015\ \textcolor{comment}{/*\ GPIO\ */}}
\DoxyCodeLine{00016\ \textcolor{preprocessor}{\#define\ GPIOA\_BASE\ (0UL)}}
\DoxyCodeLine{00017\ }
\DoxyCodeLine{00018\ \textcolor{comment}{/*\ ADC\ */}}
\DoxyCodeLine{00019\ \textcolor{preprocessor}{\#define\ ADC1\_BASE\ \ \ \ \ \ \ \ \ \ \ (0UL)}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#define\ ADC123\_COMMON\_BASE\ \ (0UL)}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#define\ ADC\_SR\_EOC\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{00022\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_ADCPRE\_Pos\ \ (16U)}}
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_ADCPRE\_Msk\ \ (0x3UL\ <<\ ADC\_CCR\_ADCPRE\_Pos)}}
\DoxyCodeLine{00024\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_RES\_Pos\ \ \ \ \ (24U)}}
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_RES\_Msk\ \ \ \ \ (0x3UL\ <<\ ADC\_CR1\_RES\_Pos)}}
\DoxyCodeLine{00026\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_SCAN\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{00027\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_SCAN\_Msk\ \ \ \ (0x1UL\ <<\ ADC\_CR1\_SCAN\_Pos)}}
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_DISCEN\_Pos\ \ (11U)}}
\DoxyCodeLine{00029\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_DISCEN\_Msk\ \ (0x1UL\ <<\ ADC\_CR1\_DISCEN\_Pos)}}
\DoxyCodeLine{00030\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_CONT\_Pos\ \ \ \ (1U)}}
\DoxyCodeLine{00031\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_CONT\_Msk\ \ \ \ (0x1UL\ <<\ ADC\_CR2\_CONT\_Pos)}}
\DoxyCodeLine{00032\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_DMA\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{00033\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_DMA\_Msk\ \ \ \ \ (0x1UL\ <<\ ADC\_CR2\_DMA\_Pos)}}
\DoxyCodeLine{00034\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_DDS\_Pos\ \ \ \ \ (9U)}}
\DoxyCodeLine{00035\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_DDS\_Msk\ \ \ \ \ (0x1UL\ <<\ ADC\_CR2\_DDS\_Pos)}}
\DoxyCodeLine{00036\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_SWSTART\_Msk\ (0x1UL\ <<\ (30U))}}
\DoxyCodeLine{00037\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_ADON\_Msk\ \ \ \ (0x1UL\ <<\ (0U))}}
\DoxyCodeLine{00038\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_L\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{00039\ }
\DoxyCodeLine{00040\ \textcolor{comment}{/*\ DMA\ */}}
\DoxyCodeLine{00041\ \textcolor{preprocessor}{\#define\ DMA1\_BASE\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{00042\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_EN\_Msk\ \ \ \ \ (0x1UL\ <<\ (0UL))}}
\DoxyCodeLine{00043\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_MSIZE\_Pos\ \ (13U)}}
\DoxyCodeLine{00044\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_MSIZE\_Msk\ \ (0x3UL\ <<\ DMA\_SxCR\_MSIZE\_Pos)}}
\DoxyCodeLine{00045\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PSIZE\_Pos\ \ (11U)}}
\DoxyCodeLine{00046\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PSIZE\_Msk\ \ (0x3UL\ <<\ DMA\_SxCR\_PSIZE\_Pos)}}
\DoxyCodeLine{00047\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_DIR\_Pos\ \ \ \ (6U)}}
\DoxyCodeLine{00048\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_DIR\_Msk\ \ \ \ (0x3UL\ <<\ DMA\_SxCR\_DIR\_Pos)}}
\DoxyCodeLine{00049\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_CIRC\_Pos\ \ \ (8U)}}
\DoxyCodeLine{00050\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_CIRC\_Msk\ \ \ (0x1UL\ <<\ DMA\_SxCR\_CIRC\_Pos)}}
\DoxyCodeLine{00051\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_MINC\_Pos\ \ \ (10U)}}
\DoxyCodeLine{00052\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_MINC\_Msk\ \ \ (0x1UL\ <<\ DMA\_SxCR\_MINC\_Pos)}}
\DoxyCodeLine{00053\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PINC\_Pos\ \ \ (9U)}}
\DoxyCodeLine{00054\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PINC\_Msk\ \ \ (0x1UL\ <<\ DMA\_SxCR\_PINC\_Pos)}}
\DoxyCodeLine{00055\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_DBM\_Pos\ \ \ \ (18U)}}
\DoxyCodeLine{00056\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_DBM\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_DBM\_Pos)}}
\DoxyCodeLine{00057\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PFCTRL\_Pos\ (5U)}}
\DoxyCodeLine{00058\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PFCTRL\_Msk\ (0x1UL\ <<\ DMA\_SxCR\_PFCTRL\_Pos)}}
\DoxyCodeLine{00059\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_CHSEL\_Pos\ \ (25U)}}
\DoxyCodeLine{00060\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_CHSEL\_Msk\ \ (0x7UL\ <<\ DMA\_SxCR\_CHSEL\_Pos)}}
\DoxyCodeLine{00061\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PL\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{00062\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PL\_Msk\ \ \ \ \ (0x3UL\ <<\ DMA\_SxCR\_PL\_Pos)}}
\DoxyCodeLine{00063\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_DMEIE\_Pos\ \ (1U)}}
\DoxyCodeLine{00064\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_DMEIE\_Msk\ \ (0x1UL\ <<\ DMA\_SxCR\_DMEIE\_Pos)}}
\DoxyCodeLine{00065\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_HTIE\_Pos\ \ \ (3U)}}
\DoxyCodeLine{00066\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_HTIE\_Msk\ \ \ (0x1UL\ <<\ DMA\_SxCR\_HTIE\_Pos)}}
\DoxyCodeLine{00067\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_TCIE\_Pos\ \ \ (4U)}}
\DoxyCodeLine{00068\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_TCIE\_Msk\ \ \ (0x1UL\ <<\ DMA\_SxCR\_TCIE\_Pos)}}
\DoxyCodeLine{00069\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_TEIE\_Pos\ \ \ (2U)}}
\DoxyCodeLine{00070\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_TEIE\_Msk\ \ \ (0x1UL\ <<\ DMA\_SxCR\_TEIE\_Pos)}}
\DoxyCodeLine{00071\ \textcolor{preprocessor}{\#define\ DMA\_SxFCR\_FEIE\_Pos\ \ (7U)}}
\DoxyCodeLine{00072\ \textcolor{preprocessor}{\#define\ DMA\_SxFCR\_FEIE\_Msk\ \ (0x1UL\ <<\ DMA\_SxFCR\_FEIE\_Pos)}}
\DoxyCodeLine{00073\ }
\DoxyCodeLine{00074\ \textcolor{comment}{/*\ U(S)ART\ */}}
\DoxyCodeLine{00075\ \textcolor{preprocessor}{\#define\ USART1\_BASE\ \ \ \ \ \ \ \ \ \ (0UL)}}
\DoxyCodeLine{00076\ \textcolor{preprocessor}{\#define\ USART2\_BASE\ \ \ \ \ \ \ \ \ \ (1UL)}}
\DoxyCodeLine{00077\ \textcolor{preprocessor}{\#define\ USART3\_BASE\ \ \ \ \ \ \ \ \ \ (2UL)}}
\DoxyCodeLine{00078\ \textcolor{preprocessor}{\#define\ UART4\_BASE\ \ \ \ \ \ \ \ \ \ \ (3UL)}}
\DoxyCodeLine{00079\ \textcolor{preprocessor}{\#define\ UART5\_BASE\ \ \ \ \ \ \ \ \ \ \ (4UL)}}
\DoxyCodeLine{00080\ \textcolor{preprocessor}{\#define\ USART6\_BASE\ \ \ \ \ \ \ \ \ \ (5UL)}}
\DoxyCodeLine{00081\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TE\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{00082\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TE\_Msk\ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_TE\_Pos)}}
\DoxyCodeLine{00083\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RE\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{00084\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RE\_Msk\ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_RE\_Pos)}}
\DoxyCodeLine{00085\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UE\_Pos\ \ \ \ \ (13U)}}
\DoxyCodeLine{00086\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UE\_Msk\ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_UE\_Pos)}}
\DoxyCodeLine{00087\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PEIE\_Pos\ \ \ (8U)}}
\DoxyCodeLine{00088\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PEIE\_Msk\ \ \ (0x1UL\ <<\ USART\_CR1\_PEIE\_Pos)}}
\DoxyCodeLine{00089\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXEIE\_Pos\ \ (7U)}}
\DoxyCodeLine{00090\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXEIE\_Msk\ \ (0x1UL\ <<\ USART\_CR1\_TXEIE\_Pos)}}
\DoxyCodeLine{00091\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TCIE\_Pos\ \ \ (6U)}}
\DoxyCodeLine{00092\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TCIE\_Msk\ \ \ (0x1UL\ <<\ USART\_CR1\_TCIE\_Pos)}}
\DoxyCodeLine{00093\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXNEIE\_Pos\ (5U)}}
\DoxyCodeLine{00094\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXNEIE\_Msk\ (0x1UL\ <<\ USART\_CR1\_RXNEIE\_Pos)}}
\DoxyCodeLine{00095\ \textcolor{preprocessor}{\#define\ USART\_CR1\_IDLEIE\_Pos\ (4U)}}
\DoxyCodeLine{00096\ \textcolor{preprocessor}{\#define\ USART\_CR1\_IDLEIE\_Msk\ (0x1UL\ <<\ USART\_CR1\_IDLEIE\_Pos)}}
\DoxyCodeLine{00097\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{00098\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M\_Msk\ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_M\_Pos)}}
\DoxyCodeLine{00099\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PS\_Msk\ \ \ \ \ (0x1UL\ <<\ (9U))}}
\DoxyCodeLine{00100\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PCE\_Msk\ \ \ \ (0x1UL\ <<\ (10U))}}
\DoxyCodeLine{00101\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDIE\_Pos\ \ (6U)}}
\DoxyCodeLine{00102\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDIE\_Msk\ \ (0x1UL\ <<\ USART\_CR2\_LBDIE\_Pos)}}
\DoxyCodeLine{00103\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\_Pos\ \ \ (12U)}}
\DoxyCodeLine{00104\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\_Msk\ \ \ (0x3UL\ <<\ USART\_CR2\_STOP\_Pos)}}
\DoxyCodeLine{00105\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSIE\_Pos\ \ (10U)}}
\DoxyCodeLine{00106\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSIE\_Msk\ \ (0x1UL\ <<\ USART\_CR3\_CTSIE\_Pos)}}
\DoxyCodeLine{00107\ \textcolor{preprocessor}{\#define\ USART\_CR3\_EIE\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{00108\ \textcolor{preprocessor}{\#define\ USART\_CR3\_EIE\_Msk\ \ \ \ (0x1UL\ <<\ USART\_CR3\_EIE\_Pos)}}
\DoxyCodeLine{00109\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAT\_Pos\ \ \ (7U)}}
\DoxyCodeLine{00110\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAT\_Msk\ \ \ (0x1UL\ <<\ USART\_CR3\_DMAT\_Pos)}}
\DoxyCodeLine{00111\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAR\_Pos\ \ \ (6U)}}
\DoxyCodeLine{00112\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAR\_Msk\ \ \ (0x1UL\ <<\ USART\_CR3\_DMAR\_Pos)}}
\DoxyCodeLine{00113\ \textcolor{preprocessor}{\#define\ USART\_SR\_TXE\_Msk\ \ \ \ \ (0x1UL\ <<\ (7U))}}
\DoxyCodeLine{00114\ \textcolor{preprocessor}{\#define\ USART\_SR\_TC\_Msk\ \ \ \ \ \ (0x1UL\ <<\ (6U))}}
\DoxyCodeLine{00115\ \textcolor{preprocessor}{\#define\ USART\_SR\_RXNE\_Msk\ \ \ \ (0x1UL\ <<\ (5U))}}
\DoxyCodeLine{00116\ }
\DoxyCodeLine{00117\ \textcolor{comment}{/*\ RCC\ */}}
\DoxyCodeLine{00121\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\{}
\DoxyCodeLine{00122\ \ \ \textcolor{keyword}{volatile}\ uint32\_t\ CR;}
\DoxyCodeLine{00123\ \ \ \textcolor{keyword}{volatile}\ uint32\_t\ PLLCFGR;}
\DoxyCodeLine{00124\ \ \ \textcolor{keyword}{volatile}\ uint32\_t\ CFGR;}
\DoxyCodeLine{00125\ \ \ \textcolor{keyword}{volatile}\ uint32\_t\ AHB1RSTR;}
\DoxyCodeLine{00126\ \ \ \textcolor{keyword}{volatile}\ uint32\_t\ APB1RSTR;}
\DoxyCodeLine{00127\ \ \ \textcolor{keyword}{volatile}\ uint32\_t\ APB2RSTR;}
\DoxyCodeLine{00128\ \ \ \textcolor{keyword}{volatile}\ uint32\_t\ AHB1ENR;}
\DoxyCodeLine{00129\ \ \ \textcolor{keyword}{volatile}\ uint32\_t\ APB1ENR;}
\DoxyCodeLine{00130\ \ \ \textcolor{keyword}{volatile}\ uint32\_t\ APB2ENR;}
\DoxyCodeLine{00131\ \ \ \textcolor{keyword}{volatile}\ uint32\_t\ CSR;}
\DoxyCodeLine{00132\ \}\ \mbox{\hyperlink{structRCC__TypeDef}{RCC\_TypeDef}};}
\DoxyCodeLine{00133\ }
\DoxyCodeLine{00134\ \textcolor{preprocessor}{\#define\ RCC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC\_TypeDef\ *)(0UL))}}
\DoxyCodeLine{00135\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEBYP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ (18U))}}
\DoxyCodeLine{00136\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSERDY\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ (17U))}}
\DoxyCodeLine{00137\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEON\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ (16U))}}
\DoxyCodeLine{00138\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLON\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ (24U))}}
\DoxyCodeLine{00139\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLRDY\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ (25U))}}
\DoxyCodeLine{00140\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{00141\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_Pos\ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{00142\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{00143\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_PLL\ \ \ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{00144\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_PLL\ \ \ \ \ \ \ \ \ (0x00000008U)}}
\DoxyCodeLine{00145\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{00146\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_Msk\ \ \ \ \ (0x3FUL\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)}}
\DoxyCodeLine{00147\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{00148\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_Msk\ \ \ \ \ (0x1FFUL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)}}
\DoxyCodeLine{00149\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLP\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{00150\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLP\_Msk\ \ \ \ \ (0x3UL\ <<\ (16U))}}
\DoxyCodeLine{00151\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_Pos\ \ \ (22U)}}
\DoxyCodeLine{00152\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_Msk\ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLSRC\_Pos)}}
\DoxyCodeLine{00153\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOAEN\_Msk\ \ (0x1UL\ <<\ (0U))}}
\DoxyCodeLine{00154\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOBEN\_Msk\ \ (0x1UL\ <<\ (1U))}}
\DoxyCodeLine{00155\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOCEN\_Msk\ \ (0x1UL\ <<\ (2U))}}
\DoxyCodeLine{00156\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIODEN\_Msk\ \ (0x1UL\ <<\ (3U))}}
\DoxyCodeLine{00157\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOEEN\_Msk\ \ (0x1UL\ <<\ (4U))}}
\DoxyCodeLine{00158\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOFEN\_Msk\ \ (0x1UL\ <<\ (5U))}}
\DoxyCodeLine{00159\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOGEN\_Msk\ \ (0x1UL\ <<\ (6U))}}
\DoxyCodeLine{00160\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOHEN\_Msk\ \ (0x1UL\ <<\ (7U))}}
\DoxyCodeLine{00161\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMA1EN\_Msk\ \ \ (0x1UL\ <<\ (21U))}}
\DoxyCodeLine{00162\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMA2EN\_Msk\ \ \ (0x1UL\ <<\ (22U))}}
\DoxyCodeLine{00163\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_PWREN\_Msk\ \ \ \ (0x1UL\ <<\ (28U))}}
\DoxyCodeLine{00164\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_USART2EN\_Msk\ (0x1UL\ <<\ (17U))}}
\DoxyCodeLine{00165\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_USART3EN\_Msk\ (0x1UL\ <<\ (18U))}}
\DoxyCodeLine{00166\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_UART4EN\_Msk\ \ (0x1UL\ <<\ (19U))}}
\DoxyCodeLine{00167\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_UART5EN\_Msk\ \ (0x1UL\ <<\ (20U))}}
\DoxyCodeLine{00168\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_ADC1EN\_Msk\ \ \ (0x1UL\ <<\ (8U))}}
\DoxyCodeLine{00169\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_ADC2EN\_Msk\ \ \ (0x1UL\ <<\ (9U))}}
\DoxyCodeLine{00170\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_ADC3EN\_Msk\ \ \ (0x1UL\ <<\ (10U))}}
\DoxyCodeLine{00171\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_USART1EN\_Msk\ (0x1UL\ <<\ (4U))}}
\DoxyCodeLine{00172\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_USART6EN\_Msk\ (0x1UL\ <<\ (5U))}}
\DoxyCodeLine{00173\ }
\DoxyCodeLine{00174\ \textcolor{comment}{/*\ PWR\ */}}
\DoxyCodeLine{00178\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\{}
\DoxyCodeLine{00179\ \ \ \textcolor{keyword}{volatile}\ uint32\_t\ CR;}
\DoxyCodeLine{00180\ \ \ \textcolor{keyword}{volatile}\ uint32\_t\ CSR;}
\DoxyCodeLine{00181\ \}\ \mbox{\hyperlink{structPWR__TypeDef}{PWR\_TypeDef}};}
\DoxyCodeLine{00182\ }
\DoxyCodeLine{00183\ \textcolor{preprocessor}{\#define\ PWR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PWR\_TypeDef\ *)(0UL))}}
\DoxyCodeLine{00184\ \textcolor{preprocessor}{\#define\ PWR\_CR\_VOS\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{00185\ \textcolor{preprocessor}{\#define\ PWR\_CR\_ODEN\_Msk\ \ \ \ \ (0x1UL\ <<\ (16U))}}
\DoxyCodeLine{00186\ \textcolor{preprocessor}{\#define\ PWR\_CR\_ODSWEN\_Msk\ \ \ (0x1UL\ <<\ (17U))}}
\DoxyCodeLine{00187\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_ODRDY\_Msk\ \ \ (0x1UL\ <<\ (16U))}}
\DoxyCodeLine{00188\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_ODSWRDY\_Msk\ (0x1UL\ <<\ (17U))}}
\DoxyCodeLine{00189\ }
\DoxyCodeLine{00190\ \textcolor{comment}{/*\ FLASH\ */}}
\DoxyCodeLine{00194\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\{}
\DoxyCodeLine{00195\ \ \ \textcolor{keyword}{volatile}\ uint32\_t\ ACR;}
\DoxyCodeLine{00196\ \}\ \mbox{\hyperlink{structFLASH__TypeDef}{FLASH\_TypeDef}};}
\DoxyCodeLine{00197\ }
\DoxyCodeLine{00198\ \textcolor{preprocessor}{\#define\ FLASH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLASH\_TypeDef\ *)(0UL))}}
\DoxyCodeLine{00199\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_5WS\ 0x00000005U}}
\DoxyCodeLine{00200\ }
\DoxyCodeLine{00201\ \textcolor{comment}{/*\ SCB\ */}}
\DoxyCodeLine{00205\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\{}
\DoxyCodeLine{00206\ \ \ \textcolor{keyword}{volatile}\ uint32\_t\ CPACR;}
\DoxyCodeLine{00207\ \}\ \mbox{\hyperlink{structSCB__TypeDef}{SCB\_TypeDef}};}
\DoxyCodeLine{00208\ }
\DoxyCodeLine{00209\ \textcolor{preprocessor}{\#define\ SCB\ ((SCB\_TypeDef\ *)(0UL))}}
\DoxyCodeLine{00210\ }
\DoxyCodeLine{00211\ \textcolor{comment}{/*\ CMSIS\ GCC\ */}}
\DoxyCodeLine{00212\ \_\_attribute\_\_((always\_inline))\ \textcolor{keyword}{static}\ \textcolor{keyword}{inline}\ \textcolor{keywordtype}{void}\ \_\_enable\_irq(\textcolor{keywordtype}{void})\ \{\ \textcolor{keywordflow}{return};\ \}}
\DoxyCodeLine{00213\ }
\DoxyCodeLine{00214\ \textcolor{comment}{/*\ CMSIS\ CM4\ */}}
\DoxyCodeLine{00215\ \_\_attribute\_\_((always\_inline))\ \textcolor{keyword}{static}\ \textcolor{keyword}{inline}\ uint32\_t}
\DoxyCodeLine{00216\ SysTick\_Config(uint32\_t\ \mbox{\hyperlink{interrupts_8c_aa7e25380b955a5364bf9bbd7f269cd00}{ticks}})\ \{}
\DoxyCodeLine{00217\ \ \ (void)\mbox{\hyperlink{interrupts_8c_aa7e25380b955a5364bf9bbd7f269cd00}{ticks}};}
\DoxyCodeLine{00218\ \ \ \textcolor{keywordflow}{return}\ 0UL;}
\DoxyCodeLine{00219\ \}}

\end{DoxyCode}
