Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri May  6 10:58:24 2022
| Host         : GSXAMPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Counter0to9_7seg_timing_summary_routed.rpt -pb Counter0to9_7seg_timing_summary_routed.pb -rpx Counter0to9_7seg_timing_summary_routed.rpx -warn_on_violation
| Design       : Counter0to9_7seg
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: Clock_source/temporal_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.755        0.000                      0                   27        0.338        0.000                      0                   27        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.755        0.000                      0                   27        0.338        0.000                      0                   27        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.338ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.755ns  (required time - arrival time)
  Source:                 Clock_source/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_source/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 0.828ns (19.632%)  route 3.390ns (80.368%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.626     5.147    Clock_source/temporal_reg_0
    SLICE_X65Y19         FDCE                                         r  Clock_source/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  Clock_source/counter_reg[6]/Q
                         net (fo=2, routed)           0.998     6.601    Clock_source/counter[6]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.725 r  Clock_source/counter[25]_i_5/O
                         net (fo=1, routed)           0.999     7.724    Clock_source/counter[25]_i_5_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.848 r  Clock_source/counter[25]_i_2/O
                         net (fo=26, routed)          1.393     9.241    Clock_source/counter[25]_i_2_n_0
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.124     9.365 r  Clock_source/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.365    Clock_source/counter_0[2]
    SLICE_X65Y18         FDCE                                         r  Clock_source/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.509    14.850    Clock_source/temporal_reg_0
    SLICE_X65Y18         FDCE                                         r  Clock_source/counter_reg[2]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X65Y18         FDCE (Setup_fdce_C_D)        0.031    15.120    Clock_source/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  5.755    

Slack (MET) :             5.771ns  (required time - arrival time)
  Source:                 Clock_source/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_source/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 0.856ns (20.162%)  route 3.390ns (79.838%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.626     5.147    Clock_source/temporal_reg_0
    SLICE_X65Y19         FDCE                                         r  Clock_source/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  Clock_source/counter_reg[6]/Q
                         net (fo=2, routed)           0.998     6.601    Clock_source/counter[6]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.725 r  Clock_source/counter[25]_i_5/O
                         net (fo=1, routed)           0.999     7.724    Clock_source/counter[25]_i_5_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.848 r  Clock_source/counter[25]_i_2/O
                         net (fo=26, routed)          1.393     9.241    Clock_source/counter[25]_i_2_n_0
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.152     9.393 r  Clock_source/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.393    Clock_source/counter_0[3]
    SLICE_X65Y18         FDCE                                         r  Clock_source/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.509    14.850    Clock_source/temporal_reg_0
    SLICE_X65Y18         FDCE                                         r  Clock_source/counter_reg[3]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X65Y18         FDCE (Setup_fdce_C_D)        0.075    15.164    Clock_source/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                  5.771    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 Clock_source/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_source/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 0.828ns (20.722%)  route 3.168ns (79.278%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.626     5.147    Clock_source/temporal_reg_0
    SLICE_X65Y19         FDCE                                         r  Clock_source/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  Clock_source/counter_reg[6]/Q
                         net (fo=2, routed)           0.998     6.601    Clock_source/counter[6]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.725 r  Clock_source/counter[25]_i_5/O
                         net (fo=1, routed)           0.999     7.724    Clock_source/counter[25]_i_5_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.848 r  Clock_source/counter[25]_i_2/O
                         net (fo=26, routed)          1.171     9.019    Clock_source/counter[25]_i_2_n_0
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.124     9.143 r  Clock_source/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.143    Clock_source/counter_0[1]
    SLICE_X65Y18         FDCE                                         r  Clock_source/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.509    14.850    Clock_source/temporal_reg_0
    SLICE_X65Y18         FDCE                                         r  Clock_source/counter_reg[1]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X65Y18         FDCE (Setup_fdce_C_D)        0.029    15.118    Clock_source/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -9.143    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 Clock_source/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_source/temporal_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 0.854ns (21.235%)  route 3.168ns (78.765%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.626     5.147    Clock_source/temporal_reg_0
    SLICE_X65Y19         FDCE                                         r  Clock_source/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  Clock_source/counter_reg[6]/Q
                         net (fo=2, routed)           0.998     6.601    Clock_source/counter[6]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.725 r  Clock_source/counter[25]_i_5/O
                         net (fo=1, routed)           0.999     7.724    Clock_source/counter[25]_i_5_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.848 r  Clock_source/counter[25]_i_2/O
                         net (fo=26, routed)          1.171     9.019    Clock_source/counter[25]_i_2_n_0
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.150     9.169 r  Clock_source/temporal_i_1/O
                         net (fo=1, routed)           0.000     9.169    Clock_source/temporal_i_1_n_0
    SLICE_X65Y18         FDCE                                         r  Clock_source/temporal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.509    14.850    Clock_source/temporal_reg_0
    SLICE_X65Y18         FDCE                                         r  Clock_source/temporal_reg/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X65Y18         FDCE (Setup_fdce_C_D)        0.075    15.164    Clock_source/temporal_reg
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 Clock_source/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_source/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 2.178ns (54.785%)  route 1.798ns (45.215%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.625     5.146    Clock_source/temporal_reg_0
    SLICE_X65Y20         FDCE                                         r  Clock_source/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  Clock_source/counter_reg[0]/Q
                         net (fo=3, routed)           0.799     6.401    Clock_source/counter[0]
    SLICE_X64Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.996 r  Clock_source/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.996    Clock_source/counter0_carry_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.113 r  Clock_source/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.113    Clock_source/counter0_carry__0_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.230 r  Clock_source/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.230    Clock_source/counter0_carry__1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.347 r  Clock_source/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.347    Clock_source/counter0_carry__2_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  Clock_source/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.464    Clock_source/counter0_carry__3_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.581 r  Clock_source/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.581    Clock_source/counter0_carry__4_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.800 r  Clock_source/counter0_carry__5/O[0]
                         net (fo=1, routed)           0.999     8.799    Clock_source/data0[25]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.323     9.122 r  Clock_source/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.122    Clock_source/counter_0[25]
    SLICE_X65Y23         FDCE                                         r  Clock_source/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.504    14.845    Clock_source/temporal_reg_0
    SLICE_X65Y23         FDCE                                         r  Clock_source/counter_reg[25]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y23         FDCE (Setup_fdce_C_D)        0.075    15.159    Clock_source/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.069ns  (required time - arrival time)
  Source:                 Clock_source/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_source/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.828ns (21.248%)  route 3.069ns (78.752%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.626     5.147    Clock_source/temporal_reg_0
    SLICE_X65Y19         FDCE                                         r  Clock_source/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  Clock_source/counter_reg[6]/Q
                         net (fo=2, routed)           0.998     6.601    Clock_source/counter[6]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.725 r  Clock_source/counter[25]_i_5/O
                         net (fo=1, routed)           0.999     7.724    Clock_source/counter[25]_i_5_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.848 r  Clock_source/counter[25]_i_2/O
                         net (fo=26, routed)          1.072     8.920    Clock_source/counter[25]_i_2_n_0
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.044 r  Clock_source/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.044    Clock_source/counter_0[22]
    SLICE_X65Y23         FDCE                                         r  Clock_source/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.504    14.845    Clock_source/temporal_reg_0
    SLICE_X65Y23         FDCE                                         r  Clock_source/counter_reg[22]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y23         FDCE (Setup_fdce_C_D)        0.029    15.113    Clock_source/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -9.044    
  -------------------------------------------------------------------
                         slack                                  6.069    

Slack (MET) :             6.069ns  (required time - arrival time)
  Source:                 Clock_source/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_source/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.828ns (21.226%)  route 3.073ns (78.774%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.626     5.147    Clock_source/temporal_reg_0
    SLICE_X65Y19         FDCE                                         r  Clock_source/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  Clock_source/counter_reg[6]/Q
                         net (fo=2, routed)           0.998     6.601    Clock_source/counter[6]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.725 r  Clock_source/counter[25]_i_5/O
                         net (fo=1, routed)           0.999     7.724    Clock_source/counter[25]_i_5_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.848 r  Clock_source/counter[25]_i_2/O
                         net (fo=26, routed)          1.076     8.924    Clock_source/counter[25]_i_2_n_0
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.048 r  Clock_source/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.048    Clock_source/counter_0[10]
    SLICE_X65Y20         FDCE                                         r  Clock_source/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.508    14.849    Clock_source/temporal_reg_0
    SLICE_X65Y20         FDCE                                         r  Clock_source/counter_reg[10]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y20         FDCE (Setup_fdce_C_D)        0.029    15.117    Clock_source/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                  6.069    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 Clock_source/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_source/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.856ns (21.788%)  route 3.073ns (78.212%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.626     5.147    Clock_source/temporal_reg_0
    SLICE_X65Y19         FDCE                                         r  Clock_source/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  Clock_source/counter_reg[6]/Q
                         net (fo=2, routed)           0.998     6.601    Clock_source/counter[6]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.725 r  Clock_source/counter[25]_i_5/O
                         net (fo=1, routed)           0.999     7.724    Clock_source/counter[25]_i_5_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.848 r  Clock_source/counter[25]_i_2/O
                         net (fo=26, routed)          1.076     8.924    Clock_source/counter[25]_i_2_n_0
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.152     9.076 r  Clock_source/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.076    Clock_source/counter_0[13]
    SLICE_X65Y20         FDCE                                         r  Clock_source/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.508    14.849    Clock_source/temporal_reg_0
    SLICE_X65Y20         FDCE                                         r  Clock_source/counter_reg[13]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y20         FDCE (Setup_fdce_C_D)        0.075    15.163    Clock_source/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -9.076    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 Clock_source/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_source/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 0.828ns (21.643%)  route 2.998ns (78.357%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.626     5.147    Clock_source/temporal_reg_0
    SLICE_X65Y19         FDCE                                         r  Clock_source/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  Clock_source/counter_reg[6]/Q
                         net (fo=2, routed)           0.998     6.601    Clock_source/counter[6]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.725 r  Clock_source/counter[25]_i_5/O
                         net (fo=1, routed)           0.999     7.724    Clock_source/counter[25]_i_5_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.848 r  Clock_source/counter[25]_i_2/O
                         net (fo=26, routed)          1.001     8.849    Clock_source/counter[25]_i_2_n_0
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.124     8.973 r  Clock_source/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     8.973    Clock_source/counter_0[4]
    SLICE_X65Y18         FDCE                                         r  Clock_source/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.509    14.850    Clock_source/temporal_reg_0
    SLICE_X65Y18         FDCE                                         r  Clock_source/counter_reg[4]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X65Y18         FDCE (Setup_fdce_C_D)        0.031    15.120    Clock_source/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -8.973    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 Clock_source/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_source/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.828ns (21.525%)  route 3.019ns (78.475%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.626     5.147    Clock_source/temporal_reg_0
    SLICE_X65Y19         FDCE                                         r  Clock_source/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  Clock_source/counter_reg[6]/Q
                         net (fo=2, routed)           0.998     6.601    Clock_source/counter[6]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.725 r  Clock_source/counter[25]_i_5/O
                         net (fo=1, routed)           0.999     7.724    Clock_source/counter[25]_i_5_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.848 r  Clock_source/counter[25]_i_2/O
                         net (fo=26, routed)          1.022     8.870    Clock_source/counter[25]_i_2_n_0
    SLICE_X65Y19         LUT2 (Prop_lut2_I0_O)        0.124     8.994 r  Clock_source/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.994    Clock_source/counter_0[6]
    SLICE_X65Y19         FDCE                                         r  Clock_source/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.508    14.849    Clock_source/temporal_reg_0
    SLICE_X65Y19         FDCE                                         r  Clock_source/counter_reg[6]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X65Y19         FDCE (Setup_fdce_C_D)        0.029    15.141    Clock_source/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                  6.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Clock_source/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_source/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.218%)  route 0.244ns (56.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.586     1.469    Clock_source/temporal_reg_0
    SLICE_X65Y20         FDCE                                         r  Clock_source/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 f  Clock_source/counter_reg[0]/Q
                         net (fo=3, routed)           0.244     1.855    Clock_source/counter[0]
    SLICE_X65Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.900 r  Clock_source/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.900    Clock_source/counter_0[0]
    SLICE_X65Y20         FDCE                                         r  Clock_source/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.855     1.982    Clock_source/temporal_reg_0
    SLICE_X65Y20         FDCE                                         r  Clock_source/counter_reg[0]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y20         FDCE (Hold_fdce_C_D)         0.092     1.561    Clock_source/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 Clock_source/temporal_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_source/temporal_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.226ns (43.099%)  route 0.298ns (56.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.588     1.471    Clock_source/temporal_reg_0
    SLICE_X65Y18         FDCE                                         r  Clock_source/temporal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.128     1.599 r  Clock_source/temporal_reg/Q
                         net (fo=5, routed)           0.298     1.897    Clock_source/CLK
    SLICE_X65Y18         LUT2 (Prop_lut2_I1_O)        0.098     1.995 r  Clock_source/temporal_i_1/O
                         net (fo=1, routed)           0.000     1.995    Clock_source/temporal_i_1_n_0
    SLICE_X65Y18         FDCE                                         r  Clock_source/temporal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.857     1.984    Clock_source/temporal_reg_0
    SLICE_X65Y18         FDCE                                         r  Clock_source/temporal_reg/C
                         clock pessimism             -0.513     1.471    
    SLICE_X65Y18         FDCE (Hold_fdce_C_D)         0.107     1.578    Clock_source/temporal_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 Clock_source/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_source/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.585     1.468    Clock_source/temporal_reg_0
    SLICE_X65Y21         FDCE                                         r  Clock_source/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  Clock_source/counter_reg[15]/Q
                         net (fo=2, routed)           0.065     1.674    Clock_source/counter[15]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.784 r  Clock_source/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.161     1.945    Clock_source/data0[15]
    SLICE_X65Y21         LUT2 (Prop_lut2_I1_O)        0.108     2.053 r  Clock_source/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     2.053    Clock_source/counter_0[15]
    SLICE_X65Y21         FDCE                                         r  Clock_source/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.854     1.981    Clock_source/temporal_reg_0
    SLICE_X65Y21         FDCE                                         r  Clock_source/counter_reg[15]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y21         FDCE (Hold_fdce_C_D)         0.092     1.560    Clock_source/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 Clock_source/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_source/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.585     1.468    Clock_source/temporal_reg_0
    SLICE_X65Y22         FDCE                                         r  Clock_source/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  Clock_source/counter_reg[19]/Q
                         net (fo=2, routed)           0.065     1.674    Clock_source/counter[19]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.784 r  Clock_source/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.161     1.945    Clock_source/data0[19]
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.108     2.053 r  Clock_source/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     2.053    Clock_source/counter_0[19]
    SLICE_X65Y22         FDCE                                         r  Clock_source/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.853     1.980    Clock_source/temporal_reg_0
    SLICE_X65Y22         FDCE                                         r  Clock_source/counter_reg[19]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y22         FDCE (Hold_fdce_C_D)         0.092     1.560    Clock_source/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 Clock_source/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_source/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.583     1.466    Clock_source/temporal_reg_0
    SLICE_X65Y23         FDCE                                         r  Clock_source/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  Clock_source/counter_reg[23]/Q
                         net (fo=2, routed)           0.065     1.672    Clock_source/counter[23]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.782 r  Clock_source/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.161     1.943    Clock_source/data0[23]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.108     2.051 r  Clock_source/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     2.051    Clock_source/counter_0[23]
    SLICE_X65Y23         FDCE                                         r  Clock_source/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.851     1.978    Clock_source/temporal_reg_0
    SLICE_X65Y23         FDCE                                         r  Clock_source/counter_reg[23]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y23         FDCE (Hold_fdce_C_D)         0.092     1.558    Clock_source/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 Clock_source/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_source/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.587     1.470    Clock_source/temporal_reg_0
    SLICE_X65Y19         FDCE                                         r  Clock_source/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  Clock_source/counter_reg[7]/Q
                         net (fo=2, routed)           0.065     1.676    Clock_source/counter[7]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.786 r  Clock_source/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.161     1.947    Clock_source/data0[7]
    SLICE_X65Y19         LUT2 (Prop_lut2_I1_O)        0.108     2.055 r  Clock_source/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.055    Clock_source/counter_0[7]
    SLICE_X65Y19         FDCE                                         r  Clock_source/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.856     1.983    Clock_source/temporal_reg_0
    SLICE_X65Y19         FDCE                                         r  Clock_source/counter_reg[7]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X65Y19         FDCE (Hold_fdce_C_D)         0.092     1.562    Clock_source/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 Clock_source/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_source/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.586     1.469    Clock_source/temporal_reg_0
    SLICE_X65Y20         FDCE                                         r  Clock_source/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  Clock_source/counter_reg[11]/Q
                         net (fo=2, routed)           0.065     1.675    Clock_source/counter[11]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.785 r  Clock_source/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.161     1.946    Clock_source/data0[11]
    SLICE_X65Y20         LUT2 (Prop_lut2_I1_O)        0.108     2.054 r  Clock_source/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.054    Clock_source/counter_0[11]
    SLICE_X65Y20         FDCE                                         r  Clock_source/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.855     1.982    Clock_source/temporal_reg_0
    SLICE_X65Y20         FDCE                                         r  Clock_source/counter_reg[11]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y20         FDCE (Hold_fdce_C_D)         0.092     1.561    Clock_source/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 Clock_source/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_source/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.396ns (57.940%)  route 0.287ns (42.060%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.585     1.468    Clock_source/temporal_reg_0
    SLICE_X65Y21         FDCE                                         r  Clock_source/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  Clock_source/counter_reg[15]/Q
                         net (fo=2, routed)           0.065     1.674    Clock_source/counter[15]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.820 r  Clock_source/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.222     2.043    Clock_source/data0[16]
    SLICE_X65Y21         LUT2 (Prop_lut2_I1_O)        0.109     2.152 r  Clock_source/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     2.152    Clock_source/counter_0[16]
    SLICE_X65Y21         FDCE                                         r  Clock_source/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.854     1.981    Clock_source/temporal_reg_0
    SLICE_X65Y21         FDCE                                         r  Clock_source/counter_reg[16]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y21         FDCE (Hold_fdce_C_D)         0.107     1.575    Clock_source/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 Clock_source/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_source/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.396ns (57.940%)  route 0.287ns (42.060%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.585     1.468    Clock_source/temporal_reg_0
    SLICE_X65Y22         FDCE                                         r  Clock_source/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  Clock_source/counter_reg[19]/Q
                         net (fo=2, routed)           0.065     1.674    Clock_source/counter[19]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.820 r  Clock_source/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.222     2.043    Clock_source/data0[20]
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.109     2.152 r  Clock_source/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     2.152    Clock_source/counter_0[20]
    SLICE_X65Y22         FDCE                                         r  Clock_source/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.853     1.980    Clock_source/temporal_reg_0
    SLICE_X65Y22         FDCE                                         r  Clock_source/counter_reg[20]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y22         FDCE (Hold_fdce_C_D)         0.107     1.575    Clock_source/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 Clock_source/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_source/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.396ns (57.940%)  route 0.287ns (42.060%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.583     1.466    Clock_source/temporal_reg_0
    SLICE_X65Y23         FDCE                                         r  Clock_source/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  Clock_source/counter_reg[23]/Q
                         net (fo=2, routed)           0.065     1.672    Clock_source/counter[23]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.818 r  Clock_source/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.222     2.041    Clock_source/data0[24]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.109     2.150 r  Clock_source/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     2.150    Clock_source/counter_0[24]
    SLICE_X65Y23         FDCE                                         r  Clock_source/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.851     1.978    Clock_source/temporal_reg_0
    SLICE_X65Y23         FDCE                                         r  Clock_source/counter_reg[24]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y23         FDCE (Hold_fdce_C_D)         0.107     1.573    Clock_source/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.576    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y20   Clock_source/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y20   Clock_source/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y20   Clock_source/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y20   Clock_source/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y20   Clock_source/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y21   Clock_source/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y21   Clock_source/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y21   Clock_source/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y21   Clock_source/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   Clock_source/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   Clock_source/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   Clock_source/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   Clock_source/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   Clock_source/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y21   Clock_source/counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y21   Clock_source/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y21   Clock_source/counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y21   Clock_source/counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y21   Clock_source/counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   Clock_source/counter_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   Clock_source/counter_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   Clock_source/counter_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   Clock_source/counter_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   Clock_source/counter_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   Clock_source/counter_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   Clock_source/counter_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   Clock_source/counter_reg[25]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   Clock_source/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   Clock_source/counter_reg[10]/C



