NDFramePage.OnPageTitleLoaded("File:mvau_stream/mvau_stream_control_block.sv","mvau_stream_control_block.sv");NDSummary.OnSummaryLoaded("File:mvau_stream/mvau_stream_control_block.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Module","Module"],["Signals","Signal"]],[[436,0,2,"Module","Module"],[437,0,3,"<span class=\"Qualifier\">MVAU Streaming Block Control Unit (mvau_stream_control_block.</span>&#8203;sv)","MVAU_Streaming_Block_Control_Unit"],[438,0,2,"Signals","Signals"],[439,0,4,"inp_active","inp_active"],[440,0,4,"do_mvau_stream","do_mvau_stream"],[441,0,4,"sf_full","sf_full"],[442,0,4,"ap_start","ap_start"],[443,0,4,"halt_mvau_stream","halt_mvau_stream"],[444,0,2,"Sequential Always Blocks","Sequential_Always_Blocks"],[445,0,1,"SF_CNT","SF_CNT"],[446,0,1,"DLY_WAIT_READY","DLY_WAIT_READY"],[447,0,2,"Signals","Signals(2)"],[448,0,4,"State variables","State_variables"],[449,0,4,"nf_clr","nf_clr"],[450,0,4,"nf_zero","nf_zero"],[451,0,4,"nf_cnt","nf_cnt"],[452,0,4,"nf_full","nf_full"],[453,0,2,"Sequential Always Blocks","Sequential_Always_Blocks(2)"],[454,0,1,"PRES_STATE","PRES_STATE"],[455,0,2,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[456,0,0,"NEXT_STATE","NEXT_STATE"],[457,0,0,"STATE_OUT","STATE_OUT"],[458,0,2,"Sequential Always Blocks","Sequential_Always_Blocks(3)"],[459,0,1,"NF_CLR","NF_CLR"],[460,0,1,"WRDY","WRDY"],[461,0,1,"NF_CNT","NF_CNT"],[462,0,1,"SF_CNT","SF_CNT(2)"],[463,0,1,"AP_START","AP_START"],[464,0,1,"SF_CLR","SF_CLR"]]);