#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Mar 11 20:58:30 2021
# Process ID: 3560
# Current directory: C:/Users/ASUS/Desktop/OExp_RISCV_W/OExp02/OExp02-IP2SOC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9188 C:\Users\ASUS\Desktop\OExp_RISCV_W\OExp02\OExp02-IP2SOC\OExp02-IP2SOC.xpr
# Log file: C:/Users/ASUS/Desktop/OExp_RISCV_W/OExp02/OExp02-IP2SOC/vivado.log
# Journal file: C:/Users/ASUS/Desktop/OExp_RISCV_W/OExp02/OExp02-IP2SOC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ASUS/Desktop/OExp_RISCV_W/OExp02/OExp02-IP2SOC/OExp02-IP2SOC.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ASUS/Desktop/OExp_RISCV_W/OExp02/OExp02-IP2SOC/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/VIVADO/Vivado/2017.4/data/ip'.
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1062.918 ; gain = 339.418
update_compile_order -fileset sources_1
open_bd_design {C:/Users/ASUS/Desktop/OExp_RISCV_W/OExp02/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd}
Adding cell -- xilinx.com:user:SAnti_jitter:1.0 - U9
Adding cell -- xilinx.com:ip:xlslice:1.0 - BTN_OK0
Adding cell -- xilinx.com:ip:xlslice:1.0 - sw2
Adding cell -- xilinx.com:ip:xlslice:1.0 - sw8
Adding cell -- xilinx.com:user:clk_div:1.0 - U8
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - U2
Adding cell -- xilinx.com:ip:xlslice:1.0 - PC11_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - div6
Adding cell -- xilinx.com:ip:xlslice:1.0 - div9
Adding cell -- xilinx.com:ip:xlslice:1.0 - div11
Adding cell -- xilinx.com:user:SCPU:1.0 - U1
Adding cell -- xilinx.com:user:RAM_B:1.0 - U3
Adding cell -- xilinx.com:user:MIO_BUS:1.0 - U4
Adding cell -- xilinx.com:user:Multi_8CH32:1.0 - U5
Adding cell -- xilinx.com:user:SPIO:1.0 - U7
Adding cell -- xilinx.com:ip:xlconstant:1.1 - b64_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - sw7_5
Adding cell -- xilinx.com:ip:xlslice:1.0 - PC31_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - div20
Adding cell -- xilinx.com:ip:xlconcat:2.1 - div31_31
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - b2_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - div1
Adding cell -- xilinx.com:ip:xlslice:1.0 - sw0
Adding cell -- xilinx.com:ip:xlslice:1.0 - div25
Adding cell -- xilinx.com:user:Counter_x:1.0 - U10
Adding cell -- xilinx.com:user:SSeg7_Dev:1.0 - U6
Adding cell -- xilinx.com:user:VGA:1.0 - U11
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_100mhz(clk) and /U11/clk_100m(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /U8/Clk_CPU(undef) and /U1/clk(clk)
Successfully read diagram <CSSTE> from BD file <C:/Users/ASUS/Desktop/OExp_RISCV_W/OExp02/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1145.742 ; gain = 68.340
reset_target all [get_files  C:/Users/ASUS/Desktop/OExp_RISCV_W/OExp02/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/ASUS/Desktop/OExp_RISCV_W/OExp02/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -sync -no_script -force -quiet
reset_target all [get_files  C:/Users/ASUS/Desktop/OExp_RISCV_W/OExp02/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/ASUS/Desktop/OExp_RISCV_W/OExp02/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/Users/ASUS/Desktop/OExp_RISCV_W/OExp02/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd]
INFO: [BD 41-1662] The design 'CSSTE.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/U9/readn
/U1/MIO_ready

Wrote  : <C:/Users/ASUS/Desktop/OExp_RISCV_W/OExp02/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/ui/bd_a9a878b4.ui> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/sw8/Din'(32) to net 'U9_SW_OK'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/sw7_5/Din'(32) to net 'U9_SW_OK'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/sw0/Din'(32) to net 'U9_SW_OK'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/ASUS/Desktop/OExp_RISCV_W/OExp02/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/synth/CSSTE.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/sw8/Din'(32) to net 'U9_SW_OK'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/sw7_5/Din'(32) to net 'U9_SW_OK'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/sw0/Din'(32) to net 'U9_SW_OK'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/ASUS/Desktop/OExp_RISCV_W/OExp02/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/sim/CSSTE.v
VHDL Output written to : C:/Users/ASUS/Desktop/OExp_RISCV_W/OExp02/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/hdl/CSSTE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block U9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BTN_OK0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC11_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block U11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block b64_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw7_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC31_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div20 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div31_31 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block b2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div25 .
Exporting to file C:/Users/ASUS/Desktop/OExp_RISCV_W/OExp02/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/hw_handoff/CSSTE.hwh
Generated Block Design Tcl file C:/Users/ASUS/Desktop/OExp_RISCV_W/OExp02/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/hw_handoff/CSSTE_bd.tcl
Generated Hardware Definition File C:/Users/ASUS/Desktop/OExp_RISCV_W/OExp02/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/synth/CSSTE.hwdef
export_ip_user_files -of_objects [get_files C:/Users/ASUS/Desktop/OExp_RISCV_W/OExp02/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ASUS/Desktop/OExp_RISCV_W/OExp02/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -directory C:/Users/ASUS/Desktop/OExp_RISCV_W/OExp02/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ASUS/Desktop/OExp_RISCV_W/OExp02/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files -ipstatic_source_dir C:/Users/ASUS/Desktop/OExp_RISCV_W/OExp02/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ASUS/Desktop/OExp_RISCV_W/OExp02/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/modelsim} {questa=C:/Users/ASUS/Desktop/OExp_RISCV_W/OExp02/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/questa} {riviera=C:/Users/ASUS/Desktop/OExp_RISCV_W/OExp02/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/riviera} {activehdl=C:/Users/ASUS/Desktop/OExp_RISCV_W/OExp02/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/ASUS/Desktop/OExp_RISCV_W/OExp02/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -top
add_files -norecurse C:/Users/ASUS/Desktop/OExp_RISCV_W/OExp02/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/hdl/CSSTE_wrapper.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 11 21:02:08 2021] Launched synth_1...
Run output will be captured here: C:/Users/ASUS/Desktop/OExp_RISCV_W/OExp02/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/runme.log
[Thu Mar 11 21:02:08 2021] Launched impl_1...
Run output will be captured here: C:/Users/ASUS/Desktop/OExp_RISCV_W/OExp02/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/runme.log
open_hw
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 11 21:38:18 2021...
