
ECE500_2025_Fall_Jordan_Thacker.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ad4c  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000910  0800ae08  0800ae08  0000be08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b718  0800b718  0000d1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b718  0800b718  0000c718  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b720  0800b720  0000d1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b720  0800b720  0000c720  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b724  0800b724  0000c724  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800b728  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e0  200001d8  0800b900  0000d1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005b8  0800b900  0000d5b8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000d1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000139ae  00000000  00000000  0000d200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000302a  00000000  00000000  00020bae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001158  00000000  00000000  00023bd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000db8  00000000  00000000  00024d30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001addd  00000000  00000000  00025ae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000165a9  00000000  00000000  000408c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a5834  00000000  00000000  00056e6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fc6a2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ff8  00000000  00000000  000fc6e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  001016e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200001d8 	.word	0x200001d8
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800adf0 	.word	0x0800adf0

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200001dc 	.word	0x200001dc
 8000100:	0800adf0 	.word	0x0800adf0

08000104 <strcmp>:
 8000104:	7802      	ldrb	r2, [r0, #0]
 8000106:	780b      	ldrb	r3, [r1, #0]
 8000108:	2a00      	cmp	r2, #0
 800010a:	d003      	beq.n	8000114 <strcmp+0x10>
 800010c:	3001      	adds	r0, #1
 800010e:	3101      	adds	r1, #1
 8000110:	429a      	cmp	r2, r3
 8000112:	d0f7      	beq.n	8000104 <strcmp>
 8000114:	1ad0      	subs	r0, r2, r3
 8000116:	4770      	bx	lr

08000118 <strlen>:
 8000118:	2300      	movs	r3, #0
 800011a:	5cc2      	ldrb	r2, [r0, r3]
 800011c:	3301      	adds	r3, #1
 800011e:	2a00      	cmp	r2, #0
 8000120:	d1fb      	bne.n	800011a <strlen+0x2>
 8000122:	1e58      	subs	r0, r3, #1
 8000124:	4770      	bx	lr
	...

08000128 <__gnu_thumb1_case_uqi>:
 8000128:	b402      	push	{r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0049      	lsls	r1, r1, #1
 8000130:	5c09      	ldrb	r1, [r1, r0]
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	448e      	add	lr, r1
 8000136:	bc02      	pop	{r1}
 8000138:	4770      	bx	lr
 800013a:	46c0      	nop			@ (mov r8, r8)

0800013c <__gnu_thumb1_case_shi>:
 800013c:	b403      	push	{r0, r1}
 800013e:	4671      	mov	r1, lr
 8000140:	0849      	lsrs	r1, r1, #1
 8000142:	0040      	lsls	r0, r0, #1
 8000144:	0049      	lsls	r1, r1, #1
 8000146:	5e09      	ldrsh	r1, [r1, r0]
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	448e      	add	lr, r1
 800014c:	bc03      	pop	{r0, r1}
 800014e:	4770      	bx	lr

08000150 <__udivsi3>:
 8000150:	2200      	movs	r2, #0
 8000152:	0843      	lsrs	r3, r0, #1
 8000154:	428b      	cmp	r3, r1
 8000156:	d374      	bcc.n	8000242 <__udivsi3+0xf2>
 8000158:	0903      	lsrs	r3, r0, #4
 800015a:	428b      	cmp	r3, r1
 800015c:	d35f      	bcc.n	800021e <__udivsi3+0xce>
 800015e:	0a03      	lsrs	r3, r0, #8
 8000160:	428b      	cmp	r3, r1
 8000162:	d344      	bcc.n	80001ee <__udivsi3+0x9e>
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d328      	bcc.n	80001bc <__udivsi3+0x6c>
 800016a:	0c03      	lsrs	r3, r0, #16
 800016c:	428b      	cmp	r3, r1
 800016e:	d30d      	bcc.n	800018c <__udivsi3+0x3c>
 8000170:	22ff      	movs	r2, #255	@ 0xff
 8000172:	0209      	lsls	r1, r1, #8
 8000174:	ba12      	rev	r2, r2
 8000176:	0c03      	lsrs	r3, r0, #16
 8000178:	428b      	cmp	r3, r1
 800017a:	d302      	bcc.n	8000182 <__udivsi3+0x32>
 800017c:	1212      	asrs	r2, r2, #8
 800017e:	0209      	lsls	r1, r1, #8
 8000180:	d065      	beq.n	800024e <__udivsi3+0xfe>
 8000182:	0b03      	lsrs	r3, r0, #12
 8000184:	428b      	cmp	r3, r1
 8000186:	d319      	bcc.n	80001bc <__udivsi3+0x6c>
 8000188:	e000      	b.n	800018c <__udivsi3+0x3c>
 800018a:	0a09      	lsrs	r1, r1, #8
 800018c:	0bc3      	lsrs	r3, r0, #15
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x46>
 8000192:	03cb      	lsls	r3, r1, #15
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0b83      	lsrs	r3, r0, #14
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x52>
 800019e:	038b      	lsls	r3, r1, #14
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0b43      	lsrs	r3, r0, #13
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x5e>
 80001aa:	034b      	lsls	r3, r1, #13
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0b03      	lsrs	r3, r0, #12
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x6a>
 80001b6:	030b      	lsls	r3, r1, #12
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0ac3      	lsrs	r3, r0, #11
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x76>
 80001c2:	02cb      	lsls	r3, r1, #11
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	0a83      	lsrs	r3, r0, #10
 80001ca:	428b      	cmp	r3, r1
 80001cc:	d301      	bcc.n	80001d2 <__udivsi3+0x82>
 80001ce:	028b      	lsls	r3, r1, #10
 80001d0:	1ac0      	subs	r0, r0, r3
 80001d2:	4152      	adcs	r2, r2
 80001d4:	0a43      	lsrs	r3, r0, #9
 80001d6:	428b      	cmp	r3, r1
 80001d8:	d301      	bcc.n	80001de <__udivsi3+0x8e>
 80001da:	024b      	lsls	r3, r1, #9
 80001dc:	1ac0      	subs	r0, r0, r3
 80001de:	4152      	adcs	r2, r2
 80001e0:	0a03      	lsrs	r3, r0, #8
 80001e2:	428b      	cmp	r3, r1
 80001e4:	d301      	bcc.n	80001ea <__udivsi3+0x9a>
 80001e6:	020b      	lsls	r3, r1, #8
 80001e8:	1ac0      	subs	r0, r0, r3
 80001ea:	4152      	adcs	r2, r2
 80001ec:	d2cd      	bcs.n	800018a <__udivsi3+0x3a>
 80001ee:	09c3      	lsrs	r3, r0, #7
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xa8>
 80001f4:	01cb      	lsls	r3, r1, #7
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	0983      	lsrs	r3, r0, #6
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xb4>
 8000200:	018b      	lsls	r3, r1, #6
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0943      	lsrs	r3, r0, #5
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xc0>
 800020c:	014b      	lsls	r3, r1, #5
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0903      	lsrs	r3, r0, #4
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xcc>
 8000218:	010b      	lsls	r3, r1, #4
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	08c3      	lsrs	r3, r0, #3
 8000220:	428b      	cmp	r3, r1
 8000222:	d301      	bcc.n	8000228 <__udivsi3+0xd8>
 8000224:	00cb      	lsls	r3, r1, #3
 8000226:	1ac0      	subs	r0, r0, r3
 8000228:	4152      	adcs	r2, r2
 800022a:	0883      	lsrs	r3, r0, #2
 800022c:	428b      	cmp	r3, r1
 800022e:	d301      	bcc.n	8000234 <__udivsi3+0xe4>
 8000230:	008b      	lsls	r3, r1, #2
 8000232:	1ac0      	subs	r0, r0, r3
 8000234:	4152      	adcs	r2, r2
 8000236:	0843      	lsrs	r3, r0, #1
 8000238:	428b      	cmp	r3, r1
 800023a:	d301      	bcc.n	8000240 <__udivsi3+0xf0>
 800023c:	004b      	lsls	r3, r1, #1
 800023e:	1ac0      	subs	r0, r0, r3
 8000240:	4152      	adcs	r2, r2
 8000242:	1a41      	subs	r1, r0, r1
 8000244:	d200      	bcs.n	8000248 <__udivsi3+0xf8>
 8000246:	4601      	mov	r1, r0
 8000248:	4152      	adcs	r2, r2
 800024a:	4610      	mov	r0, r2
 800024c:	4770      	bx	lr
 800024e:	e7ff      	b.n	8000250 <__udivsi3+0x100>
 8000250:	b501      	push	{r0, lr}
 8000252:	2000      	movs	r0, #0
 8000254:	f000 f8f0 	bl	8000438 <__aeabi_idiv0>
 8000258:	bd02      	pop	{r1, pc}
 800025a:	46c0      	nop			@ (mov r8, r8)

0800025c <__aeabi_uidivmod>:
 800025c:	2900      	cmp	r1, #0
 800025e:	d0f7      	beq.n	8000250 <__udivsi3+0x100>
 8000260:	e776      	b.n	8000150 <__udivsi3>
 8000262:	4770      	bx	lr

08000264 <__divsi3>:
 8000264:	4603      	mov	r3, r0
 8000266:	430b      	orrs	r3, r1
 8000268:	d47f      	bmi.n	800036a <__divsi3+0x106>
 800026a:	2200      	movs	r2, #0
 800026c:	0843      	lsrs	r3, r0, #1
 800026e:	428b      	cmp	r3, r1
 8000270:	d374      	bcc.n	800035c <__divsi3+0xf8>
 8000272:	0903      	lsrs	r3, r0, #4
 8000274:	428b      	cmp	r3, r1
 8000276:	d35f      	bcc.n	8000338 <__divsi3+0xd4>
 8000278:	0a03      	lsrs	r3, r0, #8
 800027a:	428b      	cmp	r3, r1
 800027c:	d344      	bcc.n	8000308 <__divsi3+0xa4>
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d328      	bcc.n	80002d6 <__divsi3+0x72>
 8000284:	0c03      	lsrs	r3, r0, #16
 8000286:	428b      	cmp	r3, r1
 8000288:	d30d      	bcc.n	80002a6 <__divsi3+0x42>
 800028a:	22ff      	movs	r2, #255	@ 0xff
 800028c:	0209      	lsls	r1, r1, #8
 800028e:	ba12      	rev	r2, r2
 8000290:	0c03      	lsrs	r3, r0, #16
 8000292:	428b      	cmp	r3, r1
 8000294:	d302      	bcc.n	800029c <__divsi3+0x38>
 8000296:	1212      	asrs	r2, r2, #8
 8000298:	0209      	lsls	r1, r1, #8
 800029a:	d065      	beq.n	8000368 <__divsi3+0x104>
 800029c:	0b03      	lsrs	r3, r0, #12
 800029e:	428b      	cmp	r3, r1
 80002a0:	d319      	bcc.n	80002d6 <__divsi3+0x72>
 80002a2:	e000      	b.n	80002a6 <__divsi3+0x42>
 80002a4:	0a09      	lsrs	r1, r1, #8
 80002a6:	0bc3      	lsrs	r3, r0, #15
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x4c>
 80002ac:	03cb      	lsls	r3, r1, #15
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0b83      	lsrs	r3, r0, #14
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x58>
 80002b8:	038b      	lsls	r3, r1, #14
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0b43      	lsrs	r3, r0, #13
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x64>
 80002c4:	034b      	lsls	r3, r1, #13
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0b03      	lsrs	r3, r0, #12
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x70>
 80002d0:	030b      	lsls	r3, r1, #12
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0ac3      	lsrs	r3, r0, #11
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0x7c>
 80002dc:	02cb      	lsls	r3, r1, #11
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	0a83      	lsrs	r3, r0, #10
 80002e4:	428b      	cmp	r3, r1
 80002e6:	d301      	bcc.n	80002ec <__divsi3+0x88>
 80002e8:	028b      	lsls	r3, r1, #10
 80002ea:	1ac0      	subs	r0, r0, r3
 80002ec:	4152      	adcs	r2, r2
 80002ee:	0a43      	lsrs	r3, r0, #9
 80002f0:	428b      	cmp	r3, r1
 80002f2:	d301      	bcc.n	80002f8 <__divsi3+0x94>
 80002f4:	024b      	lsls	r3, r1, #9
 80002f6:	1ac0      	subs	r0, r0, r3
 80002f8:	4152      	adcs	r2, r2
 80002fa:	0a03      	lsrs	r3, r0, #8
 80002fc:	428b      	cmp	r3, r1
 80002fe:	d301      	bcc.n	8000304 <__divsi3+0xa0>
 8000300:	020b      	lsls	r3, r1, #8
 8000302:	1ac0      	subs	r0, r0, r3
 8000304:	4152      	adcs	r2, r2
 8000306:	d2cd      	bcs.n	80002a4 <__divsi3+0x40>
 8000308:	09c3      	lsrs	r3, r0, #7
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xae>
 800030e:	01cb      	lsls	r3, r1, #7
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	0983      	lsrs	r3, r0, #6
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xba>
 800031a:	018b      	lsls	r3, r1, #6
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0943      	lsrs	r3, r0, #5
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xc6>
 8000326:	014b      	lsls	r3, r1, #5
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0903      	lsrs	r3, r0, #4
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xd2>
 8000332:	010b      	lsls	r3, r1, #4
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	08c3      	lsrs	r3, r0, #3
 800033a:	428b      	cmp	r3, r1
 800033c:	d301      	bcc.n	8000342 <__divsi3+0xde>
 800033e:	00cb      	lsls	r3, r1, #3
 8000340:	1ac0      	subs	r0, r0, r3
 8000342:	4152      	adcs	r2, r2
 8000344:	0883      	lsrs	r3, r0, #2
 8000346:	428b      	cmp	r3, r1
 8000348:	d301      	bcc.n	800034e <__divsi3+0xea>
 800034a:	008b      	lsls	r3, r1, #2
 800034c:	1ac0      	subs	r0, r0, r3
 800034e:	4152      	adcs	r2, r2
 8000350:	0843      	lsrs	r3, r0, #1
 8000352:	428b      	cmp	r3, r1
 8000354:	d301      	bcc.n	800035a <__divsi3+0xf6>
 8000356:	004b      	lsls	r3, r1, #1
 8000358:	1ac0      	subs	r0, r0, r3
 800035a:	4152      	adcs	r2, r2
 800035c:	1a41      	subs	r1, r0, r1
 800035e:	d200      	bcs.n	8000362 <__divsi3+0xfe>
 8000360:	4601      	mov	r1, r0
 8000362:	4152      	adcs	r2, r2
 8000364:	4610      	mov	r0, r2
 8000366:	4770      	bx	lr
 8000368:	e05d      	b.n	8000426 <__divsi3+0x1c2>
 800036a:	0fca      	lsrs	r2, r1, #31
 800036c:	d000      	beq.n	8000370 <__divsi3+0x10c>
 800036e:	4249      	negs	r1, r1
 8000370:	1003      	asrs	r3, r0, #32
 8000372:	d300      	bcc.n	8000376 <__divsi3+0x112>
 8000374:	4240      	negs	r0, r0
 8000376:	4053      	eors	r3, r2
 8000378:	2200      	movs	r2, #0
 800037a:	469c      	mov	ip, r3
 800037c:	0903      	lsrs	r3, r0, #4
 800037e:	428b      	cmp	r3, r1
 8000380:	d32d      	bcc.n	80003de <__divsi3+0x17a>
 8000382:	0a03      	lsrs	r3, r0, #8
 8000384:	428b      	cmp	r3, r1
 8000386:	d312      	bcc.n	80003ae <__divsi3+0x14a>
 8000388:	22fc      	movs	r2, #252	@ 0xfc
 800038a:	0189      	lsls	r1, r1, #6
 800038c:	ba12      	rev	r2, r2
 800038e:	0a03      	lsrs	r3, r0, #8
 8000390:	428b      	cmp	r3, r1
 8000392:	d30c      	bcc.n	80003ae <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	1192      	asrs	r2, r2, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d308      	bcc.n	80003ae <__divsi3+0x14a>
 800039c:	0189      	lsls	r1, r1, #6
 800039e:	1192      	asrs	r2, r2, #6
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d304      	bcc.n	80003ae <__divsi3+0x14a>
 80003a4:	0189      	lsls	r1, r1, #6
 80003a6:	d03a      	beq.n	800041e <__divsi3+0x1ba>
 80003a8:	1192      	asrs	r2, r2, #6
 80003aa:	e000      	b.n	80003ae <__divsi3+0x14a>
 80003ac:	0989      	lsrs	r1, r1, #6
 80003ae:	09c3      	lsrs	r3, r0, #7
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x154>
 80003b4:	01cb      	lsls	r3, r1, #7
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	0983      	lsrs	r3, r0, #6
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x160>
 80003c0:	018b      	lsls	r3, r1, #6
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0943      	lsrs	r3, r0, #5
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x16c>
 80003cc:	014b      	lsls	r3, r1, #5
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	0903      	lsrs	r3, r0, #4
 80003d4:	428b      	cmp	r3, r1
 80003d6:	d301      	bcc.n	80003dc <__divsi3+0x178>
 80003d8:	010b      	lsls	r3, r1, #4
 80003da:	1ac0      	subs	r0, r0, r3
 80003dc:	4152      	adcs	r2, r2
 80003de:	08c3      	lsrs	r3, r0, #3
 80003e0:	428b      	cmp	r3, r1
 80003e2:	d301      	bcc.n	80003e8 <__divsi3+0x184>
 80003e4:	00cb      	lsls	r3, r1, #3
 80003e6:	1ac0      	subs	r0, r0, r3
 80003e8:	4152      	adcs	r2, r2
 80003ea:	0883      	lsrs	r3, r0, #2
 80003ec:	428b      	cmp	r3, r1
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x190>
 80003f0:	008b      	lsls	r3, r1, #2
 80003f2:	1ac0      	subs	r0, r0, r3
 80003f4:	4152      	adcs	r2, r2
 80003f6:	d2d9      	bcs.n	80003ac <__divsi3+0x148>
 80003f8:	0843      	lsrs	r3, r0, #1
 80003fa:	428b      	cmp	r3, r1
 80003fc:	d301      	bcc.n	8000402 <__divsi3+0x19e>
 80003fe:	004b      	lsls	r3, r1, #1
 8000400:	1ac0      	subs	r0, r0, r3
 8000402:	4152      	adcs	r2, r2
 8000404:	1a41      	subs	r1, r0, r1
 8000406:	d200      	bcs.n	800040a <__divsi3+0x1a6>
 8000408:	4601      	mov	r1, r0
 800040a:	4663      	mov	r3, ip
 800040c:	4152      	adcs	r2, r2
 800040e:	105b      	asrs	r3, r3, #1
 8000410:	4610      	mov	r0, r2
 8000412:	d301      	bcc.n	8000418 <__divsi3+0x1b4>
 8000414:	4240      	negs	r0, r0
 8000416:	2b00      	cmp	r3, #0
 8000418:	d500      	bpl.n	800041c <__divsi3+0x1b8>
 800041a:	4249      	negs	r1, r1
 800041c:	4770      	bx	lr
 800041e:	4663      	mov	r3, ip
 8000420:	105b      	asrs	r3, r3, #1
 8000422:	d300      	bcc.n	8000426 <__divsi3+0x1c2>
 8000424:	4240      	negs	r0, r0
 8000426:	b501      	push	{r0, lr}
 8000428:	2000      	movs	r0, #0
 800042a:	f000 f805 	bl	8000438 <__aeabi_idiv0>
 800042e:	bd02      	pop	{r1, pc}

08000430 <__aeabi_idivmod>:
 8000430:	2900      	cmp	r1, #0
 8000432:	d0f8      	beq.n	8000426 <__divsi3+0x1c2>
 8000434:	e716      	b.n	8000264 <__divsi3>
 8000436:	4770      	bx	lr

08000438 <__aeabi_idiv0>:
 8000438:	4770      	bx	lr
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdrcmple>:
 800043c:	4684      	mov	ip, r0
 800043e:	0010      	movs	r0, r2
 8000440:	4662      	mov	r2, ip
 8000442:	468c      	mov	ip, r1
 8000444:	0019      	movs	r1, r3
 8000446:	4663      	mov	r3, ip
 8000448:	e000      	b.n	800044c <__aeabi_cdcmpeq>
 800044a:	46c0      	nop			@ (mov r8, r8)

0800044c <__aeabi_cdcmpeq>:
 800044c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800044e:	f001 f8df 	bl	8001610 <__ledf2>
 8000452:	2800      	cmp	r0, #0
 8000454:	d401      	bmi.n	800045a <__aeabi_cdcmpeq+0xe>
 8000456:	2100      	movs	r1, #0
 8000458:	42c8      	cmn	r0, r1
 800045a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800045c <__aeabi_dcmpeq>:
 800045c:	b510      	push	{r4, lr}
 800045e:	f001 f823 	bl	80014a8 <__eqdf2>
 8000462:	4240      	negs	r0, r0
 8000464:	3001      	adds	r0, #1
 8000466:	bd10      	pop	{r4, pc}

08000468 <__aeabi_dcmplt>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 f8d1 	bl	8001610 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	db01      	blt.n	8000476 <__aeabi_dcmplt+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			@ (mov r8, r8)

0800047c <__aeabi_dcmple>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f001 f8c7 	bl	8001610 <__ledf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dd01      	ble.n	800048a <__aeabi_dcmple+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			@ (mov r8, r8)

08000490 <__aeabi_dcmpgt>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 f84d 	bl	8001530 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	dc01      	bgt.n	800049e <__aeabi_dcmpgt+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			@ (mov r8, r8)

080004a4 <__aeabi_dcmpge>:
 80004a4:	b510      	push	{r4, lr}
 80004a6:	f001 f843 	bl	8001530 <__gedf2>
 80004aa:	2800      	cmp	r0, #0
 80004ac:	da01      	bge.n	80004b2 <__aeabi_dcmpge+0xe>
 80004ae:	2000      	movs	r0, #0
 80004b0:	bd10      	pop	{r4, pc}
 80004b2:	2001      	movs	r0, #1
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	46c0      	nop			@ (mov r8, r8)

080004b8 <__aeabi_uldivmod>:
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	d111      	bne.n	80004e0 <__aeabi_uldivmod+0x28>
 80004bc:	2a00      	cmp	r2, #0
 80004be:	d10f      	bne.n	80004e0 <__aeabi_uldivmod+0x28>
 80004c0:	2900      	cmp	r1, #0
 80004c2:	d100      	bne.n	80004c6 <__aeabi_uldivmod+0xe>
 80004c4:	2800      	cmp	r0, #0
 80004c6:	d002      	beq.n	80004ce <__aeabi_uldivmod+0x16>
 80004c8:	2100      	movs	r1, #0
 80004ca:	43c9      	mvns	r1, r1
 80004cc:	0008      	movs	r0, r1
 80004ce:	b407      	push	{r0, r1, r2}
 80004d0:	4802      	ldr	r0, [pc, #8]	@ (80004dc <__aeabi_uldivmod+0x24>)
 80004d2:	a102      	add	r1, pc, #8	@ (adr r1, 80004dc <__aeabi_uldivmod+0x24>)
 80004d4:	1840      	adds	r0, r0, r1
 80004d6:	9002      	str	r0, [sp, #8]
 80004d8:	bd03      	pop	{r0, r1, pc}
 80004da:	46c0      	nop			@ (mov r8, r8)
 80004dc:	ffffff5d 	.word	0xffffff5d
 80004e0:	b403      	push	{r0, r1}
 80004e2:	4668      	mov	r0, sp
 80004e4:	b501      	push	{r0, lr}
 80004e6:	9802      	ldr	r0, [sp, #8]
 80004e8:	f000 f834 	bl	8000554 <__udivmoddi4>
 80004ec:	9b01      	ldr	r3, [sp, #4]
 80004ee:	469e      	mov	lr, r3
 80004f0:	b002      	add	sp, #8
 80004f2:	bc0c      	pop	{r2, r3}
 80004f4:	4770      	bx	lr
 80004f6:	46c0      	nop			@ (mov r8, r8)

080004f8 <__aeabi_lmul>:
 80004f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004fa:	46ce      	mov	lr, r9
 80004fc:	4699      	mov	r9, r3
 80004fe:	0c03      	lsrs	r3, r0, #16
 8000500:	469c      	mov	ip, r3
 8000502:	0413      	lsls	r3, r2, #16
 8000504:	4647      	mov	r7, r8
 8000506:	0c1b      	lsrs	r3, r3, #16
 8000508:	001d      	movs	r5, r3
 800050a:	000e      	movs	r6, r1
 800050c:	4661      	mov	r1, ip
 800050e:	0404      	lsls	r4, r0, #16
 8000510:	0c24      	lsrs	r4, r4, #16
 8000512:	b580      	push	{r7, lr}
 8000514:	0007      	movs	r7, r0
 8000516:	0c10      	lsrs	r0, r2, #16
 8000518:	434b      	muls	r3, r1
 800051a:	4365      	muls	r5, r4
 800051c:	4341      	muls	r1, r0
 800051e:	4360      	muls	r0, r4
 8000520:	0c2c      	lsrs	r4, r5, #16
 8000522:	18c0      	adds	r0, r0, r3
 8000524:	1824      	adds	r4, r4, r0
 8000526:	468c      	mov	ip, r1
 8000528:	42a3      	cmp	r3, r4
 800052a:	d903      	bls.n	8000534 <__aeabi_lmul+0x3c>
 800052c:	2380      	movs	r3, #128	@ 0x80
 800052e:	025b      	lsls	r3, r3, #9
 8000530:	4698      	mov	r8, r3
 8000532:	44c4      	add	ip, r8
 8000534:	4649      	mov	r1, r9
 8000536:	4379      	muls	r1, r7
 8000538:	4356      	muls	r6, r2
 800053a:	0c23      	lsrs	r3, r4, #16
 800053c:	042d      	lsls	r5, r5, #16
 800053e:	0c2d      	lsrs	r5, r5, #16
 8000540:	1989      	adds	r1, r1, r6
 8000542:	4463      	add	r3, ip
 8000544:	0424      	lsls	r4, r4, #16
 8000546:	1960      	adds	r0, r4, r5
 8000548:	18c9      	adds	r1, r1, r3
 800054a:	bcc0      	pop	{r6, r7}
 800054c:	46b9      	mov	r9, r7
 800054e:	46b0      	mov	r8, r6
 8000550:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000552:	46c0      	nop			@ (mov r8, r8)

08000554 <__udivmoddi4>:
 8000554:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000556:	4657      	mov	r7, sl
 8000558:	464e      	mov	r6, r9
 800055a:	4645      	mov	r5, r8
 800055c:	46de      	mov	lr, fp
 800055e:	b5e0      	push	{r5, r6, r7, lr}
 8000560:	0004      	movs	r4, r0
 8000562:	000d      	movs	r5, r1
 8000564:	4692      	mov	sl, r2
 8000566:	4699      	mov	r9, r3
 8000568:	b083      	sub	sp, #12
 800056a:	428b      	cmp	r3, r1
 800056c:	d830      	bhi.n	80005d0 <__udivmoddi4+0x7c>
 800056e:	d02d      	beq.n	80005cc <__udivmoddi4+0x78>
 8000570:	4649      	mov	r1, r9
 8000572:	4650      	mov	r0, sl
 8000574:	f002 f878 	bl	8002668 <__clzdi2>
 8000578:	0029      	movs	r1, r5
 800057a:	0006      	movs	r6, r0
 800057c:	0020      	movs	r0, r4
 800057e:	f002 f873 	bl	8002668 <__clzdi2>
 8000582:	1a33      	subs	r3, r6, r0
 8000584:	4698      	mov	r8, r3
 8000586:	3b20      	subs	r3, #32
 8000588:	d434      	bmi.n	80005f4 <__udivmoddi4+0xa0>
 800058a:	469b      	mov	fp, r3
 800058c:	4653      	mov	r3, sl
 800058e:	465a      	mov	r2, fp
 8000590:	4093      	lsls	r3, r2
 8000592:	4642      	mov	r2, r8
 8000594:	001f      	movs	r7, r3
 8000596:	4653      	mov	r3, sl
 8000598:	4093      	lsls	r3, r2
 800059a:	001e      	movs	r6, r3
 800059c:	42af      	cmp	r7, r5
 800059e:	d83b      	bhi.n	8000618 <__udivmoddi4+0xc4>
 80005a0:	42af      	cmp	r7, r5
 80005a2:	d100      	bne.n	80005a6 <__udivmoddi4+0x52>
 80005a4:	e079      	b.n	800069a <__udivmoddi4+0x146>
 80005a6:	465b      	mov	r3, fp
 80005a8:	1ba4      	subs	r4, r4, r6
 80005aa:	41bd      	sbcs	r5, r7
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	da00      	bge.n	80005b2 <__udivmoddi4+0x5e>
 80005b0:	e076      	b.n	80006a0 <__udivmoddi4+0x14c>
 80005b2:	2200      	movs	r2, #0
 80005b4:	2300      	movs	r3, #0
 80005b6:	9200      	str	r2, [sp, #0]
 80005b8:	9301      	str	r3, [sp, #4]
 80005ba:	2301      	movs	r3, #1
 80005bc:	465a      	mov	r2, fp
 80005be:	4093      	lsls	r3, r2
 80005c0:	9301      	str	r3, [sp, #4]
 80005c2:	2301      	movs	r3, #1
 80005c4:	4642      	mov	r2, r8
 80005c6:	4093      	lsls	r3, r2
 80005c8:	9300      	str	r3, [sp, #0]
 80005ca:	e029      	b.n	8000620 <__udivmoddi4+0xcc>
 80005cc:	4282      	cmp	r2, r0
 80005ce:	d9cf      	bls.n	8000570 <__udivmoddi4+0x1c>
 80005d0:	2200      	movs	r2, #0
 80005d2:	2300      	movs	r3, #0
 80005d4:	9200      	str	r2, [sp, #0]
 80005d6:	9301      	str	r3, [sp, #4]
 80005d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d001      	beq.n	80005e2 <__udivmoddi4+0x8e>
 80005de:	601c      	str	r4, [r3, #0]
 80005e0:	605d      	str	r5, [r3, #4]
 80005e2:	9800      	ldr	r0, [sp, #0]
 80005e4:	9901      	ldr	r1, [sp, #4]
 80005e6:	b003      	add	sp, #12
 80005e8:	bcf0      	pop	{r4, r5, r6, r7}
 80005ea:	46bb      	mov	fp, r7
 80005ec:	46b2      	mov	sl, r6
 80005ee:	46a9      	mov	r9, r5
 80005f0:	46a0      	mov	r8, r4
 80005f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005f4:	4642      	mov	r2, r8
 80005f6:	469b      	mov	fp, r3
 80005f8:	2320      	movs	r3, #32
 80005fa:	1a9b      	subs	r3, r3, r2
 80005fc:	4652      	mov	r2, sl
 80005fe:	40da      	lsrs	r2, r3
 8000600:	4641      	mov	r1, r8
 8000602:	0013      	movs	r3, r2
 8000604:	464a      	mov	r2, r9
 8000606:	408a      	lsls	r2, r1
 8000608:	0017      	movs	r7, r2
 800060a:	4642      	mov	r2, r8
 800060c:	431f      	orrs	r7, r3
 800060e:	4653      	mov	r3, sl
 8000610:	4093      	lsls	r3, r2
 8000612:	001e      	movs	r6, r3
 8000614:	42af      	cmp	r7, r5
 8000616:	d9c3      	bls.n	80005a0 <__udivmoddi4+0x4c>
 8000618:	2200      	movs	r2, #0
 800061a:	2300      	movs	r3, #0
 800061c:	9200      	str	r2, [sp, #0]
 800061e:	9301      	str	r3, [sp, #4]
 8000620:	4643      	mov	r3, r8
 8000622:	2b00      	cmp	r3, #0
 8000624:	d0d8      	beq.n	80005d8 <__udivmoddi4+0x84>
 8000626:	07fb      	lsls	r3, r7, #31
 8000628:	0872      	lsrs	r2, r6, #1
 800062a:	431a      	orrs	r2, r3
 800062c:	4646      	mov	r6, r8
 800062e:	087b      	lsrs	r3, r7, #1
 8000630:	e00e      	b.n	8000650 <__udivmoddi4+0xfc>
 8000632:	42ab      	cmp	r3, r5
 8000634:	d101      	bne.n	800063a <__udivmoddi4+0xe6>
 8000636:	42a2      	cmp	r2, r4
 8000638:	d80c      	bhi.n	8000654 <__udivmoddi4+0x100>
 800063a:	1aa4      	subs	r4, r4, r2
 800063c:	419d      	sbcs	r5, r3
 800063e:	2001      	movs	r0, #1
 8000640:	1924      	adds	r4, r4, r4
 8000642:	416d      	adcs	r5, r5
 8000644:	2100      	movs	r1, #0
 8000646:	3e01      	subs	r6, #1
 8000648:	1824      	adds	r4, r4, r0
 800064a:	414d      	adcs	r5, r1
 800064c:	2e00      	cmp	r6, #0
 800064e:	d006      	beq.n	800065e <__udivmoddi4+0x10a>
 8000650:	42ab      	cmp	r3, r5
 8000652:	d9ee      	bls.n	8000632 <__udivmoddi4+0xde>
 8000654:	3e01      	subs	r6, #1
 8000656:	1924      	adds	r4, r4, r4
 8000658:	416d      	adcs	r5, r5
 800065a:	2e00      	cmp	r6, #0
 800065c:	d1f8      	bne.n	8000650 <__udivmoddi4+0xfc>
 800065e:	9800      	ldr	r0, [sp, #0]
 8000660:	9901      	ldr	r1, [sp, #4]
 8000662:	465b      	mov	r3, fp
 8000664:	1900      	adds	r0, r0, r4
 8000666:	4169      	adcs	r1, r5
 8000668:	2b00      	cmp	r3, #0
 800066a:	db24      	blt.n	80006b6 <__udivmoddi4+0x162>
 800066c:	002b      	movs	r3, r5
 800066e:	465a      	mov	r2, fp
 8000670:	4644      	mov	r4, r8
 8000672:	40d3      	lsrs	r3, r2
 8000674:	002a      	movs	r2, r5
 8000676:	40e2      	lsrs	r2, r4
 8000678:	001c      	movs	r4, r3
 800067a:	465b      	mov	r3, fp
 800067c:	0015      	movs	r5, r2
 800067e:	2b00      	cmp	r3, #0
 8000680:	db2a      	blt.n	80006d8 <__udivmoddi4+0x184>
 8000682:	0026      	movs	r6, r4
 8000684:	409e      	lsls	r6, r3
 8000686:	0033      	movs	r3, r6
 8000688:	0026      	movs	r6, r4
 800068a:	4647      	mov	r7, r8
 800068c:	40be      	lsls	r6, r7
 800068e:	0032      	movs	r2, r6
 8000690:	1a80      	subs	r0, r0, r2
 8000692:	4199      	sbcs	r1, r3
 8000694:	9000      	str	r0, [sp, #0]
 8000696:	9101      	str	r1, [sp, #4]
 8000698:	e79e      	b.n	80005d8 <__udivmoddi4+0x84>
 800069a:	42a3      	cmp	r3, r4
 800069c:	d8bc      	bhi.n	8000618 <__udivmoddi4+0xc4>
 800069e:	e782      	b.n	80005a6 <__udivmoddi4+0x52>
 80006a0:	4642      	mov	r2, r8
 80006a2:	2320      	movs	r3, #32
 80006a4:	2100      	movs	r1, #0
 80006a6:	1a9b      	subs	r3, r3, r2
 80006a8:	2200      	movs	r2, #0
 80006aa:	9100      	str	r1, [sp, #0]
 80006ac:	9201      	str	r2, [sp, #4]
 80006ae:	2201      	movs	r2, #1
 80006b0:	40da      	lsrs	r2, r3
 80006b2:	9201      	str	r2, [sp, #4]
 80006b4:	e785      	b.n	80005c2 <__udivmoddi4+0x6e>
 80006b6:	4642      	mov	r2, r8
 80006b8:	2320      	movs	r3, #32
 80006ba:	1a9b      	subs	r3, r3, r2
 80006bc:	002a      	movs	r2, r5
 80006be:	4646      	mov	r6, r8
 80006c0:	409a      	lsls	r2, r3
 80006c2:	0023      	movs	r3, r4
 80006c4:	40f3      	lsrs	r3, r6
 80006c6:	4644      	mov	r4, r8
 80006c8:	4313      	orrs	r3, r2
 80006ca:	002a      	movs	r2, r5
 80006cc:	40e2      	lsrs	r2, r4
 80006ce:	001c      	movs	r4, r3
 80006d0:	465b      	mov	r3, fp
 80006d2:	0015      	movs	r5, r2
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	dad4      	bge.n	8000682 <__udivmoddi4+0x12e>
 80006d8:	4642      	mov	r2, r8
 80006da:	002f      	movs	r7, r5
 80006dc:	2320      	movs	r3, #32
 80006de:	0026      	movs	r6, r4
 80006e0:	4097      	lsls	r7, r2
 80006e2:	1a9b      	subs	r3, r3, r2
 80006e4:	40de      	lsrs	r6, r3
 80006e6:	003b      	movs	r3, r7
 80006e8:	4333      	orrs	r3, r6
 80006ea:	e7cd      	b.n	8000688 <__udivmoddi4+0x134>

080006ec <__aeabi_dadd>:
 80006ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006ee:	464f      	mov	r7, r9
 80006f0:	4646      	mov	r6, r8
 80006f2:	46d6      	mov	lr, sl
 80006f4:	b5c0      	push	{r6, r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	9000      	str	r0, [sp, #0]
 80006fa:	9101      	str	r1, [sp, #4]
 80006fc:	030e      	lsls	r6, r1, #12
 80006fe:	004c      	lsls	r4, r1, #1
 8000700:	0fcd      	lsrs	r5, r1, #31
 8000702:	0a71      	lsrs	r1, r6, #9
 8000704:	9e00      	ldr	r6, [sp, #0]
 8000706:	005f      	lsls	r7, r3, #1
 8000708:	0f76      	lsrs	r6, r6, #29
 800070a:	430e      	orrs	r6, r1
 800070c:	9900      	ldr	r1, [sp, #0]
 800070e:	9200      	str	r2, [sp, #0]
 8000710:	9301      	str	r3, [sp, #4]
 8000712:	00c9      	lsls	r1, r1, #3
 8000714:	4689      	mov	r9, r1
 8000716:	0319      	lsls	r1, r3, #12
 8000718:	0d7b      	lsrs	r3, r7, #21
 800071a:	4698      	mov	r8, r3
 800071c:	9b01      	ldr	r3, [sp, #4]
 800071e:	0a49      	lsrs	r1, r1, #9
 8000720:	0fdb      	lsrs	r3, r3, #31
 8000722:	469c      	mov	ip, r3
 8000724:	9b00      	ldr	r3, [sp, #0]
 8000726:	9a00      	ldr	r2, [sp, #0]
 8000728:	0f5b      	lsrs	r3, r3, #29
 800072a:	430b      	orrs	r3, r1
 800072c:	4641      	mov	r1, r8
 800072e:	0d64      	lsrs	r4, r4, #21
 8000730:	00d2      	lsls	r2, r2, #3
 8000732:	1a61      	subs	r1, r4, r1
 8000734:	4565      	cmp	r5, ip
 8000736:	d100      	bne.n	800073a <__aeabi_dadd+0x4e>
 8000738:	e0a6      	b.n	8000888 <__aeabi_dadd+0x19c>
 800073a:	2900      	cmp	r1, #0
 800073c:	dd72      	ble.n	8000824 <__aeabi_dadd+0x138>
 800073e:	4647      	mov	r7, r8
 8000740:	2f00      	cmp	r7, #0
 8000742:	d100      	bne.n	8000746 <__aeabi_dadd+0x5a>
 8000744:	e0dd      	b.n	8000902 <__aeabi_dadd+0x216>
 8000746:	4fcc      	ldr	r7, [pc, #816]	@ (8000a78 <__aeabi_dadd+0x38c>)
 8000748:	42bc      	cmp	r4, r7
 800074a:	d100      	bne.n	800074e <__aeabi_dadd+0x62>
 800074c:	e19a      	b.n	8000a84 <__aeabi_dadd+0x398>
 800074e:	2701      	movs	r7, #1
 8000750:	2938      	cmp	r1, #56	@ 0x38
 8000752:	dc17      	bgt.n	8000784 <__aeabi_dadd+0x98>
 8000754:	2780      	movs	r7, #128	@ 0x80
 8000756:	043f      	lsls	r7, r7, #16
 8000758:	433b      	orrs	r3, r7
 800075a:	291f      	cmp	r1, #31
 800075c:	dd00      	ble.n	8000760 <__aeabi_dadd+0x74>
 800075e:	e1dd      	b.n	8000b1c <__aeabi_dadd+0x430>
 8000760:	2720      	movs	r7, #32
 8000762:	1a78      	subs	r0, r7, r1
 8000764:	001f      	movs	r7, r3
 8000766:	4087      	lsls	r7, r0
 8000768:	46ba      	mov	sl, r7
 800076a:	0017      	movs	r7, r2
 800076c:	40cf      	lsrs	r7, r1
 800076e:	4684      	mov	ip, r0
 8000770:	0038      	movs	r0, r7
 8000772:	4657      	mov	r7, sl
 8000774:	4307      	orrs	r7, r0
 8000776:	4660      	mov	r0, ip
 8000778:	4082      	lsls	r2, r0
 800077a:	40cb      	lsrs	r3, r1
 800077c:	1e50      	subs	r0, r2, #1
 800077e:	4182      	sbcs	r2, r0
 8000780:	1af6      	subs	r6, r6, r3
 8000782:	4317      	orrs	r7, r2
 8000784:	464b      	mov	r3, r9
 8000786:	1bdf      	subs	r7, r3, r7
 8000788:	45b9      	cmp	r9, r7
 800078a:	4180      	sbcs	r0, r0
 800078c:	4240      	negs	r0, r0
 800078e:	1a36      	subs	r6, r6, r0
 8000790:	0233      	lsls	r3, r6, #8
 8000792:	d400      	bmi.n	8000796 <__aeabi_dadd+0xaa>
 8000794:	e0ff      	b.n	8000996 <__aeabi_dadd+0x2aa>
 8000796:	0276      	lsls	r6, r6, #9
 8000798:	0a76      	lsrs	r6, r6, #9
 800079a:	2e00      	cmp	r6, #0
 800079c:	d100      	bne.n	80007a0 <__aeabi_dadd+0xb4>
 800079e:	e13c      	b.n	8000a1a <__aeabi_dadd+0x32e>
 80007a0:	0030      	movs	r0, r6
 80007a2:	f001 ff43 	bl	800262c <__clzsi2>
 80007a6:	0003      	movs	r3, r0
 80007a8:	3b08      	subs	r3, #8
 80007aa:	2120      	movs	r1, #32
 80007ac:	0038      	movs	r0, r7
 80007ae:	1aca      	subs	r2, r1, r3
 80007b0:	40d0      	lsrs	r0, r2
 80007b2:	409e      	lsls	r6, r3
 80007b4:	0002      	movs	r2, r0
 80007b6:	409f      	lsls	r7, r3
 80007b8:	4332      	orrs	r2, r6
 80007ba:	429c      	cmp	r4, r3
 80007bc:	dd00      	ble.n	80007c0 <__aeabi_dadd+0xd4>
 80007be:	e1a6      	b.n	8000b0e <__aeabi_dadd+0x422>
 80007c0:	1b18      	subs	r0, r3, r4
 80007c2:	3001      	adds	r0, #1
 80007c4:	1a09      	subs	r1, r1, r0
 80007c6:	003e      	movs	r6, r7
 80007c8:	408f      	lsls	r7, r1
 80007ca:	40c6      	lsrs	r6, r0
 80007cc:	1e7b      	subs	r3, r7, #1
 80007ce:	419f      	sbcs	r7, r3
 80007d0:	0013      	movs	r3, r2
 80007d2:	408b      	lsls	r3, r1
 80007d4:	4337      	orrs	r7, r6
 80007d6:	431f      	orrs	r7, r3
 80007d8:	40c2      	lsrs	r2, r0
 80007da:	003b      	movs	r3, r7
 80007dc:	0016      	movs	r6, r2
 80007de:	2400      	movs	r4, #0
 80007e0:	4313      	orrs	r3, r2
 80007e2:	d100      	bne.n	80007e6 <__aeabi_dadd+0xfa>
 80007e4:	e1df      	b.n	8000ba6 <__aeabi_dadd+0x4ba>
 80007e6:	077b      	lsls	r3, r7, #29
 80007e8:	d100      	bne.n	80007ec <__aeabi_dadd+0x100>
 80007ea:	e332      	b.n	8000e52 <__aeabi_dadd+0x766>
 80007ec:	230f      	movs	r3, #15
 80007ee:	003a      	movs	r2, r7
 80007f0:	403b      	ands	r3, r7
 80007f2:	2b04      	cmp	r3, #4
 80007f4:	d004      	beq.n	8000800 <__aeabi_dadd+0x114>
 80007f6:	1d3a      	adds	r2, r7, #4
 80007f8:	42ba      	cmp	r2, r7
 80007fa:	41bf      	sbcs	r7, r7
 80007fc:	427f      	negs	r7, r7
 80007fe:	19f6      	adds	r6, r6, r7
 8000800:	0233      	lsls	r3, r6, #8
 8000802:	d400      	bmi.n	8000806 <__aeabi_dadd+0x11a>
 8000804:	e323      	b.n	8000e4e <__aeabi_dadd+0x762>
 8000806:	4b9c      	ldr	r3, [pc, #624]	@ (8000a78 <__aeabi_dadd+0x38c>)
 8000808:	3401      	adds	r4, #1
 800080a:	429c      	cmp	r4, r3
 800080c:	d100      	bne.n	8000810 <__aeabi_dadd+0x124>
 800080e:	e0b4      	b.n	800097a <__aeabi_dadd+0x28e>
 8000810:	4b9a      	ldr	r3, [pc, #616]	@ (8000a7c <__aeabi_dadd+0x390>)
 8000812:	0564      	lsls	r4, r4, #21
 8000814:	401e      	ands	r6, r3
 8000816:	0d64      	lsrs	r4, r4, #21
 8000818:	0777      	lsls	r7, r6, #29
 800081a:	08d2      	lsrs	r2, r2, #3
 800081c:	0276      	lsls	r6, r6, #9
 800081e:	4317      	orrs	r7, r2
 8000820:	0b36      	lsrs	r6, r6, #12
 8000822:	e0ac      	b.n	800097e <__aeabi_dadd+0x292>
 8000824:	2900      	cmp	r1, #0
 8000826:	d100      	bne.n	800082a <__aeabi_dadd+0x13e>
 8000828:	e07e      	b.n	8000928 <__aeabi_dadd+0x23c>
 800082a:	4641      	mov	r1, r8
 800082c:	1b09      	subs	r1, r1, r4
 800082e:	2c00      	cmp	r4, #0
 8000830:	d000      	beq.n	8000834 <__aeabi_dadd+0x148>
 8000832:	e160      	b.n	8000af6 <__aeabi_dadd+0x40a>
 8000834:	0034      	movs	r4, r6
 8000836:	4648      	mov	r0, r9
 8000838:	4304      	orrs	r4, r0
 800083a:	d100      	bne.n	800083e <__aeabi_dadd+0x152>
 800083c:	e1c9      	b.n	8000bd2 <__aeabi_dadd+0x4e6>
 800083e:	1e4c      	subs	r4, r1, #1
 8000840:	2901      	cmp	r1, #1
 8000842:	d100      	bne.n	8000846 <__aeabi_dadd+0x15a>
 8000844:	e22e      	b.n	8000ca4 <__aeabi_dadd+0x5b8>
 8000846:	4d8c      	ldr	r5, [pc, #560]	@ (8000a78 <__aeabi_dadd+0x38c>)
 8000848:	42a9      	cmp	r1, r5
 800084a:	d100      	bne.n	800084e <__aeabi_dadd+0x162>
 800084c:	e224      	b.n	8000c98 <__aeabi_dadd+0x5ac>
 800084e:	2701      	movs	r7, #1
 8000850:	2c38      	cmp	r4, #56	@ 0x38
 8000852:	dc11      	bgt.n	8000878 <__aeabi_dadd+0x18c>
 8000854:	0021      	movs	r1, r4
 8000856:	291f      	cmp	r1, #31
 8000858:	dd00      	ble.n	800085c <__aeabi_dadd+0x170>
 800085a:	e20b      	b.n	8000c74 <__aeabi_dadd+0x588>
 800085c:	2420      	movs	r4, #32
 800085e:	0037      	movs	r7, r6
 8000860:	4648      	mov	r0, r9
 8000862:	1a64      	subs	r4, r4, r1
 8000864:	40a7      	lsls	r7, r4
 8000866:	40c8      	lsrs	r0, r1
 8000868:	4307      	orrs	r7, r0
 800086a:	4648      	mov	r0, r9
 800086c:	40a0      	lsls	r0, r4
 800086e:	40ce      	lsrs	r6, r1
 8000870:	1e44      	subs	r4, r0, #1
 8000872:	41a0      	sbcs	r0, r4
 8000874:	1b9b      	subs	r3, r3, r6
 8000876:	4307      	orrs	r7, r0
 8000878:	1bd7      	subs	r7, r2, r7
 800087a:	42ba      	cmp	r2, r7
 800087c:	4192      	sbcs	r2, r2
 800087e:	4252      	negs	r2, r2
 8000880:	4665      	mov	r5, ip
 8000882:	4644      	mov	r4, r8
 8000884:	1a9e      	subs	r6, r3, r2
 8000886:	e783      	b.n	8000790 <__aeabi_dadd+0xa4>
 8000888:	2900      	cmp	r1, #0
 800088a:	dc00      	bgt.n	800088e <__aeabi_dadd+0x1a2>
 800088c:	e09c      	b.n	80009c8 <__aeabi_dadd+0x2dc>
 800088e:	4647      	mov	r7, r8
 8000890:	2f00      	cmp	r7, #0
 8000892:	d167      	bne.n	8000964 <__aeabi_dadd+0x278>
 8000894:	001f      	movs	r7, r3
 8000896:	4317      	orrs	r7, r2
 8000898:	d100      	bne.n	800089c <__aeabi_dadd+0x1b0>
 800089a:	e0e4      	b.n	8000a66 <__aeabi_dadd+0x37a>
 800089c:	1e48      	subs	r0, r1, #1
 800089e:	2901      	cmp	r1, #1
 80008a0:	d100      	bne.n	80008a4 <__aeabi_dadd+0x1b8>
 80008a2:	e19b      	b.n	8000bdc <__aeabi_dadd+0x4f0>
 80008a4:	4f74      	ldr	r7, [pc, #464]	@ (8000a78 <__aeabi_dadd+0x38c>)
 80008a6:	42b9      	cmp	r1, r7
 80008a8:	d100      	bne.n	80008ac <__aeabi_dadd+0x1c0>
 80008aa:	e0eb      	b.n	8000a84 <__aeabi_dadd+0x398>
 80008ac:	2701      	movs	r7, #1
 80008ae:	0001      	movs	r1, r0
 80008b0:	2838      	cmp	r0, #56	@ 0x38
 80008b2:	dc11      	bgt.n	80008d8 <__aeabi_dadd+0x1ec>
 80008b4:	291f      	cmp	r1, #31
 80008b6:	dd00      	ble.n	80008ba <__aeabi_dadd+0x1ce>
 80008b8:	e1c7      	b.n	8000c4a <__aeabi_dadd+0x55e>
 80008ba:	2720      	movs	r7, #32
 80008bc:	1a78      	subs	r0, r7, r1
 80008be:	001f      	movs	r7, r3
 80008c0:	4684      	mov	ip, r0
 80008c2:	4087      	lsls	r7, r0
 80008c4:	0010      	movs	r0, r2
 80008c6:	40c8      	lsrs	r0, r1
 80008c8:	4307      	orrs	r7, r0
 80008ca:	4660      	mov	r0, ip
 80008cc:	4082      	lsls	r2, r0
 80008ce:	40cb      	lsrs	r3, r1
 80008d0:	1e50      	subs	r0, r2, #1
 80008d2:	4182      	sbcs	r2, r0
 80008d4:	18f6      	adds	r6, r6, r3
 80008d6:	4317      	orrs	r7, r2
 80008d8:	444f      	add	r7, r9
 80008da:	454f      	cmp	r7, r9
 80008dc:	4180      	sbcs	r0, r0
 80008de:	4240      	negs	r0, r0
 80008e0:	1836      	adds	r6, r6, r0
 80008e2:	0233      	lsls	r3, r6, #8
 80008e4:	d557      	bpl.n	8000996 <__aeabi_dadd+0x2aa>
 80008e6:	4b64      	ldr	r3, [pc, #400]	@ (8000a78 <__aeabi_dadd+0x38c>)
 80008e8:	3401      	adds	r4, #1
 80008ea:	429c      	cmp	r4, r3
 80008ec:	d045      	beq.n	800097a <__aeabi_dadd+0x28e>
 80008ee:	2101      	movs	r1, #1
 80008f0:	4b62      	ldr	r3, [pc, #392]	@ (8000a7c <__aeabi_dadd+0x390>)
 80008f2:	087a      	lsrs	r2, r7, #1
 80008f4:	401e      	ands	r6, r3
 80008f6:	4039      	ands	r1, r7
 80008f8:	430a      	orrs	r2, r1
 80008fa:	07f7      	lsls	r7, r6, #31
 80008fc:	4317      	orrs	r7, r2
 80008fe:	0876      	lsrs	r6, r6, #1
 8000900:	e771      	b.n	80007e6 <__aeabi_dadd+0xfa>
 8000902:	001f      	movs	r7, r3
 8000904:	4317      	orrs	r7, r2
 8000906:	d100      	bne.n	800090a <__aeabi_dadd+0x21e>
 8000908:	e0ad      	b.n	8000a66 <__aeabi_dadd+0x37a>
 800090a:	1e4f      	subs	r7, r1, #1
 800090c:	46bc      	mov	ip, r7
 800090e:	2901      	cmp	r1, #1
 8000910:	d100      	bne.n	8000914 <__aeabi_dadd+0x228>
 8000912:	e182      	b.n	8000c1a <__aeabi_dadd+0x52e>
 8000914:	4f58      	ldr	r7, [pc, #352]	@ (8000a78 <__aeabi_dadd+0x38c>)
 8000916:	42b9      	cmp	r1, r7
 8000918:	d100      	bne.n	800091c <__aeabi_dadd+0x230>
 800091a:	e190      	b.n	8000c3e <__aeabi_dadd+0x552>
 800091c:	4661      	mov	r1, ip
 800091e:	2701      	movs	r7, #1
 8000920:	2938      	cmp	r1, #56	@ 0x38
 8000922:	dd00      	ble.n	8000926 <__aeabi_dadd+0x23a>
 8000924:	e72e      	b.n	8000784 <__aeabi_dadd+0x98>
 8000926:	e718      	b.n	800075a <__aeabi_dadd+0x6e>
 8000928:	4f55      	ldr	r7, [pc, #340]	@ (8000a80 <__aeabi_dadd+0x394>)
 800092a:	1c61      	adds	r1, r4, #1
 800092c:	4239      	tst	r1, r7
 800092e:	d000      	beq.n	8000932 <__aeabi_dadd+0x246>
 8000930:	e0d0      	b.n	8000ad4 <__aeabi_dadd+0x3e8>
 8000932:	0031      	movs	r1, r6
 8000934:	4648      	mov	r0, r9
 8000936:	001f      	movs	r7, r3
 8000938:	4301      	orrs	r1, r0
 800093a:	4317      	orrs	r7, r2
 800093c:	2c00      	cmp	r4, #0
 800093e:	d000      	beq.n	8000942 <__aeabi_dadd+0x256>
 8000940:	e13d      	b.n	8000bbe <__aeabi_dadd+0x4d2>
 8000942:	2900      	cmp	r1, #0
 8000944:	d100      	bne.n	8000948 <__aeabi_dadd+0x25c>
 8000946:	e1bc      	b.n	8000cc2 <__aeabi_dadd+0x5d6>
 8000948:	2f00      	cmp	r7, #0
 800094a:	d000      	beq.n	800094e <__aeabi_dadd+0x262>
 800094c:	e1bf      	b.n	8000cce <__aeabi_dadd+0x5e2>
 800094e:	464b      	mov	r3, r9
 8000950:	2100      	movs	r1, #0
 8000952:	08d8      	lsrs	r0, r3, #3
 8000954:	0777      	lsls	r7, r6, #29
 8000956:	4307      	orrs	r7, r0
 8000958:	08f0      	lsrs	r0, r6, #3
 800095a:	0306      	lsls	r6, r0, #12
 800095c:	054c      	lsls	r4, r1, #21
 800095e:	0b36      	lsrs	r6, r6, #12
 8000960:	0d64      	lsrs	r4, r4, #21
 8000962:	e00c      	b.n	800097e <__aeabi_dadd+0x292>
 8000964:	4f44      	ldr	r7, [pc, #272]	@ (8000a78 <__aeabi_dadd+0x38c>)
 8000966:	42bc      	cmp	r4, r7
 8000968:	d100      	bne.n	800096c <__aeabi_dadd+0x280>
 800096a:	e08b      	b.n	8000a84 <__aeabi_dadd+0x398>
 800096c:	2701      	movs	r7, #1
 800096e:	2938      	cmp	r1, #56	@ 0x38
 8000970:	dcb2      	bgt.n	80008d8 <__aeabi_dadd+0x1ec>
 8000972:	2780      	movs	r7, #128	@ 0x80
 8000974:	043f      	lsls	r7, r7, #16
 8000976:	433b      	orrs	r3, r7
 8000978:	e79c      	b.n	80008b4 <__aeabi_dadd+0x1c8>
 800097a:	2600      	movs	r6, #0
 800097c:	2700      	movs	r7, #0
 800097e:	0524      	lsls	r4, r4, #20
 8000980:	4334      	orrs	r4, r6
 8000982:	07ed      	lsls	r5, r5, #31
 8000984:	432c      	orrs	r4, r5
 8000986:	0038      	movs	r0, r7
 8000988:	0021      	movs	r1, r4
 800098a:	b002      	add	sp, #8
 800098c:	bce0      	pop	{r5, r6, r7}
 800098e:	46ba      	mov	sl, r7
 8000990:	46b1      	mov	r9, r6
 8000992:	46a8      	mov	r8, r5
 8000994:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000996:	077b      	lsls	r3, r7, #29
 8000998:	d004      	beq.n	80009a4 <__aeabi_dadd+0x2b8>
 800099a:	230f      	movs	r3, #15
 800099c:	403b      	ands	r3, r7
 800099e:	2b04      	cmp	r3, #4
 80009a0:	d000      	beq.n	80009a4 <__aeabi_dadd+0x2b8>
 80009a2:	e728      	b.n	80007f6 <__aeabi_dadd+0x10a>
 80009a4:	08f8      	lsrs	r0, r7, #3
 80009a6:	4b34      	ldr	r3, [pc, #208]	@ (8000a78 <__aeabi_dadd+0x38c>)
 80009a8:	0777      	lsls	r7, r6, #29
 80009aa:	4307      	orrs	r7, r0
 80009ac:	08f0      	lsrs	r0, r6, #3
 80009ae:	429c      	cmp	r4, r3
 80009b0:	d000      	beq.n	80009b4 <__aeabi_dadd+0x2c8>
 80009b2:	e24a      	b.n	8000e4a <__aeabi_dadd+0x75e>
 80009b4:	003b      	movs	r3, r7
 80009b6:	4303      	orrs	r3, r0
 80009b8:	d059      	beq.n	8000a6e <__aeabi_dadd+0x382>
 80009ba:	2680      	movs	r6, #128	@ 0x80
 80009bc:	0336      	lsls	r6, r6, #12
 80009be:	4306      	orrs	r6, r0
 80009c0:	0336      	lsls	r6, r6, #12
 80009c2:	4c2d      	ldr	r4, [pc, #180]	@ (8000a78 <__aeabi_dadd+0x38c>)
 80009c4:	0b36      	lsrs	r6, r6, #12
 80009c6:	e7da      	b.n	800097e <__aeabi_dadd+0x292>
 80009c8:	2900      	cmp	r1, #0
 80009ca:	d061      	beq.n	8000a90 <__aeabi_dadd+0x3a4>
 80009cc:	4641      	mov	r1, r8
 80009ce:	1b09      	subs	r1, r1, r4
 80009d0:	2c00      	cmp	r4, #0
 80009d2:	d100      	bne.n	80009d6 <__aeabi_dadd+0x2ea>
 80009d4:	e0b9      	b.n	8000b4a <__aeabi_dadd+0x45e>
 80009d6:	4c28      	ldr	r4, [pc, #160]	@ (8000a78 <__aeabi_dadd+0x38c>)
 80009d8:	45a0      	cmp	r8, r4
 80009da:	d100      	bne.n	80009de <__aeabi_dadd+0x2f2>
 80009dc:	e1a5      	b.n	8000d2a <__aeabi_dadd+0x63e>
 80009de:	2701      	movs	r7, #1
 80009e0:	2938      	cmp	r1, #56	@ 0x38
 80009e2:	dc13      	bgt.n	8000a0c <__aeabi_dadd+0x320>
 80009e4:	2480      	movs	r4, #128	@ 0x80
 80009e6:	0424      	lsls	r4, r4, #16
 80009e8:	4326      	orrs	r6, r4
 80009ea:	291f      	cmp	r1, #31
 80009ec:	dd00      	ble.n	80009f0 <__aeabi_dadd+0x304>
 80009ee:	e1c8      	b.n	8000d82 <__aeabi_dadd+0x696>
 80009f0:	2420      	movs	r4, #32
 80009f2:	0037      	movs	r7, r6
 80009f4:	4648      	mov	r0, r9
 80009f6:	1a64      	subs	r4, r4, r1
 80009f8:	40a7      	lsls	r7, r4
 80009fa:	40c8      	lsrs	r0, r1
 80009fc:	4307      	orrs	r7, r0
 80009fe:	4648      	mov	r0, r9
 8000a00:	40a0      	lsls	r0, r4
 8000a02:	40ce      	lsrs	r6, r1
 8000a04:	1e44      	subs	r4, r0, #1
 8000a06:	41a0      	sbcs	r0, r4
 8000a08:	199b      	adds	r3, r3, r6
 8000a0a:	4307      	orrs	r7, r0
 8000a0c:	18bf      	adds	r7, r7, r2
 8000a0e:	4297      	cmp	r7, r2
 8000a10:	4192      	sbcs	r2, r2
 8000a12:	4252      	negs	r2, r2
 8000a14:	4644      	mov	r4, r8
 8000a16:	18d6      	adds	r6, r2, r3
 8000a18:	e763      	b.n	80008e2 <__aeabi_dadd+0x1f6>
 8000a1a:	0038      	movs	r0, r7
 8000a1c:	f001 fe06 	bl	800262c <__clzsi2>
 8000a20:	0003      	movs	r3, r0
 8000a22:	3318      	adds	r3, #24
 8000a24:	2b1f      	cmp	r3, #31
 8000a26:	dc00      	bgt.n	8000a2a <__aeabi_dadd+0x33e>
 8000a28:	e6bf      	b.n	80007aa <__aeabi_dadd+0xbe>
 8000a2a:	003a      	movs	r2, r7
 8000a2c:	3808      	subs	r0, #8
 8000a2e:	4082      	lsls	r2, r0
 8000a30:	429c      	cmp	r4, r3
 8000a32:	dd00      	ble.n	8000a36 <__aeabi_dadd+0x34a>
 8000a34:	e083      	b.n	8000b3e <__aeabi_dadd+0x452>
 8000a36:	1b1b      	subs	r3, r3, r4
 8000a38:	1c58      	adds	r0, r3, #1
 8000a3a:	281f      	cmp	r0, #31
 8000a3c:	dc00      	bgt.n	8000a40 <__aeabi_dadd+0x354>
 8000a3e:	e1b4      	b.n	8000daa <__aeabi_dadd+0x6be>
 8000a40:	0017      	movs	r7, r2
 8000a42:	3b1f      	subs	r3, #31
 8000a44:	40df      	lsrs	r7, r3
 8000a46:	2820      	cmp	r0, #32
 8000a48:	d005      	beq.n	8000a56 <__aeabi_dadd+0x36a>
 8000a4a:	2340      	movs	r3, #64	@ 0x40
 8000a4c:	1a1b      	subs	r3, r3, r0
 8000a4e:	409a      	lsls	r2, r3
 8000a50:	1e53      	subs	r3, r2, #1
 8000a52:	419a      	sbcs	r2, r3
 8000a54:	4317      	orrs	r7, r2
 8000a56:	2400      	movs	r4, #0
 8000a58:	2f00      	cmp	r7, #0
 8000a5a:	d00a      	beq.n	8000a72 <__aeabi_dadd+0x386>
 8000a5c:	077b      	lsls	r3, r7, #29
 8000a5e:	d000      	beq.n	8000a62 <__aeabi_dadd+0x376>
 8000a60:	e6c4      	b.n	80007ec <__aeabi_dadd+0x100>
 8000a62:	0026      	movs	r6, r4
 8000a64:	e79e      	b.n	80009a4 <__aeabi_dadd+0x2b8>
 8000a66:	464b      	mov	r3, r9
 8000a68:	000c      	movs	r4, r1
 8000a6a:	08d8      	lsrs	r0, r3, #3
 8000a6c:	e79b      	b.n	80009a6 <__aeabi_dadd+0x2ba>
 8000a6e:	2700      	movs	r7, #0
 8000a70:	4c01      	ldr	r4, [pc, #4]	@ (8000a78 <__aeabi_dadd+0x38c>)
 8000a72:	2600      	movs	r6, #0
 8000a74:	e783      	b.n	800097e <__aeabi_dadd+0x292>
 8000a76:	46c0      	nop			@ (mov r8, r8)
 8000a78:	000007ff 	.word	0x000007ff
 8000a7c:	ff7fffff 	.word	0xff7fffff
 8000a80:	000007fe 	.word	0x000007fe
 8000a84:	464b      	mov	r3, r9
 8000a86:	0777      	lsls	r7, r6, #29
 8000a88:	08d8      	lsrs	r0, r3, #3
 8000a8a:	4307      	orrs	r7, r0
 8000a8c:	08f0      	lsrs	r0, r6, #3
 8000a8e:	e791      	b.n	80009b4 <__aeabi_dadd+0x2c8>
 8000a90:	4fcd      	ldr	r7, [pc, #820]	@ (8000dc8 <__aeabi_dadd+0x6dc>)
 8000a92:	1c61      	adds	r1, r4, #1
 8000a94:	4239      	tst	r1, r7
 8000a96:	d16b      	bne.n	8000b70 <__aeabi_dadd+0x484>
 8000a98:	0031      	movs	r1, r6
 8000a9a:	4648      	mov	r0, r9
 8000a9c:	4301      	orrs	r1, r0
 8000a9e:	2c00      	cmp	r4, #0
 8000aa0:	d000      	beq.n	8000aa4 <__aeabi_dadd+0x3b8>
 8000aa2:	e14b      	b.n	8000d3c <__aeabi_dadd+0x650>
 8000aa4:	001f      	movs	r7, r3
 8000aa6:	4317      	orrs	r7, r2
 8000aa8:	2900      	cmp	r1, #0
 8000aaa:	d100      	bne.n	8000aae <__aeabi_dadd+0x3c2>
 8000aac:	e181      	b.n	8000db2 <__aeabi_dadd+0x6c6>
 8000aae:	2f00      	cmp	r7, #0
 8000ab0:	d100      	bne.n	8000ab4 <__aeabi_dadd+0x3c8>
 8000ab2:	e74c      	b.n	800094e <__aeabi_dadd+0x262>
 8000ab4:	444a      	add	r2, r9
 8000ab6:	454a      	cmp	r2, r9
 8000ab8:	4180      	sbcs	r0, r0
 8000aba:	18f6      	adds	r6, r6, r3
 8000abc:	4240      	negs	r0, r0
 8000abe:	1836      	adds	r6, r6, r0
 8000ac0:	0233      	lsls	r3, r6, #8
 8000ac2:	d500      	bpl.n	8000ac6 <__aeabi_dadd+0x3da>
 8000ac4:	e1b0      	b.n	8000e28 <__aeabi_dadd+0x73c>
 8000ac6:	0017      	movs	r7, r2
 8000ac8:	4691      	mov	r9, r2
 8000aca:	4337      	orrs	r7, r6
 8000acc:	d000      	beq.n	8000ad0 <__aeabi_dadd+0x3e4>
 8000ace:	e73e      	b.n	800094e <__aeabi_dadd+0x262>
 8000ad0:	2600      	movs	r6, #0
 8000ad2:	e754      	b.n	800097e <__aeabi_dadd+0x292>
 8000ad4:	4649      	mov	r1, r9
 8000ad6:	1a89      	subs	r1, r1, r2
 8000ad8:	4688      	mov	r8, r1
 8000ada:	45c1      	cmp	r9, r8
 8000adc:	41bf      	sbcs	r7, r7
 8000ade:	1af1      	subs	r1, r6, r3
 8000ae0:	427f      	negs	r7, r7
 8000ae2:	1bc9      	subs	r1, r1, r7
 8000ae4:	020f      	lsls	r7, r1, #8
 8000ae6:	d461      	bmi.n	8000bac <__aeabi_dadd+0x4c0>
 8000ae8:	4647      	mov	r7, r8
 8000aea:	430f      	orrs	r7, r1
 8000aec:	d100      	bne.n	8000af0 <__aeabi_dadd+0x404>
 8000aee:	e0bd      	b.n	8000c6c <__aeabi_dadd+0x580>
 8000af0:	000e      	movs	r6, r1
 8000af2:	4647      	mov	r7, r8
 8000af4:	e651      	b.n	800079a <__aeabi_dadd+0xae>
 8000af6:	4cb5      	ldr	r4, [pc, #724]	@ (8000dcc <__aeabi_dadd+0x6e0>)
 8000af8:	45a0      	cmp	r8, r4
 8000afa:	d100      	bne.n	8000afe <__aeabi_dadd+0x412>
 8000afc:	e100      	b.n	8000d00 <__aeabi_dadd+0x614>
 8000afe:	2701      	movs	r7, #1
 8000b00:	2938      	cmp	r1, #56	@ 0x38
 8000b02:	dd00      	ble.n	8000b06 <__aeabi_dadd+0x41a>
 8000b04:	e6b8      	b.n	8000878 <__aeabi_dadd+0x18c>
 8000b06:	2480      	movs	r4, #128	@ 0x80
 8000b08:	0424      	lsls	r4, r4, #16
 8000b0a:	4326      	orrs	r6, r4
 8000b0c:	e6a3      	b.n	8000856 <__aeabi_dadd+0x16a>
 8000b0e:	4eb0      	ldr	r6, [pc, #704]	@ (8000dd0 <__aeabi_dadd+0x6e4>)
 8000b10:	1ae4      	subs	r4, r4, r3
 8000b12:	4016      	ands	r6, r2
 8000b14:	077b      	lsls	r3, r7, #29
 8000b16:	d000      	beq.n	8000b1a <__aeabi_dadd+0x42e>
 8000b18:	e73f      	b.n	800099a <__aeabi_dadd+0x2ae>
 8000b1a:	e743      	b.n	80009a4 <__aeabi_dadd+0x2b8>
 8000b1c:	000f      	movs	r7, r1
 8000b1e:	0018      	movs	r0, r3
 8000b20:	3f20      	subs	r7, #32
 8000b22:	40f8      	lsrs	r0, r7
 8000b24:	4684      	mov	ip, r0
 8000b26:	2920      	cmp	r1, #32
 8000b28:	d003      	beq.n	8000b32 <__aeabi_dadd+0x446>
 8000b2a:	2740      	movs	r7, #64	@ 0x40
 8000b2c:	1a79      	subs	r1, r7, r1
 8000b2e:	408b      	lsls	r3, r1
 8000b30:	431a      	orrs	r2, r3
 8000b32:	1e53      	subs	r3, r2, #1
 8000b34:	419a      	sbcs	r2, r3
 8000b36:	4663      	mov	r3, ip
 8000b38:	0017      	movs	r7, r2
 8000b3a:	431f      	orrs	r7, r3
 8000b3c:	e622      	b.n	8000784 <__aeabi_dadd+0x98>
 8000b3e:	48a4      	ldr	r0, [pc, #656]	@ (8000dd0 <__aeabi_dadd+0x6e4>)
 8000b40:	1ae1      	subs	r1, r4, r3
 8000b42:	4010      	ands	r0, r2
 8000b44:	0747      	lsls	r7, r0, #29
 8000b46:	08c0      	lsrs	r0, r0, #3
 8000b48:	e707      	b.n	800095a <__aeabi_dadd+0x26e>
 8000b4a:	0034      	movs	r4, r6
 8000b4c:	4648      	mov	r0, r9
 8000b4e:	4304      	orrs	r4, r0
 8000b50:	d100      	bne.n	8000b54 <__aeabi_dadd+0x468>
 8000b52:	e0fa      	b.n	8000d4a <__aeabi_dadd+0x65e>
 8000b54:	1e4c      	subs	r4, r1, #1
 8000b56:	2901      	cmp	r1, #1
 8000b58:	d100      	bne.n	8000b5c <__aeabi_dadd+0x470>
 8000b5a:	e0d7      	b.n	8000d0c <__aeabi_dadd+0x620>
 8000b5c:	4f9b      	ldr	r7, [pc, #620]	@ (8000dcc <__aeabi_dadd+0x6e0>)
 8000b5e:	42b9      	cmp	r1, r7
 8000b60:	d100      	bne.n	8000b64 <__aeabi_dadd+0x478>
 8000b62:	e0e2      	b.n	8000d2a <__aeabi_dadd+0x63e>
 8000b64:	2701      	movs	r7, #1
 8000b66:	2c38      	cmp	r4, #56	@ 0x38
 8000b68:	dd00      	ble.n	8000b6c <__aeabi_dadd+0x480>
 8000b6a:	e74f      	b.n	8000a0c <__aeabi_dadd+0x320>
 8000b6c:	0021      	movs	r1, r4
 8000b6e:	e73c      	b.n	80009ea <__aeabi_dadd+0x2fe>
 8000b70:	4c96      	ldr	r4, [pc, #600]	@ (8000dcc <__aeabi_dadd+0x6e0>)
 8000b72:	42a1      	cmp	r1, r4
 8000b74:	d100      	bne.n	8000b78 <__aeabi_dadd+0x48c>
 8000b76:	e0dd      	b.n	8000d34 <__aeabi_dadd+0x648>
 8000b78:	444a      	add	r2, r9
 8000b7a:	454a      	cmp	r2, r9
 8000b7c:	4180      	sbcs	r0, r0
 8000b7e:	18f3      	adds	r3, r6, r3
 8000b80:	4240      	negs	r0, r0
 8000b82:	1818      	adds	r0, r3, r0
 8000b84:	07c7      	lsls	r7, r0, #31
 8000b86:	0852      	lsrs	r2, r2, #1
 8000b88:	4317      	orrs	r7, r2
 8000b8a:	0846      	lsrs	r6, r0, #1
 8000b8c:	0752      	lsls	r2, r2, #29
 8000b8e:	d005      	beq.n	8000b9c <__aeabi_dadd+0x4b0>
 8000b90:	220f      	movs	r2, #15
 8000b92:	000c      	movs	r4, r1
 8000b94:	403a      	ands	r2, r7
 8000b96:	2a04      	cmp	r2, #4
 8000b98:	d000      	beq.n	8000b9c <__aeabi_dadd+0x4b0>
 8000b9a:	e62c      	b.n	80007f6 <__aeabi_dadd+0x10a>
 8000b9c:	0776      	lsls	r6, r6, #29
 8000b9e:	08ff      	lsrs	r7, r7, #3
 8000ba0:	4337      	orrs	r7, r6
 8000ba2:	0900      	lsrs	r0, r0, #4
 8000ba4:	e6d9      	b.n	800095a <__aeabi_dadd+0x26e>
 8000ba6:	2700      	movs	r7, #0
 8000ba8:	2600      	movs	r6, #0
 8000baa:	e6e8      	b.n	800097e <__aeabi_dadd+0x292>
 8000bac:	4649      	mov	r1, r9
 8000bae:	1a57      	subs	r7, r2, r1
 8000bb0:	42ba      	cmp	r2, r7
 8000bb2:	4192      	sbcs	r2, r2
 8000bb4:	1b9e      	subs	r6, r3, r6
 8000bb6:	4252      	negs	r2, r2
 8000bb8:	4665      	mov	r5, ip
 8000bba:	1ab6      	subs	r6, r6, r2
 8000bbc:	e5ed      	b.n	800079a <__aeabi_dadd+0xae>
 8000bbe:	2900      	cmp	r1, #0
 8000bc0:	d000      	beq.n	8000bc4 <__aeabi_dadd+0x4d8>
 8000bc2:	e0c6      	b.n	8000d52 <__aeabi_dadd+0x666>
 8000bc4:	2f00      	cmp	r7, #0
 8000bc6:	d167      	bne.n	8000c98 <__aeabi_dadd+0x5ac>
 8000bc8:	2680      	movs	r6, #128	@ 0x80
 8000bca:	2500      	movs	r5, #0
 8000bcc:	4c7f      	ldr	r4, [pc, #508]	@ (8000dcc <__aeabi_dadd+0x6e0>)
 8000bce:	0336      	lsls	r6, r6, #12
 8000bd0:	e6d5      	b.n	800097e <__aeabi_dadd+0x292>
 8000bd2:	4665      	mov	r5, ip
 8000bd4:	000c      	movs	r4, r1
 8000bd6:	001e      	movs	r6, r3
 8000bd8:	08d0      	lsrs	r0, r2, #3
 8000bda:	e6e4      	b.n	80009a6 <__aeabi_dadd+0x2ba>
 8000bdc:	444a      	add	r2, r9
 8000bde:	454a      	cmp	r2, r9
 8000be0:	4180      	sbcs	r0, r0
 8000be2:	18f3      	adds	r3, r6, r3
 8000be4:	4240      	negs	r0, r0
 8000be6:	1818      	adds	r0, r3, r0
 8000be8:	0011      	movs	r1, r2
 8000bea:	0203      	lsls	r3, r0, #8
 8000bec:	d400      	bmi.n	8000bf0 <__aeabi_dadd+0x504>
 8000bee:	e096      	b.n	8000d1e <__aeabi_dadd+0x632>
 8000bf0:	4b77      	ldr	r3, [pc, #476]	@ (8000dd0 <__aeabi_dadd+0x6e4>)
 8000bf2:	0849      	lsrs	r1, r1, #1
 8000bf4:	4018      	ands	r0, r3
 8000bf6:	07c3      	lsls	r3, r0, #31
 8000bf8:	430b      	orrs	r3, r1
 8000bfa:	0844      	lsrs	r4, r0, #1
 8000bfc:	0749      	lsls	r1, r1, #29
 8000bfe:	d100      	bne.n	8000c02 <__aeabi_dadd+0x516>
 8000c00:	e129      	b.n	8000e56 <__aeabi_dadd+0x76a>
 8000c02:	220f      	movs	r2, #15
 8000c04:	401a      	ands	r2, r3
 8000c06:	2a04      	cmp	r2, #4
 8000c08:	d100      	bne.n	8000c0c <__aeabi_dadd+0x520>
 8000c0a:	e0ea      	b.n	8000de2 <__aeabi_dadd+0x6f6>
 8000c0c:	1d1f      	adds	r7, r3, #4
 8000c0e:	429f      	cmp	r7, r3
 8000c10:	41b6      	sbcs	r6, r6
 8000c12:	4276      	negs	r6, r6
 8000c14:	1936      	adds	r6, r6, r4
 8000c16:	2402      	movs	r4, #2
 8000c18:	e6c4      	b.n	80009a4 <__aeabi_dadd+0x2b8>
 8000c1a:	4649      	mov	r1, r9
 8000c1c:	1a8f      	subs	r7, r1, r2
 8000c1e:	45b9      	cmp	r9, r7
 8000c20:	4180      	sbcs	r0, r0
 8000c22:	1af6      	subs	r6, r6, r3
 8000c24:	4240      	negs	r0, r0
 8000c26:	1a36      	subs	r6, r6, r0
 8000c28:	0233      	lsls	r3, r6, #8
 8000c2a:	d406      	bmi.n	8000c3a <__aeabi_dadd+0x54e>
 8000c2c:	0773      	lsls	r3, r6, #29
 8000c2e:	08ff      	lsrs	r7, r7, #3
 8000c30:	2101      	movs	r1, #1
 8000c32:	431f      	orrs	r7, r3
 8000c34:	08f0      	lsrs	r0, r6, #3
 8000c36:	e690      	b.n	800095a <__aeabi_dadd+0x26e>
 8000c38:	4665      	mov	r5, ip
 8000c3a:	2401      	movs	r4, #1
 8000c3c:	e5ab      	b.n	8000796 <__aeabi_dadd+0xaa>
 8000c3e:	464b      	mov	r3, r9
 8000c40:	0777      	lsls	r7, r6, #29
 8000c42:	08d8      	lsrs	r0, r3, #3
 8000c44:	4307      	orrs	r7, r0
 8000c46:	08f0      	lsrs	r0, r6, #3
 8000c48:	e6b4      	b.n	80009b4 <__aeabi_dadd+0x2c8>
 8000c4a:	000f      	movs	r7, r1
 8000c4c:	0018      	movs	r0, r3
 8000c4e:	3f20      	subs	r7, #32
 8000c50:	40f8      	lsrs	r0, r7
 8000c52:	4684      	mov	ip, r0
 8000c54:	2920      	cmp	r1, #32
 8000c56:	d003      	beq.n	8000c60 <__aeabi_dadd+0x574>
 8000c58:	2740      	movs	r7, #64	@ 0x40
 8000c5a:	1a79      	subs	r1, r7, r1
 8000c5c:	408b      	lsls	r3, r1
 8000c5e:	431a      	orrs	r2, r3
 8000c60:	1e53      	subs	r3, r2, #1
 8000c62:	419a      	sbcs	r2, r3
 8000c64:	4663      	mov	r3, ip
 8000c66:	0017      	movs	r7, r2
 8000c68:	431f      	orrs	r7, r3
 8000c6a:	e635      	b.n	80008d8 <__aeabi_dadd+0x1ec>
 8000c6c:	2500      	movs	r5, #0
 8000c6e:	2400      	movs	r4, #0
 8000c70:	2600      	movs	r6, #0
 8000c72:	e684      	b.n	800097e <__aeabi_dadd+0x292>
 8000c74:	000c      	movs	r4, r1
 8000c76:	0035      	movs	r5, r6
 8000c78:	3c20      	subs	r4, #32
 8000c7a:	40e5      	lsrs	r5, r4
 8000c7c:	2920      	cmp	r1, #32
 8000c7e:	d005      	beq.n	8000c8c <__aeabi_dadd+0x5a0>
 8000c80:	2440      	movs	r4, #64	@ 0x40
 8000c82:	1a61      	subs	r1, r4, r1
 8000c84:	408e      	lsls	r6, r1
 8000c86:	4649      	mov	r1, r9
 8000c88:	4331      	orrs	r1, r6
 8000c8a:	4689      	mov	r9, r1
 8000c8c:	4648      	mov	r0, r9
 8000c8e:	1e41      	subs	r1, r0, #1
 8000c90:	4188      	sbcs	r0, r1
 8000c92:	0007      	movs	r7, r0
 8000c94:	432f      	orrs	r7, r5
 8000c96:	e5ef      	b.n	8000878 <__aeabi_dadd+0x18c>
 8000c98:	08d2      	lsrs	r2, r2, #3
 8000c9a:	075f      	lsls	r7, r3, #29
 8000c9c:	4665      	mov	r5, ip
 8000c9e:	4317      	orrs	r7, r2
 8000ca0:	08d8      	lsrs	r0, r3, #3
 8000ca2:	e687      	b.n	80009b4 <__aeabi_dadd+0x2c8>
 8000ca4:	1a17      	subs	r7, r2, r0
 8000ca6:	42ba      	cmp	r2, r7
 8000ca8:	4192      	sbcs	r2, r2
 8000caa:	1b9e      	subs	r6, r3, r6
 8000cac:	4252      	negs	r2, r2
 8000cae:	1ab6      	subs	r6, r6, r2
 8000cb0:	0233      	lsls	r3, r6, #8
 8000cb2:	d4c1      	bmi.n	8000c38 <__aeabi_dadd+0x54c>
 8000cb4:	0773      	lsls	r3, r6, #29
 8000cb6:	08ff      	lsrs	r7, r7, #3
 8000cb8:	4665      	mov	r5, ip
 8000cba:	2101      	movs	r1, #1
 8000cbc:	431f      	orrs	r7, r3
 8000cbe:	08f0      	lsrs	r0, r6, #3
 8000cc0:	e64b      	b.n	800095a <__aeabi_dadd+0x26e>
 8000cc2:	2f00      	cmp	r7, #0
 8000cc4:	d07b      	beq.n	8000dbe <__aeabi_dadd+0x6d2>
 8000cc6:	4665      	mov	r5, ip
 8000cc8:	001e      	movs	r6, r3
 8000cca:	4691      	mov	r9, r2
 8000ccc:	e63f      	b.n	800094e <__aeabi_dadd+0x262>
 8000cce:	1a81      	subs	r1, r0, r2
 8000cd0:	4688      	mov	r8, r1
 8000cd2:	45c1      	cmp	r9, r8
 8000cd4:	41a4      	sbcs	r4, r4
 8000cd6:	1af1      	subs	r1, r6, r3
 8000cd8:	4264      	negs	r4, r4
 8000cda:	1b09      	subs	r1, r1, r4
 8000cdc:	2480      	movs	r4, #128	@ 0x80
 8000cde:	0424      	lsls	r4, r4, #16
 8000ce0:	4221      	tst	r1, r4
 8000ce2:	d077      	beq.n	8000dd4 <__aeabi_dadd+0x6e8>
 8000ce4:	1a10      	subs	r0, r2, r0
 8000ce6:	4282      	cmp	r2, r0
 8000ce8:	4192      	sbcs	r2, r2
 8000cea:	0007      	movs	r7, r0
 8000cec:	1b9e      	subs	r6, r3, r6
 8000cee:	4252      	negs	r2, r2
 8000cf0:	1ab6      	subs	r6, r6, r2
 8000cf2:	4337      	orrs	r7, r6
 8000cf4:	d000      	beq.n	8000cf8 <__aeabi_dadd+0x60c>
 8000cf6:	e0a0      	b.n	8000e3a <__aeabi_dadd+0x74e>
 8000cf8:	4665      	mov	r5, ip
 8000cfa:	2400      	movs	r4, #0
 8000cfc:	2600      	movs	r6, #0
 8000cfe:	e63e      	b.n	800097e <__aeabi_dadd+0x292>
 8000d00:	075f      	lsls	r7, r3, #29
 8000d02:	08d2      	lsrs	r2, r2, #3
 8000d04:	4665      	mov	r5, ip
 8000d06:	4317      	orrs	r7, r2
 8000d08:	08d8      	lsrs	r0, r3, #3
 8000d0a:	e653      	b.n	80009b4 <__aeabi_dadd+0x2c8>
 8000d0c:	1881      	adds	r1, r0, r2
 8000d0e:	4291      	cmp	r1, r2
 8000d10:	4192      	sbcs	r2, r2
 8000d12:	18f0      	adds	r0, r6, r3
 8000d14:	4252      	negs	r2, r2
 8000d16:	1880      	adds	r0, r0, r2
 8000d18:	0203      	lsls	r3, r0, #8
 8000d1a:	d500      	bpl.n	8000d1e <__aeabi_dadd+0x632>
 8000d1c:	e768      	b.n	8000bf0 <__aeabi_dadd+0x504>
 8000d1e:	0747      	lsls	r7, r0, #29
 8000d20:	08c9      	lsrs	r1, r1, #3
 8000d22:	430f      	orrs	r7, r1
 8000d24:	08c0      	lsrs	r0, r0, #3
 8000d26:	2101      	movs	r1, #1
 8000d28:	e617      	b.n	800095a <__aeabi_dadd+0x26e>
 8000d2a:	08d2      	lsrs	r2, r2, #3
 8000d2c:	075f      	lsls	r7, r3, #29
 8000d2e:	4317      	orrs	r7, r2
 8000d30:	08d8      	lsrs	r0, r3, #3
 8000d32:	e63f      	b.n	80009b4 <__aeabi_dadd+0x2c8>
 8000d34:	000c      	movs	r4, r1
 8000d36:	2600      	movs	r6, #0
 8000d38:	2700      	movs	r7, #0
 8000d3a:	e620      	b.n	800097e <__aeabi_dadd+0x292>
 8000d3c:	2900      	cmp	r1, #0
 8000d3e:	d156      	bne.n	8000dee <__aeabi_dadd+0x702>
 8000d40:	075f      	lsls	r7, r3, #29
 8000d42:	08d2      	lsrs	r2, r2, #3
 8000d44:	4317      	orrs	r7, r2
 8000d46:	08d8      	lsrs	r0, r3, #3
 8000d48:	e634      	b.n	80009b4 <__aeabi_dadd+0x2c8>
 8000d4a:	000c      	movs	r4, r1
 8000d4c:	001e      	movs	r6, r3
 8000d4e:	08d0      	lsrs	r0, r2, #3
 8000d50:	e629      	b.n	80009a6 <__aeabi_dadd+0x2ba>
 8000d52:	08c1      	lsrs	r1, r0, #3
 8000d54:	0770      	lsls	r0, r6, #29
 8000d56:	4301      	orrs	r1, r0
 8000d58:	08f0      	lsrs	r0, r6, #3
 8000d5a:	2f00      	cmp	r7, #0
 8000d5c:	d062      	beq.n	8000e24 <__aeabi_dadd+0x738>
 8000d5e:	2480      	movs	r4, #128	@ 0x80
 8000d60:	0324      	lsls	r4, r4, #12
 8000d62:	4220      	tst	r0, r4
 8000d64:	d007      	beq.n	8000d76 <__aeabi_dadd+0x68a>
 8000d66:	08de      	lsrs	r6, r3, #3
 8000d68:	4226      	tst	r6, r4
 8000d6a:	d104      	bne.n	8000d76 <__aeabi_dadd+0x68a>
 8000d6c:	4665      	mov	r5, ip
 8000d6e:	0030      	movs	r0, r6
 8000d70:	08d1      	lsrs	r1, r2, #3
 8000d72:	075b      	lsls	r3, r3, #29
 8000d74:	4319      	orrs	r1, r3
 8000d76:	0f4f      	lsrs	r7, r1, #29
 8000d78:	00c9      	lsls	r1, r1, #3
 8000d7a:	08c9      	lsrs	r1, r1, #3
 8000d7c:	077f      	lsls	r7, r7, #29
 8000d7e:	430f      	orrs	r7, r1
 8000d80:	e618      	b.n	80009b4 <__aeabi_dadd+0x2c8>
 8000d82:	000c      	movs	r4, r1
 8000d84:	0030      	movs	r0, r6
 8000d86:	3c20      	subs	r4, #32
 8000d88:	40e0      	lsrs	r0, r4
 8000d8a:	4684      	mov	ip, r0
 8000d8c:	2920      	cmp	r1, #32
 8000d8e:	d005      	beq.n	8000d9c <__aeabi_dadd+0x6b0>
 8000d90:	2440      	movs	r4, #64	@ 0x40
 8000d92:	1a61      	subs	r1, r4, r1
 8000d94:	408e      	lsls	r6, r1
 8000d96:	4649      	mov	r1, r9
 8000d98:	4331      	orrs	r1, r6
 8000d9a:	4689      	mov	r9, r1
 8000d9c:	4648      	mov	r0, r9
 8000d9e:	1e41      	subs	r1, r0, #1
 8000da0:	4188      	sbcs	r0, r1
 8000da2:	4661      	mov	r1, ip
 8000da4:	0007      	movs	r7, r0
 8000da6:	430f      	orrs	r7, r1
 8000da8:	e630      	b.n	8000a0c <__aeabi_dadd+0x320>
 8000daa:	2120      	movs	r1, #32
 8000dac:	2700      	movs	r7, #0
 8000dae:	1a09      	subs	r1, r1, r0
 8000db0:	e50e      	b.n	80007d0 <__aeabi_dadd+0xe4>
 8000db2:	001e      	movs	r6, r3
 8000db4:	2f00      	cmp	r7, #0
 8000db6:	d000      	beq.n	8000dba <__aeabi_dadd+0x6ce>
 8000db8:	e522      	b.n	8000800 <__aeabi_dadd+0x114>
 8000dba:	2400      	movs	r4, #0
 8000dbc:	e758      	b.n	8000c70 <__aeabi_dadd+0x584>
 8000dbe:	2500      	movs	r5, #0
 8000dc0:	2400      	movs	r4, #0
 8000dc2:	2600      	movs	r6, #0
 8000dc4:	e5db      	b.n	800097e <__aeabi_dadd+0x292>
 8000dc6:	46c0      	nop			@ (mov r8, r8)
 8000dc8:	000007fe 	.word	0x000007fe
 8000dcc:	000007ff 	.word	0x000007ff
 8000dd0:	ff7fffff 	.word	0xff7fffff
 8000dd4:	4647      	mov	r7, r8
 8000dd6:	430f      	orrs	r7, r1
 8000dd8:	d100      	bne.n	8000ddc <__aeabi_dadd+0x6f0>
 8000dda:	e747      	b.n	8000c6c <__aeabi_dadd+0x580>
 8000ddc:	000e      	movs	r6, r1
 8000dde:	46c1      	mov	r9, r8
 8000de0:	e5b5      	b.n	800094e <__aeabi_dadd+0x262>
 8000de2:	08df      	lsrs	r7, r3, #3
 8000de4:	0764      	lsls	r4, r4, #29
 8000de6:	2102      	movs	r1, #2
 8000de8:	4327      	orrs	r7, r4
 8000dea:	0900      	lsrs	r0, r0, #4
 8000dec:	e5b5      	b.n	800095a <__aeabi_dadd+0x26e>
 8000dee:	0019      	movs	r1, r3
 8000df0:	08c0      	lsrs	r0, r0, #3
 8000df2:	0777      	lsls	r7, r6, #29
 8000df4:	4307      	orrs	r7, r0
 8000df6:	4311      	orrs	r1, r2
 8000df8:	08f0      	lsrs	r0, r6, #3
 8000dfa:	2900      	cmp	r1, #0
 8000dfc:	d100      	bne.n	8000e00 <__aeabi_dadd+0x714>
 8000dfe:	e5d9      	b.n	80009b4 <__aeabi_dadd+0x2c8>
 8000e00:	2180      	movs	r1, #128	@ 0x80
 8000e02:	0309      	lsls	r1, r1, #12
 8000e04:	4208      	tst	r0, r1
 8000e06:	d007      	beq.n	8000e18 <__aeabi_dadd+0x72c>
 8000e08:	08dc      	lsrs	r4, r3, #3
 8000e0a:	420c      	tst	r4, r1
 8000e0c:	d104      	bne.n	8000e18 <__aeabi_dadd+0x72c>
 8000e0e:	08d2      	lsrs	r2, r2, #3
 8000e10:	075b      	lsls	r3, r3, #29
 8000e12:	431a      	orrs	r2, r3
 8000e14:	0017      	movs	r7, r2
 8000e16:	0020      	movs	r0, r4
 8000e18:	0f7b      	lsrs	r3, r7, #29
 8000e1a:	00ff      	lsls	r7, r7, #3
 8000e1c:	08ff      	lsrs	r7, r7, #3
 8000e1e:	075b      	lsls	r3, r3, #29
 8000e20:	431f      	orrs	r7, r3
 8000e22:	e5c7      	b.n	80009b4 <__aeabi_dadd+0x2c8>
 8000e24:	000f      	movs	r7, r1
 8000e26:	e5c5      	b.n	80009b4 <__aeabi_dadd+0x2c8>
 8000e28:	4b12      	ldr	r3, [pc, #72]	@ (8000e74 <__aeabi_dadd+0x788>)
 8000e2a:	08d2      	lsrs	r2, r2, #3
 8000e2c:	4033      	ands	r3, r6
 8000e2e:	075f      	lsls	r7, r3, #29
 8000e30:	025b      	lsls	r3, r3, #9
 8000e32:	2401      	movs	r4, #1
 8000e34:	4317      	orrs	r7, r2
 8000e36:	0b1e      	lsrs	r6, r3, #12
 8000e38:	e5a1      	b.n	800097e <__aeabi_dadd+0x292>
 8000e3a:	4226      	tst	r6, r4
 8000e3c:	d012      	beq.n	8000e64 <__aeabi_dadd+0x778>
 8000e3e:	4b0d      	ldr	r3, [pc, #52]	@ (8000e74 <__aeabi_dadd+0x788>)
 8000e40:	4665      	mov	r5, ip
 8000e42:	0002      	movs	r2, r0
 8000e44:	2401      	movs	r4, #1
 8000e46:	401e      	ands	r6, r3
 8000e48:	e4e6      	b.n	8000818 <__aeabi_dadd+0x12c>
 8000e4a:	0021      	movs	r1, r4
 8000e4c:	e585      	b.n	800095a <__aeabi_dadd+0x26e>
 8000e4e:	0017      	movs	r7, r2
 8000e50:	e5a8      	b.n	80009a4 <__aeabi_dadd+0x2b8>
 8000e52:	003a      	movs	r2, r7
 8000e54:	e4d4      	b.n	8000800 <__aeabi_dadd+0x114>
 8000e56:	08db      	lsrs	r3, r3, #3
 8000e58:	0764      	lsls	r4, r4, #29
 8000e5a:	431c      	orrs	r4, r3
 8000e5c:	0027      	movs	r7, r4
 8000e5e:	2102      	movs	r1, #2
 8000e60:	0900      	lsrs	r0, r0, #4
 8000e62:	e57a      	b.n	800095a <__aeabi_dadd+0x26e>
 8000e64:	08c0      	lsrs	r0, r0, #3
 8000e66:	0777      	lsls	r7, r6, #29
 8000e68:	4307      	orrs	r7, r0
 8000e6a:	4665      	mov	r5, ip
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	08f0      	lsrs	r0, r6, #3
 8000e70:	e573      	b.n	800095a <__aeabi_dadd+0x26e>
 8000e72:	46c0      	nop			@ (mov r8, r8)
 8000e74:	ff7fffff 	.word	0xff7fffff

08000e78 <__aeabi_ddiv>:
 8000e78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e7a:	46de      	mov	lr, fp
 8000e7c:	4645      	mov	r5, r8
 8000e7e:	4657      	mov	r7, sl
 8000e80:	464e      	mov	r6, r9
 8000e82:	b5e0      	push	{r5, r6, r7, lr}
 8000e84:	b087      	sub	sp, #28
 8000e86:	9200      	str	r2, [sp, #0]
 8000e88:	9301      	str	r3, [sp, #4]
 8000e8a:	030b      	lsls	r3, r1, #12
 8000e8c:	0b1b      	lsrs	r3, r3, #12
 8000e8e:	469b      	mov	fp, r3
 8000e90:	0fca      	lsrs	r2, r1, #31
 8000e92:	004b      	lsls	r3, r1, #1
 8000e94:	0004      	movs	r4, r0
 8000e96:	4680      	mov	r8, r0
 8000e98:	0d5b      	lsrs	r3, r3, #21
 8000e9a:	9202      	str	r2, [sp, #8]
 8000e9c:	d100      	bne.n	8000ea0 <__aeabi_ddiv+0x28>
 8000e9e:	e098      	b.n	8000fd2 <__aeabi_ddiv+0x15a>
 8000ea0:	4a7c      	ldr	r2, [pc, #496]	@ (8001094 <__aeabi_ddiv+0x21c>)
 8000ea2:	4293      	cmp	r3, r2
 8000ea4:	d037      	beq.n	8000f16 <__aeabi_ddiv+0x9e>
 8000ea6:	4659      	mov	r1, fp
 8000ea8:	0f42      	lsrs	r2, r0, #29
 8000eaa:	00c9      	lsls	r1, r1, #3
 8000eac:	430a      	orrs	r2, r1
 8000eae:	2180      	movs	r1, #128	@ 0x80
 8000eb0:	0409      	lsls	r1, r1, #16
 8000eb2:	4311      	orrs	r1, r2
 8000eb4:	00c2      	lsls	r2, r0, #3
 8000eb6:	4690      	mov	r8, r2
 8000eb8:	4a77      	ldr	r2, [pc, #476]	@ (8001098 <__aeabi_ddiv+0x220>)
 8000eba:	4689      	mov	r9, r1
 8000ebc:	4692      	mov	sl, r2
 8000ebe:	449a      	add	sl, r3
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	2400      	movs	r4, #0
 8000ec4:	9303      	str	r3, [sp, #12]
 8000ec6:	9e00      	ldr	r6, [sp, #0]
 8000ec8:	9f01      	ldr	r7, [sp, #4]
 8000eca:	033b      	lsls	r3, r7, #12
 8000ecc:	0b1b      	lsrs	r3, r3, #12
 8000ece:	469b      	mov	fp, r3
 8000ed0:	007b      	lsls	r3, r7, #1
 8000ed2:	0030      	movs	r0, r6
 8000ed4:	0d5b      	lsrs	r3, r3, #21
 8000ed6:	0ffd      	lsrs	r5, r7, #31
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d059      	beq.n	8000f90 <__aeabi_ddiv+0x118>
 8000edc:	4a6d      	ldr	r2, [pc, #436]	@ (8001094 <__aeabi_ddiv+0x21c>)
 8000ede:	4293      	cmp	r3, r2
 8000ee0:	d048      	beq.n	8000f74 <__aeabi_ddiv+0xfc>
 8000ee2:	4659      	mov	r1, fp
 8000ee4:	0f72      	lsrs	r2, r6, #29
 8000ee6:	00c9      	lsls	r1, r1, #3
 8000ee8:	430a      	orrs	r2, r1
 8000eea:	2180      	movs	r1, #128	@ 0x80
 8000eec:	0409      	lsls	r1, r1, #16
 8000eee:	4311      	orrs	r1, r2
 8000ef0:	468b      	mov	fp, r1
 8000ef2:	4969      	ldr	r1, [pc, #420]	@ (8001098 <__aeabi_ddiv+0x220>)
 8000ef4:	00f2      	lsls	r2, r6, #3
 8000ef6:	468c      	mov	ip, r1
 8000ef8:	4651      	mov	r1, sl
 8000efa:	4463      	add	r3, ip
 8000efc:	1acb      	subs	r3, r1, r3
 8000efe:	469a      	mov	sl, r3
 8000f00:	2100      	movs	r1, #0
 8000f02:	9e02      	ldr	r6, [sp, #8]
 8000f04:	406e      	eors	r6, r5
 8000f06:	b2f6      	uxtb	r6, r6
 8000f08:	2c0f      	cmp	r4, #15
 8000f0a:	d900      	bls.n	8000f0e <__aeabi_ddiv+0x96>
 8000f0c:	e0ce      	b.n	80010ac <__aeabi_ddiv+0x234>
 8000f0e:	4b63      	ldr	r3, [pc, #396]	@ (800109c <__aeabi_ddiv+0x224>)
 8000f10:	00a4      	lsls	r4, r4, #2
 8000f12:	591b      	ldr	r3, [r3, r4]
 8000f14:	469f      	mov	pc, r3
 8000f16:	465a      	mov	r2, fp
 8000f18:	4302      	orrs	r2, r0
 8000f1a:	4691      	mov	r9, r2
 8000f1c:	d000      	beq.n	8000f20 <__aeabi_ddiv+0xa8>
 8000f1e:	e090      	b.n	8001042 <__aeabi_ddiv+0x1ca>
 8000f20:	469a      	mov	sl, r3
 8000f22:	2302      	movs	r3, #2
 8000f24:	4690      	mov	r8, r2
 8000f26:	2408      	movs	r4, #8
 8000f28:	9303      	str	r3, [sp, #12]
 8000f2a:	e7cc      	b.n	8000ec6 <__aeabi_ddiv+0x4e>
 8000f2c:	46cb      	mov	fp, r9
 8000f2e:	4642      	mov	r2, r8
 8000f30:	9d02      	ldr	r5, [sp, #8]
 8000f32:	9903      	ldr	r1, [sp, #12]
 8000f34:	2902      	cmp	r1, #2
 8000f36:	d100      	bne.n	8000f3a <__aeabi_ddiv+0xc2>
 8000f38:	e1de      	b.n	80012f8 <__aeabi_ddiv+0x480>
 8000f3a:	2903      	cmp	r1, #3
 8000f3c:	d100      	bne.n	8000f40 <__aeabi_ddiv+0xc8>
 8000f3e:	e08d      	b.n	800105c <__aeabi_ddiv+0x1e4>
 8000f40:	2901      	cmp	r1, #1
 8000f42:	d000      	beq.n	8000f46 <__aeabi_ddiv+0xce>
 8000f44:	e179      	b.n	800123a <__aeabi_ddiv+0x3c2>
 8000f46:	002e      	movs	r6, r5
 8000f48:	2200      	movs	r2, #0
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	2400      	movs	r4, #0
 8000f4e:	4690      	mov	r8, r2
 8000f50:	051b      	lsls	r3, r3, #20
 8000f52:	4323      	orrs	r3, r4
 8000f54:	07f6      	lsls	r6, r6, #31
 8000f56:	4333      	orrs	r3, r6
 8000f58:	4640      	mov	r0, r8
 8000f5a:	0019      	movs	r1, r3
 8000f5c:	b007      	add	sp, #28
 8000f5e:	bcf0      	pop	{r4, r5, r6, r7}
 8000f60:	46bb      	mov	fp, r7
 8000f62:	46b2      	mov	sl, r6
 8000f64:	46a9      	mov	r9, r5
 8000f66:	46a0      	mov	r8, r4
 8000f68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	2400      	movs	r4, #0
 8000f6e:	4690      	mov	r8, r2
 8000f70:	4b48      	ldr	r3, [pc, #288]	@ (8001094 <__aeabi_ddiv+0x21c>)
 8000f72:	e7ed      	b.n	8000f50 <__aeabi_ddiv+0xd8>
 8000f74:	465a      	mov	r2, fp
 8000f76:	9b00      	ldr	r3, [sp, #0]
 8000f78:	431a      	orrs	r2, r3
 8000f7a:	4b49      	ldr	r3, [pc, #292]	@ (80010a0 <__aeabi_ddiv+0x228>)
 8000f7c:	469c      	mov	ip, r3
 8000f7e:	44e2      	add	sl, ip
 8000f80:	2a00      	cmp	r2, #0
 8000f82:	d159      	bne.n	8001038 <__aeabi_ddiv+0x1c0>
 8000f84:	2302      	movs	r3, #2
 8000f86:	431c      	orrs	r4, r3
 8000f88:	2300      	movs	r3, #0
 8000f8a:	2102      	movs	r1, #2
 8000f8c:	469b      	mov	fp, r3
 8000f8e:	e7b8      	b.n	8000f02 <__aeabi_ddiv+0x8a>
 8000f90:	465a      	mov	r2, fp
 8000f92:	9b00      	ldr	r3, [sp, #0]
 8000f94:	431a      	orrs	r2, r3
 8000f96:	d049      	beq.n	800102c <__aeabi_ddiv+0x1b4>
 8000f98:	465b      	mov	r3, fp
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d100      	bne.n	8000fa0 <__aeabi_ddiv+0x128>
 8000f9e:	e19c      	b.n	80012da <__aeabi_ddiv+0x462>
 8000fa0:	4658      	mov	r0, fp
 8000fa2:	f001 fb43 	bl	800262c <__clzsi2>
 8000fa6:	0002      	movs	r2, r0
 8000fa8:	0003      	movs	r3, r0
 8000faa:	3a0b      	subs	r2, #11
 8000fac:	271d      	movs	r7, #29
 8000fae:	9e00      	ldr	r6, [sp, #0]
 8000fb0:	1aba      	subs	r2, r7, r2
 8000fb2:	0019      	movs	r1, r3
 8000fb4:	4658      	mov	r0, fp
 8000fb6:	40d6      	lsrs	r6, r2
 8000fb8:	3908      	subs	r1, #8
 8000fba:	4088      	lsls	r0, r1
 8000fbc:	0032      	movs	r2, r6
 8000fbe:	4302      	orrs	r2, r0
 8000fc0:	4693      	mov	fp, r2
 8000fc2:	9a00      	ldr	r2, [sp, #0]
 8000fc4:	408a      	lsls	r2, r1
 8000fc6:	4937      	ldr	r1, [pc, #220]	@ (80010a4 <__aeabi_ddiv+0x22c>)
 8000fc8:	4453      	add	r3, sl
 8000fca:	468a      	mov	sl, r1
 8000fcc:	2100      	movs	r1, #0
 8000fce:	449a      	add	sl, r3
 8000fd0:	e797      	b.n	8000f02 <__aeabi_ddiv+0x8a>
 8000fd2:	465b      	mov	r3, fp
 8000fd4:	4303      	orrs	r3, r0
 8000fd6:	4699      	mov	r9, r3
 8000fd8:	d021      	beq.n	800101e <__aeabi_ddiv+0x1a6>
 8000fda:	465b      	mov	r3, fp
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d100      	bne.n	8000fe2 <__aeabi_ddiv+0x16a>
 8000fe0:	e169      	b.n	80012b6 <__aeabi_ddiv+0x43e>
 8000fe2:	4658      	mov	r0, fp
 8000fe4:	f001 fb22 	bl	800262c <__clzsi2>
 8000fe8:	230b      	movs	r3, #11
 8000fea:	425b      	negs	r3, r3
 8000fec:	469c      	mov	ip, r3
 8000fee:	0002      	movs	r2, r0
 8000ff0:	4484      	add	ip, r0
 8000ff2:	4666      	mov	r6, ip
 8000ff4:	231d      	movs	r3, #29
 8000ff6:	1b9b      	subs	r3, r3, r6
 8000ff8:	0026      	movs	r6, r4
 8000ffa:	0011      	movs	r1, r2
 8000ffc:	4658      	mov	r0, fp
 8000ffe:	40de      	lsrs	r6, r3
 8001000:	3908      	subs	r1, #8
 8001002:	4088      	lsls	r0, r1
 8001004:	0033      	movs	r3, r6
 8001006:	4303      	orrs	r3, r0
 8001008:	4699      	mov	r9, r3
 800100a:	0023      	movs	r3, r4
 800100c:	408b      	lsls	r3, r1
 800100e:	4698      	mov	r8, r3
 8001010:	4b25      	ldr	r3, [pc, #148]	@ (80010a8 <__aeabi_ddiv+0x230>)
 8001012:	2400      	movs	r4, #0
 8001014:	1a9b      	subs	r3, r3, r2
 8001016:	469a      	mov	sl, r3
 8001018:	2300      	movs	r3, #0
 800101a:	9303      	str	r3, [sp, #12]
 800101c:	e753      	b.n	8000ec6 <__aeabi_ddiv+0x4e>
 800101e:	2300      	movs	r3, #0
 8001020:	4698      	mov	r8, r3
 8001022:	469a      	mov	sl, r3
 8001024:	3301      	adds	r3, #1
 8001026:	2404      	movs	r4, #4
 8001028:	9303      	str	r3, [sp, #12]
 800102a:	e74c      	b.n	8000ec6 <__aeabi_ddiv+0x4e>
 800102c:	2301      	movs	r3, #1
 800102e:	431c      	orrs	r4, r3
 8001030:	2300      	movs	r3, #0
 8001032:	2101      	movs	r1, #1
 8001034:	469b      	mov	fp, r3
 8001036:	e764      	b.n	8000f02 <__aeabi_ddiv+0x8a>
 8001038:	2303      	movs	r3, #3
 800103a:	0032      	movs	r2, r6
 800103c:	2103      	movs	r1, #3
 800103e:	431c      	orrs	r4, r3
 8001040:	e75f      	b.n	8000f02 <__aeabi_ddiv+0x8a>
 8001042:	469a      	mov	sl, r3
 8001044:	2303      	movs	r3, #3
 8001046:	46d9      	mov	r9, fp
 8001048:	240c      	movs	r4, #12
 800104a:	9303      	str	r3, [sp, #12]
 800104c:	e73b      	b.n	8000ec6 <__aeabi_ddiv+0x4e>
 800104e:	2300      	movs	r3, #0
 8001050:	2480      	movs	r4, #128	@ 0x80
 8001052:	4698      	mov	r8, r3
 8001054:	2600      	movs	r6, #0
 8001056:	4b0f      	ldr	r3, [pc, #60]	@ (8001094 <__aeabi_ddiv+0x21c>)
 8001058:	0324      	lsls	r4, r4, #12
 800105a:	e779      	b.n	8000f50 <__aeabi_ddiv+0xd8>
 800105c:	2480      	movs	r4, #128	@ 0x80
 800105e:	465b      	mov	r3, fp
 8001060:	0324      	lsls	r4, r4, #12
 8001062:	431c      	orrs	r4, r3
 8001064:	0324      	lsls	r4, r4, #12
 8001066:	002e      	movs	r6, r5
 8001068:	4690      	mov	r8, r2
 800106a:	4b0a      	ldr	r3, [pc, #40]	@ (8001094 <__aeabi_ddiv+0x21c>)
 800106c:	0b24      	lsrs	r4, r4, #12
 800106e:	e76f      	b.n	8000f50 <__aeabi_ddiv+0xd8>
 8001070:	2480      	movs	r4, #128	@ 0x80
 8001072:	464b      	mov	r3, r9
 8001074:	0324      	lsls	r4, r4, #12
 8001076:	4223      	tst	r3, r4
 8001078:	d002      	beq.n	8001080 <__aeabi_ddiv+0x208>
 800107a:	465b      	mov	r3, fp
 800107c:	4223      	tst	r3, r4
 800107e:	d0f0      	beq.n	8001062 <__aeabi_ddiv+0x1ea>
 8001080:	2480      	movs	r4, #128	@ 0x80
 8001082:	464b      	mov	r3, r9
 8001084:	0324      	lsls	r4, r4, #12
 8001086:	431c      	orrs	r4, r3
 8001088:	0324      	lsls	r4, r4, #12
 800108a:	9e02      	ldr	r6, [sp, #8]
 800108c:	4b01      	ldr	r3, [pc, #4]	@ (8001094 <__aeabi_ddiv+0x21c>)
 800108e:	0b24      	lsrs	r4, r4, #12
 8001090:	e75e      	b.n	8000f50 <__aeabi_ddiv+0xd8>
 8001092:	46c0      	nop			@ (mov r8, r8)
 8001094:	000007ff 	.word	0x000007ff
 8001098:	fffffc01 	.word	0xfffffc01
 800109c:	0800b2d8 	.word	0x0800b2d8
 80010a0:	fffff801 	.word	0xfffff801
 80010a4:	000003f3 	.word	0x000003f3
 80010a8:	fffffc0d 	.word	0xfffffc0d
 80010ac:	45cb      	cmp	fp, r9
 80010ae:	d200      	bcs.n	80010b2 <__aeabi_ddiv+0x23a>
 80010b0:	e0f8      	b.n	80012a4 <__aeabi_ddiv+0x42c>
 80010b2:	d100      	bne.n	80010b6 <__aeabi_ddiv+0x23e>
 80010b4:	e0f3      	b.n	800129e <__aeabi_ddiv+0x426>
 80010b6:	2301      	movs	r3, #1
 80010b8:	425b      	negs	r3, r3
 80010ba:	469c      	mov	ip, r3
 80010bc:	4644      	mov	r4, r8
 80010be:	4648      	mov	r0, r9
 80010c0:	2500      	movs	r5, #0
 80010c2:	44e2      	add	sl, ip
 80010c4:	465b      	mov	r3, fp
 80010c6:	0e17      	lsrs	r7, r2, #24
 80010c8:	021b      	lsls	r3, r3, #8
 80010ca:	431f      	orrs	r7, r3
 80010cc:	0c19      	lsrs	r1, r3, #16
 80010ce:	043b      	lsls	r3, r7, #16
 80010d0:	0212      	lsls	r2, r2, #8
 80010d2:	9700      	str	r7, [sp, #0]
 80010d4:	0c1f      	lsrs	r7, r3, #16
 80010d6:	4691      	mov	r9, r2
 80010d8:	9102      	str	r1, [sp, #8]
 80010da:	9703      	str	r7, [sp, #12]
 80010dc:	f7ff f8be 	bl	800025c <__aeabi_uidivmod>
 80010e0:	0002      	movs	r2, r0
 80010e2:	437a      	muls	r2, r7
 80010e4:	040b      	lsls	r3, r1, #16
 80010e6:	0c21      	lsrs	r1, r4, #16
 80010e8:	4680      	mov	r8, r0
 80010ea:	4319      	orrs	r1, r3
 80010ec:	428a      	cmp	r2, r1
 80010ee:	d909      	bls.n	8001104 <__aeabi_ddiv+0x28c>
 80010f0:	9f00      	ldr	r7, [sp, #0]
 80010f2:	2301      	movs	r3, #1
 80010f4:	46bc      	mov	ip, r7
 80010f6:	425b      	negs	r3, r3
 80010f8:	4461      	add	r1, ip
 80010fa:	469c      	mov	ip, r3
 80010fc:	44e0      	add	r8, ip
 80010fe:	428f      	cmp	r7, r1
 8001100:	d800      	bhi.n	8001104 <__aeabi_ddiv+0x28c>
 8001102:	e15c      	b.n	80013be <__aeabi_ddiv+0x546>
 8001104:	1a88      	subs	r0, r1, r2
 8001106:	9902      	ldr	r1, [sp, #8]
 8001108:	f7ff f8a8 	bl	800025c <__aeabi_uidivmod>
 800110c:	9a03      	ldr	r2, [sp, #12]
 800110e:	0424      	lsls	r4, r4, #16
 8001110:	4342      	muls	r2, r0
 8001112:	0409      	lsls	r1, r1, #16
 8001114:	0c24      	lsrs	r4, r4, #16
 8001116:	0003      	movs	r3, r0
 8001118:	430c      	orrs	r4, r1
 800111a:	42a2      	cmp	r2, r4
 800111c:	d906      	bls.n	800112c <__aeabi_ddiv+0x2b4>
 800111e:	9900      	ldr	r1, [sp, #0]
 8001120:	3b01      	subs	r3, #1
 8001122:	468c      	mov	ip, r1
 8001124:	4464      	add	r4, ip
 8001126:	42a1      	cmp	r1, r4
 8001128:	d800      	bhi.n	800112c <__aeabi_ddiv+0x2b4>
 800112a:	e142      	b.n	80013b2 <__aeabi_ddiv+0x53a>
 800112c:	1aa0      	subs	r0, r4, r2
 800112e:	4642      	mov	r2, r8
 8001130:	0412      	lsls	r2, r2, #16
 8001132:	431a      	orrs	r2, r3
 8001134:	4693      	mov	fp, r2
 8001136:	464b      	mov	r3, r9
 8001138:	4659      	mov	r1, fp
 800113a:	0c1b      	lsrs	r3, r3, #16
 800113c:	001f      	movs	r7, r3
 800113e:	9304      	str	r3, [sp, #16]
 8001140:	040b      	lsls	r3, r1, #16
 8001142:	4649      	mov	r1, r9
 8001144:	0409      	lsls	r1, r1, #16
 8001146:	0c09      	lsrs	r1, r1, #16
 8001148:	000c      	movs	r4, r1
 800114a:	0c1b      	lsrs	r3, r3, #16
 800114c:	435c      	muls	r4, r3
 800114e:	0c12      	lsrs	r2, r2, #16
 8001150:	437b      	muls	r3, r7
 8001152:	4688      	mov	r8, r1
 8001154:	4351      	muls	r1, r2
 8001156:	437a      	muls	r2, r7
 8001158:	0c27      	lsrs	r7, r4, #16
 800115a:	46bc      	mov	ip, r7
 800115c:	185b      	adds	r3, r3, r1
 800115e:	4463      	add	r3, ip
 8001160:	4299      	cmp	r1, r3
 8001162:	d903      	bls.n	800116c <__aeabi_ddiv+0x2f4>
 8001164:	2180      	movs	r1, #128	@ 0x80
 8001166:	0249      	lsls	r1, r1, #9
 8001168:	468c      	mov	ip, r1
 800116a:	4462      	add	r2, ip
 800116c:	0c19      	lsrs	r1, r3, #16
 800116e:	0424      	lsls	r4, r4, #16
 8001170:	041b      	lsls	r3, r3, #16
 8001172:	0c24      	lsrs	r4, r4, #16
 8001174:	188a      	adds	r2, r1, r2
 8001176:	191c      	adds	r4, r3, r4
 8001178:	4290      	cmp	r0, r2
 800117a:	d302      	bcc.n	8001182 <__aeabi_ddiv+0x30a>
 800117c:	d116      	bne.n	80011ac <__aeabi_ddiv+0x334>
 800117e:	42a5      	cmp	r5, r4
 8001180:	d214      	bcs.n	80011ac <__aeabi_ddiv+0x334>
 8001182:	465b      	mov	r3, fp
 8001184:	9f00      	ldr	r7, [sp, #0]
 8001186:	3b01      	subs	r3, #1
 8001188:	444d      	add	r5, r9
 800118a:	9305      	str	r3, [sp, #20]
 800118c:	454d      	cmp	r5, r9
 800118e:	419b      	sbcs	r3, r3
 8001190:	46bc      	mov	ip, r7
 8001192:	425b      	negs	r3, r3
 8001194:	4463      	add	r3, ip
 8001196:	18c0      	adds	r0, r0, r3
 8001198:	4287      	cmp	r7, r0
 800119a:	d300      	bcc.n	800119e <__aeabi_ddiv+0x326>
 800119c:	e102      	b.n	80013a4 <__aeabi_ddiv+0x52c>
 800119e:	4282      	cmp	r2, r0
 80011a0:	d900      	bls.n	80011a4 <__aeabi_ddiv+0x32c>
 80011a2:	e129      	b.n	80013f8 <__aeabi_ddiv+0x580>
 80011a4:	d100      	bne.n	80011a8 <__aeabi_ddiv+0x330>
 80011a6:	e124      	b.n	80013f2 <__aeabi_ddiv+0x57a>
 80011a8:	9b05      	ldr	r3, [sp, #20]
 80011aa:	469b      	mov	fp, r3
 80011ac:	1b2c      	subs	r4, r5, r4
 80011ae:	42a5      	cmp	r5, r4
 80011b0:	41ad      	sbcs	r5, r5
 80011b2:	9b00      	ldr	r3, [sp, #0]
 80011b4:	1a80      	subs	r0, r0, r2
 80011b6:	426d      	negs	r5, r5
 80011b8:	1b40      	subs	r0, r0, r5
 80011ba:	4283      	cmp	r3, r0
 80011bc:	d100      	bne.n	80011c0 <__aeabi_ddiv+0x348>
 80011be:	e10f      	b.n	80013e0 <__aeabi_ddiv+0x568>
 80011c0:	9902      	ldr	r1, [sp, #8]
 80011c2:	f7ff f84b 	bl	800025c <__aeabi_uidivmod>
 80011c6:	9a03      	ldr	r2, [sp, #12]
 80011c8:	040b      	lsls	r3, r1, #16
 80011ca:	4342      	muls	r2, r0
 80011cc:	0c21      	lsrs	r1, r4, #16
 80011ce:	0005      	movs	r5, r0
 80011d0:	4319      	orrs	r1, r3
 80011d2:	428a      	cmp	r2, r1
 80011d4:	d900      	bls.n	80011d8 <__aeabi_ddiv+0x360>
 80011d6:	e0cb      	b.n	8001370 <__aeabi_ddiv+0x4f8>
 80011d8:	1a88      	subs	r0, r1, r2
 80011da:	9902      	ldr	r1, [sp, #8]
 80011dc:	f7ff f83e 	bl	800025c <__aeabi_uidivmod>
 80011e0:	9a03      	ldr	r2, [sp, #12]
 80011e2:	0424      	lsls	r4, r4, #16
 80011e4:	4342      	muls	r2, r0
 80011e6:	0409      	lsls	r1, r1, #16
 80011e8:	0c24      	lsrs	r4, r4, #16
 80011ea:	0003      	movs	r3, r0
 80011ec:	430c      	orrs	r4, r1
 80011ee:	42a2      	cmp	r2, r4
 80011f0:	d900      	bls.n	80011f4 <__aeabi_ddiv+0x37c>
 80011f2:	e0ca      	b.n	800138a <__aeabi_ddiv+0x512>
 80011f4:	4641      	mov	r1, r8
 80011f6:	1aa4      	subs	r4, r4, r2
 80011f8:	042a      	lsls	r2, r5, #16
 80011fa:	431a      	orrs	r2, r3
 80011fc:	9f04      	ldr	r7, [sp, #16]
 80011fe:	0413      	lsls	r3, r2, #16
 8001200:	0c1b      	lsrs	r3, r3, #16
 8001202:	4359      	muls	r1, r3
 8001204:	4640      	mov	r0, r8
 8001206:	437b      	muls	r3, r7
 8001208:	469c      	mov	ip, r3
 800120a:	0c15      	lsrs	r5, r2, #16
 800120c:	4368      	muls	r0, r5
 800120e:	0c0b      	lsrs	r3, r1, #16
 8001210:	4484      	add	ip, r0
 8001212:	4463      	add	r3, ip
 8001214:	437d      	muls	r5, r7
 8001216:	4298      	cmp	r0, r3
 8001218:	d903      	bls.n	8001222 <__aeabi_ddiv+0x3aa>
 800121a:	2080      	movs	r0, #128	@ 0x80
 800121c:	0240      	lsls	r0, r0, #9
 800121e:	4684      	mov	ip, r0
 8001220:	4465      	add	r5, ip
 8001222:	0c18      	lsrs	r0, r3, #16
 8001224:	0409      	lsls	r1, r1, #16
 8001226:	041b      	lsls	r3, r3, #16
 8001228:	0c09      	lsrs	r1, r1, #16
 800122a:	1940      	adds	r0, r0, r5
 800122c:	185b      	adds	r3, r3, r1
 800122e:	4284      	cmp	r4, r0
 8001230:	d327      	bcc.n	8001282 <__aeabi_ddiv+0x40a>
 8001232:	d023      	beq.n	800127c <__aeabi_ddiv+0x404>
 8001234:	2301      	movs	r3, #1
 8001236:	0035      	movs	r5, r6
 8001238:	431a      	orrs	r2, r3
 800123a:	4b94      	ldr	r3, [pc, #592]	@ (800148c <__aeabi_ddiv+0x614>)
 800123c:	4453      	add	r3, sl
 800123e:	2b00      	cmp	r3, #0
 8001240:	dd60      	ble.n	8001304 <__aeabi_ddiv+0x48c>
 8001242:	0751      	lsls	r1, r2, #29
 8001244:	d000      	beq.n	8001248 <__aeabi_ddiv+0x3d0>
 8001246:	e086      	b.n	8001356 <__aeabi_ddiv+0x4de>
 8001248:	002e      	movs	r6, r5
 800124a:	08d1      	lsrs	r1, r2, #3
 800124c:	465a      	mov	r2, fp
 800124e:	01d2      	lsls	r2, r2, #7
 8001250:	d506      	bpl.n	8001260 <__aeabi_ddiv+0x3e8>
 8001252:	465a      	mov	r2, fp
 8001254:	4b8e      	ldr	r3, [pc, #568]	@ (8001490 <__aeabi_ddiv+0x618>)
 8001256:	401a      	ands	r2, r3
 8001258:	2380      	movs	r3, #128	@ 0x80
 800125a:	4693      	mov	fp, r2
 800125c:	00db      	lsls	r3, r3, #3
 800125e:	4453      	add	r3, sl
 8001260:	4a8c      	ldr	r2, [pc, #560]	@ (8001494 <__aeabi_ddiv+0x61c>)
 8001262:	4293      	cmp	r3, r2
 8001264:	dd00      	ble.n	8001268 <__aeabi_ddiv+0x3f0>
 8001266:	e680      	b.n	8000f6a <__aeabi_ddiv+0xf2>
 8001268:	465a      	mov	r2, fp
 800126a:	0752      	lsls	r2, r2, #29
 800126c:	430a      	orrs	r2, r1
 800126e:	4690      	mov	r8, r2
 8001270:	465a      	mov	r2, fp
 8001272:	055b      	lsls	r3, r3, #21
 8001274:	0254      	lsls	r4, r2, #9
 8001276:	0b24      	lsrs	r4, r4, #12
 8001278:	0d5b      	lsrs	r3, r3, #21
 800127a:	e669      	b.n	8000f50 <__aeabi_ddiv+0xd8>
 800127c:	0035      	movs	r5, r6
 800127e:	2b00      	cmp	r3, #0
 8001280:	d0db      	beq.n	800123a <__aeabi_ddiv+0x3c2>
 8001282:	9d00      	ldr	r5, [sp, #0]
 8001284:	1e51      	subs	r1, r2, #1
 8001286:	46ac      	mov	ip, r5
 8001288:	4464      	add	r4, ip
 800128a:	42ac      	cmp	r4, r5
 800128c:	d200      	bcs.n	8001290 <__aeabi_ddiv+0x418>
 800128e:	e09e      	b.n	80013ce <__aeabi_ddiv+0x556>
 8001290:	4284      	cmp	r4, r0
 8001292:	d200      	bcs.n	8001296 <__aeabi_ddiv+0x41e>
 8001294:	e0e1      	b.n	800145a <__aeabi_ddiv+0x5e2>
 8001296:	d100      	bne.n	800129a <__aeabi_ddiv+0x422>
 8001298:	e0ee      	b.n	8001478 <__aeabi_ddiv+0x600>
 800129a:	000a      	movs	r2, r1
 800129c:	e7ca      	b.n	8001234 <__aeabi_ddiv+0x3bc>
 800129e:	4542      	cmp	r2, r8
 80012a0:	d900      	bls.n	80012a4 <__aeabi_ddiv+0x42c>
 80012a2:	e708      	b.n	80010b6 <__aeabi_ddiv+0x23e>
 80012a4:	464b      	mov	r3, r9
 80012a6:	07dc      	lsls	r4, r3, #31
 80012a8:	0858      	lsrs	r0, r3, #1
 80012aa:	4643      	mov	r3, r8
 80012ac:	085b      	lsrs	r3, r3, #1
 80012ae:	431c      	orrs	r4, r3
 80012b0:	4643      	mov	r3, r8
 80012b2:	07dd      	lsls	r5, r3, #31
 80012b4:	e706      	b.n	80010c4 <__aeabi_ddiv+0x24c>
 80012b6:	f001 f9b9 	bl	800262c <__clzsi2>
 80012ba:	2315      	movs	r3, #21
 80012bc:	469c      	mov	ip, r3
 80012be:	4484      	add	ip, r0
 80012c0:	0002      	movs	r2, r0
 80012c2:	4663      	mov	r3, ip
 80012c4:	3220      	adds	r2, #32
 80012c6:	2b1c      	cmp	r3, #28
 80012c8:	dc00      	bgt.n	80012cc <__aeabi_ddiv+0x454>
 80012ca:	e692      	b.n	8000ff2 <__aeabi_ddiv+0x17a>
 80012cc:	0023      	movs	r3, r4
 80012ce:	3808      	subs	r0, #8
 80012d0:	4083      	lsls	r3, r0
 80012d2:	4699      	mov	r9, r3
 80012d4:	2300      	movs	r3, #0
 80012d6:	4698      	mov	r8, r3
 80012d8:	e69a      	b.n	8001010 <__aeabi_ddiv+0x198>
 80012da:	f001 f9a7 	bl	800262c <__clzsi2>
 80012de:	0002      	movs	r2, r0
 80012e0:	0003      	movs	r3, r0
 80012e2:	3215      	adds	r2, #21
 80012e4:	3320      	adds	r3, #32
 80012e6:	2a1c      	cmp	r2, #28
 80012e8:	dc00      	bgt.n	80012ec <__aeabi_ddiv+0x474>
 80012ea:	e65f      	b.n	8000fac <__aeabi_ddiv+0x134>
 80012ec:	9900      	ldr	r1, [sp, #0]
 80012ee:	3808      	subs	r0, #8
 80012f0:	4081      	lsls	r1, r0
 80012f2:	2200      	movs	r2, #0
 80012f4:	468b      	mov	fp, r1
 80012f6:	e666      	b.n	8000fc6 <__aeabi_ddiv+0x14e>
 80012f8:	2200      	movs	r2, #0
 80012fa:	002e      	movs	r6, r5
 80012fc:	2400      	movs	r4, #0
 80012fe:	4690      	mov	r8, r2
 8001300:	4b65      	ldr	r3, [pc, #404]	@ (8001498 <__aeabi_ddiv+0x620>)
 8001302:	e625      	b.n	8000f50 <__aeabi_ddiv+0xd8>
 8001304:	002e      	movs	r6, r5
 8001306:	2101      	movs	r1, #1
 8001308:	1ac9      	subs	r1, r1, r3
 800130a:	2938      	cmp	r1, #56	@ 0x38
 800130c:	dd00      	ble.n	8001310 <__aeabi_ddiv+0x498>
 800130e:	e61b      	b.n	8000f48 <__aeabi_ddiv+0xd0>
 8001310:	291f      	cmp	r1, #31
 8001312:	dc7e      	bgt.n	8001412 <__aeabi_ddiv+0x59a>
 8001314:	4861      	ldr	r0, [pc, #388]	@ (800149c <__aeabi_ddiv+0x624>)
 8001316:	0014      	movs	r4, r2
 8001318:	4450      	add	r0, sl
 800131a:	465b      	mov	r3, fp
 800131c:	4082      	lsls	r2, r0
 800131e:	4083      	lsls	r3, r0
 8001320:	40cc      	lsrs	r4, r1
 8001322:	1e50      	subs	r0, r2, #1
 8001324:	4182      	sbcs	r2, r0
 8001326:	4323      	orrs	r3, r4
 8001328:	431a      	orrs	r2, r3
 800132a:	465b      	mov	r3, fp
 800132c:	40cb      	lsrs	r3, r1
 800132e:	0751      	lsls	r1, r2, #29
 8001330:	d009      	beq.n	8001346 <__aeabi_ddiv+0x4ce>
 8001332:	210f      	movs	r1, #15
 8001334:	4011      	ands	r1, r2
 8001336:	2904      	cmp	r1, #4
 8001338:	d005      	beq.n	8001346 <__aeabi_ddiv+0x4ce>
 800133a:	1d11      	adds	r1, r2, #4
 800133c:	4291      	cmp	r1, r2
 800133e:	4192      	sbcs	r2, r2
 8001340:	4252      	negs	r2, r2
 8001342:	189b      	adds	r3, r3, r2
 8001344:	000a      	movs	r2, r1
 8001346:	0219      	lsls	r1, r3, #8
 8001348:	d400      	bmi.n	800134c <__aeabi_ddiv+0x4d4>
 800134a:	e09b      	b.n	8001484 <__aeabi_ddiv+0x60c>
 800134c:	2200      	movs	r2, #0
 800134e:	2301      	movs	r3, #1
 8001350:	2400      	movs	r4, #0
 8001352:	4690      	mov	r8, r2
 8001354:	e5fc      	b.n	8000f50 <__aeabi_ddiv+0xd8>
 8001356:	210f      	movs	r1, #15
 8001358:	4011      	ands	r1, r2
 800135a:	2904      	cmp	r1, #4
 800135c:	d100      	bne.n	8001360 <__aeabi_ddiv+0x4e8>
 800135e:	e773      	b.n	8001248 <__aeabi_ddiv+0x3d0>
 8001360:	1d11      	adds	r1, r2, #4
 8001362:	4291      	cmp	r1, r2
 8001364:	4192      	sbcs	r2, r2
 8001366:	4252      	negs	r2, r2
 8001368:	002e      	movs	r6, r5
 800136a:	08c9      	lsrs	r1, r1, #3
 800136c:	4493      	add	fp, r2
 800136e:	e76d      	b.n	800124c <__aeabi_ddiv+0x3d4>
 8001370:	9b00      	ldr	r3, [sp, #0]
 8001372:	3d01      	subs	r5, #1
 8001374:	469c      	mov	ip, r3
 8001376:	4461      	add	r1, ip
 8001378:	428b      	cmp	r3, r1
 800137a:	d900      	bls.n	800137e <__aeabi_ddiv+0x506>
 800137c:	e72c      	b.n	80011d8 <__aeabi_ddiv+0x360>
 800137e:	428a      	cmp	r2, r1
 8001380:	d800      	bhi.n	8001384 <__aeabi_ddiv+0x50c>
 8001382:	e729      	b.n	80011d8 <__aeabi_ddiv+0x360>
 8001384:	1e85      	subs	r5, r0, #2
 8001386:	4461      	add	r1, ip
 8001388:	e726      	b.n	80011d8 <__aeabi_ddiv+0x360>
 800138a:	9900      	ldr	r1, [sp, #0]
 800138c:	3b01      	subs	r3, #1
 800138e:	468c      	mov	ip, r1
 8001390:	4464      	add	r4, ip
 8001392:	42a1      	cmp	r1, r4
 8001394:	d900      	bls.n	8001398 <__aeabi_ddiv+0x520>
 8001396:	e72d      	b.n	80011f4 <__aeabi_ddiv+0x37c>
 8001398:	42a2      	cmp	r2, r4
 800139a:	d800      	bhi.n	800139e <__aeabi_ddiv+0x526>
 800139c:	e72a      	b.n	80011f4 <__aeabi_ddiv+0x37c>
 800139e:	1e83      	subs	r3, r0, #2
 80013a0:	4464      	add	r4, ip
 80013a2:	e727      	b.n	80011f4 <__aeabi_ddiv+0x37c>
 80013a4:	4287      	cmp	r7, r0
 80013a6:	d000      	beq.n	80013aa <__aeabi_ddiv+0x532>
 80013a8:	e6fe      	b.n	80011a8 <__aeabi_ddiv+0x330>
 80013aa:	45a9      	cmp	r9, r5
 80013ac:	d900      	bls.n	80013b0 <__aeabi_ddiv+0x538>
 80013ae:	e6fb      	b.n	80011a8 <__aeabi_ddiv+0x330>
 80013b0:	e6f5      	b.n	800119e <__aeabi_ddiv+0x326>
 80013b2:	42a2      	cmp	r2, r4
 80013b4:	d800      	bhi.n	80013b8 <__aeabi_ddiv+0x540>
 80013b6:	e6b9      	b.n	800112c <__aeabi_ddiv+0x2b4>
 80013b8:	1e83      	subs	r3, r0, #2
 80013ba:	4464      	add	r4, ip
 80013bc:	e6b6      	b.n	800112c <__aeabi_ddiv+0x2b4>
 80013be:	428a      	cmp	r2, r1
 80013c0:	d800      	bhi.n	80013c4 <__aeabi_ddiv+0x54c>
 80013c2:	e69f      	b.n	8001104 <__aeabi_ddiv+0x28c>
 80013c4:	46bc      	mov	ip, r7
 80013c6:	1e83      	subs	r3, r0, #2
 80013c8:	4698      	mov	r8, r3
 80013ca:	4461      	add	r1, ip
 80013cc:	e69a      	b.n	8001104 <__aeabi_ddiv+0x28c>
 80013ce:	000a      	movs	r2, r1
 80013d0:	4284      	cmp	r4, r0
 80013d2:	d000      	beq.n	80013d6 <__aeabi_ddiv+0x55e>
 80013d4:	e72e      	b.n	8001234 <__aeabi_ddiv+0x3bc>
 80013d6:	454b      	cmp	r3, r9
 80013d8:	d000      	beq.n	80013dc <__aeabi_ddiv+0x564>
 80013da:	e72b      	b.n	8001234 <__aeabi_ddiv+0x3bc>
 80013dc:	0035      	movs	r5, r6
 80013de:	e72c      	b.n	800123a <__aeabi_ddiv+0x3c2>
 80013e0:	4b2a      	ldr	r3, [pc, #168]	@ (800148c <__aeabi_ddiv+0x614>)
 80013e2:	4a2f      	ldr	r2, [pc, #188]	@ (80014a0 <__aeabi_ddiv+0x628>)
 80013e4:	4453      	add	r3, sl
 80013e6:	4592      	cmp	sl, r2
 80013e8:	db43      	blt.n	8001472 <__aeabi_ddiv+0x5fa>
 80013ea:	2201      	movs	r2, #1
 80013ec:	2100      	movs	r1, #0
 80013ee:	4493      	add	fp, r2
 80013f0:	e72c      	b.n	800124c <__aeabi_ddiv+0x3d4>
 80013f2:	42ac      	cmp	r4, r5
 80013f4:	d800      	bhi.n	80013f8 <__aeabi_ddiv+0x580>
 80013f6:	e6d7      	b.n	80011a8 <__aeabi_ddiv+0x330>
 80013f8:	2302      	movs	r3, #2
 80013fa:	425b      	negs	r3, r3
 80013fc:	469c      	mov	ip, r3
 80013fe:	9900      	ldr	r1, [sp, #0]
 8001400:	444d      	add	r5, r9
 8001402:	454d      	cmp	r5, r9
 8001404:	419b      	sbcs	r3, r3
 8001406:	44e3      	add	fp, ip
 8001408:	468c      	mov	ip, r1
 800140a:	425b      	negs	r3, r3
 800140c:	4463      	add	r3, ip
 800140e:	18c0      	adds	r0, r0, r3
 8001410:	e6cc      	b.n	80011ac <__aeabi_ddiv+0x334>
 8001412:	201f      	movs	r0, #31
 8001414:	4240      	negs	r0, r0
 8001416:	1ac3      	subs	r3, r0, r3
 8001418:	4658      	mov	r0, fp
 800141a:	40d8      	lsrs	r0, r3
 800141c:	2920      	cmp	r1, #32
 800141e:	d004      	beq.n	800142a <__aeabi_ddiv+0x5b2>
 8001420:	4659      	mov	r1, fp
 8001422:	4b20      	ldr	r3, [pc, #128]	@ (80014a4 <__aeabi_ddiv+0x62c>)
 8001424:	4453      	add	r3, sl
 8001426:	4099      	lsls	r1, r3
 8001428:	430a      	orrs	r2, r1
 800142a:	1e53      	subs	r3, r2, #1
 800142c:	419a      	sbcs	r2, r3
 800142e:	2307      	movs	r3, #7
 8001430:	0019      	movs	r1, r3
 8001432:	4302      	orrs	r2, r0
 8001434:	2400      	movs	r4, #0
 8001436:	4011      	ands	r1, r2
 8001438:	4213      	tst	r3, r2
 800143a:	d009      	beq.n	8001450 <__aeabi_ddiv+0x5d8>
 800143c:	3308      	adds	r3, #8
 800143e:	4013      	ands	r3, r2
 8001440:	2b04      	cmp	r3, #4
 8001442:	d01d      	beq.n	8001480 <__aeabi_ddiv+0x608>
 8001444:	1d13      	adds	r3, r2, #4
 8001446:	4293      	cmp	r3, r2
 8001448:	4189      	sbcs	r1, r1
 800144a:	001a      	movs	r2, r3
 800144c:	4249      	negs	r1, r1
 800144e:	0749      	lsls	r1, r1, #29
 8001450:	08d2      	lsrs	r2, r2, #3
 8001452:	430a      	orrs	r2, r1
 8001454:	4690      	mov	r8, r2
 8001456:	2300      	movs	r3, #0
 8001458:	e57a      	b.n	8000f50 <__aeabi_ddiv+0xd8>
 800145a:	4649      	mov	r1, r9
 800145c:	9f00      	ldr	r7, [sp, #0]
 800145e:	004d      	lsls	r5, r1, #1
 8001460:	454d      	cmp	r5, r9
 8001462:	4189      	sbcs	r1, r1
 8001464:	46bc      	mov	ip, r7
 8001466:	4249      	negs	r1, r1
 8001468:	4461      	add	r1, ip
 800146a:	46a9      	mov	r9, r5
 800146c:	3a02      	subs	r2, #2
 800146e:	1864      	adds	r4, r4, r1
 8001470:	e7ae      	b.n	80013d0 <__aeabi_ddiv+0x558>
 8001472:	2201      	movs	r2, #1
 8001474:	4252      	negs	r2, r2
 8001476:	e746      	b.n	8001306 <__aeabi_ddiv+0x48e>
 8001478:	4599      	cmp	r9, r3
 800147a:	d3ee      	bcc.n	800145a <__aeabi_ddiv+0x5e2>
 800147c:	000a      	movs	r2, r1
 800147e:	e7aa      	b.n	80013d6 <__aeabi_ddiv+0x55e>
 8001480:	2100      	movs	r1, #0
 8001482:	e7e5      	b.n	8001450 <__aeabi_ddiv+0x5d8>
 8001484:	0759      	lsls	r1, r3, #29
 8001486:	025b      	lsls	r3, r3, #9
 8001488:	0b1c      	lsrs	r4, r3, #12
 800148a:	e7e1      	b.n	8001450 <__aeabi_ddiv+0x5d8>
 800148c:	000003ff 	.word	0x000003ff
 8001490:	feffffff 	.word	0xfeffffff
 8001494:	000007fe 	.word	0x000007fe
 8001498:	000007ff 	.word	0x000007ff
 800149c:	0000041e 	.word	0x0000041e
 80014a0:	fffffc02 	.word	0xfffffc02
 80014a4:	0000043e 	.word	0x0000043e

080014a8 <__eqdf2>:
 80014a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014aa:	4657      	mov	r7, sl
 80014ac:	46de      	mov	lr, fp
 80014ae:	464e      	mov	r6, r9
 80014b0:	4645      	mov	r5, r8
 80014b2:	b5e0      	push	{r5, r6, r7, lr}
 80014b4:	000d      	movs	r5, r1
 80014b6:	0004      	movs	r4, r0
 80014b8:	0fe8      	lsrs	r0, r5, #31
 80014ba:	4683      	mov	fp, r0
 80014bc:	0309      	lsls	r1, r1, #12
 80014be:	0fd8      	lsrs	r0, r3, #31
 80014c0:	0b09      	lsrs	r1, r1, #12
 80014c2:	4682      	mov	sl, r0
 80014c4:	4819      	ldr	r0, [pc, #100]	@ (800152c <__eqdf2+0x84>)
 80014c6:	468c      	mov	ip, r1
 80014c8:	031f      	lsls	r7, r3, #12
 80014ca:	0069      	lsls	r1, r5, #1
 80014cc:	005e      	lsls	r6, r3, #1
 80014ce:	0d49      	lsrs	r1, r1, #21
 80014d0:	0b3f      	lsrs	r7, r7, #12
 80014d2:	0d76      	lsrs	r6, r6, #21
 80014d4:	4281      	cmp	r1, r0
 80014d6:	d018      	beq.n	800150a <__eqdf2+0x62>
 80014d8:	4286      	cmp	r6, r0
 80014da:	d00f      	beq.n	80014fc <__eqdf2+0x54>
 80014dc:	2001      	movs	r0, #1
 80014de:	42b1      	cmp	r1, r6
 80014e0:	d10d      	bne.n	80014fe <__eqdf2+0x56>
 80014e2:	45bc      	cmp	ip, r7
 80014e4:	d10b      	bne.n	80014fe <__eqdf2+0x56>
 80014e6:	4294      	cmp	r4, r2
 80014e8:	d109      	bne.n	80014fe <__eqdf2+0x56>
 80014ea:	45d3      	cmp	fp, sl
 80014ec:	d01c      	beq.n	8001528 <__eqdf2+0x80>
 80014ee:	2900      	cmp	r1, #0
 80014f0:	d105      	bne.n	80014fe <__eqdf2+0x56>
 80014f2:	4660      	mov	r0, ip
 80014f4:	4320      	orrs	r0, r4
 80014f6:	1e43      	subs	r3, r0, #1
 80014f8:	4198      	sbcs	r0, r3
 80014fa:	e000      	b.n	80014fe <__eqdf2+0x56>
 80014fc:	2001      	movs	r0, #1
 80014fe:	bcf0      	pop	{r4, r5, r6, r7}
 8001500:	46bb      	mov	fp, r7
 8001502:	46b2      	mov	sl, r6
 8001504:	46a9      	mov	r9, r5
 8001506:	46a0      	mov	r8, r4
 8001508:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800150a:	2001      	movs	r0, #1
 800150c:	428e      	cmp	r6, r1
 800150e:	d1f6      	bne.n	80014fe <__eqdf2+0x56>
 8001510:	4661      	mov	r1, ip
 8001512:	4339      	orrs	r1, r7
 8001514:	000f      	movs	r7, r1
 8001516:	4317      	orrs	r7, r2
 8001518:	4327      	orrs	r7, r4
 800151a:	d1f0      	bne.n	80014fe <__eqdf2+0x56>
 800151c:	465b      	mov	r3, fp
 800151e:	4652      	mov	r2, sl
 8001520:	1a98      	subs	r0, r3, r2
 8001522:	1e43      	subs	r3, r0, #1
 8001524:	4198      	sbcs	r0, r3
 8001526:	e7ea      	b.n	80014fe <__eqdf2+0x56>
 8001528:	2000      	movs	r0, #0
 800152a:	e7e8      	b.n	80014fe <__eqdf2+0x56>
 800152c:	000007ff 	.word	0x000007ff

08001530 <__gedf2>:
 8001530:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001532:	4657      	mov	r7, sl
 8001534:	464e      	mov	r6, r9
 8001536:	4645      	mov	r5, r8
 8001538:	46de      	mov	lr, fp
 800153a:	b5e0      	push	{r5, r6, r7, lr}
 800153c:	000d      	movs	r5, r1
 800153e:	030e      	lsls	r6, r1, #12
 8001540:	0049      	lsls	r1, r1, #1
 8001542:	0d49      	lsrs	r1, r1, #21
 8001544:	468a      	mov	sl, r1
 8001546:	0fdf      	lsrs	r7, r3, #31
 8001548:	0fe9      	lsrs	r1, r5, #31
 800154a:	46bc      	mov	ip, r7
 800154c:	b083      	sub	sp, #12
 800154e:	4f2f      	ldr	r7, [pc, #188]	@ (800160c <__gedf2+0xdc>)
 8001550:	0004      	movs	r4, r0
 8001552:	4680      	mov	r8, r0
 8001554:	9101      	str	r1, [sp, #4]
 8001556:	0058      	lsls	r0, r3, #1
 8001558:	0319      	lsls	r1, r3, #12
 800155a:	4691      	mov	r9, r2
 800155c:	0b36      	lsrs	r6, r6, #12
 800155e:	0b09      	lsrs	r1, r1, #12
 8001560:	0d40      	lsrs	r0, r0, #21
 8001562:	45ba      	cmp	sl, r7
 8001564:	d01d      	beq.n	80015a2 <__gedf2+0x72>
 8001566:	42b8      	cmp	r0, r7
 8001568:	d00d      	beq.n	8001586 <__gedf2+0x56>
 800156a:	4657      	mov	r7, sl
 800156c:	2f00      	cmp	r7, #0
 800156e:	d12a      	bne.n	80015c6 <__gedf2+0x96>
 8001570:	4334      	orrs	r4, r6
 8001572:	2800      	cmp	r0, #0
 8001574:	d124      	bne.n	80015c0 <__gedf2+0x90>
 8001576:	430a      	orrs	r2, r1
 8001578:	d036      	beq.n	80015e8 <__gedf2+0xb8>
 800157a:	2c00      	cmp	r4, #0
 800157c:	d141      	bne.n	8001602 <__gedf2+0xd2>
 800157e:	4663      	mov	r3, ip
 8001580:	0058      	lsls	r0, r3, #1
 8001582:	3801      	subs	r0, #1
 8001584:	e015      	b.n	80015b2 <__gedf2+0x82>
 8001586:	4311      	orrs	r1, r2
 8001588:	d138      	bne.n	80015fc <__gedf2+0xcc>
 800158a:	4653      	mov	r3, sl
 800158c:	2b00      	cmp	r3, #0
 800158e:	d101      	bne.n	8001594 <__gedf2+0x64>
 8001590:	4326      	orrs	r6, r4
 8001592:	d0f4      	beq.n	800157e <__gedf2+0x4e>
 8001594:	9b01      	ldr	r3, [sp, #4]
 8001596:	4563      	cmp	r3, ip
 8001598:	d107      	bne.n	80015aa <__gedf2+0x7a>
 800159a:	9b01      	ldr	r3, [sp, #4]
 800159c:	0058      	lsls	r0, r3, #1
 800159e:	3801      	subs	r0, #1
 80015a0:	e007      	b.n	80015b2 <__gedf2+0x82>
 80015a2:	4326      	orrs	r6, r4
 80015a4:	d12a      	bne.n	80015fc <__gedf2+0xcc>
 80015a6:	4550      	cmp	r0, sl
 80015a8:	d021      	beq.n	80015ee <__gedf2+0xbe>
 80015aa:	2001      	movs	r0, #1
 80015ac:	9b01      	ldr	r3, [sp, #4]
 80015ae:	425f      	negs	r7, r3
 80015b0:	4338      	orrs	r0, r7
 80015b2:	b003      	add	sp, #12
 80015b4:	bcf0      	pop	{r4, r5, r6, r7}
 80015b6:	46bb      	mov	fp, r7
 80015b8:	46b2      	mov	sl, r6
 80015ba:	46a9      	mov	r9, r5
 80015bc:	46a0      	mov	r8, r4
 80015be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015c0:	2c00      	cmp	r4, #0
 80015c2:	d0dc      	beq.n	800157e <__gedf2+0x4e>
 80015c4:	e7e6      	b.n	8001594 <__gedf2+0x64>
 80015c6:	2800      	cmp	r0, #0
 80015c8:	d0ef      	beq.n	80015aa <__gedf2+0x7a>
 80015ca:	9b01      	ldr	r3, [sp, #4]
 80015cc:	4563      	cmp	r3, ip
 80015ce:	d1ec      	bne.n	80015aa <__gedf2+0x7a>
 80015d0:	4582      	cmp	sl, r0
 80015d2:	dcea      	bgt.n	80015aa <__gedf2+0x7a>
 80015d4:	dbe1      	blt.n	800159a <__gedf2+0x6a>
 80015d6:	428e      	cmp	r6, r1
 80015d8:	d8e7      	bhi.n	80015aa <__gedf2+0x7a>
 80015da:	d1de      	bne.n	800159a <__gedf2+0x6a>
 80015dc:	45c8      	cmp	r8, r9
 80015de:	d8e4      	bhi.n	80015aa <__gedf2+0x7a>
 80015e0:	2000      	movs	r0, #0
 80015e2:	45c8      	cmp	r8, r9
 80015e4:	d2e5      	bcs.n	80015b2 <__gedf2+0x82>
 80015e6:	e7d8      	b.n	800159a <__gedf2+0x6a>
 80015e8:	2c00      	cmp	r4, #0
 80015ea:	d0e2      	beq.n	80015b2 <__gedf2+0x82>
 80015ec:	e7dd      	b.n	80015aa <__gedf2+0x7a>
 80015ee:	4311      	orrs	r1, r2
 80015f0:	d104      	bne.n	80015fc <__gedf2+0xcc>
 80015f2:	9b01      	ldr	r3, [sp, #4]
 80015f4:	4563      	cmp	r3, ip
 80015f6:	d1d8      	bne.n	80015aa <__gedf2+0x7a>
 80015f8:	2000      	movs	r0, #0
 80015fa:	e7da      	b.n	80015b2 <__gedf2+0x82>
 80015fc:	2002      	movs	r0, #2
 80015fe:	4240      	negs	r0, r0
 8001600:	e7d7      	b.n	80015b2 <__gedf2+0x82>
 8001602:	9b01      	ldr	r3, [sp, #4]
 8001604:	4563      	cmp	r3, ip
 8001606:	d0e6      	beq.n	80015d6 <__gedf2+0xa6>
 8001608:	e7cf      	b.n	80015aa <__gedf2+0x7a>
 800160a:	46c0      	nop			@ (mov r8, r8)
 800160c:	000007ff 	.word	0x000007ff

08001610 <__ledf2>:
 8001610:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001612:	4657      	mov	r7, sl
 8001614:	464e      	mov	r6, r9
 8001616:	4645      	mov	r5, r8
 8001618:	46de      	mov	lr, fp
 800161a:	b5e0      	push	{r5, r6, r7, lr}
 800161c:	000d      	movs	r5, r1
 800161e:	030e      	lsls	r6, r1, #12
 8001620:	0049      	lsls	r1, r1, #1
 8001622:	0d49      	lsrs	r1, r1, #21
 8001624:	468a      	mov	sl, r1
 8001626:	0fdf      	lsrs	r7, r3, #31
 8001628:	0fe9      	lsrs	r1, r5, #31
 800162a:	46bc      	mov	ip, r7
 800162c:	b083      	sub	sp, #12
 800162e:	4f2e      	ldr	r7, [pc, #184]	@ (80016e8 <__ledf2+0xd8>)
 8001630:	0004      	movs	r4, r0
 8001632:	4680      	mov	r8, r0
 8001634:	9101      	str	r1, [sp, #4]
 8001636:	0058      	lsls	r0, r3, #1
 8001638:	0319      	lsls	r1, r3, #12
 800163a:	4691      	mov	r9, r2
 800163c:	0b36      	lsrs	r6, r6, #12
 800163e:	0b09      	lsrs	r1, r1, #12
 8001640:	0d40      	lsrs	r0, r0, #21
 8001642:	45ba      	cmp	sl, r7
 8001644:	d01e      	beq.n	8001684 <__ledf2+0x74>
 8001646:	42b8      	cmp	r0, r7
 8001648:	d00d      	beq.n	8001666 <__ledf2+0x56>
 800164a:	4657      	mov	r7, sl
 800164c:	2f00      	cmp	r7, #0
 800164e:	d127      	bne.n	80016a0 <__ledf2+0x90>
 8001650:	4334      	orrs	r4, r6
 8001652:	2800      	cmp	r0, #0
 8001654:	d133      	bne.n	80016be <__ledf2+0xae>
 8001656:	430a      	orrs	r2, r1
 8001658:	d034      	beq.n	80016c4 <__ledf2+0xb4>
 800165a:	2c00      	cmp	r4, #0
 800165c:	d140      	bne.n	80016e0 <__ledf2+0xd0>
 800165e:	4663      	mov	r3, ip
 8001660:	0058      	lsls	r0, r3, #1
 8001662:	3801      	subs	r0, #1
 8001664:	e015      	b.n	8001692 <__ledf2+0x82>
 8001666:	4311      	orrs	r1, r2
 8001668:	d112      	bne.n	8001690 <__ledf2+0x80>
 800166a:	4653      	mov	r3, sl
 800166c:	2b00      	cmp	r3, #0
 800166e:	d101      	bne.n	8001674 <__ledf2+0x64>
 8001670:	4326      	orrs	r6, r4
 8001672:	d0f4      	beq.n	800165e <__ledf2+0x4e>
 8001674:	9b01      	ldr	r3, [sp, #4]
 8001676:	4563      	cmp	r3, ip
 8001678:	d01d      	beq.n	80016b6 <__ledf2+0xa6>
 800167a:	2001      	movs	r0, #1
 800167c:	9b01      	ldr	r3, [sp, #4]
 800167e:	425f      	negs	r7, r3
 8001680:	4338      	orrs	r0, r7
 8001682:	e006      	b.n	8001692 <__ledf2+0x82>
 8001684:	4326      	orrs	r6, r4
 8001686:	d103      	bne.n	8001690 <__ledf2+0x80>
 8001688:	4550      	cmp	r0, sl
 800168a:	d1f6      	bne.n	800167a <__ledf2+0x6a>
 800168c:	4311      	orrs	r1, r2
 800168e:	d01c      	beq.n	80016ca <__ledf2+0xba>
 8001690:	2002      	movs	r0, #2
 8001692:	b003      	add	sp, #12
 8001694:	bcf0      	pop	{r4, r5, r6, r7}
 8001696:	46bb      	mov	fp, r7
 8001698:	46b2      	mov	sl, r6
 800169a:	46a9      	mov	r9, r5
 800169c:	46a0      	mov	r8, r4
 800169e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016a0:	2800      	cmp	r0, #0
 80016a2:	d0ea      	beq.n	800167a <__ledf2+0x6a>
 80016a4:	9b01      	ldr	r3, [sp, #4]
 80016a6:	4563      	cmp	r3, ip
 80016a8:	d1e7      	bne.n	800167a <__ledf2+0x6a>
 80016aa:	4582      	cmp	sl, r0
 80016ac:	dce5      	bgt.n	800167a <__ledf2+0x6a>
 80016ae:	db02      	blt.n	80016b6 <__ledf2+0xa6>
 80016b0:	428e      	cmp	r6, r1
 80016b2:	d8e2      	bhi.n	800167a <__ledf2+0x6a>
 80016b4:	d00e      	beq.n	80016d4 <__ledf2+0xc4>
 80016b6:	9b01      	ldr	r3, [sp, #4]
 80016b8:	0058      	lsls	r0, r3, #1
 80016ba:	3801      	subs	r0, #1
 80016bc:	e7e9      	b.n	8001692 <__ledf2+0x82>
 80016be:	2c00      	cmp	r4, #0
 80016c0:	d0cd      	beq.n	800165e <__ledf2+0x4e>
 80016c2:	e7d7      	b.n	8001674 <__ledf2+0x64>
 80016c4:	2c00      	cmp	r4, #0
 80016c6:	d0e4      	beq.n	8001692 <__ledf2+0x82>
 80016c8:	e7d7      	b.n	800167a <__ledf2+0x6a>
 80016ca:	9b01      	ldr	r3, [sp, #4]
 80016cc:	2000      	movs	r0, #0
 80016ce:	4563      	cmp	r3, ip
 80016d0:	d0df      	beq.n	8001692 <__ledf2+0x82>
 80016d2:	e7d2      	b.n	800167a <__ledf2+0x6a>
 80016d4:	45c8      	cmp	r8, r9
 80016d6:	d8d0      	bhi.n	800167a <__ledf2+0x6a>
 80016d8:	2000      	movs	r0, #0
 80016da:	45c8      	cmp	r8, r9
 80016dc:	d2d9      	bcs.n	8001692 <__ledf2+0x82>
 80016de:	e7ea      	b.n	80016b6 <__ledf2+0xa6>
 80016e0:	9b01      	ldr	r3, [sp, #4]
 80016e2:	4563      	cmp	r3, ip
 80016e4:	d0e4      	beq.n	80016b0 <__ledf2+0xa0>
 80016e6:	e7c8      	b.n	800167a <__ledf2+0x6a>
 80016e8:	000007ff 	.word	0x000007ff

080016ec <__aeabi_dmul>:
 80016ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016ee:	4657      	mov	r7, sl
 80016f0:	464e      	mov	r6, r9
 80016f2:	46de      	mov	lr, fp
 80016f4:	4645      	mov	r5, r8
 80016f6:	b5e0      	push	{r5, r6, r7, lr}
 80016f8:	001f      	movs	r7, r3
 80016fa:	030b      	lsls	r3, r1, #12
 80016fc:	0b1b      	lsrs	r3, r3, #12
 80016fe:	0016      	movs	r6, r2
 8001700:	469a      	mov	sl, r3
 8001702:	0fca      	lsrs	r2, r1, #31
 8001704:	004b      	lsls	r3, r1, #1
 8001706:	0004      	movs	r4, r0
 8001708:	4691      	mov	r9, r2
 800170a:	b085      	sub	sp, #20
 800170c:	0d5b      	lsrs	r3, r3, #21
 800170e:	d100      	bne.n	8001712 <__aeabi_dmul+0x26>
 8001710:	e1cf      	b.n	8001ab2 <__aeabi_dmul+0x3c6>
 8001712:	4acd      	ldr	r2, [pc, #820]	@ (8001a48 <__aeabi_dmul+0x35c>)
 8001714:	4293      	cmp	r3, r2
 8001716:	d055      	beq.n	80017c4 <__aeabi_dmul+0xd8>
 8001718:	4651      	mov	r1, sl
 800171a:	0f42      	lsrs	r2, r0, #29
 800171c:	00c9      	lsls	r1, r1, #3
 800171e:	430a      	orrs	r2, r1
 8001720:	2180      	movs	r1, #128	@ 0x80
 8001722:	0409      	lsls	r1, r1, #16
 8001724:	4311      	orrs	r1, r2
 8001726:	00c2      	lsls	r2, r0, #3
 8001728:	4690      	mov	r8, r2
 800172a:	4ac8      	ldr	r2, [pc, #800]	@ (8001a4c <__aeabi_dmul+0x360>)
 800172c:	468a      	mov	sl, r1
 800172e:	4693      	mov	fp, r2
 8001730:	449b      	add	fp, r3
 8001732:	2300      	movs	r3, #0
 8001734:	2500      	movs	r5, #0
 8001736:	9302      	str	r3, [sp, #8]
 8001738:	033c      	lsls	r4, r7, #12
 800173a:	007b      	lsls	r3, r7, #1
 800173c:	0ffa      	lsrs	r2, r7, #31
 800173e:	9601      	str	r6, [sp, #4]
 8001740:	0b24      	lsrs	r4, r4, #12
 8001742:	0d5b      	lsrs	r3, r3, #21
 8001744:	9200      	str	r2, [sp, #0]
 8001746:	d100      	bne.n	800174a <__aeabi_dmul+0x5e>
 8001748:	e188      	b.n	8001a5c <__aeabi_dmul+0x370>
 800174a:	4abf      	ldr	r2, [pc, #764]	@ (8001a48 <__aeabi_dmul+0x35c>)
 800174c:	4293      	cmp	r3, r2
 800174e:	d100      	bne.n	8001752 <__aeabi_dmul+0x66>
 8001750:	e092      	b.n	8001878 <__aeabi_dmul+0x18c>
 8001752:	4abe      	ldr	r2, [pc, #760]	@ (8001a4c <__aeabi_dmul+0x360>)
 8001754:	4694      	mov	ip, r2
 8001756:	4463      	add	r3, ip
 8001758:	449b      	add	fp, r3
 800175a:	2d0a      	cmp	r5, #10
 800175c:	dc42      	bgt.n	80017e4 <__aeabi_dmul+0xf8>
 800175e:	00e4      	lsls	r4, r4, #3
 8001760:	0f73      	lsrs	r3, r6, #29
 8001762:	4323      	orrs	r3, r4
 8001764:	2480      	movs	r4, #128	@ 0x80
 8001766:	4649      	mov	r1, r9
 8001768:	0424      	lsls	r4, r4, #16
 800176a:	431c      	orrs	r4, r3
 800176c:	00f3      	lsls	r3, r6, #3
 800176e:	9301      	str	r3, [sp, #4]
 8001770:	9b00      	ldr	r3, [sp, #0]
 8001772:	2000      	movs	r0, #0
 8001774:	4059      	eors	r1, r3
 8001776:	b2cb      	uxtb	r3, r1
 8001778:	9303      	str	r3, [sp, #12]
 800177a:	2d02      	cmp	r5, #2
 800177c:	dc00      	bgt.n	8001780 <__aeabi_dmul+0x94>
 800177e:	e094      	b.n	80018aa <__aeabi_dmul+0x1be>
 8001780:	2301      	movs	r3, #1
 8001782:	40ab      	lsls	r3, r5
 8001784:	001d      	movs	r5, r3
 8001786:	23a6      	movs	r3, #166	@ 0xa6
 8001788:	002a      	movs	r2, r5
 800178a:	00db      	lsls	r3, r3, #3
 800178c:	401a      	ands	r2, r3
 800178e:	421d      	tst	r5, r3
 8001790:	d000      	beq.n	8001794 <__aeabi_dmul+0xa8>
 8001792:	e229      	b.n	8001be8 <__aeabi_dmul+0x4fc>
 8001794:	2390      	movs	r3, #144	@ 0x90
 8001796:	009b      	lsls	r3, r3, #2
 8001798:	421d      	tst	r5, r3
 800179a:	d100      	bne.n	800179e <__aeabi_dmul+0xb2>
 800179c:	e24d      	b.n	8001c3a <__aeabi_dmul+0x54e>
 800179e:	2300      	movs	r3, #0
 80017a0:	2480      	movs	r4, #128	@ 0x80
 80017a2:	4699      	mov	r9, r3
 80017a4:	0324      	lsls	r4, r4, #12
 80017a6:	4ba8      	ldr	r3, [pc, #672]	@ (8001a48 <__aeabi_dmul+0x35c>)
 80017a8:	0010      	movs	r0, r2
 80017aa:	464a      	mov	r2, r9
 80017ac:	051b      	lsls	r3, r3, #20
 80017ae:	4323      	orrs	r3, r4
 80017b0:	07d2      	lsls	r2, r2, #31
 80017b2:	4313      	orrs	r3, r2
 80017b4:	0019      	movs	r1, r3
 80017b6:	b005      	add	sp, #20
 80017b8:	bcf0      	pop	{r4, r5, r6, r7}
 80017ba:	46bb      	mov	fp, r7
 80017bc:	46b2      	mov	sl, r6
 80017be:	46a9      	mov	r9, r5
 80017c0:	46a0      	mov	r8, r4
 80017c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017c4:	4652      	mov	r2, sl
 80017c6:	4302      	orrs	r2, r0
 80017c8:	4690      	mov	r8, r2
 80017ca:	d000      	beq.n	80017ce <__aeabi_dmul+0xe2>
 80017cc:	e1ac      	b.n	8001b28 <__aeabi_dmul+0x43c>
 80017ce:	469b      	mov	fp, r3
 80017d0:	2302      	movs	r3, #2
 80017d2:	4692      	mov	sl, r2
 80017d4:	2508      	movs	r5, #8
 80017d6:	9302      	str	r3, [sp, #8]
 80017d8:	e7ae      	b.n	8001738 <__aeabi_dmul+0x4c>
 80017da:	9b00      	ldr	r3, [sp, #0]
 80017dc:	46a2      	mov	sl, r4
 80017de:	4699      	mov	r9, r3
 80017e0:	9b01      	ldr	r3, [sp, #4]
 80017e2:	4698      	mov	r8, r3
 80017e4:	9b02      	ldr	r3, [sp, #8]
 80017e6:	2b02      	cmp	r3, #2
 80017e8:	d100      	bne.n	80017ec <__aeabi_dmul+0x100>
 80017ea:	e1ca      	b.n	8001b82 <__aeabi_dmul+0x496>
 80017ec:	2b03      	cmp	r3, #3
 80017ee:	d100      	bne.n	80017f2 <__aeabi_dmul+0x106>
 80017f0:	e192      	b.n	8001b18 <__aeabi_dmul+0x42c>
 80017f2:	2b01      	cmp	r3, #1
 80017f4:	d110      	bne.n	8001818 <__aeabi_dmul+0x12c>
 80017f6:	2300      	movs	r3, #0
 80017f8:	2400      	movs	r4, #0
 80017fa:	2200      	movs	r2, #0
 80017fc:	e7d4      	b.n	80017a8 <__aeabi_dmul+0xbc>
 80017fe:	2201      	movs	r2, #1
 8001800:	087b      	lsrs	r3, r7, #1
 8001802:	403a      	ands	r2, r7
 8001804:	4313      	orrs	r3, r2
 8001806:	4652      	mov	r2, sl
 8001808:	07d2      	lsls	r2, r2, #31
 800180a:	4313      	orrs	r3, r2
 800180c:	4698      	mov	r8, r3
 800180e:	4653      	mov	r3, sl
 8001810:	085b      	lsrs	r3, r3, #1
 8001812:	469a      	mov	sl, r3
 8001814:	9b03      	ldr	r3, [sp, #12]
 8001816:	4699      	mov	r9, r3
 8001818:	465b      	mov	r3, fp
 800181a:	1c58      	adds	r0, r3, #1
 800181c:	2380      	movs	r3, #128	@ 0x80
 800181e:	00db      	lsls	r3, r3, #3
 8001820:	445b      	add	r3, fp
 8001822:	2b00      	cmp	r3, #0
 8001824:	dc00      	bgt.n	8001828 <__aeabi_dmul+0x13c>
 8001826:	e1b1      	b.n	8001b8c <__aeabi_dmul+0x4a0>
 8001828:	4642      	mov	r2, r8
 800182a:	0752      	lsls	r2, r2, #29
 800182c:	d00b      	beq.n	8001846 <__aeabi_dmul+0x15a>
 800182e:	220f      	movs	r2, #15
 8001830:	4641      	mov	r1, r8
 8001832:	400a      	ands	r2, r1
 8001834:	2a04      	cmp	r2, #4
 8001836:	d006      	beq.n	8001846 <__aeabi_dmul+0x15a>
 8001838:	4642      	mov	r2, r8
 800183a:	1d11      	adds	r1, r2, #4
 800183c:	4541      	cmp	r1, r8
 800183e:	4192      	sbcs	r2, r2
 8001840:	4688      	mov	r8, r1
 8001842:	4252      	negs	r2, r2
 8001844:	4492      	add	sl, r2
 8001846:	4652      	mov	r2, sl
 8001848:	01d2      	lsls	r2, r2, #7
 800184a:	d506      	bpl.n	800185a <__aeabi_dmul+0x16e>
 800184c:	4652      	mov	r2, sl
 800184e:	4b80      	ldr	r3, [pc, #512]	@ (8001a50 <__aeabi_dmul+0x364>)
 8001850:	401a      	ands	r2, r3
 8001852:	2380      	movs	r3, #128	@ 0x80
 8001854:	4692      	mov	sl, r2
 8001856:	00db      	lsls	r3, r3, #3
 8001858:	18c3      	adds	r3, r0, r3
 800185a:	4a7e      	ldr	r2, [pc, #504]	@ (8001a54 <__aeabi_dmul+0x368>)
 800185c:	4293      	cmp	r3, r2
 800185e:	dd00      	ble.n	8001862 <__aeabi_dmul+0x176>
 8001860:	e18f      	b.n	8001b82 <__aeabi_dmul+0x496>
 8001862:	4642      	mov	r2, r8
 8001864:	08d1      	lsrs	r1, r2, #3
 8001866:	4652      	mov	r2, sl
 8001868:	0752      	lsls	r2, r2, #29
 800186a:	430a      	orrs	r2, r1
 800186c:	4651      	mov	r1, sl
 800186e:	055b      	lsls	r3, r3, #21
 8001870:	024c      	lsls	r4, r1, #9
 8001872:	0b24      	lsrs	r4, r4, #12
 8001874:	0d5b      	lsrs	r3, r3, #21
 8001876:	e797      	b.n	80017a8 <__aeabi_dmul+0xbc>
 8001878:	4b73      	ldr	r3, [pc, #460]	@ (8001a48 <__aeabi_dmul+0x35c>)
 800187a:	4326      	orrs	r6, r4
 800187c:	469c      	mov	ip, r3
 800187e:	44e3      	add	fp, ip
 8001880:	2e00      	cmp	r6, #0
 8001882:	d100      	bne.n	8001886 <__aeabi_dmul+0x19a>
 8001884:	e16f      	b.n	8001b66 <__aeabi_dmul+0x47a>
 8001886:	2303      	movs	r3, #3
 8001888:	4649      	mov	r1, r9
 800188a:	431d      	orrs	r5, r3
 800188c:	9b00      	ldr	r3, [sp, #0]
 800188e:	4059      	eors	r1, r3
 8001890:	b2cb      	uxtb	r3, r1
 8001892:	9303      	str	r3, [sp, #12]
 8001894:	2d0a      	cmp	r5, #10
 8001896:	dd00      	ble.n	800189a <__aeabi_dmul+0x1ae>
 8001898:	e133      	b.n	8001b02 <__aeabi_dmul+0x416>
 800189a:	2301      	movs	r3, #1
 800189c:	40ab      	lsls	r3, r5
 800189e:	001d      	movs	r5, r3
 80018a0:	2303      	movs	r3, #3
 80018a2:	9302      	str	r3, [sp, #8]
 80018a4:	2288      	movs	r2, #136	@ 0x88
 80018a6:	422a      	tst	r2, r5
 80018a8:	d197      	bne.n	80017da <__aeabi_dmul+0xee>
 80018aa:	4642      	mov	r2, r8
 80018ac:	4643      	mov	r3, r8
 80018ae:	0412      	lsls	r2, r2, #16
 80018b0:	0c12      	lsrs	r2, r2, #16
 80018b2:	0016      	movs	r6, r2
 80018b4:	9801      	ldr	r0, [sp, #4]
 80018b6:	0c1d      	lsrs	r5, r3, #16
 80018b8:	0c03      	lsrs	r3, r0, #16
 80018ba:	0400      	lsls	r0, r0, #16
 80018bc:	0c00      	lsrs	r0, r0, #16
 80018be:	4346      	muls	r6, r0
 80018c0:	46b4      	mov	ip, r6
 80018c2:	001e      	movs	r6, r3
 80018c4:	436e      	muls	r6, r5
 80018c6:	9600      	str	r6, [sp, #0]
 80018c8:	0016      	movs	r6, r2
 80018ca:	0007      	movs	r7, r0
 80018cc:	435e      	muls	r6, r3
 80018ce:	4661      	mov	r1, ip
 80018d0:	46b0      	mov	r8, r6
 80018d2:	436f      	muls	r7, r5
 80018d4:	0c0e      	lsrs	r6, r1, #16
 80018d6:	44b8      	add	r8, r7
 80018d8:	4446      	add	r6, r8
 80018da:	42b7      	cmp	r7, r6
 80018dc:	d905      	bls.n	80018ea <__aeabi_dmul+0x1fe>
 80018de:	2180      	movs	r1, #128	@ 0x80
 80018e0:	0249      	lsls	r1, r1, #9
 80018e2:	4688      	mov	r8, r1
 80018e4:	9f00      	ldr	r7, [sp, #0]
 80018e6:	4447      	add	r7, r8
 80018e8:	9700      	str	r7, [sp, #0]
 80018ea:	4661      	mov	r1, ip
 80018ec:	0409      	lsls	r1, r1, #16
 80018ee:	0c09      	lsrs	r1, r1, #16
 80018f0:	0c37      	lsrs	r7, r6, #16
 80018f2:	0436      	lsls	r6, r6, #16
 80018f4:	468c      	mov	ip, r1
 80018f6:	0031      	movs	r1, r6
 80018f8:	4461      	add	r1, ip
 80018fa:	9101      	str	r1, [sp, #4]
 80018fc:	0011      	movs	r1, r2
 80018fe:	0c26      	lsrs	r6, r4, #16
 8001900:	0424      	lsls	r4, r4, #16
 8001902:	0c24      	lsrs	r4, r4, #16
 8001904:	4361      	muls	r1, r4
 8001906:	468c      	mov	ip, r1
 8001908:	0021      	movs	r1, r4
 800190a:	4369      	muls	r1, r5
 800190c:	4689      	mov	r9, r1
 800190e:	4661      	mov	r1, ip
 8001910:	0c09      	lsrs	r1, r1, #16
 8001912:	4688      	mov	r8, r1
 8001914:	4372      	muls	r2, r6
 8001916:	444a      	add	r2, r9
 8001918:	4442      	add	r2, r8
 800191a:	4375      	muls	r5, r6
 800191c:	4591      	cmp	r9, r2
 800191e:	d903      	bls.n	8001928 <__aeabi_dmul+0x23c>
 8001920:	2180      	movs	r1, #128	@ 0x80
 8001922:	0249      	lsls	r1, r1, #9
 8001924:	4688      	mov	r8, r1
 8001926:	4445      	add	r5, r8
 8001928:	0c11      	lsrs	r1, r2, #16
 800192a:	4688      	mov	r8, r1
 800192c:	4661      	mov	r1, ip
 800192e:	0409      	lsls	r1, r1, #16
 8001930:	0c09      	lsrs	r1, r1, #16
 8001932:	468c      	mov	ip, r1
 8001934:	0412      	lsls	r2, r2, #16
 8001936:	4462      	add	r2, ip
 8001938:	18b9      	adds	r1, r7, r2
 800193a:	9102      	str	r1, [sp, #8]
 800193c:	4651      	mov	r1, sl
 800193e:	0c09      	lsrs	r1, r1, #16
 8001940:	468c      	mov	ip, r1
 8001942:	4651      	mov	r1, sl
 8001944:	040f      	lsls	r7, r1, #16
 8001946:	0c3f      	lsrs	r7, r7, #16
 8001948:	0039      	movs	r1, r7
 800194a:	4341      	muls	r1, r0
 800194c:	4445      	add	r5, r8
 800194e:	4688      	mov	r8, r1
 8001950:	4661      	mov	r1, ip
 8001952:	4341      	muls	r1, r0
 8001954:	468a      	mov	sl, r1
 8001956:	4641      	mov	r1, r8
 8001958:	4660      	mov	r0, ip
 800195a:	0c09      	lsrs	r1, r1, #16
 800195c:	4689      	mov	r9, r1
 800195e:	4358      	muls	r0, r3
 8001960:	437b      	muls	r3, r7
 8001962:	4453      	add	r3, sl
 8001964:	444b      	add	r3, r9
 8001966:	459a      	cmp	sl, r3
 8001968:	d903      	bls.n	8001972 <__aeabi_dmul+0x286>
 800196a:	2180      	movs	r1, #128	@ 0x80
 800196c:	0249      	lsls	r1, r1, #9
 800196e:	4689      	mov	r9, r1
 8001970:	4448      	add	r0, r9
 8001972:	0c19      	lsrs	r1, r3, #16
 8001974:	4689      	mov	r9, r1
 8001976:	4641      	mov	r1, r8
 8001978:	0409      	lsls	r1, r1, #16
 800197a:	0c09      	lsrs	r1, r1, #16
 800197c:	4688      	mov	r8, r1
 800197e:	0039      	movs	r1, r7
 8001980:	4361      	muls	r1, r4
 8001982:	041b      	lsls	r3, r3, #16
 8001984:	4443      	add	r3, r8
 8001986:	4688      	mov	r8, r1
 8001988:	4661      	mov	r1, ip
 800198a:	434c      	muls	r4, r1
 800198c:	4371      	muls	r1, r6
 800198e:	468c      	mov	ip, r1
 8001990:	4641      	mov	r1, r8
 8001992:	4377      	muls	r7, r6
 8001994:	0c0e      	lsrs	r6, r1, #16
 8001996:	193f      	adds	r7, r7, r4
 8001998:	19f6      	adds	r6, r6, r7
 800199a:	4448      	add	r0, r9
 800199c:	42b4      	cmp	r4, r6
 800199e:	d903      	bls.n	80019a8 <__aeabi_dmul+0x2bc>
 80019a0:	2180      	movs	r1, #128	@ 0x80
 80019a2:	0249      	lsls	r1, r1, #9
 80019a4:	4689      	mov	r9, r1
 80019a6:	44cc      	add	ip, r9
 80019a8:	9902      	ldr	r1, [sp, #8]
 80019aa:	9f00      	ldr	r7, [sp, #0]
 80019ac:	4689      	mov	r9, r1
 80019ae:	0431      	lsls	r1, r6, #16
 80019b0:	444f      	add	r7, r9
 80019b2:	4689      	mov	r9, r1
 80019b4:	4641      	mov	r1, r8
 80019b6:	4297      	cmp	r7, r2
 80019b8:	4192      	sbcs	r2, r2
 80019ba:	040c      	lsls	r4, r1, #16
 80019bc:	0c24      	lsrs	r4, r4, #16
 80019be:	444c      	add	r4, r9
 80019c0:	18ff      	adds	r7, r7, r3
 80019c2:	4252      	negs	r2, r2
 80019c4:	1964      	adds	r4, r4, r5
 80019c6:	18a1      	adds	r1, r4, r2
 80019c8:	429f      	cmp	r7, r3
 80019ca:	419b      	sbcs	r3, r3
 80019cc:	4688      	mov	r8, r1
 80019ce:	4682      	mov	sl, r0
 80019d0:	425b      	negs	r3, r3
 80019d2:	4699      	mov	r9, r3
 80019d4:	4590      	cmp	r8, r2
 80019d6:	4192      	sbcs	r2, r2
 80019d8:	42ac      	cmp	r4, r5
 80019da:	41a4      	sbcs	r4, r4
 80019dc:	44c2      	add	sl, r8
 80019de:	44d1      	add	r9, sl
 80019e0:	4252      	negs	r2, r2
 80019e2:	4264      	negs	r4, r4
 80019e4:	4314      	orrs	r4, r2
 80019e6:	4599      	cmp	r9, r3
 80019e8:	419b      	sbcs	r3, r3
 80019ea:	4582      	cmp	sl, r0
 80019ec:	4192      	sbcs	r2, r2
 80019ee:	425b      	negs	r3, r3
 80019f0:	4252      	negs	r2, r2
 80019f2:	4313      	orrs	r3, r2
 80019f4:	464a      	mov	r2, r9
 80019f6:	0c36      	lsrs	r6, r6, #16
 80019f8:	19a4      	adds	r4, r4, r6
 80019fa:	18e3      	adds	r3, r4, r3
 80019fc:	4463      	add	r3, ip
 80019fe:	025b      	lsls	r3, r3, #9
 8001a00:	0dd2      	lsrs	r2, r2, #23
 8001a02:	431a      	orrs	r2, r3
 8001a04:	9901      	ldr	r1, [sp, #4]
 8001a06:	4692      	mov	sl, r2
 8001a08:	027a      	lsls	r2, r7, #9
 8001a0a:	430a      	orrs	r2, r1
 8001a0c:	1e50      	subs	r0, r2, #1
 8001a0e:	4182      	sbcs	r2, r0
 8001a10:	0dff      	lsrs	r7, r7, #23
 8001a12:	4317      	orrs	r7, r2
 8001a14:	464a      	mov	r2, r9
 8001a16:	0252      	lsls	r2, r2, #9
 8001a18:	4317      	orrs	r7, r2
 8001a1a:	46b8      	mov	r8, r7
 8001a1c:	01db      	lsls	r3, r3, #7
 8001a1e:	d500      	bpl.n	8001a22 <__aeabi_dmul+0x336>
 8001a20:	e6ed      	b.n	80017fe <__aeabi_dmul+0x112>
 8001a22:	4b0d      	ldr	r3, [pc, #52]	@ (8001a58 <__aeabi_dmul+0x36c>)
 8001a24:	9a03      	ldr	r2, [sp, #12]
 8001a26:	445b      	add	r3, fp
 8001a28:	4691      	mov	r9, r2
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	dc00      	bgt.n	8001a30 <__aeabi_dmul+0x344>
 8001a2e:	e0ac      	b.n	8001b8a <__aeabi_dmul+0x49e>
 8001a30:	003a      	movs	r2, r7
 8001a32:	0752      	lsls	r2, r2, #29
 8001a34:	d100      	bne.n	8001a38 <__aeabi_dmul+0x34c>
 8001a36:	e710      	b.n	800185a <__aeabi_dmul+0x16e>
 8001a38:	220f      	movs	r2, #15
 8001a3a:	4658      	mov	r0, fp
 8001a3c:	403a      	ands	r2, r7
 8001a3e:	2a04      	cmp	r2, #4
 8001a40:	d000      	beq.n	8001a44 <__aeabi_dmul+0x358>
 8001a42:	e6f9      	b.n	8001838 <__aeabi_dmul+0x14c>
 8001a44:	e709      	b.n	800185a <__aeabi_dmul+0x16e>
 8001a46:	46c0      	nop			@ (mov r8, r8)
 8001a48:	000007ff 	.word	0x000007ff
 8001a4c:	fffffc01 	.word	0xfffffc01
 8001a50:	feffffff 	.word	0xfeffffff
 8001a54:	000007fe 	.word	0x000007fe
 8001a58:	000003ff 	.word	0x000003ff
 8001a5c:	0022      	movs	r2, r4
 8001a5e:	4332      	orrs	r2, r6
 8001a60:	d06f      	beq.n	8001b42 <__aeabi_dmul+0x456>
 8001a62:	2c00      	cmp	r4, #0
 8001a64:	d100      	bne.n	8001a68 <__aeabi_dmul+0x37c>
 8001a66:	e0c2      	b.n	8001bee <__aeabi_dmul+0x502>
 8001a68:	0020      	movs	r0, r4
 8001a6a:	f000 fddf 	bl	800262c <__clzsi2>
 8001a6e:	0002      	movs	r2, r0
 8001a70:	0003      	movs	r3, r0
 8001a72:	3a0b      	subs	r2, #11
 8001a74:	201d      	movs	r0, #29
 8001a76:	1a82      	subs	r2, r0, r2
 8001a78:	0030      	movs	r0, r6
 8001a7a:	0019      	movs	r1, r3
 8001a7c:	40d0      	lsrs	r0, r2
 8001a7e:	3908      	subs	r1, #8
 8001a80:	408c      	lsls	r4, r1
 8001a82:	0002      	movs	r2, r0
 8001a84:	4322      	orrs	r2, r4
 8001a86:	0034      	movs	r4, r6
 8001a88:	408c      	lsls	r4, r1
 8001a8a:	4659      	mov	r1, fp
 8001a8c:	1acb      	subs	r3, r1, r3
 8001a8e:	4986      	ldr	r1, [pc, #536]	@ (8001ca8 <__aeabi_dmul+0x5bc>)
 8001a90:	468b      	mov	fp, r1
 8001a92:	449b      	add	fp, r3
 8001a94:	2d0a      	cmp	r5, #10
 8001a96:	dd00      	ble.n	8001a9a <__aeabi_dmul+0x3ae>
 8001a98:	e6a4      	b.n	80017e4 <__aeabi_dmul+0xf8>
 8001a9a:	4649      	mov	r1, r9
 8001a9c:	9b00      	ldr	r3, [sp, #0]
 8001a9e:	9401      	str	r4, [sp, #4]
 8001aa0:	4059      	eors	r1, r3
 8001aa2:	b2cb      	uxtb	r3, r1
 8001aa4:	0014      	movs	r4, r2
 8001aa6:	2000      	movs	r0, #0
 8001aa8:	9303      	str	r3, [sp, #12]
 8001aaa:	2d02      	cmp	r5, #2
 8001aac:	dd00      	ble.n	8001ab0 <__aeabi_dmul+0x3c4>
 8001aae:	e667      	b.n	8001780 <__aeabi_dmul+0x94>
 8001ab0:	e6fb      	b.n	80018aa <__aeabi_dmul+0x1be>
 8001ab2:	4653      	mov	r3, sl
 8001ab4:	4303      	orrs	r3, r0
 8001ab6:	4698      	mov	r8, r3
 8001ab8:	d03c      	beq.n	8001b34 <__aeabi_dmul+0x448>
 8001aba:	4653      	mov	r3, sl
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d100      	bne.n	8001ac2 <__aeabi_dmul+0x3d6>
 8001ac0:	e0a3      	b.n	8001c0a <__aeabi_dmul+0x51e>
 8001ac2:	4650      	mov	r0, sl
 8001ac4:	f000 fdb2 	bl	800262c <__clzsi2>
 8001ac8:	230b      	movs	r3, #11
 8001aca:	425b      	negs	r3, r3
 8001acc:	469c      	mov	ip, r3
 8001ace:	0002      	movs	r2, r0
 8001ad0:	4484      	add	ip, r0
 8001ad2:	0011      	movs	r1, r2
 8001ad4:	4650      	mov	r0, sl
 8001ad6:	3908      	subs	r1, #8
 8001ad8:	4088      	lsls	r0, r1
 8001ada:	231d      	movs	r3, #29
 8001adc:	4680      	mov	r8, r0
 8001ade:	4660      	mov	r0, ip
 8001ae0:	1a1b      	subs	r3, r3, r0
 8001ae2:	0020      	movs	r0, r4
 8001ae4:	40d8      	lsrs	r0, r3
 8001ae6:	0003      	movs	r3, r0
 8001ae8:	4640      	mov	r0, r8
 8001aea:	4303      	orrs	r3, r0
 8001aec:	469a      	mov	sl, r3
 8001aee:	0023      	movs	r3, r4
 8001af0:	408b      	lsls	r3, r1
 8001af2:	4698      	mov	r8, r3
 8001af4:	4b6c      	ldr	r3, [pc, #432]	@ (8001ca8 <__aeabi_dmul+0x5bc>)
 8001af6:	2500      	movs	r5, #0
 8001af8:	1a9b      	subs	r3, r3, r2
 8001afa:	469b      	mov	fp, r3
 8001afc:	2300      	movs	r3, #0
 8001afe:	9302      	str	r3, [sp, #8]
 8001b00:	e61a      	b.n	8001738 <__aeabi_dmul+0x4c>
 8001b02:	2d0f      	cmp	r5, #15
 8001b04:	d000      	beq.n	8001b08 <__aeabi_dmul+0x41c>
 8001b06:	e0c9      	b.n	8001c9c <__aeabi_dmul+0x5b0>
 8001b08:	2380      	movs	r3, #128	@ 0x80
 8001b0a:	4652      	mov	r2, sl
 8001b0c:	031b      	lsls	r3, r3, #12
 8001b0e:	421a      	tst	r2, r3
 8001b10:	d002      	beq.n	8001b18 <__aeabi_dmul+0x42c>
 8001b12:	421c      	tst	r4, r3
 8001b14:	d100      	bne.n	8001b18 <__aeabi_dmul+0x42c>
 8001b16:	e092      	b.n	8001c3e <__aeabi_dmul+0x552>
 8001b18:	2480      	movs	r4, #128	@ 0x80
 8001b1a:	4653      	mov	r3, sl
 8001b1c:	0324      	lsls	r4, r4, #12
 8001b1e:	431c      	orrs	r4, r3
 8001b20:	0324      	lsls	r4, r4, #12
 8001b22:	4642      	mov	r2, r8
 8001b24:	0b24      	lsrs	r4, r4, #12
 8001b26:	e63e      	b.n	80017a6 <__aeabi_dmul+0xba>
 8001b28:	469b      	mov	fp, r3
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	4680      	mov	r8, r0
 8001b2e:	250c      	movs	r5, #12
 8001b30:	9302      	str	r3, [sp, #8]
 8001b32:	e601      	b.n	8001738 <__aeabi_dmul+0x4c>
 8001b34:	2300      	movs	r3, #0
 8001b36:	469a      	mov	sl, r3
 8001b38:	469b      	mov	fp, r3
 8001b3a:	3301      	adds	r3, #1
 8001b3c:	2504      	movs	r5, #4
 8001b3e:	9302      	str	r3, [sp, #8]
 8001b40:	e5fa      	b.n	8001738 <__aeabi_dmul+0x4c>
 8001b42:	2101      	movs	r1, #1
 8001b44:	430d      	orrs	r5, r1
 8001b46:	2d0a      	cmp	r5, #10
 8001b48:	dd00      	ble.n	8001b4c <__aeabi_dmul+0x460>
 8001b4a:	e64b      	b.n	80017e4 <__aeabi_dmul+0xf8>
 8001b4c:	4649      	mov	r1, r9
 8001b4e:	9800      	ldr	r0, [sp, #0]
 8001b50:	4041      	eors	r1, r0
 8001b52:	b2c9      	uxtb	r1, r1
 8001b54:	9103      	str	r1, [sp, #12]
 8001b56:	2d02      	cmp	r5, #2
 8001b58:	dc00      	bgt.n	8001b5c <__aeabi_dmul+0x470>
 8001b5a:	e096      	b.n	8001c8a <__aeabi_dmul+0x59e>
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	2400      	movs	r4, #0
 8001b60:	2001      	movs	r0, #1
 8001b62:	9301      	str	r3, [sp, #4]
 8001b64:	e60c      	b.n	8001780 <__aeabi_dmul+0x94>
 8001b66:	4649      	mov	r1, r9
 8001b68:	2302      	movs	r3, #2
 8001b6a:	9a00      	ldr	r2, [sp, #0]
 8001b6c:	432b      	orrs	r3, r5
 8001b6e:	4051      	eors	r1, r2
 8001b70:	b2ca      	uxtb	r2, r1
 8001b72:	9203      	str	r2, [sp, #12]
 8001b74:	2b0a      	cmp	r3, #10
 8001b76:	dd00      	ble.n	8001b7a <__aeabi_dmul+0x48e>
 8001b78:	e634      	b.n	80017e4 <__aeabi_dmul+0xf8>
 8001b7a:	2d00      	cmp	r5, #0
 8001b7c:	d157      	bne.n	8001c2e <__aeabi_dmul+0x542>
 8001b7e:	9b03      	ldr	r3, [sp, #12]
 8001b80:	4699      	mov	r9, r3
 8001b82:	2400      	movs	r4, #0
 8001b84:	2200      	movs	r2, #0
 8001b86:	4b49      	ldr	r3, [pc, #292]	@ (8001cac <__aeabi_dmul+0x5c0>)
 8001b88:	e60e      	b.n	80017a8 <__aeabi_dmul+0xbc>
 8001b8a:	4658      	mov	r0, fp
 8001b8c:	2101      	movs	r1, #1
 8001b8e:	1ac9      	subs	r1, r1, r3
 8001b90:	2938      	cmp	r1, #56	@ 0x38
 8001b92:	dd00      	ble.n	8001b96 <__aeabi_dmul+0x4aa>
 8001b94:	e62f      	b.n	80017f6 <__aeabi_dmul+0x10a>
 8001b96:	291f      	cmp	r1, #31
 8001b98:	dd56      	ble.n	8001c48 <__aeabi_dmul+0x55c>
 8001b9a:	221f      	movs	r2, #31
 8001b9c:	4654      	mov	r4, sl
 8001b9e:	4252      	negs	r2, r2
 8001ba0:	1ad3      	subs	r3, r2, r3
 8001ba2:	40dc      	lsrs	r4, r3
 8001ba4:	2920      	cmp	r1, #32
 8001ba6:	d007      	beq.n	8001bb8 <__aeabi_dmul+0x4cc>
 8001ba8:	4b41      	ldr	r3, [pc, #260]	@ (8001cb0 <__aeabi_dmul+0x5c4>)
 8001baa:	4642      	mov	r2, r8
 8001bac:	469c      	mov	ip, r3
 8001bae:	4653      	mov	r3, sl
 8001bb0:	4460      	add	r0, ip
 8001bb2:	4083      	lsls	r3, r0
 8001bb4:	431a      	orrs	r2, r3
 8001bb6:	4690      	mov	r8, r2
 8001bb8:	4642      	mov	r2, r8
 8001bba:	2107      	movs	r1, #7
 8001bbc:	1e53      	subs	r3, r2, #1
 8001bbe:	419a      	sbcs	r2, r3
 8001bc0:	000b      	movs	r3, r1
 8001bc2:	4322      	orrs	r2, r4
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	2400      	movs	r4, #0
 8001bc8:	4211      	tst	r1, r2
 8001bca:	d009      	beq.n	8001be0 <__aeabi_dmul+0x4f4>
 8001bcc:	230f      	movs	r3, #15
 8001bce:	4013      	ands	r3, r2
 8001bd0:	2b04      	cmp	r3, #4
 8001bd2:	d05d      	beq.n	8001c90 <__aeabi_dmul+0x5a4>
 8001bd4:	1d11      	adds	r1, r2, #4
 8001bd6:	4291      	cmp	r1, r2
 8001bd8:	419b      	sbcs	r3, r3
 8001bda:	000a      	movs	r2, r1
 8001bdc:	425b      	negs	r3, r3
 8001bde:	075b      	lsls	r3, r3, #29
 8001be0:	08d2      	lsrs	r2, r2, #3
 8001be2:	431a      	orrs	r2, r3
 8001be4:	2300      	movs	r3, #0
 8001be6:	e5df      	b.n	80017a8 <__aeabi_dmul+0xbc>
 8001be8:	9b03      	ldr	r3, [sp, #12]
 8001bea:	4699      	mov	r9, r3
 8001bec:	e5fa      	b.n	80017e4 <__aeabi_dmul+0xf8>
 8001bee:	9801      	ldr	r0, [sp, #4]
 8001bf0:	f000 fd1c 	bl	800262c <__clzsi2>
 8001bf4:	0002      	movs	r2, r0
 8001bf6:	0003      	movs	r3, r0
 8001bf8:	3215      	adds	r2, #21
 8001bfa:	3320      	adds	r3, #32
 8001bfc:	2a1c      	cmp	r2, #28
 8001bfe:	dc00      	bgt.n	8001c02 <__aeabi_dmul+0x516>
 8001c00:	e738      	b.n	8001a74 <__aeabi_dmul+0x388>
 8001c02:	9a01      	ldr	r2, [sp, #4]
 8001c04:	3808      	subs	r0, #8
 8001c06:	4082      	lsls	r2, r0
 8001c08:	e73f      	b.n	8001a8a <__aeabi_dmul+0x39e>
 8001c0a:	f000 fd0f 	bl	800262c <__clzsi2>
 8001c0e:	2315      	movs	r3, #21
 8001c10:	469c      	mov	ip, r3
 8001c12:	4484      	add	ip, r0
 8001c14:	0002      	movs	r2, r0
 8001c16:	4663      	mov	r3, ip
 8001c18:	3220      	adds	r2, #32
 8001c1a:	2b1c      	cmp	r3, #28
 8001c1c:	dc00      	bgt.n	8001c20 <__aeabi_dmul+0x534>
 8001c1e:	e758      	b.n	8001ad2 <__aeabi_dmul+0x3e6>
 8001c20:	2300      	movs	r3, #0
 8001c22:	4698      	mov	r8, r3
 8001c24:	0023      	movs	r3, r4
 8001c26:	3808      	subs	r0, #8
 8001c28:	4083      	lsls	r3, r0
 8001c2a:	469a      	mov	sl, r3
 8001c2c:	e762      	b.n	8001af4 <__aeabi_dmul+0x408>
 8001c2e:	001d      	movs	r5, r3
 8001c30:	2300      	movs	r3, #0
 8001c32:	2400      	movs	r4, #0
 8001c34:	2002      	movs	r0, #2
 8001c36:	9301      	str	r3, [sp, #4]
 8001c38:	e5a2      	b.n	8001780 <__aeabi_dmul+0x94>
 8001c3a:	9002      	str	r0, [sp, #8]
 8001c3c:	e632      	b.n	80018a4 <__aeabi_dmul+0x1b8>
 8001c3e:	431c      	orrs	r4, r3
 8001c40:	9b00      	ldr	r3, [sp, #0]
 8001c42:	9a01      	ldr	r2, [sp, #4]
 8001c44:	4699      	mov	r9, r3
 8001c46:	e5ae      	b.n	80017a6 <__aeabi_dmul+0xba>
 8001c48:	4b1a      	ldr	r3, [pc, #104]	@ (8001cb4 <__aeabi_dmul+0x5c8>)
 8001c4a:	4652      	mov	r2, sl
 8001c4c:	18c3      	adds	r3, r0, r3
 8001c4e:	4640      	mov	r0, r8
 8001c50:	409a      	lsls	r2, r3
 8001c52:	40c8      	lsrs	r0, r1
 8001c54:	4302      	orrs	r2, r0
 8001c56:	4640      	mov	r0, r8
 8001c58:	4098      	lsls	r0, r3
 8001c5a:	0003      	movs	r3, r0
 8001c5c:	1e58      	subs	r0, r3, #1
 8001c5e:	4183      	sbcs	r3, r0
 8001c60:	4654      	mov	r4, sl
 8001c62:	431a      	orrs	r2, r3
 8001c64:	40cc      	lsrs	r4, r1
 8001c66:	0753      	lsls	r3, r2, #29
 8001c68:	d009      	beq.n	8001c7e <__aeabi_dmul+0x592>
 8001c6a:	230f      	movs	r3, #15
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	2b04      	cmp	r3, #4
 8001c70:	d005      	beq.n	8001c7e <__aeabi_dmul+0x592>
 8001c72:	1d13      	adds	r3, r2, #4
 8001c74:	4293      	cmp	r3, r2
 8001c76:	4192      	sbcs	r2, r2
 8001c78:	4252      	negs	r2, r2
 8001c7a:	18a4      	adds	r4, r4, r2
 8001c7c:	001a      	movs	r2, r3
 8001c7e:	0223      	lsls	r3, r4, #8
 8001c80:	d508      	bpl.n	8001c94 <__aeabi_dmul+0x5a8>
 8001c82:	2301      	movs	r3, #1
 8001c84:	2400      	movs	r4, #0
 8001c86:	2200      	movs	r2, #0
 8001c88:	e58e      	b.n	80017a8 <__aeabi_dmul+0xbc>
 8001c8a:	4689      	mov	r9, r1
 8001c8c:	2400      	movs	r4, #0
 8001c8e:	e58b      	b.n	80017a8 <__aeabi_dmul+0xbc>
 8001c90:	2300      	movs	r3, #0
 8001c92:	e7a5      	b.n	8001be0 <__aeabi_dmul+0x4f4>
 8001c94:	0763      	lsls	r3, r4, #29
 8001c96:	0264      	lsls	r4, r4, #9
 8001c98:	0b24      	lsrs	r4, r4, #12
 8001c9a:	e7a1      	b.n	8001be0 <__aeabi_dmul+0x4f4>
 8001c9c:	9b00      	ldr	r3, [sp, #0]
 8001c9e:	46a2      	mov	sl, r4
 8001ca0:	4699      	mov	r9, r3
 8001ca2:	9b01      	ldr	r3, [sp, #4]
 8001ca4:	4698      	mov	r8, r3
 8001ca6:	e737      	b.n	8001b18 <__aeabi_dmul+0x42c>
 8001ca8:	fffffc0d 	.word	0xfffffc0d
 8001cac:	000007ff 	.word	0x000007ff
 8001cb0:	0000043e 	.word	0x0000043e
 8001cb4:	0000041e 	.word	0x0000041e

08001cb8 <__aeabi_dsub>:
 8001cb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cba:	4657      	mov	r7, sl
 8001cbc:	464e      	mov	r6, r9
 8001cbe:	4645      	mov	r5, r8
 8001cc0:	46de      	mov	lr, fp
 8001cc2:	b5e0      	push	{r5, r6, r7, lr}
 8001cc4:	b083      	sub	sp, #12
 8001cc6:	9000      	str	r0, [sp, #0]
 8001cc8:	9101      	str	r1, [sp, #4]
 8001cca:	030c      	lsls	r4, r1, #12
 8001ccc:	004d      	lsls	r5, r1, #1
 8001cce:	0fce      	lsrs	r6, r1, #31
 8001cd0:	0a61      	lsrs	r1, r4, #9
 8001cd2:	9c00      	ldr	r4, [sp, #0]
 8001cd4:	005f      	lsls	r7, r3, #1
 8001cd6:	0f64      	lsrs	r4, r4, #29
 8001cd8:	430c      	orrs	r4, r1
 8001cda:	9900      	ldr	r1, [sp, #0]
 8001cdc:	9200      	str	r2, [sp, #0]
 8001cde:	9301      	str	r3, [sp, #4]
 8001ce0:	00c8      	lsls	r0, r1, #3
 8001ce2:	0319      	lsls	r1, r3, #12
 8001ce4:	0d7b      	lsrs	r3, r7, #21
 8001ce6:	4699      	mov	r9, r3
 8001ce8:	9b01      	ldr	r3, [sp, #4]
 8001cea:	4fcc      	ldr	r7, [pc, #816]	@ (800201c <__aeabi_dsub+0x364>)
 8001cec:	0fdb      	lsrs	r3, r3, #31
 8001cee:	469c      	mov	ip, r3
 8001cf0:	0a4b      	lsrs	r3, r1, #9
 8001cf2:	9900      	ldr	r1, [sp, #0]
 8001cf4:	4680      	mov	r8, r0
 8001cf6:	0f49      	lsrs	r1, r1, #29
 8001cf8:	4319      	orrs	r1, r3
 8001cfa:	9b00      	ldr	r3, [sp, #0]
 8001cfc:	468b      	mov	fp, r1
 8001cfe:	00da      	lsls	r2, r3, #3
 8001d00:	4692      	mov	sl, r2
 8001d02:	0d6d      	lsrs	r5, r5, #21
 8001d04:	45b9      	cmp	r9, r7
 8001d06:	d100      	bne.n	8001d0a <__aeabi_dsub+0x52>
 8001d08:	e0bf      	b.n	8001e8a <__aeabi_dsub+0x1d2>
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	4661      	mov	r1, ip
 8001d0e:	4059      	eors	r1, r3
 8001d10:	464b      	mov	r3, r9
 8001d12:	468c      	mov	ip, r1
 8001d14:	1aeb      	subs	r3, r5, r3
 8001d16:	428e      	cmp	r6, r1
 8001d18:	d075      	beq.n	8001e06 <__aeabi_dsub+0x14e>
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	dc00      	bgt.n	8001d20 <__aeabi_dsub+0x68>
 8001d1e:	e2a3      	b.n	8002268 <__aeabi_dsub+0x5b0>
 8001d20:	4649      	mov	r1, r9
 8001d22:	2900      	cmp	r1, #0
 8001d24:	d100      	bne.n	8001d28 <__aeabi_dsub+0x70>
 8001d26:	e0ce      	b.n	8001ec6 <__aeabi_dsub+0x20e>
 8001d28:	42bd      	cmp	r5, r7
 8001d2a:	d100      	bne.n	8001d2e <__aeabi_dsub+0x76>
 8001d2c:	e200      	b.n	8002130 <__aeabi_dsub+0x478>
 8001d2e:	2701      	movs	r7, #1
 8001d30:	2b38      	cmp	r3, #56	@ 0x38
 8001d32:	dc19      	bgt.n	8001d68 <__aeabi_dsub+0xb0>
 8001d34:	2780      	movs	r7, #128	@ 0x80
 8001d36:	4659      	mov	r1, fp
 8001d38:	043f      	lsls	r7, r7, #16
 8001d3a:	4339      	orrs	r1, r7
 8001d3c:	468b      	mov	fp, r1
 8001d3e:	2b1f      	cmp	r3, #31
 8001d40:	dd00      	ble.n	8001d44 <__aeabi_dsub+0x8c>
 8001d42:	e1fa      	b.n	800213a <__aeabi_dsub+0x482>
 8001d44:	2720      	movs	r7, #32
 8001d46:	1af9      	subs	r1, r7, r3
 8001d48:	468c      	mov	ip, r1
 8001d4a:	4659      	mov	r1, fp
 8001d4c:	4667      	mov	r7, ip
 8001d4e:	40b9      	lsls	r1, r7
 8001d50:	000f      	movs	r7, r1
 8001d52:	0011      	movs	r1, r2
 8001d54:	40d9      	lsrs	r1, r3
 8001d56:	430f      	orrs	r7, r1
 8001d58:	4661      	mov	r1, ip
 8001d5a:	408a      	lsls	r2, r1
 8001d5c:	1e51      	subs	r1, r2, #1
 8001d5e:	418a      	sbcs	r2, r1
 8001d60:	4659      	mov	r1, fp
 8001d62:	40d9      	lsrs	r1, r3
 8001d64:	4317      	orrs	r7, r2
 8001d66:	1a64      	subs	r4, r4, r1
 8001d68:	1bc7      	subs	r7, r0, r7
 8001d6a:	42b8      	cmp	r0, r7
 8001d6c:	4180      	sbcs	r0, r0
 8001d6e:	4240      	negs	r0, r0
 8001d70:	1a24      	subs	r4, r4, r0
 8001d72:	0223      	lsls	r3, r4, #8
 8001d74:	d400      	bmi.n	8001d78 <__aeabi_dsub+0xc0>
 8001d76:	e140      	b.n	8001ffa <__aeabi_dsub+0x342>
 8001d78:	0264      	lsls	r4, r4, #9
 8001d7a:	0a64      	lsrs	r4, r4, #9
 8001d7c:	2c00      	cmp	r4, #0
 8001d7e:	d100      	bne.n	8001d82 <__aeabi_dsub+0xca>
 8001d80:	e154      	b.n	800202c <__aeabi_dsub+0x374>
 8001d82:	0020      	movs	r0, r4
 8001d84:	f000 fc52 	bl	800262c <__clzsi2>
 8001d88:	0003      	movs	r3, r0
 8001d8a:	3b08      	subs	r3, #8
 8001d8c:	2120      	movs	r1, #32
 8001d8e:	0038      	movs	r0, r7
 8001d90:	1aca      	subs	r2, r1, r3
 8001d92:	40d0      	lsrs	r0, r2
 8001d94:	409c      	lsls	r4, r3
 8001d96:	0002      	movs	r2, r0
 8001d98:	409f      	lsls	r7, r3
 8001d9a:	4322      	orrs	r2, r4
 8001d9c:	429d      	cmp	r5, r3
 8001d9e:	dd00      	ble.n	8001da2 <__aeabi_dsub+0xea>
 8001da0:	e1a6      	b.n	80020f0 <__aeabi_dsub+0x438>
 8001da2:	1b58      	subs	r0, r3, r5
 8001da4:	3001      	adds	r0, #1
 8001da6:	1a09      	subs	r1, r1, r0
 8001da8:	003c      	movs	r4, r7
 8001daa:	408f      	lsls	r7, r1
 8001dac:	40c4      	lsrs	r4, r0
 8001dae:	1e7b      	subs	r3, r7, #1
 8001db0:	419f      	sbcs	r7, r3
 8001db2:	0013      	movs	r3, r2
 8001db4:	408b      	lsls	r3, r1
 8001db6:	4327      	orrs	r7, r4
 8001db8:	431f      	orrs	r7, r3
 8001dba:	40c2      	lsrs	r2, r0
 8001dbc:	003b      	movs	r3, r7
 8001dbe:	0014      	movs	r4, r2
 8001dc0:	2500      	movs	r5, #0
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	d100      	bne.n	8001dc8 <__aeabi_dsub+0x110>
 8001dc6:	e1f7      	b.n	80021b8 <__aeabi_dsub+0x500>
 8001dc8:	077b      	lsls	r3, r7, #29
 8001dca:	d100      	bne.n	8001dce <__aeabi_dsub+0x116>
 8001dcc:	e377      	b.n	80024be <__aeabi_dsub+0x806>
 8001dce:	230f      	movs	r3, #15
 8001dd0:	0038      	movs	r0, r7
 8001dd2:	403b      	ands	r3, r7
 8001dd4:	2b04      	cmp	r3, #4
 8001dd6:	d004      	beq.n	8001de2 <__aeabi_dsub+0x12a>
 8001dd8:	1d38      	adds	r0, r7, #4
 8001dda:	42b8      	cmp	r0, r7
 8001ddc:	41bf      	sbcs	r7, r7
 8001dde:	427f      	negs	r7, r7
 8001de0:	19e4      	adds	r4, r4, r7
 8001de2:	0223      	lsls	r3, r4, #8
 8001de4:	d400      	bmi.n	8001de8 <__aeabi_dsub+0x130>
 8001de6:	e368      	b.n	80024ba <__aeabi_dsub+0x802>
 8001de8:	4b8c      	ldr	r3, [pc, #560]	@ (800201c <__aeabi_dsub+0x364>)
 8001dea:	3501      	adds	r5, #1
 8001dec:	429d      	cmp	r5, r3
 8001dee:	d100      	bne.n	8001df2 <__aeabi_dsub+0x13a>
 8001df0:	e0f4      	b.n	8001fdc <__aeabi_dsub+0x324>
 8001df2:	4b8b      	ldr	r3, [pc, #556]	@ (8002020 <__aeabi_dsub+0x368>)
 8001df4:	056d      	lsls	r5, r5, #21
 8001df6:	401c      	ands	r4, r3
 8001df8:	0d6d      	lsrs	r5, r5, #21
 8001dfa:	0767      	lsls	r7, r4, #29
 8001dfc:	08c0      	lsrs	r0, r0, #3
 8001dfe:	0264      	lsls	r4, r4, #9
 8001e00:	4307      	orrs	r7, r0
 8001e02:	0b24      	lsrs	r4, r4, #12
 8001e04:	e0ec      	b.n	8001fe0 <__aeabi_dsub+0x328>
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	dc00      	bgt.n	8001e0c <__aeabi_dsub+0x154>
 8001e0a:	e329      	b.n	8002460 <__aeabi_dsub+0x7a8>
 8001e0c:	4649      	mov	r1, r9
 8001e0e:	2900      	cmp	r1, #0
 8001e10:	d000      	beq.n	8001e14 <__aeabi_dsub+0x15c>
 8001e12:	e0d6      	b.n	8001fc2 <__aeabi_dsub+0x30a>
 8001e14:	4659      	mov	r1, fp
 8001e16:	4311      	orrs	r1, r2
 8001e18:	d100      	bne.n	8001e1c <__aeabi_dsub+0x164>
 8001e1a:	e12e      	b.n	800207a <__aeabi_dsub+0x3c2>
 8001e1c:	1e59      	subs	r1, r3, #1
 8001e1e:	2b01      	cmp	r3, #1
 8001e20:	d100      	bne.n	8001e24 <__aeabi_dsub+0x16c>
 8001e22:	e1e6      	b.n	80021f2 <__aeabi_dsub+0x53a>
 8001e24:	42bb      	cmp	r3, r7
 8001e26:	d100      	bne.n	8001e2a <__aeabi_dsub+0x172>
 8001e28:	e182      	b.n	8002130 <__aeabi_dsub+0x478>
 8001e2a:	2701      	movs	r7, #1
 8001e2c:	000b      	movs	r3, r1
 8001e2e:	2938      	cmp	r1, #56	@ 0x38
 8001e30:	dc14      	bgt.n	8001e5c <__aeabi_dsub+0x1a4>
 8001e32:	2b1f      	cmp	r3, #31
 8001e34:	dd00      	ble.n	8001e38 <__aeabi_dsub+0x180>
 8001e36:	e23c      	b.n	80022b2 <__aeabi_dsub+0x5fa>
 8001e38:	2720      	movs	r7, #32
 8001e3a:	1af9      	subs	r1, r7, r3
 8001e3c:	468c      	mov	ip, r1
 8001e3e:	4659      	mov	r1, fp
 8001e40:	4667      	mov	r7, ip
 8001e42:	40b9      	lsls	r1, r7
 8001e44:	000f      	movs	r7, r1
 8001e46:	0011      	movs	r1, r2
 8001e48:	40d9      	lsrs	r1, r3
 8001e4a:	430f      	orrs	r7, r1
 8001e4c:	4661      	mov	r1, ip
 8001e4e:	408a      	lsls	r2, r1
 8001e50:	1e51      	subs	r1, r2, #1
 8001e52:	418a      	sbcs	r2, r1
 8001e54:	4659      	mov	r1, fp
 8001e56:	40d9      	lsrs	r1, r3
 8001e58:	4317      	orrs	r7, r2
 8001e5a:	1864      	adds	r4, r4, r1
 8001e5c:	183f      	adds	r7, r7, r0
 8001e5e:	4287      	cmp	r7, r0
 8001e60:	4180      	sbcs	r0, r0
 8001e62:	4240      	negs	r0, r0
 8001e64:	1824      	adds	r4, r4, r0
 8001e66:	0223      	lsls	r3, r4, #8
 8001e68:	d400      	bmi.n	8001e6c <__aeabi_dsub+0x1b4>
 8001e6a:	e0c6      	b.n	8001ffa <__aeabi_dsub+0x342>
 8001e6c:	4b6b      	ldr	r3, [pc, #428]	@ (800201c <__aeabi_dsub+0x364>)
 8001e6e:	3501      	adds	r5, #1
 8001e70:	429d      	cmp	r5, r3
 8001e72:	d100      	bne.n	8001e76 <__aeabi_dsub+0x1be>
 8001e74:	e0b2      	b.n	8001fdc <__aeabi_dsub+0x324>
 8001e76:	2101      	movs	r1, #1
 8001e78:	4b69      	ldr	r3, [pc, #420]	@ (8002020 <__aeabi_dsub+0x368>)
 8001e7a:	087a      	lsrs	r2, r7, #1
 8001e7c:	401c      	ands	r4, r3
 8001e7e:	4039      	ands	r1, r7
 8001e80:	430a      	orrs	r2, r1
 8001e82:	07e7      	lsls	r7, r4, #31
 8001e84:	4317      	orrs	r7, r2
 8001e86:	0864      	lsrs	r4, r4, #1
 8001e88:	e79e      	b.n	8001dc8 <__aeabi_dsub+0x110>
 8001e8a:	4b66      	ldr	r3, [pc, #408]	@ (8002024 <__aeabi_dsub+0x36c>)
 8001e8c:	4311      	orrs	r1, r2
 8001e8e:	468a      	mov	sl, r1
 8001e90:	18eb      	adds	r3, r5, r3
 8001e92:	2900      	cmp	r1, #0
 8001e94:	d028      	beq.n	8001ee8 <__aeabi_dsub+0x230>
 8001e96:	4566      	cmp	r6, ip
 8001e98:	d02c      	beq.n	8001ef4 <__aeabi_dsub+0x23c>
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d05b      	beq.n	8001f56 <__aeabi_dsub+0x29e>
 8001e9e:	2d00      	cmp	r5, #0
 8001ea0:	d100      	bne.n	8001ea4 <__aeabi_dsub+0x1ec>
 8001ea2:	e12c      	b.n	80020fe <__aeabi_dsub+0x446>
 8001ea4:	465b      	mov	r3, fp
 8001ea6:	4666      	mov	r6, ip
 8001ea8:	075f      	lsls	r7, r3, #29
 8001eaa:	08d2      	lsrs	r2, r2, #3
 8001eac:	4317      	orrs	r7, r2
 8001eae:	08dd      	lsrs	r5, r3, #3
 8001eb0:	003b      	movs	r3, r7
 8001eb2:	432b      	orrs	r3, r5
 8001eb4:	d100      	bne.n	8001eb8 <__aeabi_dsub+0x200>
 8001eb6:	e0e2      	b.n	800207e <__aeabi_dsub+0x3c6>
 8001eb8:	2480      	movs	r4, #128	@ 0x80
 8001eba:	0324      	lsls	r4, r4, #12
 8001ebc:	432c      	orrs	r4, r5
 8001ebe:	0324      	lsls	r4, r4, #12
 8001ec0:	4d56      	ldr	r5, [pc, #344]	@ (800201c <__aeabi_dsub+0x364>)
 8001ec2:	0b24      	lsrs	r4, r4, #12
 8001ec4:	e08c      	b.n	8001fe0 <__aeabi_dsub+0x328>
 8001ec6:	4659      	mov	r1, fp
 8001ec8:	4311      	orrs	r1, r2
 8001eca:	d100      	bne.n	8001ece <__aeabi_dsub+0x216>
 8001ecc:	e0d5      	b.n	800207a <__aeabi_dsub+0x3c2>
 8001ece:	1e59      	subs	r1, r3, #1
 8001ed0:	2b01      	cmp	r3, #1
 8001ed2:	d100      	bne.n	8001ed6 <__aeabi_dsub+0x21e>
 8001ed4:	e1b9      	b.n	800224a <__aeabi_dsub+0x592>
 8001ed6:	42bb      	cmp	r3, r7
 8001ed8:	d100      	bne.n	8001edc <__aeabi_dsub+0x224>
 8001eda:	e1b1      	b.n	8002240 <__aeabi_dsub+0x588>
 8001edc:	2701      	movs	r7, #1
 8001ede:	000b      	movs	r3, r1
 8001ee0:	2938      	cmp	r1, #56	@ 0x38
 8001ee2:	dd00      	ble.n	8001ee6 <__aeabi_dsub+0x22e>
 8001ee4:	e740      	b.n	8001d68 <__aeabi_dsub+0xb0>
 8001ee6:	e72a      	b.n	8001d3e <__aeabi_dsub+0x86>
 8001ee8:	4661      	mov	r1, ip
 8001eea:	2701      	movs	r7, #1
 8001eec:	4079      	eors	r1, r7
 8001eee:	468c      	mov	ip, r1
 8001ef0:	4566      	cmp	r6, ip
 8001ef2:	d1d2      	bne.n	8001e9a <__aeabi_dsub+0x1e2>
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d100      	bne.n	8001efa <__aeabi_dsub+0x242>
 8001ef8:	e0c5      	b.n	8002086 <__aeabi_dsub+0x3ce>
 8001efa:	2d00      	cmp	r5, #0
 8001efc:	d000      	beq.n	8001f00 <__aeabi_dsub+0x248>
 8001efe:	e155      	b.n	80021ac <__aeabi_dsub+0x4f4>
 8001f00:	464b      	mov	r3, r9
 8001f02:	0025      	movs	r5, r4
 8001f04:	4305      	orrs	r5, r0
 8001f06:	d100      	bne.n	8001f0a <__aeabi_dsub+0x252>
 8001f08:	e212      	b.n	8002330 <__aeabi_dsub+0x678>
 8001f0a:	1e59      	subs	r1, r3, #1
 8001f0c:	468c      	mov	ip, r1
 8001f0e:	2b01      	cmp	r3, #1
 8001f10:	d100      	bne.n	8001f14 <__aeabi_dsub+0x25c>
 8001f12:	e249      	b.n	80023a8 <__aeabi_dsub+0x6f0>
 8001f14:	4d41      	ldr	r5, [pc, #260]	@ (800201c <__aeabi_dsub+0x364>)
 8001f16:	42ab      	cmp	r3, r5
 8001f18:	d100      	bne.n	8001f1c <__aeabi_dsub+0x264>
 8001f1a:	e28f      	b.n	800243c <__aeabi_dsub+0x784>
 8001f1c:	2701      	movs	r7, #1
 8001f1e:	2938      	cmp	r1, #56	@ 0x38
 8001f20:	dc11      	bgt.n	8001f46 <__aeabi_dsub+0x28e>
 8001f22:	4663      	mov	r3, ip
 8001f24:	2b1f      	cmp	r3, #31
 8001f26:	dd00      	ble.n	8001f2a <__aeabi_dsub+0x272>
 8001f28:	e25b      	b.n	80023e2 <__aeabi_dsub+0x72a>
 8001f2a:	4661      	mov	r1, ip
 8001f2c:	2320      	movs	r3, #32
 8001f2e:	0027      	movs	r7, r4
 8001f30:	1a5b      	subs	r3, r3, r1
 8001f32:	0005      	movs	r5, r0
 8001f34:	4098      	lsls	r0, r3
 8001f36:	409f      	lsls	r7, r3
 8001f38:	40cd      	lsrs	r5, r1
 8001f3a:	1e43      	subs	r3, r0, #1
 8001f3c:	4198      	sbcs	r0, r3
 8001f3e:	40cc      	lsrs	r4, r1
 8001f40:	432f      	orrs	r7, r5
 8001f42:	4307      	orrs	r7, r0
 8001f44:	44a3      	add	fp, r4
 8001f46:	18bf      	adds	r7, r7, r2
 8001f48:	4297      	cmp	r7, r2
 8001f4a:	4192      	sbcs	r2, r2
 8001f4c:	4252      	negs	r2, r2
 8001f4e:	445a      	add	r2, fp
 8001f50:	0014      	movs	r4, r2
 8001f52:	464d      	mov	r5, r9
 8001f54:	e787      	b.n	8001e66 <__aeabi_dsub+0x1ae>
 8001f56:	4f34      	ldr	r7, [pc, #208]	@ (8002028 <__aeabi_dsub+0x370>)
 8001f58:	1c6b      	adds	r3, r5, #1
 8001f5a:	423b      	tst	r3, r7
 8001f5c:	d000      	beq.n	8001f60 <__aeabi_dsub+0x2a8>
 8001f5e:	e0b6      	b.n	80020ce <__aeabi_dsub+0x416>
 8001f60:	4659      	mov	r1, fp
 8001f62:	0023      	movs	r3, r4
 8001f64:	4311      	orrs	r1, r2
 8001f66:	000f      	movs	r7, r1
 8001f68:	4303      	orrs	r3, r0
 8001f6a:	2d00      	cmp	r5, #0
 8001f6c:	d000      	beq.n	8001f70 <__aeabi_dsub+0x2b8>
 8001f6e:	e126      	b.n	80021be <__aeabi_dsub+0x506>
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d100      	bne.n	8001f76 <__aeabi_dsub+0x2be>
 8001f74:	e1c0      	b.n	80022f8 <__aeabi_dsub+0x640>
 8001f76:	2900      	cmp	r1, #0
 8001f78:	d100      	bne.n	8001f7c <__aeabi_dsub+0x2c4>
 8001f7a:	e0a1      	b.n	80020c0 <__aeabi_dsub+0x408>
 8001f7c:	1a83      	subs	r3, r0, r2
 8001f7e:	4698      	mov	r8, r3
 8001f80:	465b      	mov	r3, fp
 8001f82:	4540      	cmp	r0, r8
 8001f84:	41ad      	sbcs	r5, r5
 8001f86:	1ae3      	subs	r3, r4, r3
 8001f88:	426d      	negs	r5, r5
 8001f8a:	1b5b      	subs	r3, r3, r5
 8001f8c:	2580      	movs	r5, #128	@ 0x80
 8001f8e:	042d      	lsls	r5, r5, #16
 8001f90:	422b      	tst	r3, r5
 8001f92:	d100      	bne.n	8001f96 <__aeabi_dsub+0x2de>
 8001f94:	e14b      	b.n	800222e <__aeabi_dsub+0x576>
 8001f96:	465b      	mov	r3, fp
 8001f98:	1a10      	subs	r0, r2, r0
 8001f9a:	4282      	cmp	r2, r0
 8001f9c:	4192      	sbcs	r2, r2
 8001f9e:	1b1c      	subs	r4, r3, r4
 8001fa0:	0007      	movs	r7, r0
 8001fa2:	2601      	movs	r6, #1
 8001fa4:	4663      	mov	r3, ip
 8001fa6:	4252      	negs	r2, r2
 8001fa8:	1aa4      	subs	r4, r4, r2
 8001faa:	4327      	orrs	r7, r4
 8001fac:	401e      	ands	r6, r3
 8001fae:	2f00      	cmp	r7, #0
 8001fb0:	d100      	bne.n	8001fb4 <__aeabi_dsub+0x2fc>
 8001fb2:	e142      	b.n	800223a <__aeabi_dsub+0x582>
 8001fb4:	422c      	tst	r4, r5
 8001fb6:	d100      	bne.n	8001fba <__aeabi_dsub+0x302>
 8001fb8:	e26d      	b.n	8002496 <__aeabi_dsub+0x7de>
 8001fba:	4b19      	ldr	r3, [pc, #100]	@ (8002020 <__aeabi_dsub+0x368>)
 8001fbc:	2501      	movs	r5, #1
 8001fbe:	401c      	ands	r4, r3
 8001fc0:	e71b      	b.n	8001dfa <__aeabi_dsub+0x142>
 8001fc2:	42bd      	cmp	r5, r7
 8001fc4:	d100      	bne.n	8001fc8 <__aeabi_dsub+0x310>
 8001fc6:	e13b      	b.n	8002240 <__aeabi_dsub+0x588>
 8001fc8:	2701      	movs	r7, #1
 8001fca:	2b38      	cmp	r3, #56	@ 0x38
 8001fcc:	dd00      	ble.n	8001fd0 <__aeabi_dsub+0x318>
 8001fce:	e745      	b.n	8001e5c <__aeabi_dsub+0x1a4>
 8001fd0:	2780      	movs	r7, #128	@ 0x80
 8001fd2:	4659      	mov	r1, fp
 8001fd4:	043f      	lsls	r7, r7, #16
 8001fd6:	4339      	orrs	r1, r7
 8001fd8:	468b      	mov	fp, r1
 8001fda:	e72a      	b.n	8001e32 <__aeabi_dsub+0x17a>
 8001fdc:	2400      	movs	r4, #0
 8001fde:	2700      	movs	r7, #0
 8001fe0:	052d      	lsls	r5, r5, #20
 8001fe2:	4325      	orrs	r5, r4
 8001fe4:	07f6      	lsls	r6, r6, #31
 8001fe6:	4335      	orrs	r5, r6
 8001fe8:	0038      	movs	r0, r7
 8001fea:	0029      	movs	r1, r5
 8001fec:	b003      	add	sp, #12
 8001fee:	bcf0      	pop	{r4, r5, r6, r7}
 8001ff0:	46bb      	mov	fp, r7
 8001ff2:	46b2      	mov	sl, r6
 8001ff4:	46a9      	mov	r9, r5
 8001ff6:	46a0      	mov	r8, r4
 8001ff8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ffa:	077b      	lsls	r3, r7, #29
 8001ffc:	d004      	beq.n	8002008 <__aeabi_dsub+0x350>
 8001ffe:	230f      	movs	r3, #15
 8002000:	403b      	ands	r3, r7
 8002002:	2b04      	cmp	r3, #4
 8002004:	d000      	beq.n	8002008 <__aeabi_dsub+0x350>
 8002006:	e6e7      	b.n	8001dd8 <__aeabi_dsub+0x120>
 8002008:	002b      	movs	r3, r5
 800200a:	08f8      	lsrs	r0, r7, #3
 800200c:	4a03      	ldr	r2, [pc, #12]	@ (800201c <__aeabi_dsub+0x364>)
 800200e:	0767      	lsls	r7, r4, #29
 8002010:	4307      	orrs	r7, r0
 8002012:	08e5      	lsrs	r5, r4, #3
 8002014:	4293      	cmp	r3, r2
 8002016:	d100      	bne.n	800201a <__aeabi_dsub+0x362>
 8002018:	e74a      	b.n	8001eb0 <__aeabi_dsub+0x1f8>
 800201a:	e0a5      	b.n	8002168 <__aeabi_dsub+0x4b0>
 800201c:	000007ff 	.word	0x000007ff
 8002020:	ff7fffff 	.word	0xff7fffff
 8002024:	fffff801 	.word	0xfffff801
 8002028:	000007fe 	.word	0x000007fe
 800202c:	0038      	movs	r0, r7
 800202e:	f000 fafd 	bl	800262c <__clzsi2>
 8002032:	0003      	movs	r3, r0
 8002034:	3318      	adds	r3, #24
 8002036:	2b1f      	cmp	r3, #31
 8002038:	dc00      	bgt.n	800203c <__aeabi_dsub+0x384>
 800203a:	e6a7      	b.n	8001d8c <__aeabi_dsub+0xd4>
 800203c:	003a      	movs	r2, r7
 800203e:	3808      	subs	r0, #8
 8002040:	4082      	lsls	r2, r0
 8002042:	429d      	cmp	r5, r3
 8002044:	dd00      	ble.n	8002048 <__aeabi_dsub+0x390>
 8002046:	e08a      	b.n	800215e <__aeabi_dsub+0x4a6>
 8002048:	1b5b      	subs	r3, r3, r5
 800204a:	1c58      	adds	r0, r3, #1
 800204c:	281f      	cmp	r0, #31
 800204e:	dc00      	bgt.n	8002052 <__aeabi_dsub+0x39a>
 8002050:	e1d8      	b.n	8002404 <__aeabi_dsub+0x74c>
 8002052:	0017      	movs	r7, r2
 8002054:	3b1f      	subs	r3, #31
 8002056:	40df      	lsrs	r7, r3
 8002058:	2820      	cmp	r0, #32
 800205a:	d005      	beq.n	8002068 <__aeabi_dsub+0x3b0>
 800205c:	2340      	movs	r3, #64	@ 0x40
 800205e:	1a1b      	subs	r3, r3, r0
 8002060:	409a      	lsls	r2, r3
 8002062:	1e53      	subs	r3, r2, #1
 8002064:	419a      	sbcs	r2, r3
 8002066:	4317      	orrs	r7, r2
 8002068:	2500      	movs	r5, #0
 800206a:	2f00      	cmp	r7, #0
 800206c:	d100      	bne.n	8002070 <__aeabi_dsub+0x3b8>
 800206e:	e0e5      	b.n	800223c <__aeabi_dsub+0x584>
 8002070:	077b      	lsls	r3, r7, #29
 8002072:	d000      	beq.n	8002076 <__aeabi_dsub+0x3be>
 8002074:	e6ab      	b.n	8001dce <__aeabi_dsub+0x116>
 8002076:	002c      	movs	r4, r5
 8002078:	e7c6      	b.n	8002008 <__aeabi_dsub+0x350>
 800207a:	08c0      	lsrs	r0, r0, #3
 800207c:	e7c6      	b.n	800200c <__aeabi_dsub+0x354>
 800207e:	2700      	movs	r7, #0
 8002080:	2400      	movs	r4, #0
 8002082:	4dd1      	ldr	r5, [pc, #836]	@ (80023c8 <__aeabi_dsub+0x710>)
 8002084:	e7ac      	b.n	8001fe0 <__aeabi_dsub+0x328>
 8002086:	4fd1      	ldr	r7, [pc, #836]	@ (80023cc <__aeabi_dsub+0x714>)
 8002088:	1c6b      	adds	r3, r5, #1
 800208a:	423b      	tst	r3, r7
 800208c:	d171      	bne.n	8002172 <__aeabi_dsub+0x4ba>
 800208e:	0023      	movs	r3, r4
 8002090:	4303      	orrs	r3, r0
 8002092:	2d00      	cmp	r5, #0
 8002094:	d000      	beq.n	8002098 <__aeabi_dsub+0x3e0>
 8002096:	e14e      	b.n	8002336 <__aeabi_dsub+0x67e>
 8002098:	4657      	mov	r7, sl
 800209a:	2b00      	cmp	r3, #0
 800209c:	d100      	bne.n	80020a0 <__aeabi_dsub+0x3e8>
 800209e:	e1b5      	b.n	800240c <__aeabi_dsub+0x754>
 80020a0:	2f00      	cmp	r7, #0
 80020a2:	d00d      	beq.n	80020c0 <__aeabi_dsub+0x408>
 80020a4:	1883      	adds	r3, r0, r2
 80020a6:	4283      	cmp	r3, r0
 80020a8:	4180      	sbcs	r0, r0
 80020aa:	445c      	add	r4, fp
 80020ac:	4240      	negs	r0, r0
 80020ae:	1824      	adds	r4, r4, r0
 80020b0:	0222      	lsls	r2, r4, #8
 80020b2:	d500      	bpl.n	80020b6 <__aeabi_dsub+0x3fe>
 80020b4:	e1c8      	b.n	8002448 <__aeabi_dsub+0x790>
 80020b6:	001f      	movs	r7, r3
 80020b8:	4698      	mov	r8, r3
 80020ba:	4327      	orrs	r7, r4
 80020bc:	d100      	bne.n	80020c0 <__aeabi_dsub+0x408>
 80020be:	e0bc      	b.n	800223a <__aeabi_dsub+0x582>
 80020c0:	4643      	mov	r3, r8
 80020c2:	0767      	lsls	r7, r4, #29
 80020c4:	08db      	lsrs	r3, r3, #3
 80020c6:	431f      	orrs	r7, r3
 80020c8:	08e5      	lsrs	r5, r4, #3
 80020ca:	2300      	movs	r3, #0
 80020cc:	e04c      	b.n	8002168 <__aeabi_dsub+0x4b0>
 80020ce:	1a83      	subs	r3, r0, r2
 80020d0:	4698      	mov	r8, r3
 80020d2:	465b      	mov	r3, fp
 80020d4:	4540      	cmp	r0, r8
 80020d6:	41bf      	sbcs	r7, r7
 80020d8:	1ae3      	subs	r3, r4, r3
 80020da:	427f      	negs	r7, r7
 80020dc:	1bdb      	subs	r3, r3, r7
 80020de:	021f      	lsls	r7, r3, #8
 80020e0:	d47c      	bmi.n	80021dc <__aeabi_dsub+0x524>
 80020e2:	4647      	mov	r7, r8
 80020e4:	431f      	orrs	r7, r3
 80020e6:	d100      	bne.n	80020ea <__aeabi_dsub+0x432>
 80020e8:	e0a6      	b.n	8002238 <__aeabi_dsub+0x580>
 80020ea:	001c      	movs	r4, r3
 80020ec:	4647      	mov	r7, r8
 80020ee:	e645      	b.n	8001d7c <__aeabi_dsub+0xc4>
 80020f0:	4cb7      	ldr	r4, [pc, #732]	@ (80023d0 <__aeabi_dsub+0x718>)
 80020f2:	1aed      	subs	r5, r5, r3
 80020f4:	4014      	ands	r4, r2
 80020f6:	077b      	lsls	r3, r7, #29
 80020f8:	d000      	beq.n	80020fc <__aeabi_dsub+0x444>
 80020fa:	e780      	b.n	8001ffe <__aeabi_dsub+0x346>
 80020fc:	e784      	b.n	8002008 <__aeabi_dsub+0x350>
 80020fe:	464b      	mov	r3, r9
 8002100:	0025      	movs	r5, r4
 8002102:	4305      	orrs	r5, r0
 8002104:	d066      	beq.n	80021d4 <__aeabi_dsub+0x51c>
 8002106:	1e5f      	subs	r7, r3, #1
 8002108:	2b01      	cmp	r3, #1
 800210a:	d100      	bne.n	800210e <__aeabi_dsub+0x456>
 800210c:	e0fc      	b.n	8002308 <__aeabi_dsub+0x650>
 800210e:	4dae      	ldr	r5, [pc, #696]	@ (80023c8 <__aeabi_dsub+0x710>)
 8002110:	42ab      	cmp	r3, r5
 8002112:	d100      	bne.n	8002116 <__aeabi_dsub+0x45e>
 8002114:	e15e      	b.n	80023d4 <__aeabi_dsub+0x71c>
 8002116:	4666      	mov	r6, ip
 8002118:	2f38      	cmp	r7, #56	@ 0x38
 800211a:	dc00      	bgt.n	800211e <__aeabi_dsub+0x466>
 800211c:	e0b4      	b.n	8002288 <__aeabi_dsub+0x5d0>
 800211e:	2001      	movs	r0, #1
 8002120:	1a17      	subs	r7, r2, r0
 8002122:	42ba      	cmp	r2, r7
 8002124:	4192      	sbcs	r2, r2
 8002126:	465b      	mov	r3, fp
 8002128:	4252      	negs	r2, r2
 800212a:	464d      	mov	r5, r9
 800212c:	1a9c      	subs	r4, r3, r2
 800212e:	e620      	b.n	8001d72 <__aeabi_dsub+0xba>
 8002130:	0767      	lsls	r7, r4, #29
 8002132:	08c0      	lsrs	r0, r0, #3
 8002134:	4307      	orrs	r7, r0
 8002136:	08e5      	lsrs	r5, r4, #3
 8002138:	e6ba      	b.n	8001eb0 <__aeabi_dsub+0x1f8>
 800213a:	001f      	movs	r7, r3
 800213c:	4659      	mov	r1, fp
 800213e:	3f20      	subs	r7, #32
 8002140:	40f9      	lsrs	r1, r7
 8002142:	000f      	movs	r7, r1
 8002144:	2b20      	cmp	r3, #32
 8002146:	d005      	beq.n	8002154 <__aeabi_dsub+0x49c>
 8002148:	2140      	movs	r1, #64	@ 0x40
 800214a:	1acb      	subs	r3, r1, r3
 800214c:	4659      	mov	r1, fp
 800214e:	4099      	lsls	r1, r3
 8002150:	430a      	orrs	r2, r1
 8002152:	4692      	mov	sl, r2
 8002154:	4653      	mov	r3, sl
 8002156:	1e5a      	subs	r2, r3, #1
 8002158:	4193      	sbcs	r3, r2
 800215a:	431f      	orrs	r7, r3
 800215c:	e604      	b.n	8001d68 <__aeabi_dsub+0xb0>
 800215e:	1aeb      	subs	r3, r5, r3
 8002160:	4d9b      	ldr	r5, [pc, #620]	@ (80023d0 <__aeabi_dsub+0x718>)
 8002162:	4015      	ands	r5, r2
 8002164:	076f      	lsls	r7, r5, #29
 8002166:	08ed      	lsrs	r5, r5, #3
 8002168:	032c      	lsls	r4, r5, #12
 800216a:	055d      	lsls	r5, r3, #21
 800216c:	0b24      	lsrs	r4, r4, #12
 800216e:	0d6d      	lsrs	r5, r5, #21
 8002170:	e736      	b.n	8001fe0 <__aeabi_dsub+0x328>
 8002172:	4d95      	ldr	r5, [pc, #596]	@ (80023c8 <__aeabi_dsub+0x710>)
 8002174:	42ab      	cmp	r3, r5
 8002176:	d100      	bne.n	800217a <__aeabi_dsub+0x4c2>
 8002178:	e0d6      	b.n	8002328 <__aeabi_dsub+0x670>
 800217a:	1882      	adds	r2, r0, r2
 800217c:	0021      	movs	r1, r4
 800217e:	4282      	cmp	r2, r0
 8002180:	4180      	sbcs	r0, r0
 8002182:	4459      	add	r1, fp
 8002184:	4240      	negs	r0, r0
 8002186:	1808      	adds	r0, r1, r0
 8002188:	07c7      	lsls	r7, r0, #31
 800218a:	0852      	lsrs	r2, r2, #1
 800218c:	4317      	orrs	r7, r2
 800218e:	0844      	lsrs	r4, r0, #1
 8002190:	0752      	lsls	r2, r2, #29
 8002192:	d400      	bmi.n	8002196 <__aeabi_dsub+0x4de>
 8002194:	e185      	b.n	80024a2 <__aeabi_dsub+0x7ea>
 8002196:	220f      	movs	r2, #15
 8002198:	001d      	movs	r5, r3
 800219a:	403a      	ands	r2, r7
 800219c:	2a04      	cmp	r2, #4
 800219e:	d000      	beq.n	80021a2 <__aeabi_dsub+0x4ea>
 80021a0:	e61a      	b.n	8001dd8 <__aeabi_dsub+0x120>
 80021a2:	08ff      	lsrs	r7, r7, #3
 80021a4:	0764      	lsls	r4, r4, #29
 80021a6:	4327      	orrs	r7, r4
 80021a8:	0905      	lsrs	r5, r0, #4
 80021aa:	e7dd      	b.n	8002168 <__aeabi_dsub+0x4b0>
 80021ac:	465b      	mov	r3, fp
 80021ae:	08d2      	lsrs	r2, r2, #3
 80021b0:	075f      	lsls	r7, r3, #29
 80021b2:	4317      	orrs	r7, r2
 80021b4:	08dd      	lsrs	r5, r3, #3
 80021b6:	e67b      	b.n	8001eb0 <__aeabi_dsub+0x1f8>
 80021b8:	2700      	movs	r7, #0
 80021ba:	2400      	movs	r4, #0
 80021bc:	e710      	b.n	8001fe0 <__aeabi_dsub+0x328>
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d000      	beq.n	80021c4 <__aeabi_dsub+0x50c>
 80021c2:	e0d6      	b.n	8002372 <__aeabi_dsub+0x6ba>
 80021c4:	2900      	cmp	r1, #0
 80021c6:	d000      	beq.n	80021ca <__aeabi_dsub+0x512>
 80021c8:	e12f      	b.n	800242a <__aeabi_dsub+0x772>
 80021ca:	2480      	movs	r4, #128	@ 0x80
 80021cc:	2600      	movs	r6, #0
 80021ce:	4d7e      	ldr	r5, [pc, #504]	@ (80023c8 <__aeabi_dsub+0x710>)
 80021d0:	0324      	lsls	r4, r4, #12
 80021d2:	e705      	b.n	8001fe0 <__aeabi_dsub+0x328>
 80021d4:	4666      	mov	r6, ip
 80021d6:	465c      	mov	r4, fp
 80021d8:	08d0      	lsrs	r0, r2, #3
 80021da:	e717      	b.n	800200c <__aeabi_dsub+0x354>
 80021dc:	465b      	mov	r3, fp
 80021de:	1a17      	subs	r7, r2, r0
 80021e0:	42ba      	cmp	r2, r7
 80021e2:	4192      	sbcs	r2, r2
 80021e4:	1b1c      	subs	r4, r3, r4
 80021e6:	2601      	movs	r6, #1
 80021e8:	4663      	mov	r3, ip
 80021ea:	4252      	negs	r2, r2
 80021ec:	1aa4      	subs	r4, r4, r2
 80021ee:	401e      	ands	r6, r3
 80021f0:	e5c4      	b.n	8001d7c <__aeabi_dsub+0xc4>
 80021f2:	1883      	adds	r3, r0, r2
 80021f4:	4283      	cmp	r3, r0
 80021f6:	4180      	sbcs	r0, r0
 80021f8:	445c      	add	r4, fp
 80021fa:	4240      	negs	r0, r0
 80021fc:	1825      	adds	r5, r4, r0
 80021fe:	022a      	lsls	r2, r5, #8
 8002200:	d400      	bmi.n	8002204 <__aeabi_dsub+0x54c>
 8002202:	e0da      	b.n	80023ba <__aeabi_dsub+0x702>
 8002204:	4a72      	ldr	r2, [pc, #456]	@ (80023d0 <__aeabi_dsub+0x718>)
 8002206:	085b      	lsrs	r3, r3, #1
 8002208:	4015      	ands	r5, r2
 800220a:	07ea      	lsls	r2, r5, #31
 800220c:	431a      	orrs	r2, r3
 800220e:	0869      	lsrs	r1, r5, #1
 8002210:	075b      	lsls	r3, r3, #29
 8002212:	d400      	bmi.n	8002216 <__aeabi_dsub+0x55e>
 8002214:	e14a      	b.n	80024ac <__aeabi_dsub+0x7f4>
 8002216:	230f      	movs	r3, #15
 8002218:	4013      	ands	r3, r2
 800221a:	2b04      	cmp	r3, #4
 800221c:	d100      	bne.n	8002220 <__aeabi_dsub+0x568>
 800221e:	e0fc      	b.n	800241a <__aeabi_dsub+0x762>
 8002220:	1d17      	adds	r7, r2, #4
 8002222:	4297      	cmp	r7, r2
 8002224:	41a4      	sbcs	r4, r4
 8002226:	4264      	negs	r4, r4
 8002228:	2502      	movs	r5, #2
 800222a:	1864      	adds	r4, r4, r1
 800222c:	e6ec      	b.n	8002008 <__aeabi_dsub+0x350>
 800222e:	4647      	mov	r7, r8
 8002230:	001c      	movs	r4, r3
 8002232:	431f      	orrs	r7, r3
 8002234:	d000      	beq.n	8002238 <__aeabi_dsub+0x580>
 8002236:	e743      	b.n	80020c0 <__aeabi_dsub+0x408>
 8002238:	2600      	movs	r6, #0
 800223a:	2500      	movs	r5, #0
 800223c:	2400      	movs	r4, #0
 800223e:	e6cf      	b.n	8001fe0 <__aeabi_dsub+0x328>
 8002240:	08c0      	lsrs	r0, r0, #3
 8002242:	0767      	lsls	r7, r4, #29
 8002244:	4307      	orrs	r7, r0
 8002246:	08e5      	lsrs	r5, r4, #3
 8002248:	e632      	b.n	8001eb0 <__aeabi_dsub+0x1f8>
 800224a:	1a87      	subs	r7, r0, r2
 800224c:	465b      	mov	r3, fp
 800224e:	42b8      	cmp	r0, r7
 8002250:	4180      	sbcs	r0, r0
 8002252:	1ae4      	subs	r4, r4, r3
 8002254:	4240      	negs	r0, r0
 8002256:	1a24      	subs	r4, r4, r0
 8002258:	0223      	lsls	r3, r4, #8
 800225a:	d428      	bmi.n	80022ae <__aeabi_dsub+0x5f6>
 800225c:	0763      	lsls	r3, r4, #29
 800225e:	08ff      	lsrs	r7, r7, #3
 8002260:	431f      	orrs	r7, r3
 8002262:	08e5      	lsrs	r5, r4, #3
 8002264:	2301      	movs	r3, #1
 8002266:	e77f      	b.n	8002168 <__aeabi_dsub+0x4b0>
 8002268:	2b00      	cmp	r3, #0
 800226a:	d100      	bne.n	800226e <__aeabi_dsub+0x5b6>
 800226c:	e673      	b.n	8001f56 <__aeabi_dsub+0x29e>
 800226e:	464b      	mov	r3, r9
 8002270:	1b5f      	subs	r7, r3, r5
 8002272:	003b      	movs	r3, r7
 8002274:	2d00      	cmp	r5, #0
 8002276:	d100      	bne.n	800227a <__aeabi_dsub+0x5c2>
 8002278:	e742      	b.n	8002100 <__aeabi_dsub+0x448>
 800227a:	2f38      	cmp	r7, #56	@ 0x38
 800227c:	dd00      	ble.n	8002280 <__aeabi_dsub+0x5c8>
 800227e:	e0ec      	b.n	800245a <__aeabi_dsub+0x7a2>
 8002280:	2380      	movs	r3, #128	@ 0x80
 8002282:	000e      	movs	r6, r1
 8002284:	041b      	lsls	r3, r3, #16
 8002286:	431c      	orrs	r4, r3
 8002288:	2f1f      	cmp	r7, #31
 800228a:	dc25      	bgt.n	80022d8 <__aeabi_dsub+0x620>
 800228c:	2520      	movs	r5, #32
 800228e:	0023      	movs	r3, r4
 8002290:	1bed      	subs	r5, r5, r7
 8002292:	0001      	movs	r1, r0
 8002294:	40a8      	lsls	r0, r5
 8002296:	40ab      	lsls	r3, r5
 8002298:	40f9      	lsrs	r1, r7
 800229a:	1e45      	subs	r5, r0, #1
 800229c:	41a8      	sbcs	r0, r5
 800229e:	430b      	orrs	r3, r1
 80022a0:	40fc      	lsrs	r4, r7
 80022a2:	4318      	orrs	r0, r3
 80022a4:	465b      	mov	r3, fp
 80022a6:	1b1b      	subs	r3, r3, r4
 80022a8:	469b      	mov	fp, r3
 80022aa:	e739      	b.n	8002120 <__aeabi_dsub+0x468>
 80022ac:	4666      	mov	r6, ip
 80022ae:	2501      	movs	r5, #1
 80022b0:	e562      	b.n	8001d78 <__aeabi_dsub+0xc0>
 80022b2:	001f      	movs	r7, r3
 80022b4:	4659      	mov	r1, fp
 80022b6:	3f20      	subs	r7, #32
 80022b8:	40f9      	lsrs	r1, r7
 80022ba:	468c      	mov	ip, r1
 80022bc:	2b20      	cmp	r3, #32
 80022be:	d005      	beq.n	80022cc <__aeabi_dsub+0x614>
 80022c0:	2740      	movs	r7, #64	@ 0x40
 80022c2:	4659      	mov	r1, fp
 80022c4:	1afb      	subs	r3, r7, r3
 80022c6:	4099      	lsls	r1, r3
 80022c8:	430a      	orrs	r2, r1
 80022ca:	4692      	mov	sl, r2
 80022cc:	4657      	mov	r7, sl
 80022ce:	1e7b      	subs	r3, r7, #1
 80022d0:	419f      	sbcs	r7, r3
 80022d2:	4663      	mov	r3, ip
 80022d4:	431f      	orrs	r7, r3
 80022d6:	e5c1      	b.n	8001e5c <__aeabi_dsub+0x1a4>
 80022d8:	003b      	movs	r3, r7
 80022da:	0025      	movs	r5, r4
 80022dc:	3b20      	subs	r3, #32
 80022de:	40dd      	lsrs	r5, r3
 80022e0:	2f20      	cmp	r7, #32
 80022e2:	d004      	beq.n	80022ee <__aeabi_dsub+0x636>
 80022e4:	2340      	movs	r3, #64	@ 0x40
 80022e6:	1bdb      	subs	r3, r3, r7
 80022e8:	409c      	lsls	r4, r3
 80022ea:	4320      	orrs	r0, r4
 80022ec:	4680      	mov	r8, r0
 80022ee:	4640      	mov	r0, r8
 80022f0:	1e43      	subs	r3, r0, #1
 80022f2:	4198      	sbcs	r0, r3
 80022f4:	4328      	orrs	r0, r5
 80022f6:	e713      	b.n	8002120 <__aeabi_dsub+0x468>
 80022f8:	2900      	cmp	r1, #0
 80022fa:	d09d      	beq.n	8002238 <__aeabi_dsub+0x580>
 80022fc:	2601      	movs	r6, #1
 80022fe:	4663      	mov	r3, ip
 8002300:	465c      	mov	r4, fp
 8002302:	4690      	mov	r8, r2
 8002304:	401e      	ands	r6, r3
 8002306:	e6db      	b.n	80020c0 <__aeabi_dsub+0x408>
 8002308:	1a17      	subs	r7, r2, r0
 800230a:	465b      	mov	r3, fp
 800230c:	42ba      	cmp	r2, r7
 800230e:	4192      	sbcs	r2, r2
 8002310:	1b1c      	subs	r4, r3, r4
 8002312:	4252      	negs	r2, r2
 8002314:	1aa4      	subs	r4, r4, r2
 8002316:	0223      	lsls	r3, r4, #8
 8002318:	d4c8      	bmi.n	80022ac <__aeabi_dsub+0x5f4>
 800231a:	0763      	lsls	r3, r4, #29
 800231c:	08ff      	lsrs	r7, r7, #3
 800231e:	431f      	orrs	r7, r3
 8002320:	4666      	mov	r6, ip
 8002322:	2301      	movs	r3, #1
 8002324:	08e5      	lsrs	r5, r4, #3
 8002326:	e71f      	b.n	8002168 <__aeabi_dsub+0x4b0>
 8002328:	001d      	movs	r5, r3
 800232a:	2400      	movs	r4, #0
 800232c:	2700      	movs	r7, #0
 800232e:	e657      	b.n	8001fe0 <__aeabi_dsub+0x328>
 8002330:	465c      	mov	r4, fp
 8002332:	08d0      	lsrs	r0, r2, #3
 8002334:	e66a      	b.n	800200c <__aeabi_dsub+0x354>
 8002336:	2b00      	cmp	r3, #0
 8002338:	d100      	bne.n	800233c <__aeabi_dsub+0x684>
 800233a:	e737      	b.n	80021ac <__aeabi_dsub+0x4f4>
 800233c:	4653      	mov	r3, sl
 800233e:	08c0      	lsrs	r0, r0, #3
 8002340:	0767      	lsls	r7, r4, #29
 8002342:	4307      	orrs	r7, r0
 8002344:	08e5      	lsrs	r5, r4, #3
 8002346:	2b00      	cmp	r3, #0
 8002348:	d100      	bne.n	800234c <__aeabi_dsub+0x694>
 800234a:	e5b1      	b.n	8001eb0 <__aeabi_dsub+0x1f8>
 800234c:	2380      	movs	r3, #128	@ 0x80
 800234e:	031b      	lsls	r3, r3, #12
 8002350:	421d      	tst	r5, r3
 8002352:	d008      	beq.n	8002366 <__aeabi_dsub+0x6ae>
 8002354:	4659      	mov	r1, fp
 8002356:	08c8      	lsrs	r0, r1, #3
 8002358:	4218      	tst	r0, r3
 800235a:	d104      	bne.n	8002366 <__aeabi_dsub+0x6ae>
 800235c:	08d2      	lsrs	r2, r2, #3
 800235e:	0749      	lsls	r1, r1, #29
 8002360:	430a      	orrs	r2, r1
 8002362:	0017      	movs	r7, r2
 8002364:	0005      	movs	r5, r0
 8002366:	0f7b      	lsrs	r3, r7, #29
 8002368:	00ff      	lsls	r7, r7, #3
 800236a:	08ff      	lsrs	r7, r7, #3
 800236c:	075b      	lsls	r3, r3, #29
 800236e:	431f      	orrs	r7, r3
 8002370:	e59e      	b.n	8001eb0 <__aeabi_dsub+0x1f8>
 8002372:	08c0      	lsrs	r0, r0, #3
 8002374:	0763      	lsls	r3, r4, #29
 8002376:	4318      	orrs	r0, r3
 8002378:	08e5      	lsrs	r5, r4, #3
 800237a:	2900      	cmp	r1, #0
 800237c:	d053      	beq.n	8002426 <__aeabi_dsub+0x76e>
 800237e:	2380      	movs	r3, #128	@ 0x80
 8002380:	031b      	lsls	r3, r3, #12
 8002382:	421d      	tst	r5, r3
 8002384:	d00a      	beq.n	800239c <__aeabi_dsub+0x6e4>
 8002386:	4659      	mov	r1, fp
 8002388:	08cc      	lsrs	r4, r1, #3
 800238a:	421c      	tst	r4, r3
 800238c:	d106      	bne.n	800239c <__aeabi_dsub+0x6e4>
 800238e:	2601      	movs	r6, #1
 8002390:	4663      	mov	r3, ip
 8002392:	0025      	movs	r5, r4
 8002394:	08d0      	lsrs	r0, r2, #3
 8002396:	0749      	lsls	r1, r1, #29
 8002398:	4308      	orrs	r0, r1
 800239a:	401e      	ands	r6, r3
 800239c:	0f47      	lsrs	r7, r0, #29
 800239e:	00c0      	lsls	r0, r0, #3
 80023a0:	08c0      	lsrs	r0, r0, #3
 80023a2:	077f      	lsls	r7, r7, #29
 80023a4:	4307      	orrs	r7, r0
 80023a6:	e583      	b.n	8001eb0 <__aeabi_dsub+0x1f8>
 80023a8:	1883      	adds	r3, r0, r2
 80023aa:	4293      	cmp	r3, r2
 80023ac:	4192      	sbcs	r2, r2
 80023ae:	445c      	add	r4, fp
 80023b0:	4252      	negs	r2, r2
 80023b2:	18a5      	adds	r5, r4, r2
 80023b4:	022a      	lsls	r2, r5, #8
 80023b6:	d500      	bpl.n	80023ba <__aeabi_dsub+0x702>
 80023b8:	e724      	b.n	8002204 <__aeabi_dsub+0x54c>
 80023ba:	076f      	lsls	r7, r5, #29
 80023bc:	08db      	lsrs	r3, r3, #3
 80023be:	431f      	orrs	r7, r3
 80023c0:	08ed      	lsrs	r5, r5, #3
 80023c2:	2301      	movs	r3, #1
 80023c4:	e6d0      	b.n	8002168 <__aeabi_dsub+0x4b0>
 80023c6:	46c0      	nop			@ (mov r8, r8)
 80023c8:	000007ff 	.word	0x000007ff
 80023cc:	000007fe 	.word	0x000007fe
 80023d0:	ff7fffff 	.word	0xff7fffff
 80023d4:	465b      	mov	r3, fp
 80023d6:	08d2      	lsrs	r2, r2, #3
 80023d8:	075f      	lsls	r7, r3, #29
 80023da:	4666      	mov	r6, ip
 80023dc:	4317      	orrs	r7, r2
 80023de:	08dd      	lsrs	r5, r3, #3
 80023e0:	e566      	b.n	8001eb0 <__aeabi_dsub+0x1f8>
 80023e2:	0025      	movs	r5, r4
 80023e4:	3b20      	subs	r3, #32
 80023e6:	40dd      	lsrs	r5, r3
 80023e8:	4663      	mov	r3, ip
 80023ea:	2b20      	cmp	r3, #32
 80023ec:	d005      	beq.n	80023fa <__aeabi_dsub+0x742>
 80023ee:	2340      	movs	r3, #64	@ 0x40
 80023f0:	4661      	mov	r1, ip
 80023f2:	1a5b      	subs	r3, r3, r1
 80023f4:	409c      	lsls	r4, r3
 80023f6:	4320      	orrs	r0, r4
 80023f8:	4680      	mov	r8, r0
 80023fa:	4647      	mov	r7, r8
 80023fc:	1e7b      	subs	r3, r7, #1
 80023fe:	419f      	sbcs	r7, r3
 8002400:	432f      	orrs	r7, r5
 8002402:	e5a0      	b.n	8001f46 <__aeabi_dsub+0x28e>
 8002404:	2120      	movs	r1, #32
 8002406:	2700      	movs	r7, #0
 8002408:	1a09      	subs	r1, r1, r0
 800240a:	e4d2      	b.n	8001db2 <__aeabi_dsub+0xfa>
 800240c:	2f00      	cmp	r7, #0
 800240e:	d100      	bne.n	8002412 <__aeabi_dsub+0x75a>
 8002410:	e713      	b.n	800223a <__aeabi_dsub+0x582>
 8002412:	465c      	mov	r4, fp
 8002414:	0017      	movs	r7, r2
 8002416:	2500      	movs	r5, #0
 8002418:	e5f6      	b.n	8002008 <__aeabi_dsub+0x350>
 800241a:	08d7      	lsrs	r7, r2, #3
 800241c:	0749      	lsls	r1, r1, #29
 800241e:	2302      	movs	r3, #2
 8002420:	430f      	orrs	r7, r1
 8002422:	092d      	lsrs	r5, r5, #4
 8002424:	e6a0      	b.n	8002168 <__aeabi_dsub+0x4b0>
 8002426:	0007      	movs	r7, r0
 8002428:	e542      	b.n	8001eb0 <__aeabi_dsub+0x1f8>
 800242a:	465b      	mov	r3, fp
 800242c:	2601      	movs	r6, #1
 800242e:	075f      	lsls	r7, r3, #29
 8002430:	08dd      	lsrs	r5, r3, #3
 8002432:	4663      	mov	r3, ip
 8002434:	08d2      	lsrs	r2, r2, #3
 8002436:	4317      	orrs	r7, r2
 8002438:	401e      	ands	r6, r3
 800243a:	e539      	b.n	8001eb0 <__aeabi_dsub+0x1f8>
 800243c:	465b      	mov	r3, fp
 800243e:	08d2      	lsrs	r2, r2, #3
 8002440:	075f      	lsls	r7, r3, #29
 8002442:	4317      	orrs	r7, r2
 8002444:	08dd      	lsrs	r5, r3, #3
 8002446:	e533      	b.n	8001eb0 <__aeabi_dsub+0x1f8>
 8002448:	4a1e      	ldr	r2, [pc, #120]	@ (80024c4 <__aeabi_dsub+0x80c>)
 800244a:	08db      	lsrs	r3, r3, #3
 800244c:	4022      	ands	r2, r4
 800244e:	0757      	lsls	r7, r2, #29
 8002450:	0252      	lsls	r2, r2, #9
 8002452:	2501      	movs	r5, #1
 8002454:	431f      	orrs	r7, r3
 8002456:	0b14      	lsrs	r4, r2, #12
 8002458:	e5c2      	b.n	8001fe0 <__aeabi_dsub+0x328>
 800245a:	000e      	movs	r6, r1
 800245c:	2001      	movs	r0, #1
 800245e:	e65f      	b.n	8002120 <__aeabi_dsub+0x468>
 8002460:	2b00      	cmp	r3, #0
 8002462:	d00d      	beq.n	8002480 <__aeabi_dsub+0x7c8>
 8002464:	464b      	mov	r3, r9
 8002466:	1b5b      	subs	r3, r3, r5
 8002468:	469c      	mov	ip, r3
 800246a:	2d00      	cmp	r5, #0
 800246c:	d100      	bne.n	8002470 <__aeabi_dsub+0x7b8>
 800246e:	e548      	b.n	8001f02 <__aeabi_dsub+0x24a>
 8002470:	2701      	movs	r7, #1
 8002472:	2b38      	cmp	r3, #56	@ 0x38
 8002474:	dd00      	ble.n	8002478 <__aeabi_dsub+0x7c0>
 8002476:	e566      	b.n	8001f46 <__aeabi_dsub+0x28e>
 8002478:	2380      	movs	r3, #128	@ 0x80
 800247a:	041b      	lsls	r3, r3, #16
 800247c:	431c      	orrs	r4, r3
 800247e:	e550      	b.n	8001f22 <__aeabi_dsub+0x26a>
 8002480:	1c6b      	adds	r3, r5, #1
 8002482:	4d11      	ldr	r5, [pc, #68]	@ (80024c8 <__aeabi_dsub+0x810>)
 8002484:	422b      	tst	r3, r5
 8002486:	d000      	beq.n	800248a <__aeabi_dsub+0x7d2>
 8002488:	e673      	b.n	8002172 <__aeabi_dsub+0x4ba>
 800248a:	4659      	mov	r1, fp
 800248c:	0023      	movs	r3, r4
 800248e:	4311      	orrs	r1, r2
 8002490:	468a      	mov	sl, r1
 8002492:	4303      	orrs	r3, r0
 8002494:	e600      	b.n	8002098 <__aeabi_dsub+0x3e0>
 8002496:	0767      	lsls	r7, r4, #29
 8002498:	08c0      	lsrs	r0, r0, #3
 800249a:	2300      	movs	r3, #0
 800249c:	4307      	orrs	r7, r0
 800249e:	08e5      	lsrs	r5, r4, #3
 80024a0:	e662      	b.n	8002168 <__aeabi_dsub+0x4b0>
 80024a2:	0764      	lsls	r4, r4, #29
 80024a4:	08ff      	lsrs	r7, r7, #3
 80024a6:	4327      	orrs	r7, r4
 80024a8:	0905      	lsrs	r5, r0, #4
 80024aa:	e65d      	b.n	8002168 <__aeabi_dsub+0x4b0>
 80024ac:	08d2      	lsrs	r2, r2, #3
 80024ae:	0749      	lsls	r1, r1, #29
 80024b0:	4311      	orrs	r1, r2
 80024b2:	000f      	movs	r7, r1
 80024b4:	2302      	movs	r3, #2
 80024b6:	092d      	lsrs	r5, r5, #4
 80024b8:	e656      	b.n	8002168 <__aeabi_dsub+0x4b0>
 80024ba:	0007      	movs	r7, r0
 80024bc:	e5a4      	b.n	8002008 <__aeabi_dsub+0x350>
 80024be:	0038      	movs	r0, r7
 80024c0:	e48f      	b.n	8001de2 <__aeabi_dsub+0x12a>
 80024c2:	46c0      	nop			@ (mov r8, r8)
 80024c4:	ff7fffff 	.word	0xff7fffff
 80024c8:	000007fe 	.word	0x000007fe

080024cc <__aeabi_dcmpun>:
 80024cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024ce:	46c6      	mov	lr, r8
 80024d0:	031e      	lsls	r6, r3, #12
 80024d2:	0b36      	lsrs	r6, r6, #12
 80024d4:	46b0      	mov	r8, r6
 80024d6:	4e0d      	ldr	r6, [pc, #52]	@ (800250c <__aeabi_dcmpun+0x40>)
 80024d8:	030c      	lsls	r4, r1, #12
 80024da:	004d      	lsls	r5, r1, #1
 80024dc:	005f      	lsls	r7, r3, #1
 80024de:	b500      	push	{lr}
 80024e0:	0b24      	lsrs	r4, r4, #12
 80024e2:	0d6d      	lsrs	r5, r5, #21
 80024e4:	0d7f      	lsrs	r7, r7, #21
 80024e6:	42b5      	cmp	r5, r6
 80024e8:	d00b      	beq.n	8002502 <__aeabi_dcmpun+0x36>
 80024ea:	4908      	ldr	r1, [pc, #32]	@ (800250c <__aeabi_dcmpun+0x40>)
 80024ec:	2000      	movs	r0, #0
 80024ee:	428f      	cmp	r7, r1
 80024f0:	d104      	bne.n	80024fc <__aeabi_dcmpun+0x30>
 80024f2:	4646      	mov	r6, r8
 80024f4:	4316      	orrs	r6, r2
 80024f6:	0030      	movs	r0, r6
 80024f8:	1e43      	subs	r3, r0, #1
 80024fa:	4198      	sbcs	r0, r3
 80024fc:	bc80      	pop	{r7}
 80024fe:	46b8      	mov	r8, r7
 8002500:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002502:	4304      	orrs	r4, r0
 8002504:	2001      	movs	r0, #1
 8002506:	2c00      	cmp	r4, #0
 8002508:	d1f8      	bne.n	80024fc <__aeabi_dcmpun+0x30>
 800250a:	e7ee      	b.n	80024ea <__aeabi_dcmpun+0x1e>
 800250c:	000007ff 	.word	0x000007ff

08002510 <__aeabi_d2iz>:
 8002510:	000b      	movs	r3, r1
 8002512:	0002      	movs	r2, r0
 8002514:	b570      	push	{r4, r5, r6, lr}
 8002516:	4d16      	ldr	r5, [pc, #88]	@ (8002570 <__aeabi_d2iz+0x60>)
 8002518:	030c      	lsls	r4, r1, #12
 800251a:	b082      	sub	sp, #8
 800251c:	0049      	lsls	r1, r1, #1
 800251e:	2000      	movs	r0, #0
 8002520:	9200      	str	r2, [sp, #0]
 8002522:	9301      	str	r3, [sp, #4]
 8002524:	0b24      	lsrs	r4, r4, #12
 8002526:	0d49      	lsrs	r1, r1, #21
 8002528:	0fde      	lsrs	r6, r3, #31
 800252a:	42a9      	cmp	r1, r5
 800252c:	dd04      	ble.n	8002538 <__aeabi_d2iz+0x28>
 800252e:	4811      	ldr	r0, [pc, #68]	@ (8002574 <__aeabi_d2iz+0x64>)
 8002530:	4281      	cmp	r1, r0
 8002532:	dd03      	ble.n	800253c <__aeabi_d2iz+0x2c>
 8002534:	4b10      	ldr	r3, [pc, #64]	@ (8002578 <__aeabi_d2iz+0x68>)
 8002536:	18f0      	adds	r0, r6, r3
 8002538:	b002      	add	sp, #8
 800253a:	bd70      	pop	{r4, r5, r6, pc}
 800253c:	2080      	movs	r0, #128	@ 0x80
 800253e:	0340      	lsls	r0, r0, #13
 8002540:	4320      	orrs	r0, r4
 8002542:	4c0e      	ldr	r4, [pc, #56]	@ (800257c <__aeabi_d2iz+0x6c>)
 8002544:	1a64      	subs	r4, r4, r1
 8002546:	2c1f      	cmp	r4, #31
 8002548:	dd08      	ble.n	800255c <__aeabi_d2iz+0x4c>
 800254a:	4b0d      	ldr	r3, [pc, #52]	@ (8002580 <__aeabi_d2iz+0x70>)
 800254c:	1a5b      	subs	r3, r3, r1
 800254e:	40d8      	lsrs	r0, r3
 8002550:	0003      	movs	r3, r0
 8002552:	4258      	negs	r0, r3
 8002554:	2e00      	cmp	r6, #0
 8002556:	d1ef      	bne.n	8002538 <__aeabi_d2iz+0x28>
 8002558:	0018      	movs	r0, r3
 800255a:	e7ed      	b.n	8002538 <__aeabi_d2iz+0x28>
 800255c:	4b09      	ldr	r3, [pc, #36]	@ (8002584 <__aeabi_d2iz+0x74>)
 800255e:	9a00      	ldr	r2, [sp, #0]
 8002560:	469c      	mov	ip, r3
 8002562:	0003      	movs	r3, r0
 8002564:	4461      	add	r1, ip
 8002566:	408b      	lsls	r3, r1
 8002568:	40e2      	lsrs	r2, r4
 800256a:	4313      	orrs	r3, r2
 800256c:	e7f1      	b.n	8002552 <__aeabi_d2iz+0x42>
 800256e:	46c0      	nop			@ (mov r8, r8)
 8002570:	000003fe 	.word	0x000003fe
 8002574:	0000041d 	.word	0x0000041d
 8002578:	7fffffff 	.word	0x7fffffff
 800257c:	00000433 	.word	0x00000433
 8002580:	00000413 	.word	0x00000413
 8002584:	fffffbed 	.word	0xfffffbed

08002588 <__aeabi_i2d>:
 8002588:	b570      	push	{r4, r5, r6, lr}
 800258a:	2800      	cmp	r0, #0
 800258c:	d016      	beq.n	80025bc <__aeabi_i2d+0x34>
 800258e:	17c3      	asrs	r3, r0, #31
 8002590:	18c5      	adds	r5, r0, r3
 8002592:	405d      	eors	r5, r3
 8002594:	0fc4      	lsrs	r4, r0, #31
 8002596:	0028      	movs	r0, r5
 8002598:	f000 f848 	bl	800262c <__clzsi2>
 800259c:	4b10      	ldr	r3, [pc, #64]	@ (80025e0 <__aeabi_i2d+0x58>)
 800259e:	1a1b      	subs	r3, r3, r0
 80025a0:	055b      	lsls	r3, r3, #21
 80025a2:	0d5b      	lsrs	r3, r3, #21
 80025a4:	280a      	cmp	r0, #10
 80025a6:	dc14      	bgt.n	80025d2 <__aeabi_i2d+0x4a>
 80025a8:	0002      	movs	r2, r0
 80025aa:	002e      	movs	r6, r5
 80025ac:	3215      	adds	r2, #21
 80025ae:	4096      	lsls	r6, r2
 80025b0:	220b      	movs	r2, #11
 80025b2:	1a12      	subs	r2, r2, r0
 80025b4:	40d5      	lsrs	r5, r2
 80025b6:	032d      	lsls	r5, r5, #12
 80025b8:	0b2d      	lsrs	r5, r5, #12
 80025ba:	e003      	b.n	80025c4 <__aeabi_i2d+0x3c>
 80025bc:	2400      	movs	r4, #0
 80025be:	2300      	movs	r3, #0
 80025c0:	2500      	movs	r5, #0
 80025c2:	2600      	movs	r6, #0
 80025c4:	051b      	lsls	r3, r3, #20
 80025c6:	432b      	orrs	r3, r5
 80025c8:	07e4      	lsls	r4, r4, #31
 80025ca:	4323      	orrs	r3, r4
 80025cc:	0030      	movs	r0, r6
 80025ce:	0019      	movs	r1, r3
 80025d0:	bd70      	pop	{r4, r5, r6, pc}
 80025d2:	380b      	subs	r0, #11
 80025d4:	4085      	lsls	r5, r0
 80025d6:	032d      	lsls	r5, r5, #12
 80025d8:	2600      	movs	r6, #0
 80025da:	0b2d      	lsrs	r5, r5, #12
 80025dc:	e7f2      	b.n	80025c4 <__aeabi_i2d+0x3c>
 80025de:	46c0      	nop			@ (mov r8, r8)
 80025e0:	0000041e 	.word	0x0000041e

080025e4 <__aeabi_ui2d>:
 80025e4:	b510      	push	{r4, lr}
 80025e6:	1e04      	subs	r4, r0, #0
 80025e8:	d010      	beq.n	800260c <__aeabi_ui2d+0x28>
 80025ea:	f000 f81f 	bl	800262c <__clzsi2>
 80025ee:	4b0e      	ldr	r3, [pc, #56]	@ (8002628 <__aeabi_ui2d+0x44>)
 80025f0:	1a1b      	subs	r3, r3, r0
 80025f2:	055b      	lsls	r3, r3, #21
 80025f4:	0d5b      	lsrs	r3, r3, #21
 80025f6:	280a      	cmp	r0, #10
 80025f8:	dc0f      	bgt.n	800261a <__aeabi_ui2d+0x36>
 80025fa:	220b      	movs	r2, #11
 80025fc:	0021      	movs	r1, r4
 80025fe:	1a12      	subs	r2, r2, r0
 8002600:	40d1      	lsrs	r1, r2
 8002602:	3015      	adds	r0, #21
 8002604:	030a      	lsls	r2, r1, #12
 8002606:	4084      	lsls	r4, r0
 8002608:	0b12      	lsrs	r2, r2, #12
 800260a:	e001      	b.n	8002610 <__aeabi_ui2d+0x2c>
 800260c:	2300      	movs	r3, #0
 800260e:	2200      	movs	r2, #0
 8002610:	051b      	lsls	r3, r3, #20
 8002612:	4313      	orrs	r3, r2
 8002614:	0020      	movs	r0, r4
 8002616:	0019      	movs	r1, r3
 8002618:	bd10      	pop	{r4, pc}
 800261a:	0022      	movs	r2, r4
 800261c:	380b      	subs	r0, #11
 800261e:	4082      	lsls	r2, r0
 8002620:	0312      	lsls	r2, r2, #12
 8002622:	2400      	movs	r4, #0
 8002624:	0b12      	lsrs	r2, r2, #12
 8002626:	e7f3      	b.n	8002610 <__aeabi_ui2d+0x2c>
 8002628:	0000041e 	.word	0x0000041e

0800262c <__clzsi2>:
 800262c:	211c      	movs	r1, #28
 800262e:	2301      	movs	r3, #1
 8002630:	041b      	lsls	r3, r3, #16
 8002632:	4298      	cmp	r0, r3
 8002634:	d301      	bcc.n	800263a <__clzsi2+0xe>
 8002636:	0c00      	lsrs	r0, r0, #16
 8002638:	3910      	subs	r1, #16
 800263a:	0a1b      	lsrs	r3, r3, #8
 800263c:	4298      	cmp	r0, r3
 800263e:	d301      	bcc.n	8002644 <__clzsi2+0x18>
 8002640:	0a00      	lsrs	r0, r0, #8
 8002642:	3908      	subs	r1, #8
 8002644:	091b      	lsrs	r3, r3, #4
 8002646:	4298      	cmp	r0, r3
 8002648:	d301      	bcc.n	800264e <__clzsi2+0x22>
 800264a:	0900      	lsrs	r0, r0, #4
 800264c:	3904      	subs	r1, #4
 800264e:	a202      	add	r2, pc, #8	@ (adr r2, 8002658 <__clzsi2+0x2c>)
 8002650:	5c10      	ldrb	r0, [r2, r0]
 8002652:	1840      	adds	r0, r0, r1
 8002654:	4770      	bx	lr
 8002656:	46c0      	nop			@ (mov r8, r8)
 8002658:	02020304 	.word	0x02020304
 800265c:	01010101 	.word	0x01010101
	...

08002668 <__clzdi2>:
 8002668:	b510      	push	{r4, lr}
 800266a:	2900      	cmp	r1, #0
 800266c:	d103      	bne.n	8002676 <__clzdi2+0xe>
 800266e:	f7ff ffdd 	bl	800262c <__clzsi2>
 8002672:	3020      	adds	r0, #32
 8002674:	e002      	b.n	800267c <__clzdi2+0x14>
 8002676:	0008      	movs	r0, r1
 8002678:	f7ff ffd8 	bl	800262c <__clzsi2>
 800267c:	bd10      	pop	{r4, pc}
 800267e:	46c0      	nop			@ (mov r8, r8)

08002680 <fram_reload_address_words>:

/* =========================
 * Helper utilities
 * ========================= */
static void fram_reload_address_words(void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b082      	sub	sp, #8
 8002684:	af00      	add	r7, sp, #0
    uint16_t first = 0xFFFFu;
 8002686:	1d3b      	adds	r3, r7, #4
 8002688:	2201      	movs	r2, #1
 800268a:	4252      	negs	r2, r2
 800268c:	801a      	strh	r2, [r3, #0]
    uint16_t last  = 0xFFFFu;
 800268e:	1cbb      	adds	r3, r7, #2
 8002690:	2201      	movs	r2, #1
 8002692:	4252      	negs	r2, r2
 8002694:	801a      	strh	r2, [r3, #0]

    (void)fram_read_u16(FRAM_WORD_FIRST_ADDR, &first);
 8002696:	1d3b      	adds	r3, r7, #4
 8002698:	0019      	movs	r1, r3
 800269a:	2000      	movs	r0, #0
 800269c:	f000 f980 	bl	80029a0 <fram_read_u16>
    (void)fram_read_u16(FRAM_WORD_LAST_ADDR,  &last);
 80026a0:	1cbb      	adds	r3, r7, #2
 80026a2:	0019      	movs	r1, r3
 80026a4:	2002      	movs	r0, #2
 80026a6:	f000 f97b 	bl	80029a0 <fram_read_u16>

    if (first == 0xFFFFu && last == 0xFFFFu)
 80026aa:	1d3b      	adds	r3, r7, #4
 80026ac:	881b      	ldrh	r3, [r3, #0]
 80026ae:	4a24      	ldr	r2, [pc, #144]	@ (8002740 <fram_reload_address_words+0xc0>)
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d117      	bne.n	80026e4 <fram_reload_address_words+0x64>
 80026b4:	1cbb      	adds	r3, r7, #2
 80026b6:	881b      	ldrh	r3, [r3, #0]
 80026b8:	4a21      	ldr	r2, [pc, #132]	@ (8002740 <fram_reload_address_words+0xc0>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d112      	bne.n	80026e4 <fram_reload_address_words+0x64>
    {
        g_first_addr = FRAM_DATA_START;
 80026be:	4b21      	ldr	r3, [pc, #132]	@ (8002744 <fram_reload_address_words+0xc4>)
 80026c0:	2204      	movs	r2, #4
 80026c2:	801a      	strh	r2, [r3, #0]
        g_last_addr  = FRAM_DATA_START - 2u;
 80026c4:	4b20      	ldr	r3, [pc, #128]	@ (8002748 <fram_reload_address_words+0xc8>)
 80026c6:	2202      	movs	r2, #2
 80026c8:	801a      	strh	r2, [r3, #0]
        (void)fram_write_u16(FRAM_WORD_FIRST_ADDR, g_first_addr);
 80026ca:	4b1e      	ldr	r3, [pc, #120]	@ (8002744 <fram_reload_address_words+0xc4>)
 80026cc:	881b      	ldrh	r3, [r3, #0]
 80026ce:	0019      	movs	r1, r3
 80026d0:	2000      	movs	r0, #0
 80026d2:	f000 f943 	bl	800295c <fram_write_u16>
        (void)fram_write_u16(FRAM_WORD_LAST_ADDR,  g_last_addr);
 80026d6:	4b1c      	ldr	r3, [pc, #112]	@ (8002748 <fram_reload_address_words+0xc8>)
 80026d8:	881b      	ldrh	r3, [r3, #0]
 80026da:	0019      	movs	r1, r3
 80026dc:	2002      	movs	r0, #2
 80026de:	f000 f93d 	bl	800295c <fram_write_u16>
 80026e2:	e029      	b.n	8002738 <fram_reload_address_words+0xb8>
        return;
    }

    if (first < FRAM_DATA_START || first > FRAM_MAX_ADDR)
 80026e4:	1d3b      	adds	r3, r7, #4
 80026e6:	881b      	ldrh	r3, [r3, #0]
 80026e8:	2b03      	cmp	r3, #3
 80026ea:	d905      	bls.n	80026f8 <fram_reload_address_words+0x78>
 80026ec:	1d3b      	adds	r3, r7, #4
 80026ee:	881a      	ldrh	r2, [r3, #0]
 80026f0:	2380      	movs	r3, #128	@ 0x80
 80026f2:	019b      	lsls	r3, r3, #6
 80026f4:	429a      	cmp	r2, r3
 80026f6:	d302      	bcc.n	80026fe <fram_reload_address_words+0x7e>
    {
        first = FRAM_DATA_START;
 80026f8:	1d3b      	adds	r3, r7, #4
 80026fa:	2204      	movs	r2, #4
 80026fc:	801a      	strh	r2, [r3, #0]
    }

    uint16_t min_last = (uint16_t)(first - 2u);
 80026fe:	1d3b      	adds	r3, r7, #4
 8002700:	881a      	ldrh	r2, [r3, #0]
 8002702:	1dbb      	adds	r3, r7, #6
 8002704:	3a02      	subs	r2, #2
 8002706:	801a      	strh	r2, [r3, #0]
    if (last < min_last || last > FRAM_MAX_ADDR)
 8002708:	1cbb      	adds	r3, r7, #2
 800270a:	881b      	ldrh	r3, [r3, #0]
 800270c:	1dba      	adds	r2, r7, #6
 800270e:	8812      	ldrh	r2, [r2, #0]
 8002710:	429a      	cmp	r2, r3
 8002712:	d805      	bhi.n	8002720 <fram_reload_address_words+0xa0>
 8002714:	1cbb      	adds	r3, r7, #2
 8002716:	881a      	ldrh	r2, [r3, #0]
 8002718:	2380      	movs	r3, #128	@ 0x80
 800271a:	019b      	lsls	r3, r3, #6
 800271c:	429a      	cmp	r2, r3
 800271e:	d303      	bcc.n	8002728 <fram_reload_address_words+0xa8>
    {
        last = min_last;
 8002720:	1cbb      	adds	r3, r7, #2
 8002722:	1dba      	adds	r2, r7, #6
 8002724:	8812      	ldrh	r2, [r2, #0]
 8002726:	801a      	strh	r2, [r3, #0]
    }

    g_first_addr = first;
 8002728:	1d3b      	adds	r3, r7, #4
 800272a:	881a      	ldrh	r2, [r3, #0]
 800272c:	4b05      	ldr	r3, [pc, #20]	@ (8002744 <fram_reload_address_words+0xc4>)
 800272e:	801a      	strh	r2, [r3, #0]
    g_last_addr  = last;
 8002730:	1cbb      	adds	r3, r7, #2
 8002732:	881a      	ldrh	r2, [r3, #0]
 8002734:	4b04      	ldr	r3, [pc, #16]	@ (8002748 <fram_reload_address_words+0xc8>)
 8002736:	801a      	strh	r2, [r3, #0]
}
 8002738:	46bd      	mov	sp, r7
 800273a:	b002      	add	sp, #8
 800273c:	bd80      	pop	{r7, pc}
 800273e:	46c0      	nop			@ (mov r8, r8)
 8002740:	0000ffff 	.word	0x0000ffff
 8002744:	20000000 	.word	0x20000000
 8002748:	20000002 	.word	0x20000002

0800274c <fram_wren>:

/* =========================
 * Low-level FRAM helpers
 * ========================= */
static HAL_StatusTypeDef fram_wren(void)
{
 800274c:	b590      	push	{r4, r7, lr}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
    uint8_t cmd = 0x06u; /* WREN */
 8002752:	1dbb      	adds	r3, r7, #6
 8002754:	2206      	movs	r2, #6
 8002756:	701a      	strb	r2, [r3, #0]
    FRAM_CS_LOW();
 8002758:	4b0d      	ldr	r3, [pc, #52]	@ (8002790 <fram_wren+0x44>)
 800275a:	2200      	movs	r2, #0
 800275c:	2101      	movs	r1, #1
 800275e:	0018      	movs	r0, r3
 8002760:	f002 fc9a 	bl	8005098 <HAL_GPIO_WritePin>
    HAL_StatusTypeDef st = HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 8002764:	1dfc      	adds	r4, r7, #7
 8002766:	2301      	movs	r3, #1
 8002768:	425b      	negs	r3, r3
 800276a:	1db9      	adds	r1, r7, #6
 800276c:	4809      	ldr	r0, [pc, #36]	@ (8002794 <fram_wren+0x48>)
 800276e:	2201      	movs	r2, #1
 8002770:	f002 ffe8 	bl	8005744 <HAL_SPI_Transmit>
 8002774:	0003      	movs	r3, r0
 8002776:	7023      	strb	r3, [r4, #0]
    FRAM_CS_HIGH();
 8002778:	4b05      	ldr	r3, [pc, #20]	@ (8002790 <fram_wren+0x44>)
 800277a:	2201      	movs	r2, #1
 800277c:	2101      	movs	r1, #1
 800277e:	0018      	movs	r0, r3
 8002780:	f002 fc8a 	bl	8005098 <HAL_GPIO_WritePin>
    return st;
 8002784:	1dfb      	adds	r3, r7, #7
 8002786:	781b      	ldrb	r3, [r3, #0]
}
 8002788:	0018      	movs	r0, r3
 800278a:	46bd      	mov	sp, r7
 800278c:	b003      	add	sp, #12
 800278e:	bd90      	pop	{r4, r7, pc}
 8002790:	50000400 	.word	0x50000400
 8002794:	20000218 	.word	0x20000218

08002798 <fram_read>:
    return sr;
}

/* FRAM API: raw read/write */
HAL_StatusTypeDef fram_read(uint16_t addr, uint8_t* buf, size_t len)
{
 8002798:	b5f0      	push	{r4, r5, r6, r7, lr}
 800279a:	b089      	sub	sp, #36	@ 0x24
 800279c:	af00      	add	r7, sp, #0
 800279e:	60b9      	str	r1, [r7, #8]
 80027a0:	607a      	str	r2, [r7, #4]
 80027a2:	230e      	movs	r3, #14
 80027a4:	18fb      	adds	r3, r7, r3
 80027a6:	1c02      	adds	r2, r0, #0
 80027a8:	801a      	strh	r2, [r3, #0]
    if (buf == NULL || len == 0u)
 80027aa:	68bb      	ldr	r3, [r7, #8]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d002      	beq.n	80027b6 <fram_read+0x1e>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d101      	bne.n	80027ba <fram_read+0x22>
    {
        return HAL_OK; /* nothing to do */
 80027b6:	2300      	movs	r3, #0
 80027b8:	e050      	b.n	800285c <fram_read+0xc4>
    }

    if (addr > FRAM_MAX_ADDR)
 80027ba:	230e      	movs	r3, #14
 80027bc:	18fb      	adds	r3, r7, r3
 80027be:	881a      	ldrh	r2, [r3, #0]
 80027c0:	2380      	movs	r3, #128	@ 0x80
 80027c2:	019b      	lsls	r3, r3, #6
 80027c4:	429a      	cmp	r2, r3
 80027c6:	d301      	bcc.n	80027cc <fram_read+0x34>
    {
        return HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	e047      	b.n	800285c <fram_read+0xc4>
    }

    /* Clamp length so we don't run past FRAM end */
    size_t maxLen = (size_t)(FRAM_BYTES - addr);
 80027cc:	230e      	movs	r3, #14
 80027ce:	18fb      	adds	r3, r7, r3
 80027d0:	881b      	ldrh	r3, [r3, #0]
 80027d2:	2280      	movs	r2, #128	@ 0x80
 80027d4:	0192      	lsls	r2, r2, #6
 80027d6:	1ad3      	subs	r3, r2, r3
 80027d8:	61bb      	str	r3, [r7, #24]
    if (len > maxLen)
 80027da:	687a      	ldr	r2, [r7, #4]
 80027dc:	69bb      	ldr	r3, [r7, #24]
 80027de:	429a      	cmp	r2, r3
 80027e0:	d901      	bls.n	80027e6 <fram_read+0x4e>
    {
        len = maxLen;
 80027e2:	69bb      	ldr	r3, [r7, #24]
 80027e4:	607b      	str	r3, [r7, #4]
    }

    uint8_t hdr[3] = { 0x03u, (uint8_t)(addr >> 8), (uint8_t)addr }; /* READ opcode */
 80027e6:	2114      	movs	r1, #20
 80027e8:	187b      	adds	r3, r7, r1
 80027ea:	2203      	movs	r2, #3
 80027ec:	701a      	strb	r2, [r3, #0]
 80027ee:	200e      	movs	r0, #14
 80027f0:	183b      	adds	r3, r7, r0
 80027f2:	881b      	ldrh	r3, [r3, #0]
 80027f4:	0a1b      	lsrs	r3, r3, #8
 80027f6:	b29b      	uxth	r3, r3
 80027f8:	b2da      	uxtb	r2, r3
 80027fa:	187b      	adds	r3, r7, r1
 80027fc:	705a      	strb	r2, [r3, #1]
 80027fe:	183b      	adds	r3, r7, r0
 8002800:	881b      	ldrh	r3, [r3, #0]
 8002802:	b2da      	uxtb	r2, r3
 8002804:	000d      	movs	r5, r1
 8002806:	187b      	adds	r3, r7, r1
 8002808:	709a      	strb	r2, [r3, #2]
    FRAM_CS_LOW();
 800280a:	4b16      	ldr	r3, [pc, #88]	@ (8002864 <fram_read+0xcc>)
 800280c:	2200      	movs	r2, #0
 800280e:	2101      	movs	r1, #1
 8002810:	0018      	movs	r0, r3
 8002812:	f002 fc41 	bl	8005098 <HAL_GPIO_WritePin>
    HAL_StatusTypeDef st = HAL_SPI_Transmit(&hspi1, hdr, 3, HAL_MAX_DELAY);
 8002816:	261f      	movs	r6, #31
 8002818:	19bc      	adds	r4, r7, r6
 800281a:	2301      	movs	r3, #1
 800281c:	425b      	negs	r3, r3
 800281e:	1979      	adds	r1, r7, r5
 8002820:	4811      	ldr	r0, [pc, #68]	@ (8002868 <fram_read+0xd0>)
 8002822:	2203      	movs	r2, #3
 8002824:	f002 ff8e 	bl	8005744 <HAL_SPI_Transmit>
 8002828:	0003      	movs	r3, r0
 800282a:	7023      	strb	r3, [r4, #0]
    if (st == HAL_OK)
 800282c:	19bb      	adds	r3, r7, r6
 800282e:	781b      	ldrb	r3, [r3, #0]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d10a      	bne.n	800284a <fram_read+0xb2>
    {
        st = HAL_SPI_Receive(&hspi1, buf, len, HAL_MAX_DELAY);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	b29a      	uxth	r2, r3
 8002838:	19bc      	adds	r4, r7, r6
 800283a:	2301      	movs	r3, #1
 800283c:	425b      	negs	r3, r3
 800283e:	68b9      	ldr	r1, [r7, #8]
 8002840:	4809      	ldr	r0, [pc, #36]	@ (8002868 <fram_read+0xd0>)
 8002842:	f003 f8df 	bl	8005a04 <HAL_SPI_Receive>
 8002846:	0003      	movs	r3, r0
 8002848:	7023      	strb	r3, [r4, #0]
    }
    FRAM_CS_HIGH();
 800284a:	4b06      	ldr	r3, [pc, #24]	@ (8002864 <fram_read+0xcc>)
 800284c:	2201      	movs	r2, #1
 800284e:	2101      	movs	r1, #1
 8002850:	0018      	movs	r0, r3
 8002852:	f002 fc21 	bl	8005098 <HAL_GPIO_WritePin>
    return st;
 8002856:	231f      	movs	r3, #31
 8002858:	18fb      	adds	r3, r7, r3
 800285a:	781b      	ldrb	r3, [r3, #0]
}
 800285c:	0018      	movs	r0, r3
 800285e:	46bd      	mov	sp, r7
 8002860:	b009      	add	sp, #36	@ 0x24
 8002862:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002864:	50000400 	.word	0x50000400
 8002868:	20000218 	.word	0x20000218

0800286c <fram_write>:

HAL_StatusTypeDef fram_write(uint16_t addr, const uint8_t* buf, size_t len)
{
 800286c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800286e:	b089      	sub	sp, #36	@ 0x24
 8002870:	af00      	add	r7, sp, #0
 8002872:	60b9      	str	r1, [r7, #8]
 8002874:	607a      	str	r2, [r7, #4]
 8002876:	230e      	movs	r3, #14
 8002878:	18fb      	adds	r3, r7, r3
 800287a:	1c02      	adds	r2, r0, #0
 800287c:	801a      	strh	r2, [r3, #0]
    if (buf == NULL || len == 0u)
 800287e:	68bb      	ldr	r3, [r7, #8]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d002      	beq.n	800288a <fram_write+0x1e>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d101      	bne.n	800288e <fram_write+0x22>
    {
        return HAL_OK; /* nothing to do */
 800288a:	2300      	movs	r3, #0
 800288c:	e05e      	b.n	800294c <fram_write+0xe0>
    }

    if (addr > FRAM_MAX_ADDR)
 800288e:	230e      	movs	r3, #14
 8002890:	18fb      	adds	r3, r7, r3
 8002892:	881a      	ldrh	r2, [r3, #0]
 8002894:	2380      	movs	r3, #128	@ 0x80
 8002896:	019b      	lsls	r3, r3, #6
 8002898:	429a      	cmp	r2, r3
 800289a:	d301      	bcc.n	80028a0 <fram_write+0x34>
    {
        return HAL_ERROR;
 800289c:	2301      	movs	r3, #1
 800289e:	e055      	b.n	800294c <fram_write+0xe0>
    }

    /* Clamp length so we don't run past FRAM end */
    size_t maxLen = (size_t)(FRAM_BYTES - addr);
 80028a0:	230e      	movs	r3, #14
 80028a2:	18fb      	adds	r3, r7, r3
 80028a4:	881b      	ldrh	r3, [r3, #0]
 80028a6:	2280      	movs	r2, #128	@ 0x80
 80028a8:	0192      	lsls	r2, r2, #6
 80028aa:	1ad3      	subs	r3, r2, r3
 80028ac:	61bb      	str	r3, [r7, #24]
    if (len > maxLen)
 80028ae:	687a      	ldr	r2, [r7, #4]
 80028b0:	69bb      	ldr	r3, [r7, #24]
 80028b2:	429a      	cmp	r2, r3
 80028b4:	d901      	bls.n	80028ba <fram_write+0x4e>
    {
        len = maxLen;
 80028b6:	69bb      	ldr	r3, [r7, #24]
 80028b8:	607b      	str	r3, [r7, #4]
    }

    HAL_StatusTypeDef st = fram_wren();
 80028ba:	251f      	movs	r5, #31
 80028bc:	197c      	adds	r4, r7, r5
 80028be:	f7ff ff45 	bl	800274c <fram_wren>
 80028c2:	0003      	movs	r3, r0
 80028c4:	7023      	strb	r3, [r4, #0]
    if (st != HAL_OK) return st;
 80028c6:	002a      	movs	r2, r5
 80028c8:	18bb      	adds	r3, r7, r2
 80028ca:	781b      	ldrb	r3, [r3, #0]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d002      	beq.n	80028d6 <fram_write+0x6a>
 80028d0:	18bb      	adds	r3, r7, r2
 80028d2:	781b      	ldrb	r3, [r3, #0]
 80028d4:	e03a      	b.n	800294c <fram_write+0xe0>

    uint8_t hdr[3] = { 0x02u, (uint8_t)(addr >> 8), (uint8_t)addr }; /* WRITE opcode */
 80028d6:	2114      	movs	r1, #20
 80028d8:	187b      	adds	r3, r7, r1
 80028da:	2202      	movs	r2, #2
 80028dc:	701a      	strb	r2, [r3, #0]
 80028de:	200e      	movs	r0, #14
 80028e0:	183b      	adds	r3, r7, r0
 80028e2:	881b      	ldrh	r3, [r3, #0]
 80028e4:	0a1b      	lsrs	r3, r3, #8
 80028e6:	b29b      	uxth	r3, r3
 80028e8:	b2da      	uxtb	r2, r3
 80028ea:	187b      	adds	r3, r7, r1
 80028ec:	705a      	strb	r2, [r3, #1]
 80028ee:	183b      	adds	r3, r7, r0
 80028f0:	881b      	ldrh	r3, [r3, #0]
 80028f2:	b2da      	uxtb	r2, r3
 80028f4:	000d      	movs	r5, r1
 80028f6:	187b      	adds	r3, r7, r1
 80028f8:	709a      	strb	r2, [r3, #2]
    FRAM_CS_LOW();
 80028fa:	4b16      	ldr	r3, [pc, #88]	@ (8002954 <fram_write+0xe8>)
 80028fc:	2200      	movs	r2, #0
 80028fe:	2101      	movs	r1, #1
 8002900:	0018      	movs	r0, r3
 8002902:	f002 fbc9 	bl	8005098 <HAL_GPIO_WritePin>
    st = HAL_SPI_Transmit(&hspi1, hdr, 3, HAL_MAX_DELAY);
 8002906:	261f      	movs	r6, #31
 8002908:	19bc      	adds	r4, r7, r6
 800290a:	2301      	movs	r3, #1
 800290c:	425b      	negs	r3, r3
 800290e:	1979      	adds	r1, r7, r5
 8002910:	4811      	ldr	r0, [pc, #68]	@ (8002958 <fram_write+0xec>)
 8002912:	2203      	movs	r2, #3
 8002914:	f002 ff16 	bl	8005744 <HAL_SPI_Transmit>
 8002918:	0003      	movs	r3, r0
 800291a:	7023      	strb	r3, [r4, #0]
    if (st == HAL_OK)
 800291c:	19bb      	adds	r3, r7, r6
 800291e:	781b      	ldrb	r3, [r3, #0]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d10a      	bne.n	800293a <fram_write+0xce>
    {
        st = HAL_SPI_Transmit(&hspi1, (uint8_t*)buf, len, HAL_MAX_DELAY);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	b29a      	uxth	r2, r3
 8002928:	19bc      	adds	r4, r7, r6
 800292a:	2301      	movs	r3, #1
 800292c:	425b      	negs	r3, r3
 800292e:	68b9      	ldr	r1, [r7, #8]
 8002930:	4809      	ldr	r0, [pc, #36]	@ (8002958 <fram_write+0xec>)
 8002932:	f002 ff07 	bl	8005744 <HAL_SPI_Transmit>
 8002936:	0003      	movs	r3, r0
 8002938:	7023      	strb	r3, [r4, #0]
    }
    FRAM_CS_HIGH();
 800293a:	4b06      	ldr	r3, [pc, #24]	@ (8002954 <fram_write+0xe8>)
 800293c:	2201      	movs	r2, #1
 800293e:	2101      	movs	r1, #1
 8002940:	0018      	movs	r0, r3
 8002942:	f002 fba9 	bl	8005098 <HAL_GPIO_WritePin>
    return st;
 8002946:	231f      	movs	r3, #31
 8002948:	18fb      	adds	r3, r7, r3
 800294a:	781b      	ldrb	r3, [r3, #0]
}
 800294c:	0018      	movs	r0, r3
 800294e:	46bd      	mov	sp, r7
 8002950:	b009      	add	sp, #36	@ 0x24
 8002952:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002954:	50000400 	.word	0x50000400
 8002958:	20000218 	.word	0x20000218

0800295c <fram_write_u16>:

/* 16-bit big-endian read/write of a word at 'a' */
static HAL_StatusTypeDef fram_write_u16(uint16_t a, uint16_t v)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b084      	sub	sp, #16
 8002960:	af00      	add	r7, sp, #0
 8002962:	0002      	movs	r2, r0
 8002964:	1dbb      	adds	r3, r7, #6
 8002966:	801a      	strh	r2, [r3, #0]
 8002968:	1d3b      	adds	r3, r7, #4
 800296a:	1c0a      	adds	r2, r1, #0
 800296c:	801a      	strh	r2, [r3, #0]
    uint8_t be[2] = { (uint8_t)(v >> 8), (uint8_t)(v & 0xFF) };
 800296e:	1d3b      	adds	r3, r7, #4
 8002970:	881b      	ldrh	r3, [r3, #0]
 8002972:	0a1b      	lsrs	r3, r3, #8
 8002974:	b29b      	uxth	r3, r3
 8002976:	b2da      	uxtb	r2, r3
 8002978:	210c      	movs	r1, #12
 800297a:	187b      	adds	r3, r7, r1
 800297c:	701a      	strb	r2, [r3, #0]
 800297e:	1d3b      	adds	r3, r7, #4
 8002980:	881b      	ldrh	r3, [r3, #0]
 8002982:	b2da      	uxtb	r2, r3
 8002984:	187b      	adds	r3, r7, r1
 8002986:	705a      	strb	r2, [r3, #1]
    return fram_write(a, be, 2);
 8002988:	1879      	adds	r1, r7, r1
 800298a:	1dbb      	adds	r3, r7, #6
 800298c:	881b      	ldrh	r3, [r3, #0]
 800298e:	2202      	movs	r2, #2
 8002990:	0018      	movs	r0, r3
 8002992:	f7ff ff6b 	bl	800286c <fram_write>
 8002996:	0003      	movs	r3, r0
}
 8002998:	0018      	movs	r0, r3
 800299a:	46bd      	mov	sp, r7
 800299c:	b004      	add	sp, #16
 800299e:	bd80      	pop	{r7, pc}

080029a0 <fram_read_u16>:

static HAL_StatusTypeDef fram_read_u16(uint16_t a, uint16_t* out)
{
 80029a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029a2:	b085      	sub	sp, #20
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	0002      	movs	r2, r0
 80029a8:	6039      	str	r1, [r7, #0]
 80029aa:	1dbb      	adds	r3, r7, #6
 80029ac:	801a      	strh	r2, [r3, #0]
    uint8_t be[2] = {0,0};
 80029ae:	250c      	movs	r5, #12
 80029b0:	197b      	adds	r3, r7, r5
 80029b2:	2200      	movs	r2, #0
 80029b4:	801a      	strh	r2, [r3, #0]
    HAL_StatusTypeDef st = fram_read(a, be, 2);
 80029b6:	260f      	movs	r6, #15
 80029b8:	19bc      	adds	r4, r7, r6
 80029ba:	1979      	adds	r1, r7, r5
 80029bc:	1dbb      	adds	r3, r7, #6
 80029be:	881b      	ldrh	r3, [r3, #0]
 80029c0:	2202      	movs	r2, #2
 80029c2:	0018      	movs	r0, r3
 80029c4:	f7ff fee8 	bl	8002798 <fram_read>
 80029c8:	0003      	movs	r3, r0
 80029ca:	7023      	strb	r3, [r4, #0]
    if (st == HAL_OK && out)
 80029cc:	19bb      	adds	r3, r7, r6
 80029ce:	781b      	ldrb	r3, [r3, #0]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d10f      	bne.n	80029f4 <fram_read_u16+0x54>
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d00c      	beq.n	80029f4 <fram_read_u16+0x54>
    {
        *out = ((uint16_t)be[0] << 8) | be[1];
 80029da:	197b      	adds	r3, r7, r5
 80029dc:	781b      	ldrb	r3, [r3, #0]
 80029de:	b21b      	sxth	r3, r3
 80029e0:	021b      	lsls	r3, r3, #8
 80029e2:	b21a      	sxth	r2, r3
 80029e4:	197b      	adds	r3, r7, r5
 80029e6:	785b      	ldrb	r3, [r3, #1]
 80029e8:	b21b      	sxth	r3, r3
 80029ea:	4313      	orrs	r3, r2
 80029ec:	b21b      	sxth	r3, r3
 80029ee:	b29a      	uxth	r2, r3
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	801a      	strh	r2, [r3, #0]
    }
    return st;
 80029f4:	230f      	movs	r3, #15
 80029f6:	18fb      	adds	r3, r7, r3
 80029f8:	781b      	ldrb	r3, [r3, #0]
}
 80029fa:	0018      	movs	r0, r3
 80029fc:	46bd      	mov	sp, r7
 80029fe:	b005      	add	sp, #20
 8002a00:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08002a04 <fram_init_state>:

/* returns 1 if the two address words look uninitialized (0xFFFF/0xFFFF or out of range) */
void fram_init_state(void)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	af00      	add	r7, sp, #0
    g_logging_enabled = 0u;
 8002a08:	4b03      	ldr	r3, [pc, #12]	@ (8002a18 <fram_init_state+0x14>)
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	701a      	strb	r2, [r3, #0]
    fram_reload_address_words();
 8002a0e:	f7ff fe37 	bl	8002680 <fram_reload_address_words>
}
 8002a12:	46c0      	nop			@ (mov r8, r8)
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	200001f4 	.word	0x200001f4

08002a1c <fram_logging_enabled>:

/* =========================
 * Assignment commands
 * ========================= */
bool fram_logging_enabled(void)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	af00      	add	r7, sp, #0
    return g_logging_enabled != 0u;
 8002a20:	4b04      	ldr	r3, [pc, #16]	@ (8002a34 <fram_logging_enabled+0x18>)
 8002a22:	781b      	ldrb	r3, [r3, #0]
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	1e5a      	subs	r2, r3, #1
 8002a28:	4193      	sbcs	r3, r2
 8002a2a:	b2db      	uxtb	r3, r3
}
 8002a2c:	0018      	movs	r0, r3
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	46c0      	nop			@ (mov r8, r8)
 8002a34:	200001f4 	.word	0x200001f4

08002a38 <fram_get_first_last>:

HAL_StatusTypeDef fram_get_first_last(uint16_t* first, uint16_t* last)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b082      	sub	sp, #8
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
 8002a40:	6039      	str	r1, [r7, #0]
    if (first) *first = g_first_addr;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d003      	beq.n	8002a50 <fram_get_first_last+0x18>
 8002a48:	4b07      	ldr	r3, [pc, #28]	@ (8002a68 <fram_get_first_last+0x30>)
 8002a4a:	881a      	ldrh	r2, [r3, #0]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	801a      	strh	r2, [r3, #0]
    if (last)  *last  = g_last_addr;
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d003      	beq.n	8002a5e <fram_get_first_last+0x26>
 8002a56:	4b05      	ldr	r3, [pc, #20]	@ (8002a6c <fram_get_first_last+0x34>)
 8002a58:	881a      	ldrh	r2, [r3, #0]
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	801a      	strh	r2, [r3, #0]
    return HAL_OK;
 8002a5e:	2300      	movs	r3, #0
}
 8002a60:	0018      	movs	r0, r3
 8002a62:	46bd      	mov	sp, r7
 8002a64:	b002      	add	sp, #8
 8002a66:	bd80      	pop	{r7, pc}
 8002a68:	20000000 	.word	0x20000000
 8002a6c:	20000002 	.word	0x20000002

08002a70 <fram_cmd_start>:

void fram_cmd_start(void)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	af00      	add	r7, sp, #0
    fram_reload_address_words();
 8002a74:	f7ff fe04 	bl	8002680 <fram_reload_address_words>
    g_logging_enabled = 1u;
 8002a78:	4b02      	ldr	r3, [pc, #8]	@ (8002a84 <fram_cmd_start+0x14>)
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	701a      	strb	r2, [r3, #0]
}
 8002a7e:	46c0      	nop			@ (mov r8, r8)
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	200001f4 	.word	0x200001f4

08002a88 <fram_cmd_stop>:

void fram_cmd_stop(void)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	af00      	add	r7, sp, #0
    g_logging_enabled = 0u;
 8002a8c:	4b02      	ldr	r3, [pc, #8]	@ (8002a98 <fram_cmd_stop+0x10>)
 8002a8e:	2200      	movs	r2, #0
 8002a90:	701a      	strb	r2, [r3, #0]
}
 8002a92:	46c0      	nop			@ (mov r8, r8)
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	200001f4 	.word	0x200001f4

08002a9c <fram_cmd_clear>:

void fram_cmd_clear(void)
{
 8002a9c:	b590      	push	{r4, r7, lr}
 8002a9e:	b08d      	sub	sp, #52	@ 0x34
 8002aa0:	af00      	add	r7, sp, #0
    g_logging_enabled = 0u;
 8002aa2:	4b22      	ldr	r3, [pc, #136]	@ (8002b2c <fram_cmd_clear+0x90>)
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	701a      	strb	r2, [r3, #0]

    uint8_t blank[32];
    memset(blank, 0xFF, sizeof(blank));
 8002aa8:	1d3b      	adds	r3, r7, #4
 8002aaa:	2220      	movs	r2, #32
 8002aac:	21ff      	movs	r1, #255	@ 0xff
 8002aae:	0018      	movs	r0, r3
 8002ab0:	f006 fa76 	bl	8008fa0 <memset>
    for (uint16_t addr = 0u; addr < FRAM_BYTES; addr = (uint16_t)(addr + (uint16_t)sizeof(blank)))
 8002ab4:	232e      	movs	r3, #46	@ 0x2e
 8002ab6:	18fb      	adds	r3, r7, r3
 8002ab8:	2200      	movs	r2, #0
 8002aba:	801a      	strh	r2, [r3, #0]
 8002abc:	e018      	b.n	8002af0 <fram_cmd_clear+0x54>
    {
        size_t remaining = (size_t)(FRAM_BYTES - addr);
 8002abe:	232e      	movs	r3, #46	@ 0x2e
 8002ac0:	18fb      	adds	r3, r7, r3
 8002ac2:	881b      	ldrh	r3, [r3, #0]
 8002ac4:	2280      	movs	r2, #128	@ 0x80
 8002ac6:	0192      	lsls	r2, r2, #6
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	62bb      	str	r3, [r7, #40]	@ 0x28
        size_t chunk = remaining < sizeof(blank) ? remaining : sizeof(blank);
 8002acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ace:	2b20      	cmp	r3, #32
 8002ad0:	d900      	bls.n	8002ad4 <fram_cmd_clear+0x38>
 8002ad2:	2320      	movs	r3, #32
 8002ad4:	627b      	str	r3, [r7, #36]	@ 0x24
        (void)fram_write(addr, blank, chunk);
 8002ad6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ad8:	1d39      	adds	r1, r7, #4
 8002ada:	242e      	movs	r4, #46	@ 0x2e
 8002adc:	193b      	adds	r3, r7, r4
 8002ade:	881b      	ldrh	r3, [r3, #0]
 8002ae0:	0018      	movs	r0, r3
 8002ae2:	f7ff fec3 	bl	800286c <fram_write>
    for (uint16_t addr = 0u; addr < FRAM_BYTES; addr = (uint16_t)(addr + (uint16_t)sizeof(blank)))
 8002ae6:	193b      	adds	r3, r7, r4
 8002ae8:	193a      	adds	r2, r7, r4
 8002aea:	8812      	ldrh	r2, [r2, #0]
 8002aec:	3220      	adds	r2, #32
 8002aee:	801a      	strh	r2, [r3, #0]
 8002af0:	232e      	movs	r3, #46	@ 0x2e
 8002af2:	18fb      	adds	r3, r7, r3
 8002af4:	881a      	ldrh	r2, [r3, #0]
 8002af6:	2380      	movs	r3, #128	@ 0x80
 8002af8:	019b      	lsls	r3, r3, #6
 8002afa:	429a      	cmp	r2, r3
 8002afc:	d3df      	bcc.n	8002abe <fram_cmd_clear+0x22>
    }

    g_first_addr = FRAM_DATA_START;
 8002afe:	4b0c      	ldr	r3, [pc, #48]	@ (8002b30 <fram_cmd_clear+0x94>)
 8002b00:	2204      	movs	r2, #4
 8002b02:	801a      	strh	r2, [r3, #0]
    g_last_addr  = FRAM_DATA_START - 2u;
 8002b04:	4b0b      	ldr	r3, [pc, #44]	@ (8002b34 <fram_cmd_clear+0x98>)
 8002b06:	2202      	movs	r2, #2
 8002b08:	801a      	strh	r2, [r3, #0]
    (void)fram_write_u16(FRAM_WORD_FIRST_ADDR, g_first_addr);
 8002b0a:	4b09      	ldr	r3, [pc, #36]	@ (8002b30 <fram_cmd_clear+0x94>)
 8002b0c:	881b      	ldrh	r3, [r3, #0]
 8002b0e:	0019      	movs	r1, r3
 8002b10:	2000      	movs	r0, #0
 8002b12:	f7ff ff23 	bl	800295c <fram_write_u16>
    (void)fram_write_u16(FRAM_WORD_LAST_ADDR,  g_last_addr);
 8002b16:	4b07      	ldr	r3, [pc, #28]	@ (8002b34 <fram_cmd_clear+0x98>)
 8002b18:	881b      	ldrh	r3, [r3, #0]
 8002b1a:	0019      	movs	r1, r3
 8002b1c:	2002      	movs	r0, #2
 8002b1e:	f7ff ff1d 	bl	800295c <fram_write_u16>
}
 8002b22:	46c0      	nop			@ (mov r8, r8)
 8002b24:	46bd      	mov	sp, r7
 8002b26:	b00d      	add	sp, #52	@ 0x34
 8002b28:	bd90      	pop	{r4, r7, pc}
 8002b2a:	46c0      	nop			@ (mov r8, r8)
 8002b2c:	200001f4 	.word	0x200001f4
 8002b30:	20000000 	.word	0x20000000
 8002b34:	20000002 	.word	0x20000002

08002b38 <fram_log_sample>:

/* Pass the raw 16-bit TMP102 reading here once per second */
HAL_StatusTypeDef fram_log_sample(uint16_t tmp102_raw)
{
 8002b38:	b5b0      	push	{r4, r5, r7, lr}
 8002b3a:	b084      	sub	sp, #16
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	0002      	movs	r2, r0
 8002b40:	1dbb      	adds	r3, r7, #6
 8002b42:	801a      	strh	r2, [r3, #0]
    if (!g_logging_enabled)
 8002b44:	4b27      	ldr	r3, [pc, #156]	@ (8002be4 <fram_log_sample+0xac>)
 8002b46:	781b      	ldrb	r3, [r3, #0]
 8002b48:	b2db      	uxtb	r3, r3
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d101      	bne.n	8002b52 <fram_log_sample+0x1a>
    {
        return HAL_OK;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	e043      	b.n	8002bda <fram_log_sample+0xa2>
    }

    uint16_t next = (uint16_t)(g_last_addr + 2u);
 8002b52:	4b25      	ldr	r3, [pc, #148]	@ (8002be8 <fram_log_sample+0xb0>)
 8002b54:	881a      	ldrh	r2, [r3, #0]
 8002b56:	210e      	movs	r1, #14
 8002b58:	187b      	adds	r3, r7, r1
 8002b5a:	3202      	adds	r2, #2
 8002b5c:	801a      	strh	r2, [r3, #0]
    if (next > (FRAM_MAX_ADDR - 1u))
 8002b5e:	187b      	adds	r3, r7, r1
 8002b60:	881b      	ldrh	r3, [r3, #0]
 8002b62:	4a22      	ldr	r2, [pc, #136]	@ (8002bec <fram_log_sample+0xb4>)
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d904      	bls.n	8002b72 <fram_log_sample+0x3a>
    {
        g_logging_enabled = 0u;
 8002b68:	4b1e      	ldr	r3, [pc, #120]	@ (8002be4 <fram_log_sample+0xac>)
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	701a      	strb	r2, [r3, #0]
        return HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e033      	b.n	8002bda <fram_log_sample+0xa2>
    }

    HAL_StatusTypeDef st = fram_write_u16(next, tmp102_raw);
 8002b72:	250d      	movs	r5, #13
 8002b74:	197c      	adds	r4, r7, r5
 8002b76:	1dbb      	adds	r3, r7, #6
 8002b78:	881a      	ldrh	r2, [r3, #0]
 8002b7a:	230e      	movs	r3, #14
 8002b7c:	18fb      	adds	r3, r7, r3
 8002b7e:	881b      	ldrh	r3, [r3, #0]
 8002b80:	0011      	movs	r1, r2
 8002b82:	0018      	movs	r0, r3
 8002b84:	f7ff feea 	bl	800295c <fram_write_u16>
 8002b88:	0003      	movs	r3, r0
 8002b8a:	7023      	strb	r3, [r4, #0]
    if (st != HAL_OK)
 8002b8c:	197b      	adds	r3, r7, r5
 8002b8e:	781b      	ldrb	r3, [r3, #0]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d005      	beq.n	8002ba0 <fram_log_sample+0x68>
    {
        g_logging_enabled = 0u;
 8002b94:	4b13      	ldr	r3, [pc, #76]	@ (8002be4 <fram_log_sample+0xac>)
 8002b96:	2200      	movs	r2, #0
 8002b98:	701a      	strb	r2, [r3, #0]
        return st;
 8002b9a:	197b      	adds	r3, r7, r5
 8002b9c:	781b      	ldrb	r3, [r3, #0]
 8002b9e:	e01c      	b.n	8002bda <fram_log_sample+0xa2>
    }

    if (g_last_addr < g_first_addr)
 8002ba0:	4b11      	ldr	r3, [pc, #68]	@ (8002be8 <fram_log_sample+0xb0>)
 8002ba2:	881a      	ldrh	r2, [r3, #0]
 8002ba4:	4b12      	ldr	r3, [pc, #72]	@ (8002bf0 <fram_log_sample+0xb8>)
 8002ba6:	881b      	ldrh	r3, [r3, #0]
 8002ba8:	429a      	cmp	r2, r3
 8002baa:	d20a      	bcs.n	8002bc2 <fram_log_sample+0x8a>
    {
        g_first_addr = next;
 8002bac:	4b10      	ldr	r3, [pc, #64]	@ (8002bf0 <fram_log_sample+0xb8>)
 8002bae:	220e      	movs	r2, #14
 8002bb0:	18ba      	adds	r2, r7, r2
 8002bb2:	8812      	ldrh	r2, [r2, #0]
 8002bb4:	801a      	strh	r2, [r3, #0]
        (void)fram_write_u16(FRAM_WORD_FIRST_ADDR, g_first_addr);
 8002bb6:	4b0e      	ldr	r3, [pc, #56]	@ (8002bf0 <fram_log_sample+0xb8>)
 8002bb8:	881b      	ldrh	r3, [r3, #0]
 8002bba:	0019      	movs	r1, r3
 8002bbc:	2000      	movs	r0, #0
 8002bbe:	f7ff fecd 	bl	800295c <fram_write_u16>
    }

    g_last_addr = next;
 8002bc2:	4b09      	ldr	r3, [pc, #36]	@ (8002be8 <fram_log_sample+0xb0>)
 8002bc4:	220e      	movs	r2, #14
 8002bc6:	18ba      	adds	r2, r7, r2
 8002bc8:	8812      	ldrh	r2, [r2, #0]
 8002bca:	801a      	strh	r2, [r3, #0]
    (void)fram_write_u16(FRAM_WORD_LAST_ADDR, g_last_addr);
 8002bcc:	4b06      	ldr	r3, [pc, #24]	@ (8002be8 <fram_log_sample+0xb0>)
 8002bce:	881b      	ldrh	r3, [r3, #0]
 8002bd0:	0019      	movs	r1, r3
 8002bd2:	2002      	movs	r0, #2
 8002bd4:	f7ff fec2 	bl	800295c <fram_write_u16>
    return HAL_OK;
 8002bd8:	2300      	movs	r3, #0
}
 8002bda:	0018      	movs	r0, r3
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	b004      	add	sp, #16
 8002be0:	bdb0      	pop	{r4, r5, r7, pc}
 8002be2:	46c0      	nop			@ (mov r8, r8)
 8002be4:	200001f4 	.word	0x200001f4
 8002be8:	20000002 	.word	0x20000002
 8002bec:	00001ffe 	.word	0x00001ffe
 8002bf0:	20000000 	.word	0x20000000

08002bf4 <fram_iterate_samples>:

/* =========================
 * New: iterate all logged samples and call a callback
 * ========================= */
HAL_StatusTypeDef fram_iterate_samples(void (*cb)(uint16_t index, uint16_t raw))
{
 8002bf4:	b5b0      	push	{r4, r5, r7, lr}
 8002bf6:	b084      	sub	sp, #16
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
    if (cb == NULL)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d101      	bne.n	8002c06 <fram_iterate_samples+0x12>
    {
        return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e04d      	b.n	8002ca2 <fram_iterate_samples+0xae>
    }

    /* Ensure we have current first/last in RAM */
    fram_reload_address_words();
 8002c06:	f7ff fd3b 	bl	8002680 <fram_reload_address_words>

    if (g_last_addr < g_first_addr)
 8002c0a:	4b28      	ldr	r3, [pc, #160]	@ (8002cac <fram_iterate_samples+0xb8>)
 8002c0c:	881a      	ldrh	r2, [r3, #0]
 8002c0e:	4b28      	ldr	r3, [pc, #160]	@ (8002cb0 <fram_iterate_samples+0xbc>)
 8002c10:	881b      	ldrh	r3, [r3, #0]
 8002c12:	429a      	cmp	r2, r3
 8002c14:	d201      	bcs.n	8002c1a <fram_iterate_samples+0x26>
    {
        /* No data to dump */
        return HAL_OK;
 8002c16:	2300      	movs	r3, #0
 8002c18:	e043      	b.n	8002ca2 <fram_iterate_samples+0xae>
    }

    uint16_t addr  = g_first_addr;
 8002c1a:	230e      	movs	r3, #14
 8002c1c:	18fb      	adds	r3, r7, r3
 8002c1e:	4a24      	ldr	r2, [pc, #144]	@ (8002cb0 <fram_iterate_samples+0xbc>)
 8002c20:	8812      	ldrh	r2, [r2, #0]
 8002c22:	801a      	strh	r2, [r3, #0]
    uint16_t index = 0u;
 8002c24:	230c      	movs	r3, #12
 8002c26:	18fb      	adds	r3, r7, r3
 8002c28:	2200      	movs	r2, #0
 8002c2a:	801a      	strh	r2, [r3, #0]

    while (1)
    {
        uint16_t raw = 0u;
 8002c2c:	2108      	movs	r1, #8
 8002c2e:	187b      	adds	r3, r7, r1
 8002c30:	2200      	movs	r2, #0
 8002c32:	801a      	strh	r2, [r3, #0]
        HAL_StatusTypeDef st = fram_read_u16(addr, &raw);
 8002c34:	250b      	movs	r5, #11
 8002c36:	197c      	adds	r4, r7, r5
 8002c38:	187a      	adds	r2, r7, r1
 8002c3a:	230e      	movs	r3, #14
 8002c3c:	18fb      	adds	r3, r7, r3
 8002c3e:	881b      	ldrh	r3, [r3, #0]
 8002c40:	0011      	movs	r1, r2
 8002c42:	0018      	movs	r0, r3
 8002c44:	f7ff feac 	bl	80029a0 <fram_read_u16>
 8002c48:	0003      	movs	r3, r0
 8002c4a:	7023      	strb	r3, [r4, #0]
        if (st != HAL_OK)
 8002c4c:	197b      	adds	r3, r7, r5
 8002c4e:	781b      	ldrb	r3, [r3, #0]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d002      	beq.n	8002c5a <fram_iterate_samples+0x66>
        {
            return st;
 8002c54:	197b      	adds	r3, r7, r5
 8002c56:	781b      	ldrb	r3, [r3, #0]
 8002c58:	e023      	b.n	8002ca2 <fram_iterate_samples+0xae>
        }

        cb(index, raw);
 8002c5a:	2308      	movs	r3, #8
 8002c5c:	18fb      	adds	r3, r7, r3
 8002c5e:	8819      	ldrh	r1, [r3, #0]
 8002c60:	240c      	movs	r4, #12
 8002c62:	193b      	adds	r3, r7, r4
 8002c64:	881a      	ldrh	r2, [r3, #0]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	0010      	movs	r0, r2
 8002c6a:	4798      	blx	r3

        if (addr == g_last_addr)
 8002c6c:	4b0f      	ldr	r3, [pc, #60]	@ (8002cac <fram_iterate_samples+0xb8>)
 8002c6e:	881b      	ldrh	r3, [r3, #0]
 8002c70:	210e      	movs	r1, #14
 8002c72:	187a      	adds	r2, r7, r1
 8002c74:	8812      	ldrh	r2, [r2, #0]
 8002c76:	429a      	cmp	r2, r3
 8002c78:	d00f      	beq.n	8002c9a <fram_iterate_samples+0xa6>
        {
            break;  /* reached the last sample */
        }

        if (addr > (FRAM_MAX_ADDR - 1u))
 8002c7a:	187b      	adds	r3, r7, r1
 8002c7c:	881b      	ldrh	r3, [r3, #0]
 8002c7e:	4a0d      	ldr	r2, [pc, #52]	@ (8002cb4 <fram_iterate_samples+0xc0>)
 8002c80:	4293      	cmp	r3, r2
 8002c82:	d80c      	bhi.n	8002c9e <fram_iterate_samples+0xaa>
        {
            /* Safety: shouldn't happen given address checks, but don't wander off. */
            break;
        }

        addr  = (uint16_t)(addr + 2u);
 8002c84:	187b      	adds	r3, r7, r1
 8002c86:	187a      	adds	r2, r7, r1
 8002c88:	8812      	ldrh	r2, [r2, #0]
 8002c8a:	3202      	adds	r2, #2
 8002c8c:	801a      	strh	r2, [r3, #0]
        index = (uint16_t)(index + 1u);
 8002c8e:	193b      	adds	r3, r7, r4
 8002c90:	193a      	adds	r2, r7, r4
 8002c92:	8812      	ldrh	r2, [r2, #0]
 8002c94:	3201      	adds	r2, #1
 8002c96:	801a      	strh	r2, [r3, #0]
    {
 8002c98:	e7c8      	b.n	8002c2c <fram_iterate_samples+0x38>
            break;  /* reached the last sample */
 8002c9a:	46c0      	nop			@ (mov r8, r8)
 8002c9c:	e000      	b.n	8002ca0 <fram_iterate_samples+0xac>
            break;
 8002c9e:	46c0      	nop			@ (mov r8, r8)
    }

    return HAL_OK;
 8002ca0:	2300      	movs	r3, #0
}
 8002ca2:	0018      	movs	r0, r3
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	b004      	add	sp, #16
 8002ca8:	bdb0      	pop	{r4, r5, r7, pc}
 8002caa:	46c0      	nop			@ (mov r8, r8)
 8002cac:	20000002 	.word	0x20000002
 8002cb0:	20000000 	.word	0x20000000
 8002cb4:	00001ffe 	.word	0x00001ffe

08002cb8 <to_upper>:
/* Local helper (was static in main.c) */
static void encoder_exti_force_config(void);

/* ---------------- String helpers (moved from main.c) ---------------- */
void to_upper(char *s)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b082      	sub	sp, #8
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
    if (!s) return;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d016      	beq.n	8002cf4 <to_upper+0x3c>
    for (; *s; ++s)
 8002cc6:	e010      	b.n	8002cea <to_upper+0x32>
    {
        if (*s >= 'a' && *s <= 'z') *s = (char)(*s - 'a' + 'A');
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	781b      	ldrb	r3, [r3, #0]
 8002ccc:	2b60      	cmp	r3, #96	@ 0x60
 8002cce:	d909      	bls.n	8002ce4 <to_upper+0x2c>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	781b      	ldrb	r3, [r3, #0]
 8002cd4:	2b7a      	cmp	r3, #122	@ 0x7a
 8002cd6:	d805      	bhi.n	8002ce4 <to_upper+0x2c>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	781b      	ldrb	r3, [r3, #0]
 8002cdc:	3b20      	subs	r3, #32
 8002cde:	b2da      	uxtb	r2, r3
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	701a      	strb	r2, [r3, #0]
    for (; *s; ++s)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	3301      	adds	r3, #1
 8002ce8:	607b      	str	r3, [r7, #4]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	781b      	ldrb	r3, [r3, #0]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d1ea      	bne.n	8002cc8 <to_upper+0x10>
 8002cf2:	e000      	b.n	8002cf6 <to_upper+0x3e>
    if (!s) return;
 8002cf4:	46c0      	nop			@ (mov r8, r8)
    }
}
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	b002      	add	sp, #8
 8002cfa:	bd80      	pop	{r7, pc}

08002cfc <trim>:

void trim(char *s)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b084      	sub	sp, #16
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
    if (!s) return;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d053      	beq.n	8002db2 <trim+0xb6>
    char *p = s;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	60fb      	str	r3, [r7, #12]
    while (*p == ' ' || *p == '\t' || *p == '\r' || *p == '\n') ++p;
 8002d0e:	e002      	b.n	8002d16 <trim+0x1a>
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	3301      	adds	r3, #1
 8002d14:	60fb      	str	r3, [r7, #12]
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	781b      	ldrb	r3, [r3, #0]
 8002d1a:	2b20      	cmp	r3, #32
 8002d1c:	d0f8      	beq.n	8002d10 <trim+0x14>
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	781b      	ldrb	r3, [r3, #0]
 8002d22:	2b09      	cmp	r3, #9
 8002d24:	d0f4      	beq.n	8002d10 <trim+0x14>
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	781b      	ldrb	r3, [r3, #0]
 8002d2a:	2b0d      	cmp	r3, #13
 8002d2c:	d0f0      	beq.n	8002d10 <trim+0x14>
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	781b      	ldrb	r3, [r3, #0]
 8002d32:	2b0a      	cmp	r3, #10
 8002d34:	d0ec      	beq.n	8002d10 <trim+0x14>
    if (p != s) memmove(s, p, strlen(s) + 1);
 8002d36:	68fa      	ldr	r2, [r7, #12]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	429a      	cmp	r2, r3
 8002d3c:	d00a      	beq.n	8002d54 <trim+0x58>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	0018      	movs	r0, r3
 8002d42:	f7fd f9e9 	bl	8000118 <strlen>
 8002d46:	0003      	movs	r3, r0
 8002d48:	1c5a      	adds	r2, r3, #1
 8002d4a:	68f9      	ldr	r1, [r7, #12]
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	0018      	movs	r0, r3
 8002d50:	f006 f914 	bl	8008f7c <memmove>
    size_t n = strlen(s);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	0018      	movs	r0, r3
 8002d58:	f7fd f9de 	bl	8000118 <strlen>
 8002d5c:	0003      	movs	r3, r0
 8002d5e:	60bb      	str	r3, [r7, #8]
    while (n > 0 &&
 8002d60:	e007      	b.n	8002d72 <trim+0x76>
          (s[n - 1] == ' ' || s[n - 1] == '\t' || s[n - 1] == '\r' || s[n - 1] == '\n'))
    {
        s[--n] = '\0';
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	3b01      	subs	r3, #1
 8002d66:	60bb      	str	r3, [r7, #8]
 8002d68:	687a      	ldr	r2, [r7, #4]
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	18d3      	adds	r3, r2, r3
 8002d6e:	2200      	movs	r2, #0
 8002d70:	701a      	strb	r2, [r3, #0]
    while (n > 0 &&
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d01d      	beq.n	8002db4 <trim+0xb8>
          (s[n - 1] == ' ' || s[n - 1] == '\t' || s[n - 1] == '\r' || s[n - 1] == '\n'))
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	3b01      	subs	r3, #1
 8002d7c:	687a      	ldr	r2, [r7, #4]
 8002d7e:	18d3      	adds	r3, r2, r3
 8002d80:	781b      	ldrb	r3, [r3, #0]
    while (n > 0 &&
 8002d82:	2b20      	cmp	r3, #32
 8002d84:	d0ed      	beq.n	8002d62 <trim+0x66>
          (s[n - 1] == ' ' || s[n - 1] == '\t' || s[n - 1] == '\r' || s[n - 1] == '\n'))
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	3b01      	subs	r3, #1
 8002d8a:	687a      	ldr	r2, [r7, #4]
 8002d8c:	18d3      	adds	r3, r2, r3
 8002d8e:	781b      	ldrb	r3, [r3, #0]
 8002d90:	2b09      	cmp	r3, #9
 8002d92:	d0e6      	beq.n	8002d62 <trim+0x66>
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	3b01      	subs	r3, #1
 8002d98:	687a      	ldr	r2, [r7, #4]
 8002d9a:	18d3      	adds	r3, r2, r3
 8002d9c:	781b      	ldrb	r3, [r3, #0]
 8002d9e:	2b0d      	cmp	r3, #13
 8002da0:	d0df      	beq.n	8002d62 <trim+0x66>
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	3b01      	subs	r3, #1
 8002da6:	687a      	ldr	r2, [r7, #4]
 8002da8:	18d3      	adds	r3, r2, r3
 8002daa:	781b      	ldrb	r3, [r3, #0]
 8002dac:	2b0a      	cmp	r3, #10
 8002dae:	d0d8      	beq.n	8002d62 <trim+0x66>
 8002db0:	e000      	b.n	8002db4 <trim+0xb8>
    if (!s) return;
 8002db2:	46c0      	nop			@ (mov r8, r8)
    }
}
 8002db4:	46bd      	mov	sp, r7
 8002db6:	b004      	add	sp, #16
 8002db8:	bd80      	pop	{r7, pc}

08002dba <convert_tmp102_raw>:

/* ---------------- TMP102 conversion helper (stays app-level) ---------------- */
void convert_tmp102_raw(int16_t raw, int *c_tenths, int *f_tenths)
{
 8002dba:	b580      	push	{r7, lr}
 8002dbc:	b086      	sub	sp, #24
 8002dbe:	af00      	add	r7, sp, #0
 8002dc0:	60b9      	str	r1, [r7, #8]
 8002dc2:	607a      	str	r2, [r7, #4]
 8002dc4:	210e      	movs	r1, #14
 8002dc6:	187b      	adds	r3, r7, r1
 8002dc8:	1c02      	adds	r2, r0, #0
 8002dca:	801a      	strh	r2, [r3, #0]
    int c = (int)((int32_t)raw * 625 / 1000);  /* 0.0625C per LSB */
 8002dcc:	187b      	adds	r3, r7, r1
 8002dce:	2200      	movs	r2, #0
 8002dd0:	5e9a      	ldrsh	r2, [r3, r2]
 8002dd2:	0013      	movs	r3, r2
 8002dd4:	015b      	lsls	r3, r3, #5
 8002dd6:	1a9b      	subs	r3, r3, r2
 8002dd8:	009b      	lsls	r3, r3, #2
 8002dda:	189b      	adds	r3, r3, r2
 8002ddc:	009a      	lsls	r2, r3, #2
 8002dde:	189b      	adds	r3, r3, r2
 8002de0:	22fa      	movs	r2, #250	@ 0xfa
 8002de2:	0091      	lsls	r1, r2, #2
 8002de4:	0018      	movs	r0, r3
 8002de6:	f7fd fa3d 	bl	8000264 <__divsi3>
 8002dea:	0003      	movs	r3, r0
 8002dec:	617b      	str	r3, [r7, #20]
    int f = (c * 9) / 5 + 320;                 /* tenths of F */
 8002dee:	697a      	ldr	r2, [r7, #20]
 8002df0:	0013      	movs	r3, r2
 8002df2:	00db      	lsls	r3, r3, #3
 8002df4:	189b      	adds	r3, r3, r2
 8002df6:	2105      	movs	r1, #5
 8002df8:	0018      	movs	r0, r3
 8002dfa:	f7fd fa33 	bl	8000264 <__divsi3>
 8002dfe:	0003      	movs	r3, r0
 8002e00:	3341      	adds	r3, #65	@ 0x41
 8002e02:	33ff      	adds	r3, #255	@ 0xff
 8002e04:	613b      	str	r3, [r7, #16]
    if (c_tenths) *c_tenths = c;
 8002e06:	68bb      	ldr	r3, [r7, #8]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d002      	beq.n	8002e12 <convert_tmp102_raw+0x58>
 8002e0c:	68bb      	ldr	r3, [r7, #8]
 8002e0e:	697a      	ldr	r2, [r7, #20]
 8002e10:	601a      	str	r2, [r3, #0]
    if (f_tenths) *f_tenths = f;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d002      	beq.n	8002e1e <convert_tmp102_raw+0x64>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	693a      	ldr	r2, [r7, #16]
 8002e1c:	601a      	str	r2, [r3, #0]
}
 8002e1e:	46c0      	nop			@ (mov r8, r8)
 8002e20:	46bd      	mov	sp, r7
 8002e22:	b006      	add	sp, #24
 8002e24:	bd80      	pop	{r7, pc}

08002e26 <compute_scaled_speed>:
/* ------------------------------------------------------------------------ */
uint32_t compute_scaled_speed(uint32_t delta,
                              uint32_t elapsed_ms,
                              uint32_t pulses_per_rev,
                              uint32_t scale)
{
 8002e26:	b5b0      	push	{r4, r5, r7, lr}
 8002e28:	b08e      	sub	sp, #56	@ 0x38
 8002e2a:	af00      	add	r7, sp, #0
 8002e2c:	6278      	str	r0, [r7, #36]	@ 0x24
 8002e2e:	6239      	str	r1, [r7, #32]
 8002e30:	61fa      	str	r2, [r7, #28]
 8002e32:	61bb      	str	r3, [r7, #24]
    if ((pulses_per_rev == 0u) || (elapsed_ms == 0u) || (scale == 0u))
 8002e34:	69fb      	ldr	r3, [r7, #28]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d005      	beq.n	8002e46 <compute_scaled_speed+0x20>
 8002e3a:	6a3b      	ldr	r3, [r7, #32]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d002      	beq.n	8002e46 <compute_scaled_speed+0x20>
 8002e40:	69bb      	ldr	r3, [r7, #24]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d101      	bne.n	8002e4a <compute_scaled_speed+0x24>
        return 0u;
 8002e46:	2300      	movs	r3, #0
 8002e48:	e032      	b.n	8002eb0 <compute_scaled_speed+0x8a>

    uint64_t numerator   = (uint64_t)delta * (uint64_t)scale;
 8002e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e4c:	613b      	str	r3, [r7, #16]
 8002e4e:	2300      	movs	r3, #0
 8002e50:	617b      	str	r3, [r7, #20]
 8002e52:	69bb      	ldr	r3, [r7, #24]
 8002e54:	60bb      	str	r3, [r7, #8]
 8002e56:	2300      	movs	r3, #0
 8002e58:	60fb      	str	r3, [r7, #12]
 8002e5a:	68ba      	ldr	r2, [r7, #8]
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	6938      	ldr	r0, [r7, #16]
 8002e60:	6979      	ldr	r1, [r7, #20]
 8002e62:	f7fd fb49 	bl	80004f8 <__aeabi_lmul>
 8002e66:	0002      	movs	r2, r0
 8002e68:	000b      	movs	r3, r1
 8002e6a:	633a      	str	r2, [r7, #48]	@ 0x30
 8002e6c:	637b      	str	r3, [r7, #52]	@ 0x34
    uint64_t denominator = (uint64_t)pulses_per_rev * (uint64_t)elapsed_ms;
 8002e6e:	69fb      	ldr	r3, [r7, #28]
 8002e70:	001c      	movs	r4, r3
 8002e72:	2300      	movs	r3, #0
 8002e74:	001d      	movs	r5, r3
 8002e76:	6a3b      	ldr	r3, [r7, #32]
 8002e78:	603b      	str	r3, [r7, #0]
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	607b      	str	r3, [r7, #4]
 8002e7e:	683a      	ldr	r2, [r7, #0]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	0020      	movs	r0, r4
 8002e84:	0029      	movs	r1, r5
 8002e86:	f7fd fb37 	bl	80004f8 <__aeabi_lmul>
 8002e8a:	0002      	movs	r2, r0
 8002e8c:	000b      	movs	r3, r1
 8002e8e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002e90:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (denominator == 0u)
 8002e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e94:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e96:	4313      	orrs	r3, r2
 8002e98:	d101      	bne.n	8002e9e <compute_scaled_speed+0x78>
        return 0u;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	e008      	b.n	8002eb0 <compute_scaled_speed+0x8a>

    return (uint32_t)(numerator / denominator);
 8002e9e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002ea0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ea2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002ea4:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8002ea6:	f7fd fb07 	bl	80004b8 <__aeabi_uldivmod>
 8002eaa:	0002      	movs	r2, r0
 8002eac:	000b      	movs	r3, r1
 8002eae:	0013      	movs	r3, r2
}
 8002eb0:	0018      	movs	r0, r3
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	b00e      	add	sp, #56	@ 0x38
 8002eb6:	bdb0      	pop	{r4, r5, r7, pc}

08002eb8 <print_prompt>:

/* UI helpers --------------------------------------------------------------*/
void print_prompt(void)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	af00      	add	r7, sp, #0
    printf("> ");
 8002ebc:	4b03      	ldr	r3, [pc, #12]	@ (8002ecc <print_prompt+0x14>)
 8002ebe:	0018      	movs	r0, r3
 8002ec0:	f005 ff00 	bl	8008cc4 <iprintf>
}
 8002ec4:	46c0      	nop			@ (mov r8, r8)
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	46c0      	nop			@ (mov r8, r8)
 8002ecc:	0800ae08 	.word	0x0800ae08

08002ed0 <print_help>:

void print_help(void)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	af00      	add	r7, sp, #0
    printf("Commands: START, STOP, TEMP, FRAM, CLEAN, STATUS, DUTYxx, HALT, HELP\r\n");
 8002ed4:	4b0d      	ldr	r3, [pc, #52]	@ (8002f0c <print_help+0x3c>)
 8002ed6:	0018      	movs	r0, r3
 8002ed8:	f005 ff5a 	bl	8008d90 <puts>
    printf("Use START/STOP to control TMP102 -> FRAM logging.\r\n");
 8002edc:	4b0c      	ldr	r3, [pc, #48]	@ (8002f10 <print_help+0x40>)
 8002ede:	0018      	movs	r0, r3
 8002ee0:	f005 ff56 	bl	8008d90 <puts>
    printf("Use TEMP to force a single new sample.\r\n");
 8002ee4:	4b0b      	ldr	r3, [pc, #44]	@ (8002f14 <print_help+0x44>)
 8002ee6:	0018      	movs	r0, r3
 8002ee8:	f005 ff52 	bl	8008d90 <puts>
    printf("Use FRAM to dump all logged samples since last CLEAN.\r\n");
 8002eec:	4b0a      	ldr	r3, [pc, #40]	@ (8002f18 <print_help+0x48>)
 8002eee:	0018      	movs	r0, r3
 8002ef0:	f005 ff4e 	bl	8008d90 <puts>
    printf("Use DUTY<0-100> to set the PWM duty cycle and enable RPM reporting.\r\n");
 8002ef4:	4b09      	ldr	r3, [pc, #36]	@ (8002f1c <print_help+0x4c>)
 8002ef6:	0018      	movs	r0, r3
 8002ef8:	f005 ff4a 	bl	8008d90 <puts>
    printf("Use HALT to stop the motor drive and the RPM output.\r\n");
 8002efc:	4b08      	ldr	r3, [pc, #32]	@ (8002f20 <print_help+0x50>)
 8002efe:	0018      	movs	r0, r3
 8002f00:	f005 ff46 	bl	8008d90 <puts>
}
 8002f04:	46c0      	nop			@ (mov r8, r8)
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}
 8002f0a:	46c0      	nop			@ (mov r8, r8)
 8002f0c:	0800ae0c 	.word	0x0800ae0c
 8002f10:	0800ae54 	.word	0x0800ae54
 8002f14:	0800ae88 	.word	0x0800ae88
 8002f18:	0800aeb0 	.word	0x0800aeb0
 8002f1c:	0800aee8 	.word	0x0800aee8
 8002f20:	0800af30 	.word	0x0800af30

08002f24 <print_session_summary>:

void print_session_summary(uint16_t first, uint16_t last)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b084      	sub	sp, #16
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	0002      	movs	r2, r0
 8002f2c:	1dbb      	adds	r3, r7, #6
 8002f2e:	801a      	strh	r2, [r3, #0]
 8002f30:	1d3b      	adds	r3, r7, #4
 8002f32:	1c0a      	adds	r2, r1, #0
 8002f34:	801a      	strh	r2, [r3, #0]
    if (last < first)
 8002f36:	1d3a      	adds	r2, r7, #4
 8002f38:	1dbb      	adds	r3, r7, #6
 8002f3a:	8812      	ldrh	r2, [r2, #0]
 8002f3c:	881b      	ldrh	r3, [r3, #0]
 8002f3e:	429a      	cmp	r2, r3
 8002f40:	d204      	bcs.n	8002f4c <print_session_summary+0x28>
    {
        printf("No logged samples. Use START to begin logging.\r\n");
 8002f42:	4b0d      	ldr	r3, [pc, #52]	@ (8002f78 <print_session_summary+0x54>)
 8002f44:	0018      	movs	r0, r3
 8002f46:	f005 ff23 	bl	8008d90 <puts>
        return;
 8002f4a:	e011      	b.n	8002f70 <print_session_summary+0x4c>
    }

    uint32_t span  = (uint32_t)last - (uint32_t)first;
 8002f4c:	1d3b      	adds	r3, r7, #4
 8002f4e:	881a      	ldrh	r2, [r3, #0]
 8002f50:	1dbb      	adds	r3, r7, #6
 8002f52:	881b      	ldrh	r3, [r3, #0]
 8002f54:	1ad3      	subs	r3, r2, r3
 8002f56:	60fb      	str	r3, [r7, #12]
    uint32_t count = span / 2u + 1u;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	085b      	lsrs	r3, r3, #1
 8002f5c:	3301      	adds	r3, #1
 8002f5e:	60bb      	str	r3, [r7, #8]
    printf("Last session: %lu samples (first=0x%04X last=0x%04X)\r\n",
 8002f60:	1dbb      	adds	r3, r7, #6
 8002f62:	881a      	ldrh	r2, [r3, #0]
 8002f64:	1d3b      	adds	r3, r7, #4
 8002f66:	881b      	ldrh	r3, [r3, #0]
 8002f68:	68b9      	ldr	r1, [r7, #8]
 8002f6a:	4804      	ldr	r0, [pc, #16]	@ (8002f7c <print_session_summary+0x58>)
 8002f6c:	f005 feaa 	bl	8008cc4 <iprintf>
           (unsigned long)count, first, last);
}
 8002f70:	46bd      	mov	sp, r7
 8002f72:	b004      	add	sp, #16
 8002f74:	bd80      	pop	{r7, pc}
 8002f76:	46c0      	nop			@ (mov r8, r8)
 8002f78:	0800af68 	.word	0x0800af68
 8002f7c:	0800af98 	.word	0x0800af98

08002f80 <dump_recent_session>:

/* Simple TEMP log function using TMP102 + FRAM --------------------------- */
void dump_recent_session(void)
{
 8002f80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f82:	b087      	sub	sp, #28
 8002f84:	af02      	add	r7, sp, #8
    uint16_t first = 0, last = 0;
 8002f86:	210e      	movs	r1, #14
 8002f88:	187b      	adds	r3, r7, r1
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	801a      	strh	r2, [r3, #0]
 8002f8e:	250c      	movs	r5, #12
 8002f90:	197b      	adds	r3, r7, r5
 8002f92:	2200      	movs	r2, #0
 8002f94:	801a      	strh	r2, [r3, #0]
    (void)fram_get_first_last(&first, &last);
 8002f96:	197a      	adds	r2, r7, r5
 8002f98:	000c      	movs	r4, r1
 8002f9a:	187b      	adds	r3, r7, r1
 8002f9c:	0011      	movs	r1, r2
 8002f9e:	0018      	movs	r0, r3
 8002fa0:	f7ff fd4a 	bl	8002a38 <fram_get_first_last>

    if (last < first)
 8002fa4:	197b      	adds	r3, r7, r5
 8002fa6:	881a      	ldrh	r2, [r3, #0]
 8002fa8:	193b      	adds	r3, r7, r4
 8002faa:	881b      	ldrh	r3, [r3, #0]
 8002fac:	429a      	cmp	r2, r3
 8002fae:	d204      	bcs.n	8002fba <dump_recent_session+0x3a>
    {
        printf("No logged samples. Use START to begin logging.\r\n");
 8002fb0:	4b2f      	ldr	r3, [pc, #188]	@ (8003070 <dump_recent_session+0xf0>)
 8002fb2:	0018      	movs	r0, r3
 8002fb4:	f005 feec 	bl	8008d90 <puts>
        return;
 8002fb8:	e056      	b.n	8003068 <dump_recent_session+0xe8>
    }

    int16_t raw = 0;
 8002fba:	210a      	movs	r1, #10
 8002fbc:	187b      	adds	r3, r7, r1
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	801a      	strh	r2, [r3, #0]
    if (tmp102_read_raw(&raw) != HAL_OK)
 8002fc2:	187b      	adds	r3, r7, r1
 8002fc4:	0018      	movs	r0, r3
 8002fc6:	f000 feb9 	bl	8003d3c <tmp102_read_raw>
 8002fca:	1e03      	subs	r3, r0, #0
 8002fcc:	d006      	beq.n	8002fdc <dump_recent_session+0x5c>
    {
        printf("[LOG] TMP102 read failed\r\n");
 8002fce:	4b29      	ldr	r3, [pc, #164]	@ (8003074 <dump_recent_session+0xf4>)
 8002fd0:	0018      	movs	r0, r3
 8002fd2:	f005 fedd 	bl	8008d90 <puts>
        print_prompt();
 8002fd6:	f7ff ff6f 	bl	8002eb8 <print_prompt>
        return;
 8002fda:	e045      	b.n	8003068 <dump_recent_session+0xe8>
    }

    int c_tenths = 0;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	607b      	str	r3, [r7, #4]
    int f_tenths = 0;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	603b      	str	r3, [r7, #0]
    convert_tmp102_raw(raw, &c_tenths, &f_tenths);
 8002fe4:	240a      	movs	r4, #10
 8002fe6:	193b      	adds	r3, r7, r4
 8002fe8:	2200      	movs	r2, #0
 8002fea:	5e9b      	ldrsh	r3, [r3, r2]
 8002fec:	003a      	movs	r2, r7
 8002fee:	1d39      	adds	r1, r7, #4
 8002ff0:	0018      	movs	r0, r3
 8002ff2:	f7ff fee2 	bl	8002dba <convert_tmp102_raw>

    if (fram_log_sample((uint16_t)raw) != HAL_OK)
 8002ff6:	193b      	adds	r3, r7, r4
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	5e9b      	ldrsh	r3, [r3, r2]
 8002ffc:	b29b      	uxth	r3, r3
 8002ffe:	0018      	movs	r0, r3
 8003000:	f7ff fd9a 	bl	8002b38 <fram_log_sample>
 8003004:	1e03      	subs	r3, r0, #0
 8003006:	d006      	beq.n	8003016 <dump_recent_session+0x96>
    {
        printf("[LOG] FRAM full or write error, logging stopped\r\n");
 8003008:	4b1b      	ldr	r3, [pc, #108]	@ (8003078 <dump_recent_session+0xf8>)
 800300a:	0018      	movs	r0, r3
 800300c:	f005 fec0 	bl	8008d90 <puts>
        print_prompt();
 8003010:	f7ff ff52 	bl	8002eb8 <print_prompt>
        return;
 8003014:	e028      	b.n	8003068 <dump_recent_session+0xe8>
    }

    printf("[LOG] %d.%01d C (%d.%01d F)\r\n",
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	210a      	movs	r1, #10
 800301a:	0018      	movs	r0, r3
 800301c:	f7fd f922 	bl	8000264 <__divsi3>
 8003020:	0003      	movs	r3, r0
 8003022:	001d      	movs	r5, r3
           c_tenths / 10,  abs(c_tenths % 10),
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	210a      	movs	r1, #10
 8003028:	0018      	movs	r0, r3
 800302a:	f7fd fa01 	bl	8000430 <__aeabi_idivmod>
 800302e:	000b      	movs	r3, r1
    printf("[LOG] %d.%01d C (%d.%01d F)\r\n",
 8003030:	17da      	asrs	r2, r3, #31
 8003032:	189c      	adds	r4, r3, r2
 8003034:	4054      	eors	r4, r2
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	210a      	movs	r1, #10
 800303a:	0018      	movs	r0, r3
 800303c:	f7fd f912 	bl	8000264 <__divsi3>
 8003040:	0003      	movs	r3, r0
 8003042:	001e      	movs	r6, r3
           f_tenths / 10, abs(f_tenths % 10));
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	210a      	movs	r1, #10
 8003048:	0018      	movs	r0, r3
 800304a:	f7fd f9f1 	bl	8000430 <__aeabi_idivmod>
 800304e:	000b      	movs	r3, r1
    printf("[LOG] %d.%01d C (%d.%01d F)\r\n",
 8003050:	17da      	asrs	r2, r3, #31
 8003052:	189b      	adds	r3, r3, r2
 8003054:	4053      	eors	r3, r2
 8003056:	4809      	ldr	r0, [pc, #36]	@ (800307c <dump_recent_session+0xfc>)
 8003058:	9300      	str	r3, [sp, #0]
 800305a:	0033      	movs	r3, r6
 800305c:	0022      	movs	r2, r4
 800305e:	0029      	movs	r1, r5
 8003060:	f005 fe30 	bl	8008cc4 <iprintf>
    print_prompt();
 8003064:	f7ff ff28 	bl	8002eb8 <print_prompt>
}
 8003068:	46bd      	mov	sp, r7
 800306a:	b005      	add	sp, #20
 800306c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800306e:	46c0      	nop			@ (mov r8, r8)
 8003070:	0800af68 	.word	0x0800af68
 8003074:	0800afd0 	.word	0x0800afd0
 8003078:	0800afec 	.word	0x0800afec
 800307c:	0800b020 	.word	0x0800b020

08003080 <mark_next_sample_immediate>:

void mark_next_sample_immediate(void)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	af00      	add	r7, sp, #0
    next_log_ms = 0u;
 8003084:	4b02      	ldr	r3, [pc, #8]	@ (8003090 <mark_next_sample_immediate+0x10>)
 8003086:	2200      	movs	r2, #0
 8003088:	601a      	str	r2, [r3, #0]
}
 800308a:	46c0      	nop			@ (mov r8, r8)
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}
 8003090:	200001f8 	.word	0x200001f8

08003094 <service_logging>:

/* Periodic TMP102 -> FRAM logging. Call once per main loop. */
void service_logging(void)
{
 8003094:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003096:	b087      	sub	sp, #28
 8003098:	af02      	add	r7, sp, #8
    if (!fram_logging_enabled())
 800309a:	f7ff fcbf 	bl	8002a1c <fram_logging_enabled>
 800309e:	0003      	movs	r3, r0
 80030a0:	001a      	movs	r2, r3
 80030a2:	2301      	movs	r3, #1
 80030a4:	4053      	eors	r3, r2
 80030a6:	b2db      	uxtb	r3, r3
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d000      	beq.n	80030ae <service_logging+0x1a>
 80030ac:	e075      	b.n	800319a <service_logging+0x106>
        return;

    uint32_t now = HAL_GetTick();
 80030ae:	f001 fcdb 	bl	8004a68 <HAL_GetTick>
 80030b2:	0003      	movs	r3, r0
 80030b4:	60fb      	str	r3, [r7, #12]

    if ((next_log_ms != 0u) &&
 80030b6:	4b3c      	ldr	r3, [pc, #240]	@ (80031a8 <service_logging+0x114>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d004      	beq.n	80030c8 <service_logging+0x34>
        ((int32_t)(now - next_log_ms) < 0))
 80030be:	4b3a      	ldr	r3, [pc, #232]	@ (80031a8 <service_logging+0x114>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	68fa      	ldr	r2, [r7, #12]
 80030c4:	1ad3      	subs	r3, r2, r3
    if ((next_log_ms != 0u) &&
 80030c6:	d46a      	bmi.n	800319e <service_logging+0x10a>
    {
        return;
    }

    int16_t raw = 0;
 80030c8:	210a      	movs	r1, #10
 80030ca:	187b      	adds	r3, r7, r1
 80030cc:	2200      	movs	r2, #0
 80030ce:	801a      	strh	r2, [r3, #0]
    if (tmp102_read_raw(&raw) != HAL_OK)
 80030d0:	187b      	adds	r3, r7, r1
 80030d2:	0018      	movs	r0, r3
 80030d4:	f000 fe32 	bl	8003d3c <tmp102_read_raw>
 80030d8:	1e03      	subs	r3, r0, #0
 80030da:	d00c      	beq.n	80030f6 <service_logging+0x62>
    {
        printf("[LOG] TMP102 read failed\r\n");
 80030dc:	4b33      	ldr	r3, [pc, #204]	@ (80031ac <service_logging+0x118>)
 80030de:	0018      	movs	r0, r3
 80030e0:	f005 fe56 	bl	8008d90 <puts>
        print_prompt();
 80030e4:	f7ff fee8 	bl	8002eb8 <print_prompt>
        next_log_ms = now + RPM_UPDATE_PERIOD_MS;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	22fa      	movs	r2, #250	@ 0xfa
 80030ec:	0092      	lsls	r2, r2, #2
 80030ee:	189a      	adds	r2, r3, r2
 80030f0:	4b2d      	ldr	r3, [pc, #180]	@ (80031a8 <service_logging+0x114>)
 80030f2:	601a      	str	r2, [r3, #0]
        return;
 80030f4:	e054      	b.n	80031a0 <service_logging+0x10c>
    }

    int c_tenths = 0;
 80030f6:	2300      	movs	r3, #0
 80030f8:	607b      	str	r3, [r7, #4]
    int f_tenths = 0;
 80030fa:	2300      	movs	r3, #0
 80030fc:	603b      	str	r3, [r7, #0]
    convert_tmp102_raw(raw, &c_tenths, &f_tenths);
 80030fe:	240a      	movs	r4, #10
 8003100:	193b      	adds	r3, r7, r4
 8003102:	2200      	movs	r2, #0
 8003104:	5e9b      	ldrsh	r3, [r3, r2]
 8003106:	003a      	movs	r2, r7
 8003108:	1d39      	adds	r1, r7, #4
 800310a:	0018      	movs	r0, r3
 800310c:	f7ff fe55 	bl	8002dba <convert_tmp102_raw>

    if (fram_log_sample((uint16_t)raw) != HAL_OK)
 8003110:	193b      	adds	r3, r7, r4
 8003112:	2200      	movs	r2, #0
 8003114:	5e9b      	ldrsh	r3, [r3, r2]
 8003116:	b29b      	uxth	r3, r3
 8003118:	0018      	movs	r0, r3
 800311a:	f7ff fd0d 	bl	8002b38 <fram_log_sample>
 800311e:	1e03      	subs	r3, r0, #0
 8003120:	d00b      	beq.n	800313a <service_logging+0xa6>
    {
        printf("[LOG] FRAM full or write error, logging stopped\r\n");
 8003122:	4b23      	ldr	r3, [pc, #140]	@ (80031b0 <service_logging+0x11c>)
 8003124:	0018      	movs	r0, r3
 8003126:	f005 fe33 	bl	8008d90 <puts>
        print_prompt();
 800312a:	f7ff fec5 	bl	8002eb8 <print_prompt>
        fram_cmd_stop();
 800312e:	f7ff fcab 	bl	8002a88 <fram_cmd_stop>
        rpm_reporting_enabled = 0u;
 8003132:	4b20      	ldr	r3, [pc, #128]	@ (80031b4 <service_logging+0x120>)
 8003134:	2200      	movs	r2, #0
 8003136:	701a      	strb	r2, [r3, #0]
        return;
 8003138:	e032      	b.n	80031a0 <service_logging+0x10c>
    }

    printf("[LOG] %d.%01d C (%d.%01d F)\r\n",
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	210a      	movs	r1, #10
 800313e:	0018      	movs	r0, r3
 8003140:	f7fd f890 	bl	8000264 <__divsi3>
 8003144:	0003      	movs	r3, r0
 8003146:	001d      	movs	r5, r3
           c_tenths / 10,  abs(c_tenths % 10),
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	210a      	movs	r1, #10
 800314c:	0018      	movs	r0, r3
 800314e:	f7fd f96f 	bl	8000430 <__aeabi_idivmod>
 8003152:	000b      	movs	r3, r1
    printf("[LOG] %d.%01d C (%d.%01d F)\r\n",
 8003154:	17da      	asrs	r2, r3, #31
 8003156:	189c      	adds	r4, r3, r2
 8003158:	4054      	eors	r4, r2
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	210a      	movs	r1, #10
 800315e:	0018      	movs	r0, r3
 8003160:	f7fd f880 	bl	8000264 <__divsi3>
 8003164:	0003      	movs	r3, r0
 8003166:	001e      	movs	r6, r3
           f_tenths / 10, abs(f_tenths % 10));
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	210a      	movs	r1, #10
 800316c:	0018      	movs	r0, r3
 800316e:	f7fd f95f 	bl	8000430 <__aeabi_idivmod>
 8003172:	000b      	movs	r3, r1
    printf("[LOG] %d.%01d C (%d.%01d F)\r\n",
 8003174:	17da      	asrs	r2, r3, #31
 8003176:	189b      	adds	r3, r3, r2
 8003178:	4053      	eors	r3, r2
 800317a:	480f      	ldr	r0, [pc, #60]	@ (80031b8 <service_logging+0x124>)
 800317c:	9300      	str	r3, [sp, #0]
 800317e:	0033      	movs	r3, r6
 8003180:	0022      	movs	r2, r4
 8003182:	0029      	movs	r1, r5
 8003184:	f005 fd9e 	bl	8008cc4 <iprintf>
    print_prompt();
 8003188:	f7ff fe96 	bl	8002eb8 <print_prompt>

    next_log_ms = now + RPM_UPDATE_PERIOD_MS;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	22fa      	movs	r2, #250	@ 0xfa
 8003190:	0092      	lsls	r2, r2, #2
 8003192:	189a      	adds	r2, r3, r2
 8003194:	4b04      	ldr	r3, [pc, #16]	@ (80031a8 <service_logging+0x114>)
 8003196:	601a      	str	r2, [r3, #0]
 8003198:	e002      	b.n	80031a0 <service_logging+0x10c>
        return;
 800319a:	46c0      	nop			@ (mov r8, r8)
 800319c:	e000      	b.n	80031a0 <service_logging+0x10c>
        return;
 800319e:	46c0      	nop			@ (mov r8, r8)
}
 80031a0:	46bd      	mov	sp, r7
 80031a2:	b005      	add	sp, #20
 80031a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80031a6:	46c0      	nop			@ (mov r8, r8)
 80031a8:	200001f8 	.word	0x200001f8
 80031ac:	0800afd0 	.word	0x0800afd0
 80031b0:	0800afec 	.word	0x0800afec
 80031b4:	20000204 	.word	0x20000204
 80031b8:	0800b020 	.word	0x0800b020

080031bc <fram_dump_print_cb>:

/* ------------- New: FRAM dump callback + command ------------------------ */

/* Callback used by fram_iterate_samples() to print each stored sample */
static void fram_dump_print_cb(uint16_t index, uint16_t raw)
{
 80031bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80031be:	46ce      	mov	lr, r9
 80031c0:	4647      	mov	r7, r8
 80031c2:	b580      	push	{r7, lr}
 80031c4:	b089      	sub	sp, #36	@ 0x24
 80031c6:	af04      	add	r7, sp, #16
 80031c8:	0002      	movs	r2, r0
 80031ca:	1dbb      	adds	r3, r7, #6
 80031cc:	801a      	strh	r2, [r3, #0]
 80031ce:	1d3b      	adds	r3, r7, #4
 80031d0:	1c0a      	adds	r2, r1, #0
 80031d2:	801a      	strh	r2, [r3, #0]
    int c_tenths = 0;
 80031d4:	2300      	movs	r3, #0
 80031d6:	60fb      	str	r3, [r7, #12]
    int f_tenths = 0;
 80031d8:	2300      	movs	r3, #0
 80031da:	60bb      	str	r3, [r7, #8]
    convert_tmp102_raw((int16_t)raw, &c_tenths, &f_tenths);
 80031dc:	1d3b      	adds	r3, r7, #4
 80031de:	2200      	movs	r2, #0
 80031e0:	5e9b      	ldrsh	r3, [r3, r2]
 80031e2:	2208      	movs	r2, #8
 80031e4:	18ba      	adds	r2, r7, r2
 80031e6:	210c      	movs	r1, #12
 80031e8:	1879      	adds	r1, r7, r1
 80031ea:	0018      	movs	r0, r3
 80031ec:	f7ff fde5 	bl	8002dba <convert_tmp102_raw>

    printf("FRAM[%lu]: raw=0x%04X -> %d.%01d C (%d.%01d F)\r\n",
 80031f0:	1dbb      	adds	r3, r7, #6
 80031f2:	881d      	ldrh	r5, [r3, #0]
 80031f4:	1d3b      	adds	r3, r7, #4
 80031f6:	881e      	ldrh	r6, [r3, #0]
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	210a      	movs	r1, #10
 80031fc:	0018      	movs	r0, r3
 80031fe:	f7fd f831 	bl	8000264 <__divsi3>
 8003202:	0003      	movs	r3, r0
 8003204:	4699      	mov	r9, r3
           (unsigned long)index,
           (unsigned int)raw,
           c_tenths / 10,  abs(c_tenths % 10),
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	210a      	movs	r1, #10
 800320a:	0018      	movs	r0, r3
 800320c:	f7fd f910 	bl	8000430 <__aeabi_idivmod>
 8003210:	000b      	movs	r3, r1
    printf("FRAM[%lu]: raw=0x%04X -> %d.%01d C (%d.%01d F)\r\n",
 8003212:	17da      	asrs	r2, r3, #31
 8003214:	189c      	adds	r4, r3, r2
 8003216:	4054      	eors	r4, r2
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	210a      	movs	r1, #10
 800321c:	0018      	movs	r0, r3
 800321e:	f7fd f821 	bl	8000264 <__divsi3>
 8003222:	0003      	movs	r3, r0
 8003224:	4698      	mov	r8, r3
           f_tenths / 10, abs(f_tenths % 10));
 8003226:	68bb      	ldr	r3, [r7, #8]
 8003228:	210a      	movs	r1, #10
 800322a:	0018      	movs	r0, r3
 800322c:	f7fd f900 	bl	8000430 <__aeabi_idivmod>
 8003230:	000b      	movs	r3, r1
    printf("FRAM[%lu]: raw=0x%04X -> %d.%01d C (%d.%01d F)\r\n",
 8003232:	17da      	asrs	r2, r3, #31
 8003234:	189b      	adds	r3, r3, r2
 8003236:	4053      	eors	r3, r2
 8003238:	4808      	ldr	r0, [pc, #32]	@ (800325c <fram_dump_print_cb+0xa0>)
 800323a:	9302      	str	r3, [sp, #8]
 800323c:	4643      	mov	r3, r8
 800323e:	9301      	str	r3, [sp, #4]
 8003240:	9400      	str	r4, [sp, #0]
 8003242:	464b      	mov	r3, r9
 8003244:	0032      	movs	r2, r6
 8003246:	0029      	movs	r1, r5
 8003248:	f005 fd3c 	bl	8008cc4 <iprintf>
}
 800324c:	46c0      	nop			@ (mov r8, r8)
 800324e:	46bd      	mov	sp, r7
 8003250:	b005      	add	sp, #20
 8003252:	bcc0      	pop	{r6, r7}
 8003254:	46b9      	mov	r9, r7
 8003256:	46b0      	mov	r8, r6
 8003258:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800325a:	46c0      	nop			@ (mov r8, r8)
 800325c:	0800b040 	.word	0x0800b040

08003260 <motor_apply_pwm_percent>:

/* Motor control / RPM -----------------------------------------------------*/
void motor_apply_pwm_percent(uint32_t percent)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b084      	sub	sp, #16
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
    if (percent > 100u)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2b64      	cmp	r3, #100	@ 0x64
 800326c:	d901      	bls.n	8003272 <motor_apply_pwm_percent+0x12>
        percent = 100u;
 800326e:	2364      	movs	r3, #100	@ 0x64
 8003270:	607b      	str	r3, [r7, #4]

    current_pwm_percent = (uint8_t)percent;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	b2da      	uxtb	r2, r3
 8003276:	4b13      	ldr	r3, [pc, #76]	@ (80032c4 <motor_apply_pwm_percent+0x64>)
 8003278:	701a      	strb	r2, [r3, #0]

    uint32_t ticks = ((uint32_t)(MOTOR_PWM_PERIOD_TICKS + 1u) * percent + 50u) / 100u;
 800327a:	687a      	ldr	r2, [r7, #4]
 800327c:	0013      	movs	r3, r2
 800327e:	015b      	lsls	r3, r3, #5
 8003280:	1a9b      	subs	r3, r3, r2
 8003282:	009b      	lsls	r3, r3, #2
 8003284:	189b      	adds	r3, r3, r2
 8003286:	00db      	lsls	r3, r3, #3
 8003288:	3332      	adds	r3, #50	@ 0x32
 800328a:	2164      	movs	r1, #100	@ 0x64
 800328c:	0018      	movs	r0, r3
 800328e:	f7fc ff5f 	bl	8000150 <__udivsi3>
 8003292:	0003      	movs	r3, r0
 8003294:	60fb      	str	r3, [r7, #12]
    if (ticks > (MOTOR_PWM_PERIOD_TICKS + 1u))
 8003296:	68fa      	ldr	r2, [r7, #12]
 8003298:	23fa      	movs	r3, #250	@ 0xfa
 800329a:	009b      	lsls	r3, r3, #2
 800329c:	429a      	cmp	r2, r3
 800329e:	d902      	bls.n	80032a6 <motor_apply_pwm_percent+0x46>
        ticks = MOTOR_PWM_PERIOD_TICKS + 1u;
 80032a0:	23fa      	movs	r3, #250	@ 0xfa
 80032a2:	009b      	lsls	r3, r3, #2
 80032a4:	60fb      	str	r3, [r7, #12]
    if (ticks > MOTOR_PWM_PERIOD_TICKS)
 80032a6:	68fa      	ldr	r2, [r7, #12]
 80032a8:	23fa      	movs	r3, #250	@ 0xfa
 80032aa:	009b      	lsls	r3, r3, #2
 80032ac:	429a      	cmp	r2, r3
 80032ae:	d301      	bcc.n	80032b4 <motor_apply_pwm_percent+0x54>
        ticks = MOTOR_PWM_PERIOD_TICKS;
 80032b0:	4b05      	ldr	r3, [pc, #20]	@ (80032c8 <motor_apply_pwm_percent+0x68>)
 80032b2:	60fb      	str	r3, [r7, #12]

    __HAL_TIM_SET_COMPARE(&htim14, TIM_CHANNEL_1, ticks);
 80032b4:	4b05      	ldr	r3, [pc, #20]	@ (80032cc <motor_apply_pwm_percent+0x6c>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	68fa      	ldr	r2, [r7, #12]
 80032ba:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80032bc:	46c0      	nop			@ (mov r8, r8)
 80032be:	46bd      	mov	sp, r7
 80032c0:	b004      	add	sp, #16
 80032c2:	bd80      	pop	{r7, pc}
 80032c4:	20000210 	.word	0x20000210
 80032c8:	000003e7 	.word	0x000003e7
 80032cc:	2000027c 	.word	0x2000027c

080032d0 <motor_enable_reporting>:

void motor_enable_reporting(void)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	af00      	add	r7, sp, #0
    rpm_reporting_enabled = 1u;
 80032d4:	4b07      	ldr	r3, [pc, #28]	@ (80032f4 <motor_enable_reporting+0x24>)
 80032d6:	2201      	movs	r2, #1
 80032d8:	701a      	strb	r2, [r3, #0]
    last_rpm_tick_ms      = HAL_GetTick();
 80032da:	f001 fbc5 	bl	8004a68 <HAL_GetTick>
 80032de:	0002      	movs	r2, r0
 80032e0:	4b05      	ldr	r3, [pc, #20]	@ (80032f8 <motor_enable_reporting+0x28>)
 80032e2:	601a      	str	r2, [r3, #0]
    last_pulse_snapshot   = encoder_pulse_count;
 80032e4:	4b05      	ldr	r3, [pc, #20]	@ (80032fc <motor_enable_reporting+0x2c>)
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	4b05      	ldr	r3, [pc, #20]	@ (8003300 <motor_enable_reporting+0x30>)
 80032ea:	601a      	str	r2, [r3, #0]
}
 80032ec:	46c0      	nop			@ (mov r8, r8)
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	46c0      	nop			@ (mov r8, r8)
 80032f4:	20000204 	.word	0x20000204
 80032f8:	20000208 	.word	0x20000208
 80032fc:	200001fc 	.word	0x200001fc
 8003300:	2000020c 	.word	0x2000020c

08003304 <motor_disable_reporting>:

void motor_disable_reporting(void)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	af00      	add	r7, sp, #0
    rpm_reporting_enabled = 0u;
 8003308:	4b02      	ldr	r3, [pc, #8]	@ (8003314 <motor_disable_reporting+0x10>)
 800330a:	2200      	movs	r2, #0
 800330c:	701a      	strb	r2, [r3, #0]
}
 800330e:	46c0      	nop			@ (mov r8, r8)
 8003310:	46bd      	mov	sp, r7
 8003312:	bd80      	pop	{r7, pc}
 8003314:	20000204 	.word	0x20000204

08003318 <service_motor_rpm>:

void service_motor_rpm(void)
{
 8003318:	b5f0      	push	{r4, r5, r6, r7, lr}
 800331a:	b08f      	sub	sp, #60	@ 0x3c
 800331c:	af06      	add	r7, sp, #24
    if (!rpm_reporting_enabled)
 800331e:	4b2d      	ldr	r3, [pc, #180]	@ (80033d4 <service_motor_rpm+0xbc>)
 8003320:	781b      	ldrb	r3, [r3, #0]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d050      	beq.n	80033c8 <service_motor_rpm+0xb0>
        return;

    uint32_t now   = HAL_GetTick();
 8003326:	f001 fb9f 	bl	8004a68 <HAL_GetTick>
 800332a:	0003      	movs	r3, r0
 800332c:	61fb      	str	r3, [r7, #28]
    int32_t  diff  = (int32_t)(now - last_rpm_tick_ms);
 800332e:	4b2a      	ldr	r3, [pc, #168]	@ (80033d8 <service_motor_rpm+0xc0>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	69fa      	ldr	r2, [r7, #28]
 8003334:	1ad3      	subs	r3, r2, r3
 8003336:	61bb      	str	r3, [r7, #24]
    if (diff < (int32_t)RPM_UPDATE_PERIOD_MS)
 8003338:	69ba      	ldr	r2, [r7, #24]
 800333a:	23fa      	movs	r3, #250	@ 0xfa
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	429a      	cmp	r2, r3
 8003340:	db44      	blt.n	80033cc <service_motor_rpm+0xb4>
        return;

    uint32_t elapsed_ms = (uint32_t)diff;
 8003342:	69bb      	ldr	r3, [r7, #24]
 8003344:	617b      	str	r3, [r7, #20]
    last_rpm_tick_ms    = now;
 8003346:	4b24      	ldr	r3, [pc, #144]	@ (80033d8 <service_motor_rpm+0xc0>)
 8003348:	69fa      	ldr	r2, [r7, #28]
 800334a:	601a      	str	r2, [r3, #0]

    uint32_t pulses = encoder_pulse_count;
 800334c:	4b23      	ldr	r3, [pc, #140]	@ (80033dc <service_motor_rpm+0xc4>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	613b      	str	r3, [r7, #16]
    uint32_t delta  = pulses - last_pulse_snapshot;
 8003352:	4b23      	ldr	r3, [pc, #140]	@ (80033e0 <service_motor_rpm+0xc8>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	693a      	ldr	r2, [r7, #16]
 8003358:	1ad3      	subs	r3, r2, r3
 800335a:	60fb      	str	r3, [r7, #12]
    last_pulse_snapshot = pulses;
 800335c:	4b20      	ldr	r3, [pc, #128]	@ (80033e0 <service_motor_rpm+0xc8>)
 800335e:	693a      	ldr	r2, [r7, #16]
 8003360:	601a      	str	r2, [r3, #0]

    uint32_t rpm = compute_scaled_speed(delta,
 8003362:	4b20      	ldr	r3, [pc, #128]	@ (80033e4 <service_motor_rpm+0xcc>)
 8003364:	6979      	ldr	r1, [r7, #20]
 8003366:	68f8      	ldr	r0, [r7, #12]
 8003368:	2214      	movs	r2, #20
 800336a:	f7ff fd5c 	bl	8002e26 <compute_scaled_speed>
 800336e:	0003      	movs	r3, r0
 8003370:	60bb      	str	r3, [r7, #8]
                                        elapsed_ms,
                                        ENCODER_PULSES_PER_REV,
                                        RPM_SCALE_PER_MINUTE);

    uint32_t rps_x100 = compute_scaled_speed(delta,
 8003372:	4b1d      	ldr	r3, [pc, #116]	@ (80033e8 <service_motor_rpm+0xd0>)
 8003374:	6979      	ldr	r1, [r7, #20]
 8003376:	68f8      	ldr	r0, [r7, #12]
 8003378:	2214      	movs	r2, #20
 800337a:	f7ff fd54 	bl	8002e26 <compute_scaled_speed>
 800337e:	0003      	movs	r3, r0
 8003380:	607b      	str	r3, [r7, #4]
                                             elapsed_ms,
                                             ENCODER_PULSES_PER_REV,
                                             RPS_X100_SCALE);

    printf("[RPM] pulses=%lu irq=%lu delta=%lu elapsed=%lu ms -> %lu.%02lu rps (%lu rpm) duty=%u%%\r\n",
 8003382:	4b1a      	ldr	r3, [pc, #104]	@ (80033ec <service_motor_rpm+0xd4>)
 8003384:	681c      	ldr	r4, [r3, #0]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2164      	movs	r1, #100	@ 0x64
 800338a:	0018      	movs	r0, r3
 800338c:	f7fc fee0 	bl	8000150 <__udivsi3>
 8003390:	0003      	movs	r3, r0
 8003392:	001d      	movs	r5, r3
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2164      	movs	r1, #100	@ 0x64
 8003398:	0018      	movs	r0, r3
 800339a:	f7fc ff5f 	bl	800025c <__aeabi_uidivmod>
 800339e:	000b      	movs	r3, r1
 80033a0:	001e      	movs	r6, r3
 80033a2:	4b13      	ldr	r3, [pc, #76]	@ (80033f0 <service_motor_rpm+0xd8>)
 80033a4:	781b      	ldrb	r3, [r3, #0]
 80033a6:	68fa      	ldr	r2, [r7, #12]
 80033a8:	6939      	ldr	r1, [r7, #16]
 80033aa:	4812      	ldr	r0, [pc, #72]	@ (80033f4 <service_motor_rpm+0xdc>)
 80033ac:	9304      	str	r3, [sp, #16]
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	9303      	str	r3, [sp, #12]
 80033b2:	9602      	str	r6, [sp, #8]
 80033b4:	9501      	str	r5, [sp, #4]
 80033b6:	697b      	ldr	r3, [r7, #20]
 80033b8:	9300      	str	r3, [sp, #0]
 80033ba:	0013      	movs	r3, r2
 80033bc:	0022      	movs	r2, r4
 80033be:	f005 fc81 	bl	8008cc4 <iprintf>
           (unsigned long)elapsed_ms,
           (unsigned long)(rps_x100 / 100u),
           (unsigned long)(rps_x100 % 100u),
           (unsigned long)rpm,
           current_pwm_percent);
    print_prompt();
 80033c2:	f7ff fd79 	bl	8002eb8 <print_prompt>
 80033c6:	e002      	b.n	80033ce <service_motor_rpm+0xb6>
        return;
 80033c8:	46c0      	nop			@ (mov r8, r8)
 80033ca:	e000      	b.n	80033ce <service_motor_rpm+0xb6>
        return;
 80033cc:	46c0      	nop			@ (mov r8, r8)
}
 80033ce:	46bd      	mov	sp, r7
 80033d0:	b009      	add	sp, #36	@ 0x24
 80033d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80033d4:	20000204 	.word	0x20000204
 80033d8:	20000208 	.word	0x20000208
 80033dc:	200001fc 	.word	0x200001fc
 80033e0:	2000020c 	.word	0x2000020c
 80033e4:	0000ea60 	.word	0x0000ea60
 80033e8:	000186a0 	.word	0x000186a0
 80033ec:	20000200 	.word	0x20000200
 80033f0:	20000210 	.word	0x20000210
 80033f4:	0800b074 	.word	0x0800b074

080033f8 <handle_line>:

/* Command handler ---------------------------------------------------------*/
void handle_line(char *line)
{
 80033f8:	b5b0      	push	{r4, r5, r7, lr}
 80033fa:	b088      	sub	sp, #32
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
    trim(line);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	0018      	movs	r0, r3
 8003404:	f7ff fc7a 	bl	8002cfc <trim>
    to_upper(line);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	0018      	movs	r0, r3
 800340c:	f7ff fc54 	bl	8002cb8 <to_upper>

    if (strcmp(line, "HELP") == 0 || strcmp(line, "?") == 0)
 8003410:	4a9b      	ldr	r2, [pc, #620]	@ (8003680 <handle_line+0x288>)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	0011      	movs	r1, r2
 8003416:	0018      	movs	r0, r3
 8003418:	f7fc fe74 	bl	8000104 <strcmp>
 800341c:	1e03      	subs	r3, r0, #0
 800341e:	d007      	beq.n	8003430 <handle_line+0x38>
 8003420:	4a98      	ldr	r2, [pc, #608]	@ (8003684 <handle_line+0x28c>)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	0011      	movs	r1, r2
 8003426:	0018      	movs	r0, r3
 8003428:	f7fc fe6c 	bl	8000104 <strcmp>
 800342c:	1e03      	subs	r3, r0, #0
 800342e:	d102      	bne.n	8003436 <handle_line+0x3e>
    {
        print_help();
 8003430:	f7ff fd4e 	bl	8002ed0 <print_help>
 8003434:	e120      	b.n	8003678 <handle_line+0x280>
    }
    else if (strcmp(line, "STATUS") == 0)
 8003436:	4a94      	ldr	r2, [pc, #592]	@ (8003688 <handle_line+0x290>)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	0011      	movs	r1, r2
 800343c:	0018      	movs	r0, r3
 800343e:	f7fc fe61 	bl	8000104 <strcmp>
 8003442:	1e03      	subs	r3, r0, #0
 8003444:	d126      	bne.n	8003494 <handle_line+0x9c>
    {
        uint16_t first = 0xFFFF, last = 0xFFFF;
 8003446:	2114      	movs	r1, #20
 8003448:	187b      	adds	r3, r7, r1
 800344a:	2201      	movs	r2, #1
 800344c:	4252      	negs	r2, r2
 800344e:	801a      	strh	r2, [r3, #0]
 8003450:	2012      	movs	r0, #18
 8003452:	183b      	adds	r3, r7, r0
 8003454:	2201      	movs	r2, #1
 8003456:	4252      	negs	r2, r2
 8003458:	801a      	strh	r2, [r3, #0]
        (void)fram_get_first_last(&first, &last);
 800345a:	183a      	adds	r2, r7, r0
 800345c:	187b      	adds	r3, r7, r1
 800345e:	0011      	movs	r1, r2
 8003460:	0018      	movs	r0, r3
 8003462:	f7ff fae9 	bl	8002a38 <fram_get_first_last>
        printf("Logging: %s\r\n", fram_logging_enabled() ? "ON" : "OFF");
 8003466:	f7ff fad9 	bl	8002a1c <fram_logging_enabled>
 800346a:	1e03      	subs	r3, r0, #0
 800346c:	d001      	beq.n	8003472 <handle_line+0x7a>
 800346e:	4b87      	ldr	r3, [pc, #540]	@ (800368c <handle_line+0x294>)
 8003470:	e000      	b.n	8003474 <handle_line+0x7c>
 8003472:	4b87      	ldr	r3, [pc, #540]	@ (8003690 <handle_line+0x298>)
 8003474:	4a87      	ldr	r2, [pc, #540]	@ (8003694 <handle_line+0x29c>)
 8003476:	0019      	movs	r1, r3
 8003478:	0010      	movs	r0, r2
 800347a:	f005 fc23 	bl	8008cc4 <iprintf>
        print_session_summary(first, last);
 800347e:	2314      	movs	r3, #20
 8003480:	18fb      	adds	r3, r7, r3
 8003482:	881a      	ldrh	r2, [r3, #0]
 8003484:	2312      	movs	r3, #18
 8003486:	18fb      	adds	r3, r7, r3
 8003488:	881b      	ldrh	r3, [r3, #0]
 800348a:	0019      	movs	r1, r3
 800348c:	0010      	movs	r0, r2
 800348e:	f7ff fd49 	bl	8002f24 <print_session_summary>
    else if (line[0] != '\0')
    {
        printf("Unknown: %s\r\n", line);
        print_help();
    }
}
 8003492:	e0f1      	b.n	8003678 <handle_line+0x280>
    else if (strcmp(line, "START") == 0)
 8003494:	4a80      	ldr	r2, [pc, #512]	@ (8003698 <handle_line+0x2a0>)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	0011      	movs	r1, r2
 800349a:	0018      	movs	r0, r3
 800349c:	f7fc fe32 	bl	8000104 <strcmp>
 80034a0:	1e03      	subs	r3, r0, #0
 80034a2:	d108      	bne.n	80034b6 <handle_line+0xbe>
        fram_cmd_start();
 80034a4:	f7ff fae4 	bl	8002a70 <fram_cmd_start>
        mark_next_sample_immediate();
 80034a8:	f7ff fdea 	bl	8003080 <mark_next_sample_immediate>
        printf("Logging STARTED\r\n");
 80034ac:	4b7b      	ldr	r3, [pc, #492]	@ (800369c <handle_line+0x2a4>)
 80034ae:	0018      	movs	r0, r3
 80034b0:	f005 fc6e 	bl	8008d90 <puts>
}
 80034b4:	e0e0      	b.n	8003678 <handle_line+0x280>
    else if (strcmp(line, "STOP") == 0)
 80034b6:	4a7a      	ldr	r2, [pc, #488]	@ (80036a0 <handle_line+0x2a8>)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	0011      	movs	r1, r2
 80034bc:	0018      	movs	r0, r3
 80034be:	f7fc fe21 	bl	8000104 <strcmp>
 80034c2:	1e03      	subs	r3, r0, #0
 80034c4:	d106      	bne.n	80034d4 <handle_line+0xdc>
        fram_cmd_stop();
 80034c6:	f7ff fadf 	bl	8002a88 <fram_cmd_stop>
        printf("Logging STOPPED\r\n");
 80034ca:	4b76      	ldr	r3, [pc, #472]	@ (80036a4 <handle_line+0x2ac>)
 80034cc:	0018      	movs	r0, r3
 80034ce:	f005 fc5f 	bl	8008d90 <puts>
}
 80034d2:	e0d1      	b.n	8003678 <handle_line+0x280>
    else if (strcmp(line, "CLEAN") == 0 || strcmp(line, "CLEAR") == 0)
 80034d4:	4a74      	ldr	r2, [pc, #464]	@ (80036a8 <handle_line+0x2b0>)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	0011      	movs	r1, r2
 80034da:	0018      	movs	r0, r3
 80034dc:	f7fc fe12 	bl	8000104 <strcmp>
 80034e0:	1e03      	subs	r3, r0, #0
 80034e2:	d007      	beq.n	80034f4 <handle_line+0xfc>
 80034e4:	4a71      	ldr	r2, [pc, #452]	@ (80036ac <handle_line+0x2b4>)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	0011      	movs	r1, r2
 80034ea:	0018      	movs	r0, r3
 80034ec:	f7fc fe0a 	bl	8000104 <strcmp>
 80034f0:	1e03      	subs	r3, r0, #0
 80034f2:	d108      	bne.n	8003506 <handle_line+0x10e>
        fram_cmd_clear();
 80034f4:	f7ff fad2 	bl	8002a9c <fram_cmd_clear>
        mark_next_sample_immediate();
 80034f8:	f7ff fdc2 	bl	8003080 <mark_next_sample_immediate>
        printf("FRAM CLEARED\r\n");
 80034fc:	4b6c      	ldr	r3, [pc, #432]	@ (80036b0 <handle_line+0x2b8>)
 80034fe:	0018      	movs	r0, r3
 8003500:	f005 fc46 	bl	8008d90 <puts>
 8003504:	e0b8      	b.n	8003678 <handle_line+0x280>
    else if (strcmp(line, "TEMP") == 0)
 8003506:	4a6b      	ldr	r2, [pc, #428]	@ (80036b4 <handle_line+0x2bc>)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	0011      	movs	r1, r2
 800350c:	0018      	movs	r0, r3
 800350e:	f7fc fdf9 	bl	8000104 <strcmp>
 8003512:	1e03      	subs	r3, r0, #0
 8003514:	d102      	bne.n	800351c <handle_line+0x124>
        dump_recent_session();
 8003516:	f7ff fd33 	bl	8002f80 <dump_recent_session>
}
 800351a:	e0ad      	b.n	8003678 <handle_line+0x280>
    else if (strcmp(line, "FRAM") == 0)
 800351c:	4a66      	ldr	r2, [pc, #408]	@ (80036b8 <handle_line+0x2c0>)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	0011      	movs	r1, r2
 8003522:	0018      	movs	r0, r3
 8003524:	f7fc fdee 	bl	8000104 <strcmp>
 8003528:	1e03      	subs	r3, r0, #0
 800352a:	d140      	bne.n	80035ae <handle_line+0x1b6>
        uint16_t first = 0xFFFFu, last = 0xFFFFu;
 800352c:	2110      	movs	r1, #16
 800352e:	187b      	adds	r3, r7, r1
 8003530:	2201      	movs	r2, #1
 8003532:	4252      	negs	r2, r2
 8003534:	801a      	strh	r2, [r3, #0]
 8003536:	250e      	movs	r5, #14
 8003538:	197b      	adds	r3, r7, r5
 800353a:	2201      	movs	r2, #1
 800353c:	4252      	negs	r2, r2
 800353e:	801a      	strh	r2, [r3, #0]
        (void)fram_get_first_last(&first, &last);
 8003540:	197a      	adds	r2, r7, r5
 8003542:	000c      	movs	r4, r1
 8003544:	187b      	adds	r3, r7, r1
 8003546:	0011      	movs	r1, r2
 8003548:	0018      	movs	r0, r3
 800354a:	f7ff fa75 	bl	8002a38 <fram_get_first_last>
        if (last < first)
 800354e:	197b      	adds	r3, r7, r5
 8003550:	881a      	ldrh	r2, [r3, #0]
 8003552:	193b      	adds	r3, r7, r4
 8003554:	881b      	ldrh	r3, [r3, #0]
 8003556:	429a      	cmp	r2, r3
 8003558:	d204      	bcs.n	8003564 <handle_line+0x16c>
            printf("No logged samples. Use START to begin logging.\r\n");
 800355a:	4b58      	ldr	r3, [pc, #352]	@ (80036bc <handle_line+0x2c4>)
 800355c:	0018      	movs	r0, r3
 800355e:	f005 fc17 	bl	8008d90 <puts>
}
 8003562:	e089      	b.n	8003678 <handle_line+0x280>
            printf("FRAM log dump (first=0x%04X last=0x%04X)\r\n", first, last);
 8003564:	2310      	movs	r3, #16
 8003566:	18fb      	adds	r3, r7, r3
 8003568:	881b      	ldrh	r3, [r3, #0]
 800356a:	0019      	movs	r1, r3
 800356c:	230e      	movs	r3, #14
 800356e:	18fb      	adds	r3, r7, r3
 8003570:	881b      	ldrh	r3, [r3, #0]
 8003572:	001a      	movs	r2, r3
 8003574:	4b52      	ldr	r3, [pc, #328]	@ (80036c0 <handle_line+0x2c8>)
 8003576:	0018      	movs	r0, r3
 8003578:	f005 fba4 	bl	8008cc4 <iprintf>
            HAL_StatusTypeDef st = fram_iterate_samples(fram_dump_print_cb);
 800357c:	2517      	movs	r5, #23
 800357e:	197c      	adds	r4, r7, r5
 8003580:	4b50      	ldr	r3, [pc, #320]	@ (80036c4 <handle_line+0x2cc>)
 8003582:	0018      	movs	r0, r3
 8003584:	f7ff fb36 	bl	8002bf4 <fram_iterate_samples>
 8003588:	0003      	movs	r3, r0
 800358a:	7023      	strb	r3, [r4, #0]
            if (st != HAL_OK)
 800358c:	197b      	adds	r3, r7, r5
 800358e:	781b      	ldrb	r3, [r3, #0]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d007      	beq.n	80035a4 <handle_line+0x1ac>
                printf("[FRAM] read error during dump (HAL=%d)\r\n", (int)st);
 8003594:	197b      	adds	r3, r7, r5
 8003596:	781a      	ldrb	r2, [r3, #0]
 8003598:	4b4b      	ldr	r3, [pc, #300]	@ (80036c8 <handle_line+0x2d0>)
 800359a:	0011      	movs	r1, r2
 800359c:	0018      	movs	r0, r3
 800359e:	f005 fb91 	bl	8008cc4 <iprintf>
}
 80035a2:	e069      	b.n	8003678 <handle_line+0x280>
                printf("[FRAM] end of log\r\n");
 80035a4:	4b49      	ldr	r3, [pc, #292]	@ (80036cc <handle_line+0x2d4>)
 80035a6:	0018      	movs	r0, r3
 80035a8:	f005 fbf2 	bl	8008d90 <puts>
}
 80035ac:	e064      	b.n	8003678 <handle_line+0x280>
    else if (strncmp(line, "DUTY", 4) == 0)
 80035ae:	4948      	ldr	r1, [pc, #288]	@ (80036d0 <handle_line+0x2d8>)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2204      	movs	r2, #4
 80035b4:	0018      	movs	r0, r3
 80035b6:	f005 fcfb 	bl	8008fb0 <strncmp>
 80035ba:	1e03      	subs	r3, r0, #0
 80035bc:	d13d      	bne.n	800363a <handle_line+0x242>
        char *arg = line + 4;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	3304      	adds	r3, #4
 80035c2:	61fb      	str	r3, [r7, #28]
        trim(arg);
 80035c4:	69fb      	ldr	r3, [r7, #28]
 80035c6:	0018      	movs	r0, r3
 80035c8:	f7ff fb98 	bl	8002cfc <trim>
        if (*arg == '\0')
 80035cc:	69fb      	ldr	r3, [r7, #28]
 80035ce:	781b      	ldrb	r3, [r3, #0]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d104      	bne.n	80035de <handle_line+0x1e6>
            printf("Usage: DUTY<0-100>\r\n");
 80035d4:	4b3f      	ldr	r3, [pc, #252]	@ (80036d4 <handle_line+0x2dc>)
 80035d6:	0018      	movs	r0, r3
 80035d8:	f005 fbda 	bl	8008d90 <puts>
}
 80035dc:	e04c      	b.n	8003678 <handle_line+0x280>
            char *endptr = NULL;
 80035de:	2300      	movs	r3, #0
 80035e0:	60bb      	str	r3, [r7, #8]
            long duty = strtol(arg, &endptr, 10);
 80035e2:	2308      	movs	r3, #8
 80035e4:	18f9      	adds	r1, r7, r3
 80035e6:	69fb      	ldr	r3, [r7, #28]
 80035e8:	220a      	movs	r2, #10
 80035ea:	0018      	movs	r0, r3
 80035ec:	f004 fe3a 	bl	8008264 <strtol>
 80035f0:	0003      	movs	r3, r0
 80035f2:	61bb      	str	r3, [r7, #24]
            if ((endptr && *endptr != '\0') || duty < 0 || duty > 100)
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d003      	beq.n	8003602 <handle_line+0x20a>
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	781b      	ldrb	r3, [r3, #0]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d105      	bne.n	800360e <handle_line+0x216>
 8003602:	69bb      	ldr	r3, [r7, #24]
 8003604:	2b00      	cmp	r3, #0
 8003606:	db02      	blt.n	800360e <handle_line+0x216>
 8003608:	69bb      	ldr	r3, [r7, #24]
 800360a:	2b64      	cmp	r3, #100	@ 0x64
 800360c:	dd04      	ble.n	8003618 <handle_line+0x220>
                printf("DUTY expects a value between 0 and 100%%\r\n");
 800360e:	4b32      	ldr	r3, [pc, #200]	@ (80036d8 <handle_line+0x2e0>)
 8003610:	0018      	movs	r0, r3
 8003612:	f005 fb57 	bl	8008cc4 <iprintf>
 8003616:	e02f      	b.n	8003678 <handle_line+0x280>
                motor_apply_pwm_percent((uint32_t)duty);
 8003618:	69bb      	ldr	r3, [r7, #24]
 800361a:	0018      	movs	r0, r3
 800361c:	f7ff fe20 	bl	8003260 <motor_apply_pwm_percent>
                motor_enable_reporting();
 8003620:	f7ff fe56 	bl	80032d0 <motor_enable_reporting>
                printf("PWM duty set to %ld%%\r\n", duty);
 8003624:	69ba      	ldr	r2, [r7, #24]
 8003626:	4b2d      	ldr	r3, [pc, #180]	@ (80036dc <handle_line+0x2e4>)
 8003628:	0011      	movs	r1, r2
 800362a:	0018      	movs	r0, r3
 800362c:	f005 fb4a 	bl	8008cc4 <iprintf>
                printf("RPM reporting enabled\r\n");
 8003630:	4b2b      	ldr	r3, [pc, #172]	@ (80036e0 <handle_line+0x2e8>)
 8003632:	0018      	movs	r0, r3
 8003634:	f005 fbac 	bl	8008d90 <puts>
}
 8003638:	e01e      	b.n	8003678 <handle_line+0x280>
    else if (strcmp(line, "HALT") == 0)
 800363a:	4a2a      	ldr	r2, [pc, #168]	@ (80036e4 <handle_line+0x2ec>)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	0011      	movs	r1, r2
 8003640:	0018      	movs	r0, r3
 8003642:	f7fc fd5f 	bl	8000104 <strcmp>
 8003646:	1e03      	subs	r3, r0, #0
 8003648:	d109      	bne.n	800365e <handle_line+0x266>
        motor_apply_pwm_percent(0u);
 800364a:	2000      	movs	r0, #0
 800364c:	f7ff fe08 	bl	8003260 <motor_apply_pwm_percent>
        motor_disable_reporting();
 8003650:	f7ff fe58 	bl	8003304 <motor_disable_reporting>
        printf("Motor HALT: PWM disabled and RPM reporting stopped\r\n");
 8003654:	4b24      	ldr	r3, [pc, #144]	@ (80036e8 <handle_line+0x2f0>)
 8003656:	0018      	movs	r0, r3
 8003658:	f005 fb9a 	bl	8008d90 <puts>
}
 800365c:	e00c      	b.n	8003678 <handle_line+0x280>
    else if (line[0] != '\0')
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	781b      	ldrb	r3, [r3, #0]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d008      	beq.n	8003678 <handle_line+0x280>
        printf("Unknown: %s\r\n", line);
 8003666:	687a      	ldr	r2, [r7, #4]
 8003668:	4b20      	ldr	r3, [pc, #128]	@ (80036ec <handle_line+0x2f4>)
 800366a:	0011      	movs	r1, r2
 800366c:	0018      	movs	r0, r3
 800366e:	f005 fb29 	bl	8008cc4 <iprintf>
        print_help();
 8003672:	f7ff fc2d 	bl	8002ed0 <print_help>
}
 8003676:	e7ff      	b.n	8003678 <handle_line+0x280>
 8003678:	46c0      	nop			@ (mov r8, r8)
 800367a:	46bd      	mov	sp, r7
 800367c:	b008      	add	sp, #32
 800367e:	bdb0      	pop	{r4, r5, r7, pc}
 8003680:	0800b0d0 	.word	0x0800b0d0
 8003684:	0800b0d8 	.word	0x0800b0d8
 8003688:	0800b0dc 	.word	0x0800b0dc
 800368c:	0800b0e4 	.word	0x0800b0e4
 8003690:	0800b0e8 	.word	0x0800b0e8
 8003694:	0800b0ec 	.word	0x0800b0ec
 8003698:	0800b0fc 	.word	0x0800b0fc
 800369c:	0800b104 	.word	0x0800b104
 80036a0:	0800b118 	.word	0x0800b118
 80036a4:	0800b120 	.word	0x0800b120
 80036a8:	0800b134 	.word	0x0800b134
 80036ac:	0800b13c 	.word	0x0800b13c
 80036b0:	0800b144 	.word	0x0800b144
 80036b4:	0800b154 	.word	0x0800b154
 80036b8:	0800b15c 	.word	0x0800b15c
 80036bc:	0800af68 	.word	0x0800af68
 80036c0:	0800b164 	.word	0x0800b164
 80036c4:	080031bd 	.word	0x080031bd
 80036c8:	0800b190 	.word	0x0800b190
 80036cc:	0800b1bc 	.word	0x0800b1bc
 80036d0:	0800b1d0 	.word	0x0800b1d0
 80036d4:	0800b1d8 	.word	0x0800b1d8
 80036d8:	0800b1ec 	.word	0x0800b1ec
 80036dc:	0800b218 	.word	0x0800b218
 80036e0:	0800b230 	.word	0x0800b230
 80036e4:	0800b248 	.word	0x0800b248
 80036e8:	0800b250 	.word	0x0800b250
 80036ec:	0800b284 	.word	0x0800b284

080036f0 <MX_GPIO_Init>:

/* GPIO / EXTI init (moved from main.c) -----------------------------------*/
void MX_GPIO_Init(void)
{
 80036f0:	b590      	push	{r4, r7, lr}
 80036f2:	b089      	sub	sp, #36	@ 0x24
 80036f4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036f6:	240c      	movs	r4, #12
 80036f8:	193b      	adds	r3, r7, r4
 80036fa:	0018      	movs	r0, r3
 80036fc:	2314      	movs	r3, #20
 80036fe:	001a      	movs	r2, r3
 8003700:	2100      	movs	r1, #0
 8003702:	f005 fc4d 	bl	8008fa0 <memset>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003706:	4b37      	ldr	r3, [pc, #220]	@ (80037e4 <MX_GPIO_Init+0xf4>)
 8003708:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800370a:	4b36      	ldr	r3, [pc, #216]	@ (80037e4 <MX_GPIO_Init+0xf4>)
 800370c:	2101      	movs	r1, #1
 800370e:	430a      	orrs	r2, r1
 8003710:	635a      	str	r2, [r3, #52]	@ 0x34
 8003712:	4b34      	ldr	r3, [pc, #208]	@ (80037e4 <MX_GPIO_Init+0xf4>)
 8003714:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003716:	2201      	movs	r2, #1
 8003718:	4013      	ands	r3, r2
 800371a:	60bb      	str	r3, [r7, #8]
 800371c:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800371e:	4b31      	ldr	r3, [pc, #196]	@ (80037e4 <MX_GPIO_Init+0xf4>)
 8003720:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003722:	4b30      	ldr	r3, [pc, #192]	@ (80037e4 <MX_GPIO_Init+0xf4>)
 8003724:	2102      	movs	r1, #2
 8003726:	430a      	orrs	r2, r1
 8003728:	635a      	str	r2, [r3, #52]	@ 0x34
 800372a:	4b2e      	ldr	r3, [pc, #184]	@ (80037e4 <MX_GPIO_Init+0xf4>)
 800372c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800372e:	2202      	movs	r2, #2
 8003730:	4013      	ands	r3, r2
 8003732:	607b      	str	r3, [r7, #4]
 8003734:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003736:	4b2b      	ldr	r3, [pc, #172]	@ (80037e4 <MX_GPIO_Init+0xf4>)
 8003738:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800373a:	4b2a      	ldr	r3, [pc, #168]	@ (80037e4 <MX_GPIO_Init+0xf4>)
 800373c:	2104      	movs	r1, #4
 800373e:	430a      	orrs	r2, r1
 8003740:	635a      	str	r2, [r3, #52]	@ 0x34
 8003742:	4b28      	ldr	r3, [pc, #160]	@ (80037e4 <MX_GPIO_Init+0xf4>)
 8003744:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003746:	2204      	movs	r2, #4
 8003748:	4013      	ands	r3, r2
 800374a:	603b      	str	r3, [r7, #0]
 800374c:	683b      	ldr	r3, [r7, #0]

    /* FRAM CS / WP pins */
    GPIO_InitStruct.Pin   = FRAM_CS_Pin;
 800374e:	193b      	adds	r3, r7, r4
 8003750:	2201      	movs	r2, #1
 8003752:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 8003754:	193b      	adds	r3, r7, r4
 8003756:	2201      	movs	r2, #1
 8003758:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull  = GPIO_NOPULL;
 800375a:	193b      	adds	r3, r7, r4
 800375c:	2200      	movs	r2, #0
 800375e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003760:	193b      	adds	r3, r7, r4
 8003762:	2202      	movs	r2, #2
 8003764:	60da      	str	r2, [r3, #12]
    HAL_GPIO_Init(FRAM_CS_GPIO_Port, &GPIO_InitStruct);
 8003766:	193b      	adds	r3, r7, r4
 8003768:	4a1f      	ldr	r2, [pc, #124]	@ (80037e8 <MX_GPIO_Init+0xf8>)
 800376a:	0019      	movs	r1, r3
 800376c:	0010      	movs	r0, r2
 800376e:	f001 fb2f 	bl	8004dd0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin   = FRAM_WP_Pin;
 8003772:	193b      	adds	r3, r7, r4
 8003774:	2280      	movs	r2, #128	@ 0x80
 8003776:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 8003778:	193b      	adds	r3, r7, r4
 800377a:	2201      	movs	r2, #1
 800377c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull  = GPIO_NOPULL;
 800377e:	193b      	adds	r3, r7, r4
 8003780:	2200      	movs	r2, #0
 8003782:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003784:	193b      	adds	r3, r7, r4
 8003786:	2202      	movs	r2, #2
 8003788:	60da      	str	r2, [r3, #12]
    HAL_GPIO_Init(FRAM_WP_GPIO_Port, &GPIO_InitStruct);
 800378a:	193b      	adds	r3, r7, r4
 800378c:	4a17      	ldr	r2, [pc, #92]	@ (80037ec <MX_GPIO_Init+0xfc>)
 800378e:	0019      	movs	r1, r3
 8003790:	0010      	movs	r0, r2
 8003792:	f001 fb1d 	bl	8004dd0 <HAL_GPIO_Init>

    HAL_GPIO_WritePin(FRAM_CS_GPIO_Port, FRAM_CS_Pin, GPIO_PIN_SET);
 8003796:	4b14      	ldr	r3, [pc, #80]	@ (80037e8 <MX_GPIO_Init+0xf8>)
 8003798:	2201      	movs	r2, #1
 800379a:	2101      	movs	r1, #1
 800379c:	0018      	movs	r0, r3
 800379e:	f001 fc7b 	bl	8005098 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(FRAM_WP_GPIO_Port, FRAM_WP_Pin, GPIO_PIN_SET);
 80037a2:	4b12      	ldr	r3, [pc, #72]	@ (80037ec <MX_GPIO_Init+0xfc>)
 80037a4:	2201      	movs	r2, #1
 80037a6:	2180      	movs	r1, #128	@ 0x80
 80037a8:	0018      	movs	r0, r3
 80037aa:	f001 fc75 	bl	8005098 <HAL_GPIO_WritePin>

    /* Motor encoder on PA0, EXTI rising edge */
    GPIO_InitStruct.Pin   = MOTOR_ENCODER_Pin;
 80037ae:	193b      	adds	r3, r7, r4
 80037b0:	2201      	movs	r2, #1
 80037b2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode  = GPIO_MODE_IT_RISING;
 80037b4:	193b      	adds	r3, r7, r4
 80037b6:	2288      	movs	r2, #136	@ 0x88
 80037b8:	0352      	lsls	r2, r2, #13
 80037ba:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull  = GPIO_PULLUP;
 80037bc:	193b      	adds	r3, r7, r4
 80037be:	2201      	movs	r2, #1
 80037c0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037c2:	193b      	adds	r3, r7, r4
 80037c4:	2200      	movs	r2, #0
 80037c6:	60da      	str	r2, [r3, #12]
    HAL_GPIO_Init(MOTOR_ENCODER_GPIO_Port, &GPIO_InitStruct);
 80037c8:	193a      	adds	r2, r7, r4
 80037ca:	23a0      	movs	r3, #160	@ 0xa0
 80037cc:	05db      	lsls	r3, r3, #23
 80037ce:	0011      	movs	r1, r2
 80037d0:	0018      	movs	r0, r3
 80037d2:	f001 fafd 	bl	8004dd0 <HAL_GPIO_Init>

    /* Configure EXTI NVIC, clear pending flags */
    encoder_exti_force_config();
 80037d6:	f000 f80b 	bl	80037f0 <encoder_exti_force_config>
}
 80037da:	46c0      	nop			@ (mov r8, r8)
 80037dc:	46bd      	mov	sp, r7
 80037de:	b009      	add	sp, #36	@ 0x24
 80037e0:	bd90      	pop	{r4, r7, pc}
 80037e2:	46c0      	nop			@ (mov r8, r8)
 80037e4:	40021000 	.word	0x40021000
 80037e8:	50000400 	.word	0x50000400
 80037ec:	50000800 	.word	0x50000800

080037f0 <encoder_exti_force_config>:

/* EXTI NVIC / flags (moved from main.c) ----------------------------------*/
static void encoder_exti_force_config(void)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b084      	sub	sp, #16
 80037f4:	af00      	add	r7, sp, #0
    uint32_t pinmask = MOTOR_ENCODER_Pin;
 80037f6:	2301      	movs	r3, #1
 80037f8:	60fb      	str	r3, [r7, #12]
    uint32_t line    = 0u;
 80037fa:	2300      	movs	r3, #0
 80037fc:	60bb      	str	r3, [r7, #8]

    while (((pinmask & 1u) == 0u) && (line < 16u))
 80037fe:	e005      	b.n	800380c <encoder_exti_force_config+0x1c>
    {
        pinmask >>= 1u;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	085b      	lsrs	r3, r3, #1
 8003804:	60fb      	str	r3, [r7, #12]
        line++;
 8003806:	68bb      	ldr	r3, [r7, #8]
 8003808:	3301      	adds	r3, #1
 800380a:	60bb      	str	r3, [r7, #8]
    while (((pinmask & 1u) == 0u) && (line < 16u))
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	2201      	movs	r2, #1
 8003810:	4013      	ands	r3, r2
 8003812:	d102      	bne.n	800381a <encoder_exti_force_config+0x2a>
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	2b0f      	cmp	r3, #15
 8003818:	d9f2      	bls.n	8003800 <encoder_exti_force_config+0x10>
    }

    if (line >= 16u)
 800381a:	68bb      	ldr	r3, [r7, #8]
 800381c:	2b0f      	cmp	r3, #15
 800381e:	d905      	bls.n	800382c <encoder_exti_force_config+0x3c>
    {
        printf("ERROR: bad encoder pin mask 0x%04lX\r\n",
 8003820:	4b19      	ldr	r3, [pc, #100]	@ (8003888 <encoder_exti_force_config+0x98>)
 8003822:	2101      	movs	r1, #1
 8003824:	0018      	movs	r0, r3
 8003826:	f005 fa4d 	bl	8008cc4 <iprintf>
               (unsigned long)MOTOR_ENCODER_Pin);
        return;
 800382a:	e02a      	b.n	8003882 <encoder_exti_force_config+0x92>
    }

    uint32_t linemask = (1u << line);
 800382c:	2201      	movs	r2, #1
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	409a      	lsls	r2, r3
 8003832:	0013      	movs	r3, r2
 8003834:	607b      	str	r3, [r7, #4]

    EXTI->RPR1 = linemask;
 8003836:	4b15      	ldr	r3, [pc, #84]	@ (800388c <encoder_exti_force_config+0x9c>)
 8003838:	687a      	ldr	r2, [r7, #4]
 800383a:	60da      	str	r2, [r3, #12]
    EXTI->FPR1 = linemask;
 800383c:	4b13      	ldr	r3, [pc, #76]	@ (800388c <encoder_exti_force_config+0x9c>)
 800383e:	687a      	ldr	r2, [r7, #4]
 8003840:	611a      	str	r2, [r3, #16]

    if (line <= 1u)
 8003842:	68bb      	ldr	r3, [r7, #8]
 8003844:	2b01      	cmp	r3, #1
 8003846:	d808      	bhi.n	800385a <encoder_exti_force_config+0x6a>
    {
        HAL_NVIC_SetPriority(EXTI0_1_IRQn, 2, 0);
 8003848:	2200      	movs	r2, #0
 800384a:	2102      	movs	r1, #2
 800384c:	2005      	movs	r0, #5
 800384e:	f001 f9c1 	bl	8004bd4 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8003852:	2005      	movs	r0, #5
 8003854:	f001 f9d3 	bl	8004bfe <HAL_NVIC_EnableIRQ>
 8003858:	e013      	b.n	8003882 <encoder_exti_force_config+0x92>
    }
    else if (line <= 3u)
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	2b03      	cmp	r3, #3
 800385e:	d808      	bhi.n	8003872 <encoder_exti_force_config+0x82>
    {
        HAL_NVIC_SetPriority(EXTI2_3_IRQn, 2, 0);
 8003860:	2200      	movs	r2, #0
 8003862:	2102      	movs	r1, #2
 8003864:	2006      	movs	r0, #6
 8003866:	f001 f9b5 	bl	8004bd4 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 800386a:	2006      	movs	r0, #6
 800386c:	f001 f9c7 	bl	8004bfe <HAL_NVIC_EnableIRQ>
 8003870:	e007      	b.n	8003882 <encoder_exti_force_config+0x92>
    }
    else
    {
        HAL_NVIC_SetPriority(EXTI4_15_IRQn, 2, 0);
 8003872:	2200      	movs	r2, #0
 8003874:	2102      	movs	r1, #2
 8003876:	2007      	movs	r0, #7
 8003878:	f001 f9ac 	bl	8004bd4 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 800387c:	2007      	movs	r0, #7
 800387e:	f001 f9be 	bl	8004bfe <HAL_NVIC_EnableIRQ>
    }
}
 8003882:	46bd      	mov	sp, r7
 8003884:	b004      	add	sp, #16
 8003886:	bd80      	pop	{r7, pc}
 8003888:	0800b294 	.word	0x0800b294
 800388c:	40021800 	.word	0x40021800

08003890 <HAL_GPIO_EXTI_Callback>:

/* IRQ callback from HAL (moved from main.c) -------------------------------*/
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b084      	sub	sp, #16
 8003894:	af00      	add	r7, sp, #0
 8003896:	0002      	movs	r2, r0
 8003898:	1dbb      	adds	r3, r7, #6
 800389a:	801a      	strh	r2, [r3, #0]
    if (GPIO_Pin == MOTOR_ENCODER_Pin)
 800389c:	1dbb      	adds	r3, r7, #6
 800389e:	881b      	ldrh	r3, [r3, #0]
 80038a0:	2b01      	cmp	r3, #1
 80038a2:	d11e      	bne.n	80038e2 <HAL_GPIO_EXTI_Callback+0x52>
    {
        static uint32_t last_ms = 0;
        uint32_t now = HAL_GetTick();
 80038a4:	f001 f8e0 	bl	8004a68 <HAL_GetTick>
 80038a8:	0003      	movs	r3, r0
 80038aa:	60fb      	str	r3, [r7, #12]

        if (now - last_ms < 2)  // ignore repeats < 2 ms apart
 80038ac:	4b0e      	ldr	r3, [pc, #56]	@ (80038e8 <HAL_GPIO_EXTI_Callback+0x58>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	68fa      	ldr	r2, [r7, #12]
 80038b2:	1ad3      	subs	r3, r2, r3
 80038b4:	2b01      	cmp	r3, #1
 80038b6:	d913      	bls.n	80038e0 <HAL_GPIO_EXTI_Callback+0x50>
            return;

        last_ms = now;
 80038b8:	4b0b      	ldr	r3, [pc, #44]	@ (80038e8 <HAL_GPIO_EXTI_Callback+0x58>)
 80038ba:	68fa      	ldr	r2, [r7, #12]
 80038bc:	601a      	str	r2, [r3, #0]

        encoder_pulse_count++;
 80038be:	4b0b      	ldr	r3, [pc, #44]	@ (80038ec <HAL_GPIO_EXTI_Callback+0x5c>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	1c5a      	adds	r2, r3, #1
 80038c4:	4b09      	ldr	r3, [pc, #36]	@ (80038ec <HAL_GPIO_EXTI_Callback+0x5c>)
 80038c6:	601a      	str	r2, [r3, #0]
        encoder_irq_count++;
 80038c8:	4b09      	ldr	r3, [pc, #36]	@ (80038f0 <HAL_GPIO_EXTI_Callback+0x60>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	1c5a      	adds	r2, r3, #1
 80038ce:	4b08      	ldr	r3, [pc, #32]	@ (80038f0 <HAL_GPIO_EXTI_Callback+0x60>)
 80038d0:	601a      	str	r2, [r3, #0]
        HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 80038d2:	23a0      	movs	r3, #160	@ 0xa0
 80038d4:	05db      	lsls	r3, r3, #23
 80038d6:	2120      	movs	r1, #32
 80038d8:	0018      	movs	r0, r3
 80038da:	f001 fbfa 	bl	80050d2 <HAL_GPIO_TogglePin>
 80038de:	e000      	b.n	80038e2 <HAL_GPIO_EXTI_Callback+0x52>
            return;
 80038e0:	46c0      	nop			@ (mov r8, r8)
    }
}
 80038e2:	46bd      	mov	sp, r7
 80038e4:	b004      	add	sp, #16
 80038e6:	bd80      	pop	{r7, pc}
 80038e8:	20000214 	.word	0x20000214
 80038ec:	200001fc 	.word	0x200001fc
 80038f0:	20000200 	.word	0x20000200

080038f4 <I2C1_Init_PB8PB9_100k_HSI16>:
#include <stdio.h>

/* ===== Low-level I2C1 (register-level, NO HAL handle) ===== */

void I2C1_Init_PB8PB9_100k_HSI16(void)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	af00      	add	r7, sp, #0
    RCC->IOPENR  |= RCC_IOPENR_GPIOBEN;
 80038f8:	4b2d      	ldr	r3, [pc, #180]	@ (80039b0 <I2C1_Init_PB8PB9_100k_HSI16+0xbc>)
 80038fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80038fc:	4b2c      	ldr	r3, [pc, #176]	@ (80039b0 <I2C1_Init_PB8PB9_100k_HSI16+0xbc>)
 80038fe:	2102      	movs	r1, #2
 8003900:	430a      	orrs	r2, r1
 8003902:	635a      	str	r2, [r3, #52]	@ 0x34
    RCC->APBENR1 |= RCC_APBENR1_I2C1EN;
 8003904:	4b2a      	ldr	r3, [pc, #168]	@ (80039b0 <I2C1_Init_PB8PB9_100k_HSI16+0xbc>)
 8003906:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003908:	4b29      	ldr	r3, [pc, #164]	@ (80039b0 <I2C1_Init_PB8PB9_100k_HSI16+0xbc>)
 800390a:	2180      	movs	r1, #128	@ 0x80
 800390c:	0389      	lsls	r1, r1, #14
 800390e:	430a      	orrs	r2, r1
 8003910:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* PB8=SCL, PB9=SDA (AF6), open-drain, pull-ups, medium speed */
    GPIOB->MODER   &= ~((3u<<(8*2)) | (3u<<(9*2)));
 8003912:	4b28      	ldr	r3, [pc, #160]	@ (80039b4 <I2C1_Init_PB8PB9_100k_HSI16+0xc0>)
 8003914:	681a      	ldr	r2, [r3, #0]
 8003916:	4b27      	ldr	r3, [pc, #156]	@ (80039b4 <I2C1_Init_PB8PB9_100k_HSI16+0xc0>)
 8003918:	4927      	ldr	r1, [pc, #156]	@ (80039b8 <I2C1_Init_PB8PB9_100k_HSI16+0xc4>)
 800391a:	400a      	ands	r2, r1
 800391c:	601a      	str	r2, [r3, #0]
    GPIOB->MODER   |=  ((2u<<(8*2)) | (2u<<(9*2)));
 800391e:	4b25      	ldr	r3, [pc, #148]	@ (80039b4 <I2C1_Init_PB8PB9_100k_HSI16+0xc0>)
 8003920:	681a      	ldr	r2, [r3, #0]
 8003922:	4b24      	ldr	r3, [pc, #144]	@ (80039b4 <I2C1_Init_PB8PB9_100k_HSI16+0xc0>)
 8003924:	21a0      	movs	r1, #160	@ 0xa0
 8003926:	0309      	lsls	r1, r1, #12
 8003928:	430a      	orrs	r2, r1
 800392a:	601a      	str	r2, [r3, #0]
    GPIOB->AFR[1]  &= ~((0xFu<<((8-8)*4)) | (0xFu<<((9-8)*4)));
 800392c:	4b21      	ldr	r3, [pc, #132]	@ (80039b4 <I2C1_Init_PB8PB9_100k_HSI16+0xc0>)
 800392e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003930:	4b20      	ldr	r3, [pc, #128]	@ (80039b4 <I2C1_Init_PB8PB9_100k_HSI16+0xc0>)
 8003932:	21ff      	movs	r1, #255	@ 0xff
 8003934:	438a      	bics	r2, r1
 8003936:	625a      	str	r2, [r3, #36]	@ 0x24
    GPIOB->AFR[1]  |=  ((6u<<((8-8)*4)) | (6u<<((9-8)*4)));
 8003938:	4b1e      	ldr	r3, [pc, #120]	@ (80039b4 <I2C1_Init_PB8PB9_100k_HSI16+0xc0>)
 800393a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800393c:	4b1d      	ldr	r3, [pc, #116]	@ (80039b4 <I2C1_Init_PB8PB9_100k_HSI16+0xc0>)
 800393e:	2166      	movs	r1, #102	@ 0x66
 8003940:	430a      	orrs	r2, r1
 8003942:	625a      	str	r2, [r3, #36]	@ 0x24
    GPIOB->OTYPER  |=  (1u<<8) | (1u<<9);
 8003944:	4b1b      	ldr	r3, [pc, #108]	@ (80039b4 <I2C1_Init_PB8PB9_100k_HSI16+0xc0>)
 8003946:	685a      	ldr	r2, [r3, #4]
 8003948:	4b1a      	ldr	r3, [pc, #104]	@ (80039b4 <I2C1_Init_PB8PB9_100k_HSI16+0xc0>)
 800394a:	21c0      	movs	r1, #192	@ 0xc0
 800394c:	0089      	lsls	r1, r1, #2
 800394e:	430a      	orrs	r2, r1
 8003950:	605a      	str	r2, [r3, #4]
    GPIOB->PUPDR   &= ~((3u<<(8*2)) | (3u<<(9*2)));
 8003952:	4b18      	ldr	r3, [pc, #96]	@ (80039b4 <I2C1_Init_PB8PB9_100k_HSI16+0xc0>)
 8003954:	68da      	ldr	r2, [r3, #12]
 8003956:	4b17      	ldr	r3, [pc, #92]	@ (80039b4 <I2C1_Init_PB8PB9_100k_HSI16+0xc0>)
 8003958:	4917      	ldr	r1, [pc, #92]	@ (80039b8 <I2C1_Init_PB8PB9_100k_HSI16+0xc4>)
 800395a:	400a      	ands	r2, r1
 800395c:	60da      	str	r2, [r3, #12]
    GPIOB->PUPDR   |=  ((1u<<(8*2)) | (1u<<(9*2)));
 800395e:	4b15      	ldr	r3, [pc, #84]	@ (80039b4 <I2C1_Init_PB8PB9_100k_HSI16+0xc0>)
 8003960:	68da      	ldr	r2, [r3, #12]
 8003962:	4b14      	ldr	r3, [pc, #80]	@ (80039b4 <I2C1_Init_PB8PB9_100k_HSI16+0xc0>)
 8003964:	21a0      	movs	r1, #160	@ 0xa0
 8003966:	02c9      	lsls	r1, r1, #11
 8003968:	430a      	orrs	r2, r1
 800396a:	60da      	str	r2, [r3, #12]
    GPIOB->OSPEEDR |=  ((1u<<(8*2)) | (1u<<(9*2)));
 800396c:	4b11      	ldr	r3, [pc, #68]	@ (80039b4 <I2C1_Init_PB8PB9_100k_HSI16+0xc0>)
 800396e:	689a      	ldr	r2, [r3, #8]
 8003970:	4b10      	ldr	r3, [pc, #64]	@ (80039b4 <I2C1_Init_PB8PB9_100k_HSI16+0xc0>)
 8003972:	21a0      	movs	r1, #160	@ 0xa0
 8003974:	02c9      	lsls	r1, r1, #11
 8003976:	430a      	orrs	r2, r1
 8003978:	609a      	str	r2, [r3, #8]

    /* I2C1 kernel clock = HSI16 (stable) */
#if defined(RCC_CCIPR_I2C1SEL_Pos)
    RCC->CCIPR = (RCC->CCIPR & ~RCC_CCIPR_I2C1SEL_Msk) | (0x2u << RCC_CCIPR_I2C1SEL_Pos);
 800397a:	4b0d      	ldr	r3, [pc, #52]	@ (80039b0 <I2C1_Init_PB8PB9_100k_HSI16+0xbc>)
 800397c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800397e:	4a0f      	ldr	r2, [pc, #60]	@ (80039bc <I2C1_Init_PB8PB9_100k_HSI16+0xc8>)
 8003980:	401a      	ands	r2, r3
 8003982:	4b0b      	ldr	r3, [pc, #44]	@ (80039b0 <I2C1_Init_PB8PB9_100k_HSI16+0xbc>)
 8003984:	2180      	movs	r1, #128	@ 0x80
 8003986:	0189      	lsls	r1, r1, #6
 8003988:	430a      	orrs	r2, r1
 800398a:	655a      	str	r2, [r3, #84]	@ 0x54
#endif

    I2C1->CR1 &= ~I2C_CR1_PE;
 800398c:	4b0c      	ldr	r3, [pc, #48]	@ (80039c0 <I2C1_Init_PB8PB9_100k_HSI16+0xcc>)
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	4b0b      	ldr	r3, [pc, #44]	@ (80039c0 <I2C1_Init_PB8PB9_100k_HSI16+0xcc>)
 8003992:	2101      	movs	r1, #1
 8003994:	438a      	bics	r2, r1
 8003996:	601a      	str	r2, [r3, #0]
    /* Timing: 100 kHz @ 16 MHz kernel clock */
    I2C1->TIMINGR = 0x00503D58u;
 8003998:	4b09      	ldr	r3, [pc, #36]	@ (80039c0 <I2C1_Init_PB8PB9_100k_HSI16+0xcc>)
 800399a:	4a0a      	ldr	r2, [pc, #40]	@ (80039c4 <I2C1_Init_PB8PB9_100k_HSI16+0xd0>)
 800399c:	611a      	str	r2, [r3, #16]
    I2C1->CR1 |= I2C_CR1_PE;
 800399e:	4b08      	ldr	r3, [pc, #32]	@ (80039c0 <I2C1_Init_PB8PB9_100k_HSI16+0xcc>)
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	4b07      	ldr	r3, [pc, #28]	@ (80039c0 <I2C1_Init_PB8PB9_100k_HSI16+0xcc>)
 80039a4:	2101      	movs	r1, #1
 80039a6:	430a      	orrs	r2, r1
 80039a8:	601a      	str	r2, [r3, #0]
}
 80039aa:	46c0      	nop			@ (mov r8, r8)
 80039ac:	46bd      	mov	sp, r7
 80039ae:	bd80      	pop	{r7, pc}
 80039b0:	40021000 	.word	0x40021000
 80039b4:	50000400 	.word	0x50000400
 80039b8:	fff0ffff 	.word	0xfff0ffff
 80039bc:	ffffcfff 	.word	0xffffcfff
 80039c0:	40005400 	.word	0x40005400
 80039c4:	00503d58 	.word	0x00503d58

080039c8 <wait_flag_set>:

/* Small bounded-spin helper */
static inline int wait_flag_set(volatile uint32_t *reg, uint32_t mask, uint32_t max_iter)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b084      	sub	sp, #16
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	60f8      	str	r0, [r7, #12]
 80039d0:	60b9      	str	r1, [r7, #8]
 80039d2:	607a      	str	r2, [r7, #4]
    while (((*reg) & mask) == 0u) {
 80039d4:	e007      	b.n	80039e6 <wait_flag_set+0x1e>
        if (max_iter-- == 0u) return -1;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	1e5a      	subs	r2, r3, #1
 80039da:	607a      	str	r2, [r7, #4]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d102      	bne.n	80039e6 <wait_flag_set+0x1e>
 80039e0:	2301      	movs	r3, #1
 80039e2:	425b      	negs	r3, r3
 80039e4:	e005      	b.n	80039f2 <wait_flag_set+0x2a>
    while (((*reg) & mask) == 0u) {
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	68ba      	ldr	r2, [r7, #8]
 80039ec:	4013      	ands	r3, r2
 80039ee:	d0f2      	beq.n	80039d6 <wait_flag_set+0xe>
    }
    return 0;
 80039f0:	2300      	movs	r3, #0
}
 80039f2:	0018      	movs	r0, r3
 80039f4:	46bd      	mov	sp, r7
 80039f6:	b004      	add	sp, #16
 80039f8:	bd80      	pop	{r7, pc}

080039fa <wait_flag_clr>:
static inline int wait_flag_clr(volatile uint32_t *reg, uint32_t mask, uint32_t max_iter)
{
 80039fa:	b580      	push	{r7, lr}
 80039fc:	b084      	sub	sp, #16
 80039fe:	af00      	add	r7, sp, #0
 8003a00:	60f8      	str	r0, [r7, #12]
 8003a02:	60b9      	str	r1, [r7, #8]
 8003a04:	607a      	str	r2, [r7, #4]
    while (((*reg) & mask) != 0u) {
 8003a06:	e007      	b.n	8003a18 <wait_flag_clr+0x1e>
        if (max_iter-- == 0u) return -1;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	1e5a      	subs	r2, r3, #1
 8003a0c:	607a      	str	r2, [r7, #4]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d102      	bne.n	8003a18 <wait_flag_clr+0x1e>
 8003a12:	2301      	movs	r3, #1
 8003a14:	425b      	negs	r3, r3
 8003a16:	e005      	b.n	8003a24 <wait_flag_clr+0x2a>
    while (((*reg) & mask) != 0u) {
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	68ba      	ldr	r2, [r7, #8]
 8003a1e:	4013      	ands	r3, r2
 8003a20:	d1f2      	bne.n	8003a08 <wait_flag_clr+0xe>
    }
    return 0;
 8003a22:	2300      	movs	r3, #0
}
 8003a24:	0018      	movs	r0, r3
 8003a26:	46bd      	mov	sp, r7
 8003a28:	b004      	add	sp, #16
 8003a2a:	bd80      	pop	{r7, pc}

08003a2c <I2C1_MemRead>:

#define I2C_SPIN  200000u

int I2C1_MemRead(uint8_t addr7, uint8_t reg, uint8_t *buf, uint32_t len)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b086      	sub	sp, #24
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	60ba      	str	r2, [r7, #8]
 8003a34:	607b      	str	r3, [r7, #4]
 8003a36:	230f      	movs	r3, #15
 8003a38:	18fb      	adds	r3, r7, r3
 8003a3a:	1c02      	adds	r2, r0, #0
 8003a3c:	701a      	strb	r2, [r3, #0]
 8003a3e:	230e      	movs	r3, #14
 8003a40:	18fb      	adds	r3, r7, r3
 8003a42:	1c0a      	adds	r2, r1, #0
 8003a44:	701a      	strb	r2, [r3, #0]
    if (!len || !buf) return -1;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d002      	beq.n	8003a52 <I2C1_MemRead+0x26>
 8003a4c:	68bb      	ldr	r3, [r7, #8]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d102      	bne.n	8003a58 <I2C1_MemRead+0x2c>
 8003a52:	2301      	movs	r3, #1
 8003a54:	425b      	negs	r3, r3
 8003a56:	e072      	b.n	8003b3e <I2C1_MemRead+0x112>
    if (wait_flag_clr(&I2C1->ISR, I2C_ISR_BUSY, I2C_SPIN)) return -10;
 8003a58:	4a3b      	ldr	r2, [pc, #236]	@ (8003b48 <I2C1_MemRead+0x11c>)
 8003a5a:	2380      	movs	r3, #128	@ 0x80
 8003a5c:	021b      	lsls	r3, r3, #8
 8003a5e:	483b      	ldr	r0, [pc, #236]	@ (8003b4c <I2C1_MemRead+0x120>)
 8003a60:	0019      	movs	r1, r3
 8003a62:	f7ff ffca 	bl	80039fa <wait_flag_clr>
 8003a66:	1e03      	subs	r3, r0, #0
 8003a68:	d002      	beq.n	8003a70 <I2C1_MemRead+0x44>
 8003a6a:	230a      	movs	r3, #10
 8003a6c:	425b      	negs	r3, r3
 8003a6e:	e066      	b.n	8003b3e <I2C1_MemRead+0x112>

    /* Write register address */
    I2C1->CR2 = ((uint32_t)addr7 << 1) | (1u << 16); /* NBYTES=1 */
 8003a70:	230f      	movs	r3, #15
 8003a72:	18fb      	adds	r3, r7, r3
 8003a74:	781b      	ldrb	r3, [r3, #0]
 8003a76:	005a      	lsls	r2, r3, #1
 8003a78:	4b35      	ldr	r3, [pc, #212]	@ (8003b50 <I2C1_MemRead+0x124>)
 8003a7a:	2180      	movs	r1, #128	@ 0x80
 8003a7c:	0249      	lsls	r1, r1, #9
 8003a7e:	430a      	orrs	r2, r1
 8003a80:	605a      	str	r2, [r3, #4]
    I2C1->CR2 &= ~I2C_CR2_RD_WRN;
 8003a82:	4b33      	ldr	r3, [pc, #204]	@ (8003b50 <I2C1_MemRead+0x124>)
 8003a84:	685a      	ldr	r2, [r3, #4]
 8003a86:	4b32      	ldr	r3, [pc, #200]	@ (8003b50 <I2C1_MemRead+0x124>)
 8003a88:	4932      	ldr	r1, [pc, #200]	@ (8003b54 <I2C1_MemRead+0x128>)
 8003a8a:	400a      	ands	r2, r1
 8003a8c:	605a      	str	r2, [r3, #4]
    I2C1->CR2 |=  I2C_CR2_START;
 8003a8e:	4b30      	ldr	r3, [pc, #192]	@ (8003b50 <I2C1_MemRead+0x124>)
 8003a90:	685a      	ldr	r2, [r3, #4]
 8003a92:	4b2f      	ldr	r3, [pc, #188]	@ (8003b50 <I2C1_MemRead+0x124>)
 8003a94:	2180      	movs	r1, #128	@ 0x80
 8003a96:	0189      	lsls	r1, r1, #6
 8003a98:	430a      	orrs	r2, r1
 8003a9a:	605a      	str	r2, [r3, #4]
    if (wait_flag_set(&I2C1->ISR, I2C_ISR_TXIS, I2C_SPIN)) return -11;
 8003a9c:	4a2a      	ldr	r2, [pc, #168]	@ (8003b48 <I2C1_MemRead+0x11c>)
 8003a9e:	4b2b      	ldr	r3, [pc, #172]	@ (8003b4c <I2C1_MemRead+0x120>)
 8003aa0:	2102      	movs	r1, #2
 8003aa2:	0018      	movs	r0, r3
 8003aa4:	f7ff ff90 	bl	80039c8 <wait_flag_set>
 8003aa8:	1e03      	subs	r3, r0, #0
 8003aaa:	d002      	beq.n	8003ab2 <I2C1_MemRead+0x86>
 8003aac:	230b      	movs	r3, #11
 8003aae:	425b      	negs	r3, r3
 8003ab0:	e045      	b.n	8003b3e <I2C1_MemRead+0x112>
    I2C1->TXDR = reg;
 8003ab2:	4b27      	ldr	r3, [pc, #156]	@ (8003b50 <I2C1_MemRead+0x124>)
 8003ab4:	220e      	movs	r2, #14
 8003ab6:	18ba      	adds	r2, r7, r2
 8003ab8:	7812      	ldrb	r2, [r2, #0]
 8003aba:	629a      	str	r2, [r3, #40]	@ 0x28
    if (wait_flag_set(&I2C1->ISR, I2C_ISR_TC, I2C_SPIN))   return -12;
 8003abc:	4a22      	ldr	r2, [pc, #136]	@ (8003b48 <I2C1_MemRead+0x11c>)
 8003abe:	4b23      	ldr	r3, [pc, #140]	@ (8003b4c <I2C1_MemRead+0x120>)
 8003ac0:	2140      	movs	r1, #64	@ 0x40
 8003ac2:	0018      	movs	r0, r3
 8003ac4:	f7ff ff80 	bl	80039c8 <wait_flag_set>
 8003ac8:	1e03      	subs	r3, r0, #0
 8003aca:	d002      	beq.n	8003ad2 <I2C1_MemRead+0xa6>
 8003acc:	230c      	movs	r3, #12
 8003ace:	425b      	negs	r3, r3
 8003ad0:	e035      	b.n	8003b3e <I2C1_MemRead+0x112>

    /* Read N bytes */
    I2C1->CR2 = ((uint32_t)addr7 << 1) | (len << 16) | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_AUTOEND;
 8003ad2:	230f      	movs	r3, #15
 8003ad4:	18fb      	adds	r3, r7, r3
 8003ad6:	781b      	ldrb	r3, [r3, #0]
 8003ad8:	005a      	lsls	r2, r3, #1
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	041b      	lsls	r3, r3, #16
 8003ade:	431a      	orrs	r2, r3
 8003ae0:	4b1b      	ldr	r3, [pc, #108]	@ (8003b50 <I2C1_MemRead+0x124>)
 8003ae2:	491d      	ldr	r1, [pc, #116]	@ (8003b58 <I2C1_MemRead+0x12c>)
 8003ae4:	430a      	orrs	r2, r1
 8003ae6:	605a      	str	r2, [r3, #4]
    for (uint32_t i = 0; i < len; ++i) {
 8003ae8:	2300      	movs	r3, #0
 8003aea:	617b      	str	r3, [r7, #20]
 8003aec:	e014      	b.n	8003b18 <I2C1_MemRead+0xec>
        if (wait_flag_set(&I2C1->ISR, I2C_ISR_RXNE, I2C_SPIN)) return -13;
 8003aee:	4a16      	ldr	r2, [pc, #88]	@ (8003b48 <I2C1_MemRead+0x11c>)
 8003af0:	4b16      	ldr	r3, [pc, #88]	@ (8003b4c <I2C1_MemRead+0x120>)
 8003af2:	2104      	movs	r1, #4
 8003af4:	0018      	movs	r0, r3
 8003af6:	f7ff ff67 	bl	80039c8 <wait_flag_set>
 8003afa:	1e03      	subs	r3, r0, #0
 8003afc:	d002      	beq.n	8003b04 <I2C1_MemRead+0xd8>
 8003afe:	230d      	movs	r3, #13
 8003b00:	425b      	negs	r3, r3
 8003b02:	e01c      	b.n	8003b3e <I2C1_MemRead+0x112>
        buf[i] = (uint8_t)I2C1->RXDR;
 8003b04:	4b12      	ldr	r3, [pc, #72]	@ (8003b50 <I2C1_MemRead+0x124>)
 8003b06:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003b08:	68ba      	ldr	r2, [r7, #8]
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	18d3      	adds	r3, r2, r3
 8003b0e:	b2ca      	uxtb	r2, r1
 8003b10:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < len; ++i) {
 8003b12:	697b      	ldr	r3, [r7, #20]
 8003b14:	3301      	adds	r3, #1
 8003b16:	617b      	str	r3, [r7, #20]
 8003b18:	697a      	ldr	r2, [r7, #20]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	429a      	cmp	r2, r3
 8003b1e:	d3e6      	bcc.n	8003aee <I2C1_MemRead+0xc2>
    }
    if (wait_flag_set(&I2C1->ISR, I2C_ISR_STOPF, I2C_SPIN)) return -14;
 8003b20:	4a09      	ldr	r2, [pc, #36]	@ (8003b48 <I2C1_MemRead+0x11c>)
 8003b22:	4b0a      	ldr	r3, [pc, #40]	@ (8003b4c <I2C1_MemRead+0x120>)
 8003b24:	2120      	movs	r1, #32
 8003b26:	0018      	movs	r0, r3
 8003b28:	f7ff ff4e 	bl	80039c8 <wait_flag_set>
 8003b2c:	1e03      	subs	r3, r0, #0
 8003b2e:	d002      	beq.n	8003b36 <I2C1_MemRead+0x10a>
 8003b30:	230e      	movs	r3, #14
 8003b32:	425b      	negs	r3, r3
 8003b34:	e003      	b.n	8003b3e <I2C1_MemRead+0x112>
    I2C1->ICR = I2C_ICR_STOPCF;
 8003b36:	4b06      	ldr	r3, [pc, #24]	@ (8003b50 <I2C1_MemRead+0x124>)
 8003b38:	2220      	movs	r2, #32
 8003b3a:	61da      	str	r2, [r3, #28]
    return 0;
 8003b3c:	2300      	movs	r3, #0
}
 8003b3e:	0018      	movs	r0, r3
 8003b40:	46bd      	mov	sp, r7
 8003b42:	b006      	add	sp, #24
 8003b44:	bd80      	pop	{r7, pc}
 8003b46:	46c0      	nop			@ (mov r8, r8)
 8003b48:	00030d40 	.word	0x00030d40
 8003b4c:	40005418 	.word	0x40005418
 8003b50:	40005400 	.word	0x40005400
 8003b54:	fffffbff 	.word	0xfffffbff
 8003b58:	02002400 	.word	0x02002400

08003b5c <I2C1_MemWrite>:

int I2C1_MemWrite(uint8_t addr7, uint8_t reg, const uint8_t *buf, uint32_t len)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b086      	sub	sp, #24
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	60ba      	str	r2, [r7, #8]
 8003b64:	607b      	str	r3, [r7, #4]
 8003b66:	230f      	movs	r3, #15
 8003b68:	18fb      	adds	r3, r7, r3
 8003b6a:	1c02      	adds	r2, r0, #0
 8003b6c:	701a      	strb	r2, [r3, #0]
 8003b6e:	230e      	movs	r3, #14
 8003b70:	18fb      	adds	r3, r7, r3
 8003b72:	1c0a      	adds	r2, r1, #0
 8003b74:	701a      	strb	r2, [r3, #0]
    if (!buf && len) return -1;
 8003b76:	68bb      	ldr	r3, [r7, #8]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d105      	bne.n	8003b88 <I2C1_MemWrite+0x2c>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d002      	beq.n	8003b88 <I2C1_MemWrite+0x2c>
 8003b82:	2301      	movs	r3, #1
 8003b84:	425b      	negs	r3, r3
 8003b86:	e05b      	b.n	8003c40 <I2C1_MemWrite+0xe4>
    if (wait_flag_clr(&I2C1->ISR, I2C_ISR_BUSY, I2C_SPIN)) return -10;
 8003b88:	4a2f      	ldr	r2, [pc, #188]	@ (8003c48 <I2C1_MemWrite+0xec>)
 8003b8a:	2380      	movs	r3, #128	@ 0x80
 8003b8c:	021b      	lsls	r3, r3, #8
 8003b8e:	482f      	ldr	r0, [pc, #188]	@ (8003c4c <I2C1_MemWrite+0xf0>)
 8003b90:	0019      	movs	r1, r3
 8003b92:	f7ff ff32 	bl	80039fa <wait_flag_clr>
 8003b96:	1e03      	subs	r3, r0, #0
 8003b98:	d002      	beq.n	8003ba0 <I2C1_MemWrite+0x44>
 8003b9a:	230a      	movs	r3, #10
 8003b9c:	425b      	negs	r3, r3
 8003b9e:	e04f      	b.n	8003c40 <I2C1_MemWrite+0xe4>

    /* Send reg + payload in single AUTOEND transfer */
    I2C1->CR2 = ((uint32_t)addr7 << 1) | ((uint32_t)(len + 1u) << 16);
 8003ba0:	230f      	movs	r3, #15
 8003ba2:	18fb      	adds	r3, r7, r3
 8003ba4:	781b      	ldrb	r3, [r3, #0]
 8003ba6:	0059      	lsls	r1, r3, #1
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	3301      	adds	r3, #1
 8003bac:	041a      	lsls	r2, r3, #16
 8003bae:	4b28      	ldr	r3, [pc, #160]	@ (8003c50 <I2C1_MemWrite+0xf4>)
 8003bb0:	430a      	orrs	r2, r1
 8003bb2:	605a      	str	r2, [r3, #4]
    I2C1->CR2 &= ~I2C_CR2_RD_WRN;
 8003bb4:	4b26      	ldr	r3, [pc, #152]	@ (8003c50 <I2C1_MemWrite+0xf4>)
 8003bb6:	685a      	ldr	r2, [r3, #4]
 8003bb8:	4b25      	ldr	r3, [pc, #148]	@ (8003c50 <I2C1_MemWrite+0xf4>)
 8003bba:	4926      	ldr	r1, [pc, #152]	@ (8003c54 <I2C1_MemWrite+0xf8>)
 8003bbc:	400a      	ands	r2, r1
 8003bbe:	605a      	str	r2, [r3, #4]
    I2C1->CR2 |=  I2C_CR2_START | I2C_CR2_AUTOEND;
 8003bc0:	4b23      	ldr	r3, [pc, #140]	@ (8003c50 <I2C1_MemWrite+0xf4>)
 8003bc2:	685a      	ldr	r2, [r3, #4]
 8003bc4:	4b22      	ldr	r3, [pc, #136]	@ (8003c50 <I2C1_MemWrite+0xf4>)
 8003bc6:	4924      	ldr	r1, [pc, #144]	@ (8003c58 <I2C1_MemWrite+0xfc>)
 8003bc8:	430a      	orrs	r2, r1
 8003bca:	605a      	str	r2, [r3, #4]

    if (wait_flag_set(&I2C1->ISR, I2C_ISR_TXIS, I2C_SPIN)) return -11;
 8003bcc:	4a1e      	ldr	r2, [pc, #120]	@ (8003c48 <I2C1_MemWrite+0xec>)
 8003bce:	4b1f      	ldr	r3, [pc, #124]	@ (8003c4c <I2C1_MemWrite+0xf0>)
 8003bd0:	2102      	movs	r1, #2
 8003bd2:	0018      	movs	r0, r3
 8003bd4:	f7ff fef8 	bl	80039c8 <wait_flag_set>
 8003bd8:	1e03      	subs	r3, r0, #0
 8003bda:	d002      	beq.n	8003be2 <I2C1_MemWrite+0x86>
 8003bdc:	230b      	movs	r3, #11
 8003bde:	425b      	negs	r3, r3
 8003be0:	e02e      	b.n	8003c40 <I2C1_MemWrite+0xe4>
    I2C1->TXDR = reg;
 8003be2:	4b1b      	ldr	r3, [pc, #108]	@ (8003c50 <I2C1_MemWrite+0xf4>)
 8003be4:	220e      	movs	r2, #14
 8003be6:	18ba      	adds	r2, r7, r2
 8003be8:	7812      	ldrb	r2, [r2, #0]
 8003bea:	629a      	str	r2, [r3, #40]	@ 0x28

    for (uint32_t i = 0; i < len; ++i) {
 8003bec:	2300      	movs	r3, #0
 8003bee:	617b      	str	r3, [r7, #20]
 8003bf0:	e013      	b.n	8003c1a <I2C1_MemWrite+0xbe>
        if (wait_flag_set(&I2C1->ISR, I2C_ISR_TXIS, I2C_SPIN)) return -12;
 8003bf2:	4a15      	ldr	r2, [pc, #84]	@ (8003c48 <I2C1_MemWrite+0xec>)
 8003bf4:	4b15      	ldr	r3, [pc, #84]	@ (8003c4c <I2C1_MemWrite+0xf0>)
 8003bf6:	2102      	movs	r1, #2
 8003bf8:	0018      	movs	r0, r3
 8003bfa:	f7ff fee5 	bl	80039c8 <wait_flag_set>
 8003bfe:	1e03      	subs	r3, r0, #0
 8003c00:	d002      	beq.n	8003c08 <I2C1_MemWrite+0xac>
 8003c02:	230c      	movs	r3, #12
 8003c04:	425b      	negs	r3, r3
 8003c06:	e01b      	b.n	8003c40 <I2C1_MemWrite+0xe4>
        I2C1->TXDR = buf[i];
 8003c08:	68ba      	ldr	r2, [r7, #8]
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	18d3      	adds	r3, r2, r3
 8003c0e:	781a      	ldrb	r2, [r3, #0]
 8003c10:	4b0f      	ldr	r3, [pc, #60]	@ (8003c50 <I2C1_MemWrite+0xf4>)
 8003c12:	629a      	str	r2, [r3, #40]	@ 0x28
    for (uint32_t i = 0; i < len; ++i) {
 8003c14:	697b      	ldr	r3, [r7, #20]
 8003c16:	3301      	adds	r3, #1
 8003c18:	617b      	str	r3, [r7, #20]
 8003c1a:	697a      	ldr	r2, [r7, #20]
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	429a      	cmp	r2, r3
 8003c20:	d3e7      	bcc.n	8003bf2 <I2C1_MemWrite+0x96>
    }
    if (wait_flag_set(&I2C1->ISR, I2C_ISR_STOPF, I2C_SPIN)) return -13;
 8003c22:	4a09      	ldr	r2, [pc, #36]	@ (8003c48 <I2C1_MemWrite+0xec>)
 8003c24:	4b09      	ldr	r3, [pc, #36]	@ (8003c4c <I2C1_MemWrite+0xf0>)
 8003c26:	2120      	movs	r1, #32
 8003c28:	0018      	movs	r0, r3
 8003c2a:	f7ff fecd 	bl	80039c8 <wait_flag_set>
 8003c2e:	1e03      	subs	r3, r0, #0
 8003c30:	d002      	beq.n	8003c38 <I2C1_MemWrite+0xdc>
 8003c32:	230d      	movs	r3, #13
 8003c34:	425b      	negs	r3, r3
 8003c36:	e003      	b.n	8003c40 <I2C1_MemWrite+0xe4>
    I2C1->ICR = I2C_ICR_STOPCF;
 8003c38:	4b05      	ldr	r3, [pc, #20]	@ (8003c50 <I2C1_MemWrite+0xf4>)
 8003c3a:	2220      	movs	r2, #32
 8003c3c:	61da      	str	r2, [r3, #28]
    return 0;
 8003c3e:	2300      	movs	r3, #0
}
 8003c40:	0018      	movs	r0, r3
 8003c42:	46bd      	mov	sp, r7
 8003c44:	b006      	add	sp, #24
 8003c46:	bd80      	pop	{r7, pc}
 8003c48:	00030d40 	.word	0x00030d40
 8003c4c:	40005418 	.word	0x40005418
 8003c50:	40005400 	.word	0x40005400
 8003c54:	fffffbff 	.word	0xfffffbff
 8003c58:	02002000 	.word	0x02002000

08003c5c <rd_cfg>:
/* ===== TMP102 helpers (register-level, bounded waits) ===== */

#define TMP102_CFG_OS_BIT   (1u << 15)
#define TMP102_CFG_SD_BIT   (1u << 0)

static HAL_StatusTypeDef rd_cfg(uint16_t *cfg) {
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b084      	sub	sp, #16
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
    if (!cfg) return HAL_ERROR;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d101      	bne.n	8003c6e <rd_cfg+0x12>
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e019      	b.n	8003ca2 <rd_cfg+0x46>
    uint8_t rx[2];
    if (I2C1_MemRead(TMP102_ADDR7, TMP102_REG_CONFIG, rx, 2) != 0) return HAL_ERROR;
 8003c6e:	230c      	movs	r3, #12
 8003c70:	18fa      	adds	r2, r7, r3
 8003c72:	2302      	movs	r3, #2
 8003c74:	2101      	movs	r1, #1
 8003c76:	2048      	movs	r0, #72	@ 0x48
 8003c78:	f7ff fed8 	bl	8003a2c <I2C1_MemRead>
 8003c7c:	1e03      	subs	r3, r0, #0
 8003c7e:	d001      	beq.n	8003c84 <rd_cfg+0x28>
 8003c80:	2301      	movs	r3, #1
 8003c82:	e00e      	b.n	8003ca2 <rd_cfg+0x46>
    *cfg = (uint16_t)((rx[0] << 8) | rx[1]);
 8003c84:	210c      	movs	r1, #12
 8003c86:	187b      	adds	r3, r7, r1
 8003c88:	781b      	ldrb	r3, [r3, #0]
 8003c8a:	b21b      	sxth	r3, r3
 8003c8c:	021b      	lsls	r3, r3, #8
 8003c8e:	b21a      	sxth	r2, r3
 8003c90:	187b      	adds	r3, r7, r1
 8003c92:	785b      	ldrb	r3, [r3, #1]
 8003c94:	b21b      	sxth	r3, r3
 8003c96:	4313      	orrs	r3, r2
 8003c98:	b21b      	sxth	r3, r3
 8003c9a:	b29a      	uxth	r2, r3
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	801a      	strh	r2, [r3, #0]
    return HAL_OK;
 8003ca0:	2300      	movs	r3, #0
}
 8003ca2:	0018      	movs	r0, r3
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	b004      	add	sp, #16
 8003ca8:	bd80      	pop	{r7, pc}

08003caa <wr_cfg>:
static HAL_StatusTypeDef wr_cfg(uint16_t cfg) {
 8003caa:	b580      	push	{r7, lr}
 8003cac:	b084      	sub	sp, #16
 8003cae:	af00      	add	r7, sp, #0
 8003cb0:	0002      	movs	r2, r0
 8003cb2:	1dbb      	adds	r3, r7, #6
 8003cb4:	801a      	strh	r2, [r3, #0]
    uint8_t tx[2] = { (uint8_t)(cfg >> 8), (uint8_t)(cfg & 0xFF) };
 8003cb6:	1dbb      	adds	r3, r7, #6
 8003cb8:	881b      	ldrh	r3, [r3, #0]
 8003cba:	0a1b      	lsrs	r3, r3, #8
 8003cbc:	b29b      	uxth	r3, r3
 8003cbe:	b2da      	uxtb	r2, r3
 8003cc0:	210c      	movs	r1, #12
 8003cc2:	187b      	adds	r3, r7, r1
 8003cc4:	701a      	strb	r2, [r3, #0]
 8003cc6:	1dbb      	adds	r3, r7, #6
 8003cc8:	881b      	ldrh	r3, [r3, #0]
 8003cca:	b2da      	uxtb	r2, r3
 8003ccc:	187b      	adds	r3, r7, r1
 8003cce:	705a      	strb	r2, [r3, #1]
    return (I2C1_MemWrite(TMP102_ADDR7, TMP102_REG_CONFIG, tx, 2) == 0) ? HAL_OK : HAL_ERROR;
 8003cd0:	187a      	adds	r2, r7, r1
 8003cd2:	2302      	movs	r3, #2
 8003cd4:	2101      	movs	r1, #1
 8003cd6:	2048      	movs	r0, #72	@ 0x48
 8003cd8:	f7ff ff40 	bl	8003b5c <I2C1_MemWrite>
 8003cdc:	0003      	movs	r3, r0
 8003cde:	1e5a      	subs	r2, r3, #1
 8003ce0:	4193      	sbcs	r3, r2
 8003ce2:	b2db      	uxtb	r3, r3
}
 8003ce4:	0018      	movs	r0, r3
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	b004      	add	sp, #16
 8003cea:	bd80      	pop	{r7, pc}

08003cec <tmp102_initialize>:

HAL_StatusTypeDef tmp102_initialize(void)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b082      	sub	sp, #8
 8003cf0:	af00      	add	r7, sp, #0
    uint16_t cfg=0;
 8003cf2:	1dbb      	adds	r3, r7, #6
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	801a      	strh	r2, [r3, #0]
    if (rd_cfg(&cfg) != HAL_OK) return HAL_ERROR;
 8003cf8:	1dbb      	adds	r3, r7, #6
 8003cfa:	0018      	movs	r0, r3
 8003cfc:	f7ff ffae 	bl	8003c5c <rd_cfg>
 8003d00:	1e03      	subs	r3, r0, #0
 8003d02:	d001      	beq.n	8003d08 <tmp102_initialize+0x1c>
 8003d04:	2301      	movs	r3, #1
 8003d06:	e015      	b.n	8003d34 <tmp102_initialize+0x48>
    /* Put device into shutdown so one-shot works as expected */
    if (wr_cfg(cfg | TMP102_CFG_SD_BIT) != HAL_OK) return HAL_ERROR;
 8003d08:	1dbb      	adds	r3, r7, #6
 8003d0a:	881b      	ldrh	r3, [r3, #0]
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	b29b      	uxth	r3, r3
 8003d12:	0018      	movs	r0, r3
 8003d14:	f7ff ffc9 	bl	8003caa <wr_cfg>
 8003d18:	1e03      	subs	r3, r0, #0
 8003d1a:	d001      	beq.n	8003d20 <tmp102_initialize+0x34>
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e009      	b.n	8003d34 <tmp102_initialize+0x48>

    /* Dummy read to verify bus */
    uint8_t t[2];
    return (I2C1_MemRead(TMP102_ADDR7, TMP102_REG_TEMP, t, 2) == 0) ? HAL_OK : HAL_ERROR;
 8003d20:	1d3a      	adds	r2, r7, #4
 8003d22:	2302      	movs	r3, #2
 8003d24:	2100      	movs	r1, #0
 8003d26:	2048      	movs	r0, #72	@ 0x48
 8003d28:	f7ff fe80 	bl	8003a2c <I2C1_MemRead>
 8003d2c:	0003      	movs	r3, r0
 8003d2e:	1e5a      	subs	r2, r3, #1
 8003d30:	4193      	sbcs	r3, r2
 8003d32:	b2db      	uxtb	r3, r3
}
 8003d34:	0018      	movs	r0, r3
 8003d36:	46bd      	mov	sp, r7
 8003d38:	b002      	add	sp, #8
 8003d3a:	bd80      	pop	{r7, pc}

08003d3c <tmp102_read_raw>:
    *c_out = (float)raw * 0.0625f;
    return HAL_OK;
}

HAL_StatusTypeDef tmp102_read_raw(int16_t *raw_out)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b084      	sub	sp, #16
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
    if (!raw_out)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d101      	bne.n	8003d4e <tmp102_read_raw+0x12>
        return HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e031      	b.n	8003db2 <tmp102_read_raw+0x76>

    uint8_t rx[2];
    if (I2C1_MemRead(TMP102_ADDR7, TMP102_REG_TEMP, rx, 2) != 0)
 8003d4e:	230c      	movs	r3, #12
 8003d50:	18fa      	adds	r2, r7, r3
 8003d52:	2302      	movs	r3, #2
 8003d54:	2100      	movs	r1, #0
 8003d56:	2048      	movs	r0, #72	@ 0x48
 8003d58:	f7ff fe68 	bl	8003a2c <I2C1_MemRead>
 8003d5c:	1e03      	subs	r3, r0, #0
 8003d5e:	d001      	beq.n	8003d64 <tmp102_read_raw+0x28>
        return HAL_ERROR;
 8003d60:	2301      	movs	r3, #1
 8003d62:	e026      	b.n	8003db2 <tmp102_read_raw+0x76>

    int16_t raw = (int16_t)((rx[0] << 8) | rx[1]);
 8003d64:	220c      	movs	r2, #12
 8003d66:	18bb      	adds	r3, r7, r2
 8003d68:	781b      	ldrb	r3, [r3, #0]
 8003d6a:	b21b      	sxth	r3, r3
 8003d6c:	021b      	lsls	r3, r3, #8
 8003d6e:	b219      	sxth	r1, r3
 8003d70:	18bb      	adds	r3, r7, r2
 8003d72:	785b      	ldrb	r3, [r3, #1]
 8003d74:	b21a      	sxth	r2, r3
 8003d76:	200e      	movs	r0, #14
 8003d78:	183b      	adds	r3, r7, r0
 8003d7a:	430a      	orrs	r2, r1
 8003d7c:	801a      	strh	r2, [r3, #0]
    raw >>= 4;
 8003d7e:	0001      	movs	r1, r0
 8003d80:	187b      	adds	r3, r7, r1
 8003d82:	187a      	adds	r2, r7, r1
 8003d84:	2000      	movs	r0, #0
 8003d86:	5e12      	ldrsh	r2, [r2, r0]
 8003d88:	1112      	asrs	r2, r2, #4
 8003d8a:	801a      	strh	r2, [r3, #0]
    if (raw & 0x0800)
 8003d8c:	187b      	adds	r3, r7, r1
 8003d8e:	881b      	ldrh	r3, [r3, #0]
 8003d90:	001a      	movs	r2, r3
 8003d92:	2380      	movs	r3, #128	@ 0x80
 8003d94:	011b      	lsls	r3, r3, #4
 8003d96:	4013      	ands	r3, r2
 8003d98:	d005      	beq.n	8003da6 <tmp102_read_raw+0x6a>
        raw |= (int16_t)~0x0FFF;
 8003d9a:	187b      	adds	r3, r7, r1
 8003d9c:	187a      	adds	r2, r7, r1
 8003d9e:	8812      	ldrh	r2, [r2, #0]
 8003da0:	4906      	ldr	r1, [pc, #24]	@ (8003dbc <tmp102_read_raw+0x80>)
 8003da2:	430a      	orrs	r2, r1
 8003da4:	801a      	strh	r2, [r3, #0]

    *raw_out = raw;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	220e      	movs	r2, #14
 8003daa:	18ba      	adds	r2, r7, r2
 8003dac:	8812      	ldrh	r2, [r2, #0]
 8003dae:	801a      	strh	r2, [r3, #0]
    return HAL_OK;
 8003db0:	2300      	movs	r3, #0
}
 8003db2:	0018      	movs	r0, r3
 8003db4:	46bd      	mov	sp, r7
 8003db6:	b004      	add	sp, #16
 8003db8:	bd80      	pop	{r7, pc}
 8003dba:	46c0      	nop			@ (mov r8, r8)
 8003dbc:	fffff000 	.word	0xfffff000

08003dc0 <main>:
    (void)htim;
}

/* Main --------------------------------------------------------------------*/
int main(void)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b0a2      	sub	sp, #136	@ 0x88
 8003dc4:	af00      	add	r7, sp, #0
    HAL_Init();
 8003dc6:	f000 fdd3 	bl	8004970 <HAL_Init>

    /* I2C + GPIO + SPI + PWM timer + UART */
    I2C1_Init_PB8PB9_100k_HSI16();
 8003dca:	f7ff fd93 	bl	80038f4 <I2C1_Init_PB8PB9_100k_HSI16>
    MX_GPIO_Init();         /* now implemented in helpers_GPIO.c */
 8003dce:	f7ff fc8f 	bl	80036f0 <MX_GPIO_Init>
    MX_SPI1_Init();
 8003dd2:	f000 f83d 	bl	8003e50 <MX_SPI1_Init>
    MX_TIM14_Init();
 8003dd6:	f000 f879 	bl	8003ecc <MX_TIM14_Init>
    MX_USART2_UART_Init();
 8003dda:	f000 fd93 	bl	8004904 <MX_USART2_UART_Init>

    if (HAL_TIM_PWM_Start(&htim14, TIM_CHANNEL_1) != HAL_OK)
 8003dde:	4b1a      	ldr	r3, [pc, #104]	@ (8003e48 <main+0x88>)
 8003de0:	2100      	movs	r1, #0
 8003de2:	0018      	movs	r0, r3
 8003de4:	f002 fb6e 	bl	80064c4 <HAL_TIM_PWM_Start>
 8003de8:	1e03      	subs	r3, r0, #0
 8003dea:	d001      	beq.n	8003df0 <main+0x30>
        Error_Handler();
 8003dec:	f000 f8b6 	bl	8003f5c <Error_Handler>

    motor_apply_pwm_percent(0u);
 8003df0:	2000      	movs	r0, #0
 8003df2:	f7ff fa35 	bl	8003260 <motor_apply_pwm_percent>

    (void)tmp102_initialize();
 8003df6:	f7ff ff79 	bl	8003cec <tmp102_initialize>
    fram_init_state();
 8003dfa:	f7fe fe03 	bl	8002a04 <fram_init_state>

    printf("\r\nUART online (115200 8N1)\r\n");
 8003dfe:	4b13      	ldr	r3, [pc, #76]	@ (8003e4c <main+0x8c>)
 8003e00:	0018      	movs	r0, r3
 8003e02:	f004 ffc5 	bl	8008d90 <puts>
    print_help();
 8003e06:	f7ff f863 	bl	8002ed0 <print_help>
    print_prompt();
 8003e0a:	f7ff f855 	bl	8002eb8 <print_prompt>

    char line[128];

    while (1)
    {
        if (ring_has_line())
 8003e0e:	f000 f911 	bl	8004034 <ring_has_line>
 8003e12:	1e03      	subs	r3, r0, #0
 8003e14:	d012      	beq.n	8003e3c <main+0x7c>
        {
            int n = ring_read_line(line, sizeof line);
 8003e16:	1d3b      	adds	r3, r7, #4
 8003e18:	2180      	movs	r1, #128	@ 0x80
 8003e1a:	0018      	movs	r0, r3
 8003e1c:	f000 f9d8 	bl	80041d0 <ring_read_line>
 8003e20:	0003      	movs	r3, r0
 8003e22:	2284      	movs	r2, #132	@ 0x84
 8003e24:	18b9      	adds	r1, r7, r2
 8003e26:	600b      	str	r3, [r1, #0]
            if (n > 0)
 8003e28:	18bb      	adds	r3, r7, r2
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	dd05      	ble.n	8003e3c <main+0x7c>
            {
                handle_line(line);
 8003e30:	1d3b      	adds	r3, r7, #4
 8003e32:	0018      	movs	r0, r3
 8003e34:	f7ff fae0 	bl	80033f8 <handle_line>
                print_prompt();
 8003e38:	f7ff f83e 	bl	8002eb8 <print_prompt>
            }
        }

        service_logging();
 8003e3c:	f7ff f92a 	bl	8003094 <service_logging>
        service_motor_rpm();
 8003e40:	f7ff fa6a 	bl	8003318 <service_motor_rpm>
        if (ring_has_line())
 8003e44:	e7e3      	b.n	8003e0e <main+0x4e>
 8003e46:	46c0      	nop			@ (mov r8, r8)
 8003e48:	2000027c 	.word	0x2000027c
 8003e4c:	0800b2bc 	.word	0x0800b2bc

08003e50 <MX_SPI1_Init>:
    }
}

/* SPI / TIM init ----------------------------------------------------------*/
static void MX_SPI1_Init(void)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	af00      	add	r7, sp, #0
    hspi1.Instance               = SPI1;
 8003e54:	4b1b      	ldr	r3, [pc, #108]	@ (8003ec4 <MX_SPI1_Init+0x74>)
 8003e56:	4a1c      	ldr	r2, [pc, #112]	@ (8003ec8 <MX_SPI1_Init+0x78>)
 8003e58:	601a      	str	r2, [r3, #0]
    hspi1.Init.Mode              = SPI_MODE_MASTER;
 8003e5a:	4b1a      	ldr	r3, [pc, #104]	@ (8003ec4 <MX_SPI1_Init+0x74>)
 8003e5c:	2282      	movs	r2, #130	@ 0x82
 8003e5e:	0052      	lsls	r2, r2, #1
 8003e60:	605a      	str	r2, [r3, #4]
    hspi1.Init.Direction         = SPI_DIRECTION_2LINES;
 8003e62:	4b18      	ldr	r3, [pc, #96]	@ (8003ec4 <MX_SPI1_Init+0x74>)
 8003e64:	2200      	movs	r2, #0
 8003e66:	609a      	str	r2, [r3, #8]
    hspi1.Init.DataSize          = SPI_DATASIZE_8BIT;
 8003e68:	4b16      	ldr	r3, [pc, #88]	@ (8003ec4 <MX_SPI1_Init+0x74>)
 8003e6a:	22e0      	movs	r2, #224	@ 0xe0
 8003e6c:	00d2      	lsls	r2, r2, #3
 8003e6e:	60da      	str	r2, [r3, #12]
    hspi1.Init.CLKPolarity       = SPI_POLARITY_LOW;
 8003e70:	4b14      	ldr	r3, [pc, #80]	@ (8003ec4 <MX_SPI1_Init+0x74>)
 8003e72:	2200      	movs	r2, #0
 8003e74:	611a      	str	r2, [r3, #16]
    hspi1.Init.CLKPhase          = SPI_PHASE_1EDGE;
 8003e76:	4b13      	ldr	r3, [pc, #76]	@ (8003ec4 <MX_SPI1_Init+0x74>)
 8003e78:	2200      	movs	r2, #0
 8003e7a:	615a      	str	r2, [r3, #20]
    hspi1.Init.NSS               = SPI_NSS_SOFT;
 8003e7c:	4b11      	ldr	r3, [pc, #68]	@ (8003ec4 <MX_SPI1_Init+0x74>)
 8003e7e:	2280      	movs	r2, #128	@ 0x80
 8003e80:	0092      	lsls	r2, r2, #2
 8003e82:	619a      	str	r2, [r3, #24]
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8003e84:	4b0f      	ldr	r3, [pc, #60]	@ (8003ec4 <MX_SPI1_Init+0x74>)
 8003e86:	2220      	movs	r2, #32
 8003e88:	61da      	str	r2, [r3, #28]
    hspi1.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 8003e8a:	4b0e      	ldr	r3, [pc, #56]	@ (8003ec4 <MX_SPI1_Init+0x74>)
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	621a      	str	r2, [r3, #32]
    hspi1.Init.TIMode            = SPI_TIMODE_DISABLE;
 8003e90:	4b0c      	ldr	r3, [pc, #48]	@ (8003ec4 <MX_SPI1_Init+0x74>)
 8003e92:	2200      	movs	r2, #0
 8003e94:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi1.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 8003e96:	4b0b      	ldr	r3, [pc, #44]	@ (8003ec4 <MX_SPI1_Init+0x74>)
 8003e98:	2200      	movs	r2, #0
 8003e9a:	629a      	str	r2, [r3, #40]	@ 0x28
    hspi1.Init.CRCPolynomial     = 7;
 8003e9c:	4b09      	ldr	r3, [pc, #36]	@ (8003ec4 <MX_SPI1_Init+0x74>)
 8003e9e:	2207      	movs	r2, #7
 8003ea0:	62da      	str	r2, [r3, #44]	@ 0x2c
    hspi1.Init.CRCLength         = SPI_CRC_LENGTH_DATASIZE;
 8003ea2:	4b08      	ldr	r3, [pc, #32]	@ (8003ec4 <MX_SPI1_Init+0x74>)
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi1.Init.NSSPMode          = SPI_NSS_PULSE_DISABLE;
 8003ea8:	4b06      	ldr	r3, [pc, #24]	@ (8003ec4 <MX_SPI1_Init+0x74>)
 8003eaa:	2200      	movs	r2, #0
 8003eac:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003eae:	4b05      	ldr	r3, [pc, #20]	@ (8003ec4 <MX_SPI1_Init+0x74>)
 8003eb0:	0018      	movs	r0, r3
 8003eb2:	f001 fb8f 	bl	80055d4 <HAL_SPI_Init>
 8003eb6:	1e03      	subs	r3, r0, #0
 8003eb8:	d001      	beq.n	8003ebe <MX_SPI1_Init+0x6e>
        Error_Handler();
 8003eba:	f000 f84f 	bl	8003f5c <Error_Handler>
}
 8003ebe:	46c0      	nop			@ (mov r8, r8)
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bd80      	pop	{r7, pc}
 8003ec4:	20000218 	.word	0x20000218
 8003ec8:	40013000 	.word	0x40013000

08003ecc <MX_TIM14_Init>:

static void MX_TIM14_Init(void)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b088      	sub	sp, #32
 8003ed0:	af00      	add	r7, sp, #0
    htim14.Instance               = TIM14;
 8003ed2:	4b1f      	ldr	r3, [pc, #124]	@ (8003f50 <MX_TIM14_Init+0x84>)
 8003ed4:	4a1f      	ldr	r2, [pc, #124]	@ (8003f54 <MX_TIM14_Init+0x88>)
 8003ed6:	601a      	str	r2, [r3, #0]
    htim14.Init.Prescaler         = MOTOR_PWM_PRESCALER_VALUE;
 8003ed8:	4b1d      	ldr	r3, [pc, #116]	@ (8003f50 <MX_TIM14_Init+0x84>)
 8003eda:	220f      	movs	r2, #15
 8003edc:	605a      	str	r2, [r3, #4]
    htim14.Init.CounterMode       = TIM_COUNTERMODE_UP;
 8003ede:	4b1c      	ldr	r3, [pc, #112]	@ (8003f50 <MX_TIM14_Init+0x84>)
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	609a      	str	r2, [r3, #8]
    htim14.Init.Period            = MOTOR_PWM_PERIOD_TICKS;
 8003ee4:	4b1a      	ldr	r3, [pc, #104]	@ (8003f50 <MX_TIM14_Init+0x84>)
 8003ee6:	4a1c      	ldr	r2, [pc, #112]	@ (8003f58 <MX_TIM14_Init+0x8c>)
 8003ee8:	60da      	str	r2, [r3, #12]
    htim14.Init.ClockDivision     = TIM_CLOCKDIVISION_DIV1;
 8003eea:	4b19      	ldr	r3, [pc, #100]	@ (8003f50 <MX_TIM14_Init+0x84>)
 8003eec:	2200      	movs	r2, #0
 8003eee:	611a      	str	r2, [r3, #16]
    htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003ef0:	4b17      	ldr	r3, [pc, #92]	@ (8003f50 <MX_TIM14_Init+0x84>)
 8003ef2:	2280      	movs	r2, #128	@ 0x80
 8003ef4:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8003ef6:	4b16      	ldr	r3, [pc, #88]	@ (8003f50 <MX_TIM14_Init+0x84>)
 8003ef8:	0018      	movs	r0, r3
 8003efa:	f002 fa8b 	bl	8006414 <HAL_TIM_PWM_Init>
 8003efe:	1e03      	subs	r3, r0, #0
 8003f00:	d001      	beq.n	8003f06 <MX_TIM14_Init+0x3a>
        Error_Handler();
 8003f02:	f000 f82b 	bl	8003f5c <Error_Handler>

    TIM_OC_InitTypeDef sConfigOC = {0};
 8003f06:	1d3b      	adds	r3, r7, #4
 8003f08:	0018      	movs	r0, r3
 8003f0a:	231c      	movs	r3, #28
 8003f0c:	001a      	movs	r2, r3
 8003f0e:	2100      	movs	r1, #0
 8003f10:	f005 f846 	bl	8008fa0 <memset>
    sConfigOC.OCMode     = TIM_OCMODE_PWM1;
 8003f14:	1d3b      	adds	r3, r7, #4
 8003f16:	2260      	movs	r2, #96	@ 0x60
 8003f18:	601a      	str	r2, [r3, #0]
    sConfigOC.Pulse      = 0u;
 8003f1a:	1d3b      	adds	r3, r7, #4
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	605a      	str	r2, [r3, #4]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003f20:	1d3b      	adds	r3, r7, #4
 8003f22:	2200      	movs	r2, #0
 8003f24:	609a      	str	r2, [r3, #8]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003f26:	1d3b      	adds	r3, r7, #4
 8003f28:	2200      	movs	r2, #0
 8003f2a:	611a      	str	r2, [r3, #16]
    if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003f2c:	1d39      	adds	r1, r7, #4
 8003f2e:	4b08      	ldr	r3, [pc, #32]	@ (8003f50 <MX_TIM14_Init+0x84>)
 8003f30:	2200      	movs	r2, #0
 8003f32:	0018      	movs	r0, r3
 8003f34:	f002 fbb0 	bl	8006698 <HAL_TIM_PWM_ConfigChannel>
 8003f38:	1e03      	subs	r3, r0, #0
 8003f3a:	d001      	beq.n	8003f40 <MX_TIM14_Init+0x74>
        Error_Handler();
 8003f3c:	f000 f80e 	bl	8003f5c <Error_Handler>

    HAL_TIM_MspPostInit(&htim14);
 8003f40:	4b03      	ldr	r3, [pc, #12]	@ (8003f50 <MX_TIM14_Init+0x84>)
 8003f42:	0018      	movs	r0, r3
 8003f44:	f000 fac2 	bl	80044cc <HAL_TIM_MspPostInit>
}
 8003f48:	46c0      	nop			@ (mov r8, r8)
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	b008      	add	sp, #32
 8003f4e:	bd80      	pop	{r7, pc}
 8003f50:	2000027c 	.word	0x2000027c
 8003f54:	40002000 	.word	0x40002000
 8003f58:	000003e7 	.word	0x000003e7

08003f5c <Error_Handler>:

/* Error handler -----------------------------------------------------------*/
void Error_Handler(void)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003f60:	b672      	cpsid	i
}
 8003f62:	46c0      	nop			@ (mov r8, r8)
    __disable_irq();
    while (1) { }
 8003f64:	46c0      	nop			@ (mov r8, r8)
 8003f66:	e7fd      	b.n	8003f64 <Error_Handler+0x8>

08003f68 <__io_putchar>:
/* Provided by usart.c */
void USR_USART2_WriteByte(uint8_t b);


int __io_putchar(int ch)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b082      	sub	sp, #8
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
if (ch == '\n') {
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2b0a      	cmp	r3, #10
 8003f74:	d102      	bne.n	8003f7c <__io_putchar+0x14>
USR_USART2_WriteByte('\r');
 8003f76:	200d      	movs	r0, #13
 8003f78:	f000 fbfe 	bl	8004778 <USR_USART2_WriteByte>
}
USR_USART2_WriteByte((uint8_t)ch);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	b2db      	uxtb	r3, r3
 8003f80:	0018      	movs	r0, r3
 8003f82:	f000 fbf9 	bl	8004778 <USR_USART2_WriteByte>
return ch;
 8003f86:	687b      	ldr	r3, [r7, #4]
}
 8003f88:	0018      	movs	r0, r3
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	b002      	add	sp, #8
 8003f8e:	bd80      	pop	{r7, pc}

08003f90 <inc>:
/* Storage */
static char    rb[RING_CAP];
static uint8_t head, tail, count, lines;
static uint8_t last_was_cr;

static inline uint8_t inc(uint8_t x){ return (uint8_t)((x + 1u) % RING_CAP); }
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b082      	sub	sp, #8
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	0002      	movs	r2, r0
 8003f98:	1dfb      	adds	r3, r7, #7
 8003f9a:	701a      	strb	r2, [r3, #0]
 8003f9c:	1dfb      	adds	r3, r7, #7
 8003f9e:	781b      	ldrb	r3, [r3, #0]
 8003fa0:	3301      	adds	r3, #1
 8003fa2:	b2db      	uxtb	r3, r3
 8003fa4:	0018      	movs	r0, r3
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	b002      	add	sp, #8
 8003faa:	bd80      	pop	{r7, pc}

08003fac <dec>:
static inline uint8_t dec(uint8_t x){ return (uint8_t)((x + RING_CAP - 1u) % RING_CAP); }
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b082      	sub	sp, #8
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	0002      	movs	r2, r0
 8003fb4:	1dfb      	adds	r3, r7, #7
 8003fb6:	701a      	strb	r2, [r3, #0]
 8003fb8:	1dfb      	adds	r3, r7, #7
 8003fba:	781b      	ldrb	r3, [r3, #0]
 8003fbc:	3b01      	subs	r3, #1
 8003fbe:	b2db      	uxtb	r3, r3
 8003fc0:	0018      	movs	r0, r3
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	b002      	add	sp, #8
 8003fc6:	bd80      	pop	{r7, pc}

08003fc8 <ring_init>:

void ring_init(void){
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b082      	sub	sp, #8
 8003fcc:	af00      	add	r7, sp, #0
    head = tail = count = lines = last_was_cr = 0u;
 8003fce:	4b13      	ldr	r3, [pc, #76]	@ (800401c <ring_init+0x54>)
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	701a      	strb	r2, [r3, #0]
 8003fd4:	4b11      	ldr	r3, [pc, #68]	@ (800401c <ring_init+0x54>)
 8003fd6:	781a      	ldrb	r2, [r3, #0]
 8003fd8:	4b11      	ldr	r3, [pc, #68]	@ (8004020 <ring_init+0x58>)
 8003fda:	701a      	strb	r2, [r3, #0]
 8003fdc:	4b10      	ldr	r3, [pc, #64]	@ (8004020 <ring_init+0x58>)
 8003fde:	781a      	ldrb	r2, [r3, #0]
 8003fe0:	4b10      	ldr	r3, [pc, #64]	@ (8004024 <ring_init+0x5c>)
 8003fe2:	701a      	strb	r2, [r3, #0]
 8003fe4:	4b0f      	ldr	r3, [pc, #60]	@ (8004024 <ring_init+0x5c>)
 8003fe6:	781a      	ldrb	r2, [r3, #0]
 8003fe8:	4b0f      	ldr	r3, [pc, #60]	@ (8004028 <ring_init+0x60>)
 8003fea:	701a      	strb	r2, [r3, #0]
 8003fec:	4b0e      	ldr	r3, [pc, #56]	@ (8004028 <ring_init+0x60>)
 8003fee:	781a      	ldrb	r2, [r3, #0]
 8003ff0:	4b0e      	ldr	r3, [pc, #56]	@ (800402c <ring_init+0x64>)
 8003ff2:	701a      	strb	r2, [r3, #0]
    for (uint32_t i=0;i<RING_CAP;i++) rb[i]=0;
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	607b      	str	r3, [r7, #4]
 8003ff8:	e007      	b.n	800400a <ring_init+0x42>
 8003ffa:	4a0d      	ldr	r2, [pc, #52]	@ (8004030 <ring_init+0x68>)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	18d3      	adds	r3, r2, r3
 8004000:	2200      	movs	r2, #0
 8004002:	701a      	strb	r2, [r3, #0]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	3301      	adds	r3, #1
 8004008:	607b      	str	r3, [r7, #4]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2bff      	cmp	r3, #255	@ 0xff
 800400e:	d9f4      	bls.n	8003ffa <ring_init+0x32>
}
 8004010:	46c0      	nop			@ (mov r8, r8)
 8004012:	46c0      	nop			@ (mov r8, r8)
 8004014:	46bd      	mov	sp, r7
 8004016:	b002      	add	sp, #8
 8004018:	bd80      	pop	{r7, pc}
 800401a:	46c0      	nop			@ (mov r8, r8)
 800401c:	200003cc 	.word	0x200003cc
 8004020:	200003cb 	.word	0x200003cb
 8004024:	200003ca 	.word	0x200003ca
 8004028:	200003c9 	.word	0x200003c9
 800402c:	200003c8 	.word	0x200003c8
 8004030:	200002c8 	.word	0x200002c8

08004034 <ring_has_line>:
void ring_clear(void){ ring_init(); }
int  ring_count(void){ return (int)count; }
int  ring_is_empty(void){ return count==0u; }
int  ring_has_line(void){ return lines>0u; }
 8004034:	b580      	push	{r7, lr}
 8004036:	af00      	add	r7, sp, #0
 8004038:	4b03      	ldr	r3, [pc, #12]	@ (8004048 <ring_has_line+0x14>)
 800403a:	781b      	ldrb	r3, [r3, #0]
 800403c:	1e5a      	subs	r2, r3, #1
 800403e:	4193      	sbcs	r3, r2
 8004040:	b2db      	uxtb	r3, r3
 8004042:	0018      	movs	r0, r3
 8004044:	46bd      	mov	sp, r7
 8004046:	bd80      	pop	{r7, pc}
 8004048:	200003cb 	.word	0x200003cb

0800404c <push_byte>:

static void push_byte(char ch){
 800404c:	b580      	push	{r7, lr}
 800404e:	b082      	sub	sp, #8
 8004050:	af00      	add	r7, sp, #0
 8004052:	0002      	movs	r2, r0
 8004054:	1dfb      	adds	r3, r7, #7
 8004056:	701a      	strb	r2, [r3, #0]
    if (count == RING_CAP) {
        if (rb[tail] == '\r' && lines) lines--;
        tail = inc(tail); count--;
    }
    rb[head]=ch; head=inc(head); count++;
 8004058:	4b0c      	ldr	r3, [pc, #48]	@ (800408c <push_byte+0x40>)
 800405a:	781b      	ldrb	r3, [r3, #0]
 800405c:	0019      	movs	r1, r3
 800405e:	4b0c      	ldr	r3, [pc, #48]	@ (8004090 <push_byte+0x44>)
 8004060:	1dfa      	adds	r2, r7, #7
 8004062:	7812      	ldrb	r2, [r2, #0]
 8004064:	545a      	strb	r2, [r3, r1]
 8004066:	4b09      	ldr	r3, [pc, #36]	@ (800408c <push_byte+0x40>)
 8004068:	781b      	ldrb	r3, [r3, #0]
 800406a:	0018      	movs	r0, r3
 800406c:	f7ff ff90 	bl	8003f90 <inc>
 8004070:	0003      	movs	r3, r0
 8004072:	001a      	movs	r2, r3
 8004074:	4b05      	ldr	r3, [pc, #20]	@ (800408c <push_byte+0x40>)
 8004076:	701a      	strb	r2, [r3, #0]
 8004078:	4b06      	ldr	r3, [pc, #24]	@ (8004094 <push_byte+0x48>)
 800407a:	781b      	ldrb	r3, [r3, #0]
 800407c:	3301      	adds	r3, #1
 800407e:	b2da      	uxtb	r2, r3
 8004080:	4b04      	ldr	r3, [pc, #16]	@ (8004094 <push_byte+0x48>)
 8004082:	701a      	strb	r2, [r3, #0]
}
 8004084:	46c0      	nop			@ (mov r8, r8)
 8004086:	46bd      	mov	sp, r7
 8004088:	b002      	add	sp, #8
 800408a:	bd80      	pop	{r7, pc}
 800408c:	200003c8 	.word	0x200003c8
 8004090:	200002c8 	.word	0x200002c8
 8004094:	200003ca 	.word	0x200003ca

08004098 <echo_bs_one>:

static void echo_bs_one(void){
 8004098:	b580      	push	{r7, lr}
 800409a:	af00      	add	r7, sp, #0
    __io_putchar('\b'); __io_putchar(' '); __io_putchar('\b');
 800409c:	2008      	movs	r0, #8
 800409e:	f7ff ff63 	bl	8003f68 <__io_putchar>
 80040a2:	2020      	movs	r0, #32
 80040a4:	f7ff ff60 	bl	8003f68 <__io_putchar>
 80040a8:	2008      	movs	r0, #8
 80040aa:	f7ff ff5d 	bl	8003f68 <__io_putchar>
}
 80040ae:	46c0      	nop			@ (mov r8, r8)
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}

080040b4 <ring_add>:

void ring_add(char ch){
 80040b4:	b5b0      	push	{r4, r5, r7, lr}
 80040b6:	b084      	sub	sp, #16
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	0002      	movs	r2, r0
 80040bc:	1dfb      	adds	r3, r7, #7
 80040be:	701a      	strb	r2, [r3, #0]
    unsigned char u = (unsigned char)ch;
 80040c0:	210f      	movs	r1, #15
 80040c2:	187b      	adds	r3, r7, r1
 80040c4:	1dfa      	adds	r2, r7, #7
 80040c6:	7812      	ldrb	r2, [r2, #0]
 80040c8:	701a      	strb	r2, [r3, #0]

    /* Backspace or DEL */
    if (u == '\b' || u == 0x7Fu){
 80040ca:	000a      	movs	r2, r1
 80040cc:	18bb      	adds	r3, r7, r2
 80040ce:	781b      	ldrb	r3, [r3, #0]
 80040d0:	2b08      	cmp	r3, #8
 80040d2:	d003      	beq.n	80040dc <ring_add+0x28>
 80040d4:	18bb      	adds	r3, r7, r2
 80040d6:	781b      	ldrb	r3, [r3, #0]
 80040d8:	2b7f      	cmp	r3, #127	@ 0x7f
 80040da:	d129      	bne.n	8004130 <ring_add+0x7c>
        last_was_cr = 0u;
 80040dc:	4b37      	ldr	r3, [pc, #220]	@ (80041bc <ring_add+0x108>)
 80040de:	2200      	movs	r2, #0
 80040e0:	701a      	strb	r2, [r3, #0]
        if (count>0u){
 80040e2:	4b37      	ldr	r3, [pc, #220]	@ (80041c0 <ring_add+0x10c>)
 80040e4:	781b      	ldrb	r3, [r3, #0]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d063      	beq.n	80041b2 <ring_add+0xfe>
            uint8_t prev = dec(head);
 80040ea:	4b36      	ldr	r3, [pc, #216]	@ (80041c4 <ring_add+0x110>)
 80040ec:	781b      	ldrb	r3, [r3, #0]
 80040ee:	250e      	movs	r5, #14
 80040f0:	197c      	adds	r4, r7, r5
 80040f2:	0018      	movs	r0, r3
 80040f4:	f7ff ff5a 	bl	8003fac <dec>
 80040f8:	0003      	movs	r3, r0
 80040fa:	7023      	strb	r3, [r4, #0]
            if (rb[prev] != '\r'){ head=prev; rb[head]=0; count--; echo_bs_one(); }
 80040fc:	0029      	movs	r1, r5
 80040fe:	187b      	adds	r3, r7, r1
 8004100:	781b      	ldrb	r3, [r3, #0]
 8004102:	4a31      	ldr	r2, [pc, #196]	@ (80041c8 <ring_add+0x114>)
 8004104:	5cd3      	ldrb	r3, [r2, r3]
 8004106:	2b0d      	cmp	r3, #13
 8004108:	d053      	beq.n	80041b2 <ring_add+0xfe>
 800410a:	4b2e      	ldr	r3, [pc, #184]	@ (80041c4 <ring_add+0x110>)
 800410c:	187a      	adds	r2, r7, r1
 800410e:	7812      	ldrb	r2, [r2, #0]
 8004110:	701a      	strb	r2, [r3, #0]
 8004112:	4b2c      	ldr	r3, [pc, #176]	@ (80041c4 <ring_add+0x110>)
 8004114:	781b      	ldrb	r3, [r3, #0]
 8004116:	001a      	movs	r2, r3
 8004118:	4b2b      	ldr	r3, [pc, #172]	@ (80041c8 <ring_add+0x114>)
 800411a:	2100      	movs	r1, #0
 800411c:	5499      	strb	r1, [r3, r2]
 800411e:	4b28      	ldr	r3, [pc, #160]	@ (80041c0 <ring_add+0x10c>)
 8004120:	781b      	ldrb	r3, [r3, #0]
 8004122:	3b01      	subs	r3, #1
 8004124:	b2da      	uxtb	r2, r3
 8004126:	4b26      	ldr	r3, [pc, #152]	@ (80041c0 <ring_add+0x10c>)
 8004128:	701a      	strb	r2, [r3, #0]
 800412a:	f7ff ffb5 	bl	8004098 <echo_bs_one>
        }
        return;
 800412e:	e040      	b.n	80041b2 <ring_add+0xfe>
    }

    /* Normalize line endings */
    if (u == '\n'){
 8004130:	230f      	movs	r3, #15
 8004132:	18fb      	adds	r3, r7, r3
 8004134:	781b      	ldrb	r3, [r3, #0]
 8004136:	2b0a      	cmp	r3, #10
 8004138:	d10b      	bne.n	8004152 <ring_add+0x9e>
        if (last_was_cr){ last_was_cr=0u; return; } /* swallow LF after CR */
 800413a:	4b20      	ldr	r3, [pc, #128]	@ (80041bc <ring_add+0x108>)
 800413c:	781b      	ldrb	r3, [r3, #0]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d003      	beq.n	800414a <ring_add+0x96>
 8004142:	4b1e      	ldr	r3, [pc, #120]	@ (80041bc <ring_add+0x108>)
 8004144:	2200      	movs	r2, #0
 8004146:	701a      	strb	r2, [r3, #0]
 8004148:	e034      	b.n	80041b4 <ring_add+0x100>
        u = '\r';
 800414a:	230f      	movs	r3, #15
 800414c:	18fb      	adds	r3, r7, r3
 800414e:	220d      	movs	r2, #13
 8004150:	701a      	strb	r2, [r3, #0]
    }

    if (u == '\r'){
 8004152:	230f      	movs	r3, #15
 8004154:	18fb      	adds	r3, r7, r3
 8004156:	781b      	ldrb	r3, [r3, #0]
 8004158:	2b0d      	cmp	r3, #13
 800415a:	d112      	bne.n	8004182 <ring_add+0xce>
        push_byte('\r'); lines++; last_was_cr=1u;
 800415c:	200d      	movs	r0, #13
 800415e:	f7ff ff75 	bl	800404c <push_byte>
 8004162:	4b1a      	ldr	r3, [pc, #104]	@ (80041cc <ring_add+0x118>)
 8004164:	781b      	ldrb	r3, [r3, #0]
 8004166:	3301      	adds	r3, #1
 8004168:	b2da      	uxtb	r2, r3
 800416a:	4b18      	ldr	r3, [pc, #96]	@ (80041cc <ring_add+0x118>)
 800416c:	701a      	strb	r2, [r3, #0]
 800416e:	4b13      	ldr	r3, [pc, #76]	@ (80041bc <ring_add+0x108>)
 8004170:	2201      	movs	r2, #1
 8004172:	701a      	strb	r2, [r3, #0]
        /* minimal echo so IRQ stays quick */
        __io_putchar('\r'); __io_putchar('\n');
 8004174:	200d      	movs	r0, #13
 8004176:	f7ff fef7 	bl	8003f68 <__io_putchar>
 800417a:	200a      	movs	r0, #10
 800417c:	f7ff fef4 	bl	8003f68 <__io_putchar>
        return;
 8004180:	e018      	b.n	80041b4 <ring_add+0x100>
    }

    if (u >= 32u && u <= 126u){
 8004182:	210f      	movs	r1, #15
 8004184:	187b      	adds	r3, r7, r1
 8004186:	781b      	ldrb	r3, [r3, #0]
 8004188:	2b1f      	cmp	r3, #31
 800418a:	d913      	bls.n	80041b4 <ring_add+0x100>
 800418c:	187b      	adds	r3, r7, r1
 800418e:	781b      	ldrb	r3, [r3, #0]
 8004190:	2b7e      	cmp	r3, #126	@ 0x7e
 8004192:	d80f      	bhi.n	80041b4 <ring_add+0x100>
        last_was_cr=0u; push_byte((char)u);
 8004194:	4b09      	ldr	r3, [pc, #36]	@ (80041bc <ring_add+0x108>)
 8004196:	2200      	movs	r2, #0
 8004198:	701a      	strb	r2, [r3, #0]
 800419a:	000c      	movs	r4, r1
 800419c:	187b      	adds	r3, r7, r1
 800419e:	781b      	ldrb	r3, [r3, #0]
 80041a0:	0018      	movs	r0, r3
 80041a2:	f7ff ff53 	bl	800404c <push_byte>
        __io_putchar((int)u);
 80041a6:	193b      	adds	r3, r7, r4
 80041a8:	781b      	ldrb	r3, [r3, #0]
 80041aa:	0018      	movs	r0, r3
 80041ac:	f7ff fedc 	bl	8003f68 <__io_putchar>
 80041b0:	e000      	b.n	80041b4 <ring_add+0x100>
        return;
 80041b2:	46c0      	nop			@ (mov r8, r8)
    }
}
 80041b4:	46bd      	mov	sp, r7
 80041b6:	b004      	add	sp, #16
 80041b8:	bdb0      	pop	{r4, r5, r7, pc}
 80041ba:	46c0      	nop			@ (mov r8, r8)
 80041bc:	200003cc 	.word	0x200003cc
 80041c0:	200003ca 	.word	0x200003ca
 80041c4:	200003c8 	.word	0x200003c8
 80041c8:	200002c8 	.word	0x200002c8
 80041cc:	200003cb 	.word	0x200003cb

080041d0 <ring_read_line>:

int ring_read_line(char *dst, size_t dstlen){
 80041d0:	b590      	push	{r4, r7, lr}
 80041d2:	b085      	sub	sp, #20
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
 80041d8:	6039      	str	r1, [r7, #0]
    if (lines==0u || !dst || dstlen==0u) return 0;
 80041da:	4b2f      	ldr	r3, [pc, #188]	@ (8004298 <ring_read_line+0xc8>)
 80041dc:	781b      	ldrb	r3, [r3, #0]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d005      	beq.n	80041ee <ring_read_line+0x1e>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d002      	beq.n	80041ee <ring_read_line+0x1e>
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d101      	bne.n	80041f2 <ring_read_line+0x22>
 80041ee:	2300      	movs	r3, #0
 80041f0:	e04d      	b.n	800428e <ring_read_line+0xbe>
    size_t n=0;
 80041f2:	2300      	movs	r3, #0
 80041f4:	60fb      	str	r3, [r7, #12]
    while (count>0u){
 80041f6:	e039      	b.n	800426c <ring_read_line+0x9c>
        char c=rb[tail]; tail=inc(tail); count--;
 80041f8:	4b28      	ldr	r3, [pc, #160]	@ (800429c <ring_read_line+0xcc>)
 80041fa:	781b      	ldrb	r3, [r3, #0]
 80041fc:	0019      	movs	r1, r3
 80041fe:	240b      	movs	r4, #11
 8004200:	193b      	adds	r3, r7, r4
 8004202:	4a27      	ldr	r2, [pc, #156]	@ (80042a0 <ring_read_line+0xd0>)
 8004204:	5c52      	ldrb	r2, [r2, r1]
 8004206:	701a      	strb	r2, [r3, #0]
 8004208:	4b24      	ldr	r3, [pc, #144]	@ (800429c <ring_read_line+0xcc>)
 800420a:	781b      	ldrb	r3, [r3, #0]
 800420c:	0018      	movs	r0, r3
 800420e:	f7ff febf 	bl	8003f90 <inc>
 8004212:	0003      	movs	r3, r0
 8004214:	001a      	movs	r2, r3
 8004216:	4b21      	ldr	r3, [pc, #132]	@ (800429c <ring_read_line+0xcc>)
 8004218:	701a      	strb	r2, [r3, #0]
 800421a:	4b22      	ldr	r3, [pc, #136]	@ (80042a4 <ring_read_line+0xd4>)
 800421c:	781b      	ldrb	r3, [r3, #0]
 800421e:	3b01      	subs	r3, #1
 8004220:	b2da      	uxtb	r2, r3
 8004222:	4b20      	ldr	r3, [pc, #128]	@ (80042a4 <ring_read_line+0xd4>)
 8004224:	701a      	strb	r2, [r3, #0]
        if (c=='\r'){ lines--; if (n<dstlen) dst[n]='\0'; return (int)n; }
 8004226:	193b      	adds	r3, r7, r4
 8004228:	781b      	ldrb	r3, [r3, #0]
 800422a:	2b0d      	cmp	r3, #13
 800422c:	d110      	bne.n	8004250 <ring_read_line+0x80>
 800422e:	4b1a      	ldr	r3, [pc, #104]	@ (8004298 <ring_read_line+0xc8>)
 8004230:	781b      	ldrb	r3, [r3, #0]
 8004232:	3b01      	subs	r3, #1
 8004234:	b2da      	uxtb	r2, r3
 8004236:	4b18      	ldr	r3, [pc, #96]	@ (8004298 <ring_read_line+0xc8>)
 8004238:	701a      	strb	r2, [r3, #0]
 800423a:	68fa      	ldr	r2, [r7, #12]
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	429a      	cmp	r2, r3
 8004240:	d204      	bcs.n	800424c <ring_read_line+0x7c>
 8004242:	687a      	ldr	r2, [r7, #4]
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	18d3      	adds	r3, r2, r3
 8004248:	2200      	movs	r2, #0
 800424a:	701a      	strb	r2, [r3, #0]
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	e01e      	b.n	800428e <ring_read_line+0xbe>
        if (n+1<dstlen) dst[n++]=c;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	3301      	adds	r3, #1
 8004254:	683a      	ldr	r2, [r7, #0]
 8004256:	429a      	cmp	r2, r3
 8004258:	d908      	bls.n	800426c <ring_read_line+0x9c>
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	1c5a      	adds	r2, r3, #1
 800425e:	60fa      	str	r2, [r7, #12]
 8004260:	687a      	ldr	r2, [r7, #4]
 8004262:	18d3      	adds	r3, r2, r3
 8004264:	220b      	movs	r2, #11
 8004266:	18ba      	adds	r2, r7, r2
 8004268:	7812      	ldrb	r2, [r2, #0]
 800426a:	701a      	strb	r2, [r3, #0]
    while (count>0u){
 800426c:	4b0d      	ldr	r3, [pc, #52]	@ (80042a4 <ring_read_line+0xd4>)
 800426e:	781b      	ldrb	r3, [r3, #0]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d1c1      	bne.n	80041f8 <ring_read_line+0x28>
    }
    lines=0u; if (n<dstlen) dst[n]='\0'; return (int)n;
 8004274:	4b08      	ldr	r3, [pc, #32]	@ (8004298 <ring_read_line+0xc8>)
 8004276:	2200      	movs	r2, #0
 8004278:	701a      	strb	r2, [r3, #0]
 800427a:	68fa      	ldr	r2, [r7, #12]
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	429a      	cmp	r2, r3
 8004280:	d204      	bcs.n	800428c <ring_read_line+0xbc>
 8004282:	687a      	ldr	r2, [r7, #4]
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	18d3      	adds	r3, r2, r3
 8004288:	2200      	movs	r2, #0
 800428a:	701a      	strb	r2, [r3, #0]
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	0018      	movs	r0, r3
 8004290:	46bd      	mov	sp, r7
 8004292:	b005      	add	sp, #20
 8004294:	bd90      	pop	{r4, r7, pc}
 8004296:	46c0      	nop			@ (mov r8, r8)
 8004298:	200003cb 	.word	0x200003cb
 800429c:	200003c9 	.word	0x200003c9
 80042a0:	200002c8 	.word	0x200002c8
 80042a4:	200003ca 	.word	0x200003ca

080042a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b082      	sub	sp, #8
 80042ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042ae:	4b0f      	ldr	r3, [pc, #60]	@ (80042ec <HAL_MspInit+0x44>)
 80042b0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80042b2:	4b0e      	ldr	r3, [pc, #56]	@ (80042ec <HAL_MspInit+0x44>)
 80042b4:	2101      	movs	r1, #1
 80042b6:	430a      	orrs	r2, r1
 80042b8:	641a      	str	r2, [r3, #64]	@ 0x40
 80042ba:	4b0c      	ldr	r3, [pc, #48]	@ (80042ec <HAL_MspInit+0x44>)
 80042bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042be:	2201      	movs	r2, #1
 80042c0:	4013      	ands	r3, r2
 80042c2:	607b      	str	r3, [r7, #4]
 80042c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80042c6:	4b09      	ldr	r3, [pc, #36]	@ (80042ec <HAL_MspInit+0x44>)
 80042c8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80042ca:	4b08      	ldr	r3, [pc, #32]	@ (80042ec <HAL_MspInit+0x44>)
 80042cc:	2180      	movs	r1, #128	@ 0x80
 80042ce:	0549      	lsls	r1, r1, #21
 80042d0:	430a      	orrs	r2, r1
 80042d2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80042d4:	4b05      	ldr	r3, [pc, #20]	@ (80042ec <HAL_MspInit+0x44>)
 80042d6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80042d8:	2380      	movs	r3, #128	@ 0x80
 80042da:	055b      	lsls	r3, r3, #21
 80042dc:	4013      	ands	r3, r2
 80042de:	603b      	str	r3, [r7, #0]
 80042e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80042e2:	46c0      	nop			@ (mov r8, r8)
 80042e4:	46bd      	mov	sp, r7
 80042e6:	b002      	add	sp, #8
 80042e8:	bd80      	pop	{r7, pc}
 80042ea:	46c0      	nop			@ (mov r8, r8)
 80042ec:	40021000 	.word	0x40021000

080042f0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80042f0:	b590      	push	{r4, r7, lr}
 80042f2:	b08b      	sub	sp, #44	@ 0x2c
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042f8:	2414      	movs	r4, #20
 80042fa:	193b      	adds	r3, r7, r4
 80042fc:	0018      	movs	r0, r3
 80042fe:	2314      	movs	r3, #20
 8004300:	001a      	movs	r2, r3
 8004302:	2100      	movs	r1, #0
 8004304:	f004 fe4c 	bl	8008fa0 <memset>
  if(hspi->Instance==SPI1)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a2c      	ldr	r2, [pc, #176]	@ (80043c0 <HAL_SPI_MspInit+0xd0>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d151      	bne.n	80043b6 <HAL_SPI_MspInit+0xc6>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004312:	4b2c      	ldr	r3, [pc, #176]	@ (80043c4 <HAL_SPI_MspInit+0xd4>)
 8004314:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004316:	4b2b      	ldr	r3, [pc, #172]	@ (80043c4 <HAL_SPI_MspInit+0xd4>)
 8004318:	2180      	movs	r1, #128	@ 0x80
 800431a:	0149      	lsls	r1, r1, #5
 800431c:	430a      	orrs	r2, r1
 800431e:	641a      	str	r2, [r3, #64]	@ 0x40
 8004320:	4b28      	ldr	r3, [pc, #160]	@ (80043c4 <HAL_SPI_MspInit+0xd4>)
 8004322:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004324:	2380      	movs	r3, #128	@ 0x80
 8004326:	015b      	lsls	r3, r3, #5
 8004328:	4013      	ands	r3, r2
 800432a:	613b      	str	r3, [r7, #16]
 800432c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800432e:	4b25      	ldr	r3, [pc, #148]	@ (80043c4 <HAL_SPI_MspInit+0xd4>)
 8004330:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004332:	4b24      	ldr	r3, [pc, #144]	@ (80043c4 <HAL_SPI_MspInit+0xd4>)
 8004334:	2101      	movs	r1, #1
 8004336:	430a      	orrs	r2, r1
 8004338:	635a      	str	r2, [r3, #52]	@ 0x34
 800433a:	4b22      	ldr	r3, [pc, #136]	@ (80043c4 <HAL_SPI_MspInit+0xd4>)
 800433c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800433e:	2201      	movs	r2, #1
 8004340:	4013      	ands	r3, r2
 8004342:	60fb      	str	r3, [r7, #12]
 8004344:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004346:	4b1f      	ldr	r3, [pc, #124]	@ (80043c4 <HAL_SPI_MspInit+0xd4>)
 8004348:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800434a:	4b1e      	ldr	r3, [pc, #120]	@ (80043c4 <HAL_SPI_MspInit+0xd4>)
 800434c:	2102      	movs	r1, #2
 800434e:	430a      	orrs	r2, r1
 8004350:	635a      	str	r2, [r3, #52]	@ 0x34
 8004352:	4b1c      	ldr	r3, [pc, #112]	@ (80043c4 <HAL_SPI_MspInit+0xd4>)
 8004354:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004356:	2202      	movs	r2, #2
 8004358:	4013      	ands	r3, r2
 800435a:	60bb      	str	r3, [r7, #8]
 800435c:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800435e:	193b      	adds	r3, r7, r4
 8004360:	22c0      	movs	r2, #192	@ 0xc0
 8004362:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004364:	193b      	adds	r3, r7, r4
 8004366:	2202      	movs	r2, #2
 8004368:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800436a:	193b      	adds	r3, r7, r4
 800436c:	2200      	movs	r2, #0
 800436e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004370:	193b      	adds	r3, r7, r4
 8004372:	2200      	movs	r2, #0
 8004374:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8004376:	193b      	adds	r3, r7, r4
 8004378:	2200      	movs	r2, #0
 800437a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800437c:	193a      	adds	r2, r7, r4
 800437e:	23a0      	movs	r3, #160	@ 0xa0
 8004380:	05db      	lsls	r3, r3, #23
 8004382:	0011      	movs	r1, r2
 8004384:	0018      	movs	r0, r3
 8004386:	f000 fd23 	bl	8004dd0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800438a:	0021      	movs	r1, r4
 800438c:	187b      	adds	r3, r7, r1
 800438e:	2208      	movs	r2, #8
 8004390:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004392:	187b      	adds	r3, r7, r1
 8004394:	2202      	movs	r2, #2
 8004396:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004398:	187b      	adds	r3, r7, r1
 800439a:	2200      	movs	r2, #0
 800439c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800439e:	187b      	adds	r3, r7, r1
 80043a0:	2200      	movs	r2, #0
 80043a2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80043a4:	187b      	adds	r3, r7, r1
 80043a6:	2200      	movs	r2, #0
 80043a8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043aa:	187b      	adds	r3, r7, r1
 80043ac:	4a06      	ldr	r2, [pc, #24]	@ (80043c8 <HAL_SPI_MspInit+0xd8>)
 80043ae:	0019      	movs	r1, r3
 80043b0:	0010      	movs	r0, r2
 80043b2:	f000 fd0d 	bl	8004dd0 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80043b6:	46c0      	nop			@ (mov r8, r8)
 80043b8:	46bd      	mov	sp, r7
 80043ba:	b00b      	add	sp, #44	@ 0x2c
 80043bc:	bd90      	pop	{r4, r7, pc}
 80043be:	46c0      	nop			@ (mov r8, r8)
 80043c0:	40013000 	.word	0x40013000
 80043c4:	40021000 	.word	0x40021000
 80043c8:	50000400 	.word	0x50000400

080043cc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80043cc:	b590      	push	{r4, r7, lr}
 80043ce:	b097      	sub	sp, #92	@ 0x5c
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043d4:	2344      	movs	r3, #68	@ 0x44
 80043d6:	18fb      	adds	r3, r7, r3
 80043d8:	0018      	movs	r0, r3
 80043da:	2314      	movs	r3, #20
 80043dc:	001a      	movs	r2, r3
 80043de:	2100      	movs	r1, #0
 80043e0:	f004 fdde 	bl	8008fa0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80043e4:	2410      	movs	r4, #16
 80043e6:	193b      	adds	r3, r7, r4
 80043e8:	0018      	movs	r0, r3
 80043ea:	2334      	movs	r3, #52	@ 0x34
 80043ec:	001a      	movs	r2, r3
 80043ee:	2100      	movs	r1, #0
 80043f0:	f004 fdd6 	bl	8008fa0 <memset>
  if(huart->Instance==USART2)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a22      	ldr	r2, [pc, #136]	@ (8004484 <HAL_UART_MspInit+0xb8>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d13e      	bne.n	800447c <HAL_UART_MspInit+0xb0>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80043fe:	193b      	adds	r3, r7, r4
 8004400:	2202      	movs	r2, #2
 8004402:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004404:	193b      	adds	r3, r7, r4
 8004406:	2200      	movs	r2, #0
 8004408:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800440a:	193b      	adds	r3, r7, r4
 800440c:	0018      	movs	r0, r3
 800440e:	f000 ff29 	bl	8005264 <HAL_RCCEx_PeriphCLKConfig>
 8004412:	1e03      	subs	r3, r0, #0
 8004414:	d001      	beq.n	800441a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004416:	f7ff fda1 	bl	8003f5c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800441a:	4b1b      	ldr	r3, [pc, #108]	@ (8004488 <HAL_UART_MspInit+0xbc>)
 800441c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800441e:	4b1a      	ldr	r3, [pc, #104]	@ (8004488 <HAL_UART_MspInit+0xbc>)
 8004420:	2180      	movs	r1, #128	@ 0x80
 8004422:	0289      	lsls	r1, r1, #10
 8004424:	430a      	orrs	r2, r1
 8004426:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004428:	4b17      	ldr	r3, [pc, #92]	@ (8004488 <HAL_UART_MspInit+0xbc>)
 800442a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800442c:	2380      	movs	r3, #128	@ 0x80
 800442e:	029b      	lsls	r3, r3, #10
 8004430:	4013      	ands	r3, r2
 8004432:	60fb      	str	r3, [r7, #12]
 8004434:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004436:	4b14      	ldr	r3, [pc, #80]	@ (8004488 <HAL_UART_MspInit+0xbc>)
 8004438:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800443a:	4b13      	ldr	r3, [pc, #76]	@ (8004488 <HAL_UART_MspInit+0xbc>)
 800443c:	2101      	movs	r1, #1
 800443e:	430a      	orrs	r2, r1
 8004440:	635a      	str	r2, [r3, #52]	@ 0x34
 8004442:	4b11      	ldr	r3, [pc, #68]	@ (8004488 <HAL_UART_MspInit+0xbc>)
 8004444:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004446:	2201      	movs	r2, #1
 8004448:	4013      	ands	r3, r2
 800444a:	60bb      	str	r3, [r7, #8]
 800444c:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 800444e:	2144      	movs	r1, #68	@ 0x44
 8004450:	187b      	adds	r3, r7, r1
 8004452:	220c      	movs	r2, #12
 8004454:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004456:	187b      	adds	r3, r7, r1
 8004458:	2202      	movs	r2, #2
 800445a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800445c:	187b      	adds	r3, r7, r1
 800445e:	2201      	movs	r2, #1
 8004460:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004462:	187b      	adds	r3, r7, r1
 8004464:	2200      	movs	r2, #0
 8004466:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8004468:	187b      	adds	r3, r7, r1
 800446a:	2201      	movs	r2, #1
 800446c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800446e:	187a      	adds	r2, r7, r1
 8004470:	23a0      	movs	r3, #160	@ 0xa0
 8004472:	05db      	lsls	r3, r3, #23
 8004474:	0011      	movs	r1, r2
 8004476:	0018      	movs	r0, r3
 8004478:	f000 fcaa 	bl	8004dd0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800447c:	46c0      	nop			@ (mov r8, r8)
 800447e:	46bd      	mov	sp, r7
 8004480:	b017      	add	sp, #92	@ 0x5c
 8004482:	bd90      	pop	{r4, r7, pc}
 8004484:	40004400 	.word	0x40004400
 8004488:	40021000 	.word	0x40021000

0800448c <HAL_TIM_PWM_MspInit>:
  * @brief TIM PWM MSP Initialization
  * @param htim_pwm: TIM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b084      	sub	sp, #16
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  if (htim_pwm->Instance == TIM14)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a0a      	ldr	r2, [pc, #40]	@ (80044c4 <HAL_TIM_PWM_MspInit+0x38>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d10d      	bne.n	80044ba <HAL_TIM_PWM_MspInit+0x2e>
  {
    __HAL_RCC_TIM14_CLK_ENABLE();
 800449e:	4b0a      	ldr	r3, [pc, #40]	@ (80044c8 <HAL_TIM_PWM_MspInit+0x3c>)
 80044a0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80044a2:	4b09      	ldr	r3, [pc, #36]	@ (80044c8 <HAL_TIM_PWM_MspInit+0x3c>)
 80044a4:	2180      	movs	r1, #128	@ 0x80
 80044a6:	0209      	lsls	r1, r1, #8
 80044a8:	430a      	orrs	r2, r1
 80044aa:	641a      	str	r2, [r3, #64]	@ 0x40
 80044ac:	4b06      	ldr	r3, [pc, #24]	@ (80044c8 <HAL_TIM_PWM_MspInit+0x3c>)
 80044ae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80044b0:	2380      	movs	r3, #128	@ 0x80
 80044b2:	021b      	lsls	r3, r3, #8
 80044b4:	4013      	ands	r3, r2
 80044b6:	60fb      	str	r3, [r7, #12]
 80044b8:	68fb      	ldr	r3, [r7, #12]
  }
}
 80044ba:	46c0      	nop			@ (mov r8, r8)
 80044bc:	46bd      	mov	sp, r7
 80044be:	b004      	add	sp, #16
 80044c0:	bd80      	pop	{r7, pc}
 80044c2:	46c0      	nop			@ (mov r8, r8)
 80044c4:	40002000 	.word	0x40002000
 80044c8:	40021000 	.word	0x40021000

080044cc <HAL_TIM_MspPostInit>:
  *        Configure GPIO for TIM14_CH1 on PA4 (MOTOR_PWM)
  * @param htim: TIM handle pointer
  * @retval None
  */
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80044cc:	b590      	push	{r4, r7, lr}
 80044ce:	b089      	sub	sp, #36	@ 0x24
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044d4:	240c      	movs	r4, #12
 80044d6:	193b      	adds	r3, r7, r4
 80044d8:	0018      	movs	r0, r3
 80044da:	2314      	movs	r3, #20
 80044dc:	001a      	movs	r2, r3
 80044de:	2100      	movs	r1, #0
 80044e0:	f004 fd5e 	bl	8008fa0 <memset>

  if (htim->Instance == TIM14)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a14      	ldr	r2, [pc, #80]	@ (800453c <HAL_TIM_MspPostInit+0x70>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d122      	bne.n	8004534 <HAL_TIM_MspPostInit+0x68>
  {
    /* Make sure GPIOA clock is enabled for PA4 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044ee:	4b14      	ldr	r3, [pc, #80]	@ (8004540 <HAL_TIM_MspPostInit+0x74>)
 80044f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80044f2:	4b13      	ldr	r3, [pc, #76]	@ (8004540 <HAL_TIM_MspPostInit+0x74>)
 80044f4:	2101      	movs	r1, #1
 80044f6:	430a      	orrs	r2, r1
 80044f8:	635a      	str	r2, [r3, #52]	@ 0x34
 80044fa:	4b11      	ldr	r3, [pc, #68]	@ (8004540 <HAL_TIM_MspPostInit+0x74>)
 80044fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044fe:	2201      	movs	r2, #1
 8004500:	4013      	ands	r3, r2
 8004502:	60bb      	str	r3, [r7, #8]
 8004504:	68bb      	ldr	r3, [r7, #8]

    /* MOTOR_PWM: PA4 -> TIM14_CH1, AF4 */
    GPIO_InitStruct.Pin = MOTOR_PWM_Pin;          // PA4
 8004506:	0021      	movs	r1, r4
 8004508:	187b      	adds	r3, r7, r1
 800450a:	2210      	movs	r2, #16
 800450c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800450e:	187b      	adds	r3, r7, r1
 8004510:	2202      	movs	r2, #2
 8004512:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004514:	187b      	adds	r3, r7, r1
 8004516:	2200      	movs	r2, #0
 8004518:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800451a:	187b      	adds	r3, r7, r1
 800451c:	2200      	movs	r2, #0
 800451e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM14;   // TIM14 CH1 alternate function
 8004520:	187b      	adds	r3, r7, r1
 8004522:	2204      	movs	r2, #4
 8004524:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(MOTOR_PWM_GPIO_Port, &GPIO_InitStruct);
 8004526:	187a      	adds	r2, r7, r1
 8004528:	23a0      	movs	r3, #160	@ 0xa0
 800452a:	05db      	lsls	r3, r3, #23
 800452c:	0011      	movs	r1, r2
 800452e:	0018      	movs	r0, r3
 8004530:	f000 fc4e 	bl	8004dd0 <HAL_GPIO_Init>
  }
}
 8004534:	46c0      	nop			@ (mov r8, r8)
 8004536:	46bd      	mov	sp, r7
 8004538:	b009      	add	sp, #36	@ 0x24
 800453a:	bd90      	pop	{r4, r7, pc}
 800453c:	40002000 	.word	0x40002000
 8004540:	40021000 	.word	0x40021000

08004544 <NMI_Handler>:

/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004548:	46c0      	nop			@ (mov r8, r8)
 800454a:	46bd      	mov	sp, r7
 800454c:	bd80      	pop	{r7, pc}

0800454e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800454e:	b580      	push	{r7, lr}
 8004550:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004552:	46c0      	nop			@ (mov r8, r8)
 8004554:	e7fd      	b.n	8004552 <HardFault_Handler+0x4>

08004556 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004556:	b580      	push	{r7, lr}
 8004558:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SVC_IRQn 0 */
  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */
  /* USER CODE END SVC_IRQn 1 */
}
 800455a:	46c0      	nop			@ (mov r8, r8)
 800455c:	46bd      	mov	sp, r7
 800455e:	bd80      	pop	{r7, pc}

08004560 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PendSV_IRQn 0 */
  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */
  /* USER CODE END PendSV_IRQn 1 */
}
 8004564:	46c0      	nop			@ (mov r8, r8)
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}

0800456a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800456a:	b580      	push	{r7, lr}
 800456c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800456e:	f000 fa69 	bl	8004a44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  /* USER CODE END SysTick_IRQn 1 */
}
 8004572:	46c0      	nop			@ (mov r8, r8)
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}

08004578 <EXTI0_1_IRQHandler>:
  *  - call HAL_GPIO_EXTI_Callback(MOTOR_ENCODER_Pin)
  *
  * This avoids any ambiguity about what the HAL helper expects.
  */
void EXTI0_1_IRQHandler(void)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b082      	sub	sp, #8
 800457c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* Encoder is on PA0 -> EXTI line 0 */
  const uint32_t line  = 0u;
 800457e:	2300      	movs	r3, #0
 8004580:	607b      	str	r3, [r7, #4]
  const uint32_t mask  = (1u << line);
 8004582:	2201      	movs	r2, #1
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	409a      	lsls	r2, r3
 8004588:	0013      	movs	r3, r2
 800458a:	603b      	str	r3, [r7, #0]

  /* Rising-edge pending? */
  if (EXTI->RPR1 & mask)
 800458c:	4b07      	ldr	r3, [pc, #28]	@ (80045ac <EXTI0_1_IRQHandler+0x34>)
 800458e:	68db      	ldr	r3, [r3, #12]
 8004590:	683a      	ldr	r2, [r7, #0]
 8004592:	4013      	ands	r3, r2
 8004594:	d005      	beq.n	80045a2 <EXTI0_1_IRQHandler+0x2a>
  {
    /* Clear pending flag */
    EXTI->RPR1 = mask;
 8004596:	4b05      	ldr	r3, [pc, #20]	@ (80045ac <EXTI0_1_IRQHandler+0x34>)
 8004598:	683a      	ldr	r2, [r7, #0]
 800459a:	60da      	str	r2, [r3, #12]

    /* Call user callback defined in main.c */
    HAL_GPIO_EXTI_Callback(MOTOR_ENCODER_Pin);
 800459c:	2001      	movs	r0, #1
 800459e:	f7ff f977 	bl	8003890 <HAL_GPIO_EXTI_Callback>
  /* USER CODE END EXTI0_1_IRQn 0 */

  /* USER CODE BEGIN EXTI0_1_IRQn 1 */
  /* nothing more to do */
  /* USER CODE END EXTI0_1_IRQn 1 */
}
 80045a2:	46c0      	nop			@ (mov r8, r8)
 80045a4:	46bd      	mov	sp, r7
 80045a6:	b002      	add	sp, #8
 80045a8:	bd80      	pop	{r7, pc}
 80045aa:	46c0      	nop			@ (mov r8, r8)
 80045ac:	40021800 	.word	0x40021800

080045b0 <EXTI2_3_IRQHandler>:
/**
  * @brief EXTI line 2 and 3 interrupts.
  * Not used in this project, left empty.
  */
void EXTI2_3_IRQHandler(void)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */
  /* USER CODE END EXTI2_3_IRQn 0 */
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */
  /* USER CODE END EXTI2_3_IRQn 1 */
}
 80045b4:	46c0      	nop			@ (mov r8, r8)
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}

080045ba <EXTI4_15_IRQHandler>:
/**
  * @brief EXTI line 4 to 15 interrupts.
  * Not used in this project, left empty.
  */
void EXTI4_15_IRQHandler(void)
{
 80045ba:	b580      	push	{r7, lr}
 80045bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */
  /* USER CODE END EXTI4_15_IRQn 0 */
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */
  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80045be:	46c0      	nop			@ (mov r8, r8)
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}

080045c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	af00      	add	r7, sp, #0
  return 1;
 80045c8:	2301      	movs	r3, #1
}
 80045ca:	0018      	movs	r0, r3
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bd80      	pop	{r7, pc}

080045d0 <_kill>:

int _kill(int pid, int sig)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b082      	sub	sp, #8
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
 80045d8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80045da:	f004 fd4d 	bl	8009078 <__errno>
 80045de:	0003      	movs	r3, r0
 80045e0:	2216      	movs	r2, #22
 80045e2:	601a      	str	r2, [r3, #0]
  return -1;
 80045e4:	2301      	movs	r3, #1
 80045e6:	425b      	negs	r3, r3
}
 80045e8:	0018      	movs	r0, r3
 80045ea:	46bd      	mov	sp, r7
 80045ec:	b002      	add	sp, #8
 80045ee:	bd80      	pop	{r7, pc}

080045f0 <_exit>:

void _exit (int status)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b082      	sub	sp, #8
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80045f8:	2301      	movs	r3, #1
 80045fa:	425a      	negs	r2, r3
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	0011      	movs	r1, r2
 8004600:	0018      	movs	r0, r3
 8004602:	f7ff ffe5 	bl	80045d0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004606:	46c0      	nop			@ (mov r8, r8)
 8004608:	e7fd      	b.n	8004606 <_exit+0x16>

0800460a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800460a:	b580      	push	{r7, lr}
 800460c:	b086      	sub	sp, #24
 800460e:	af00      	add	r7, sp, #0
 8004610:	60f8      	str	r0, [r7, #12]
 8004612:	60b9      	str	r1, [r7, #8]
 8004614:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004616:	2300      	movs	r3, #0
 8004618:	617b      	str	r3, [r7, #20]
 800461a:	e00a      	b.n	8004632 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800461c:	e000      	b.n	8004620 <_read+0x16>
 800461e:	bf00      	nop
 8004620:	0001      	movs	r1, r0
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	1c5a      	adds	r2, r3, #1
 8004626:	60ba      	str	r2, [r7, #8]
 8004628:	b2ca      	uxtb	r2, r1
 800462a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800462c:	697b      	ldr	r3, [r7, #20]
 800462e:	3301      	adds	r3, #1
 8004630:	617b      	str	r3, [r7, #20]
 8004632:	697a      	ldr	r2, [r7, #20]
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	429a      	cmp	r2, r3
 8004638:	dbf0      	blt.n	800461c <_read+0x12>
  }

  return len;
 800463a:	687b      	ldr	r3, [r7, #4]
}
 800463c:	0018      	movs	r0, r3
 800463e:	46bd      	mov	sp, r7
 8004640:	b006      	add	sp, #24
 8004642:	bd80      	pop	{r7, pc}

08004644 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b086      	sub	sp, #24
 8004648:	af00      	add	r7, sp, #0
 800464a:	60f8      	str	r0, [r7, #12]
 800464c:	60b9      	str	r1, [r7, #8]
 800464e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004650:	2300      	movs	r3, #0
 8004652:	617b      	str	r3, [r7, #20]
 8004654:	e009      	b.n	800466a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004656:	68bb      	ldr	r3, [r7, #8]
 8004658:	1c5a      	adds	r2, r3, #1
 800465a:	60ba      	str	r2, [r7, #8]
 800465c:	781b      	ldrb	r3, [r3, #0]
 800465e:	0018      	movs	r0, r3
 8004660:	f7ff fc82 	bl	8003f68 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	3301      	adds	r3, #1
 8004668:	617b      	str	r3, [r7, #20]
 800466a:	697a      	ldr	r2, [r7, #20]
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	429a      	cmp	r2, r3
 8004670:	dbf1      	blt.n	8004656 <_write+0x12>
  }
  return len;
 8004672:	687b      	ldr	r3, [r7, #4]
}
 8004674:	0018      	movs	r0, r3
 8004676:	46bd      	mov	sp, r7
 8004678:	b006      	add	sp, #24
 800467a:	bd80      	pop	{r7, pc}

0800467c <_close>:

int _close(int file)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b082      	sub	sp, #8
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004684:	2301      	movs	r3, #1
 8004686:	425b      	negs	r3, r3
}
 8004688:	0018      	movs	r0, r3
 800468a:	46bd      	mov	sp, r7
 800468c:	b002      	add	sp, #8
 800468e:	bd80      	pop	{r7, pc}

08004690 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b082      	sub	sp, #8
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
 8004698:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	2280      	movs	r2, #128	@ 0x80
 800469e:	0192      	lsls	r2, r2, #6
 80046a0:	605a      	str	r2, [r3, #4]
  return 0;
 80046a2:	2300      	movs	r3, #0
}
 80046a4:	0018      	movs	r0, r3
 80046a6:	46bd      	mov	sp, r7
 80046a8:	b002      	add	sp, #8
 80046aa:	bd80      	pop	{r7, pc}

080046ac <_isatty>:

int _isatty(int file)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b082      	sub	sp, #8
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80046b4:	2301      	movs	r3, #1
}
 80046b6:	0018      	movs	r0, r3
 80046b8:	46bd      	mov	sp, r7
 80046ba:	b002      	add	sp, #8
 80046bc:	bd80      	pop	{r7, pc}

080046be <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80046be:	b580      	push	{r7, lr}
 80046c0:	b084      	sub	sp, #16
 80046c2:	af00      	add	r7, sp, #0
 80046c4:	60f8      	str	r0, [r7, #12]
 80046c6:	60b9      	str	r1, [r7, #8]
 80046c8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80046ca:	2300      	movs	r3, #0
}
 80046cc:	0018      	movs	r0, r3
 80046ce:	46bd      	mov	sp, r7
 80046d0:	b004      	add	sp, #16
 80046d2:	bd80      	pop	{r7, pc}

080046d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b086      	sub	sp, #24
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80046dc:	4a14      	ldr	r2, [pc, #80]	@ (8004730 <_sbrk+0x5c>)
 80046de:	4b15      	ldr	r3, [pc, #84]	@ (8004734 <_sbrk+0x60>)
 80046e0:	1ad3      	subs	r3, r2, r3
 80046e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80046e8:	4b13      	ldr	r3, [pc, #76]	@ (8004738 <_sbrk+0x64>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d102      	bne.n	80046f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80046f0:	4b11      	ldr	r3, [pc, #68]	@ (8004738 <_sbrk+0x64>)
 80046f2:	4a12      	ldr	r2, [pc, #72]	@ (800473c <_sbrk+0x68>)
 80046f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80046f6:	4b10      	ldr	r3, [pc, #64]	@ (8004738 <_sbrk+0x64>)
 80046f8:	681a      	ldr	r2, [r3, #0]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	18d3      	adds	r3, r2, r3
 80046fe:	693a      	ldr	r2, [r7, #16]
 8004700:	429a      	cmp	r2, r3
 8004702:	d207      	bcs.n	8004714 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004704:	f004 fcb8 	bl	8009078 <__errno>
 8004708:	0003      	movs	r3, r0
 800470a:	220c      	movs	r2, #12
 800470c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800470e:	2301      	movs	r3, #1
 8004710:	425b      	negs	r3, r3
 8004712:	e009      	b.n	8004728 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004714:	4b08      	ldr	r3, [pc, #32]	@ (8004738 <_sbrk+0x64>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800471a:	4b07      	ldr	r3, [pc, #28]	@ (8004738 <_sbrk+0x64>)
 800471c:	681a      	ldr	r2, [r3, #0]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	18d2      	adds	r2, r2, r3
 8004722:	4b05      	ldr	r3, [pc, #20]	@ (8004738 <_sbrk+0x64>)
 8004724:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8004726:	68fb      	ldr	r3, [r7, #12]
}
 8004728:	0018      	movs	r0, r3
 800472a:	46bd      	mov	sp, r7
 800472c:	b006      	add	sp, #24
 800472e:	bd80      	pop	{r7, pc}
 8004730:	20009000 	.word	0x20009000
 8004734:	00000400 	.word	0x00000400
 8004738:	200003d0 	.word	0x200003d0
 800473c:	200005b8 	.word	0x200005b8

08004740 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004744:	46c0      	nop			@ (mov r8, r8)
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}
	...

0800474c <uart2_clear_rx_errors>:

UART_HandleTypeDef huart2;

/* --- Low-level helpers --------------------------------------------------- */
static inline void uart2_clear_rx_errors(void)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b082      	sub	sp, #8
 8004750:	af00      	add	r7, sp, #0
    uint32_t isr = USART2->ISR;
 8004752:	4b08      	ldr	r3, [pc, #32]	@ (8004774 <uart2_clear_rx_errors+0x28>)
 8004754:	69db      	ldr	r3, [r3, #28]
 8004756:	607b      	str	r3, [r7, #4]
    if (isr & (USART_ISR_ORE | USART_ISR_FE | USART_ISR_NE | USART_ISR_PE)) {
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	220f      	movs	r2, #15
 800475c:	4013      	ands	r3, r2
 800475e:	d004      	beq.n	800476a <uart2_clear_rx_errors+0x1e>
        (void)USART2->RDR; /* read clears ORE */
 8004760:	4b04      	ldr	r3, [pc, #16]	@ (8004774 <uart2_clear_rx_errors+0x28>)
 8004762:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        USART2->ICR = (USART_ICR_ORECF | USART_ICR_FECF | USART_ICR_NECF | USART_ICR_PECF);
 8004764:	4b03      	ldr	r3, [pc, #12]	@ (8004774 <uart2_clear_rx_errors+0x28>)
 8004766:	220f      	movs	r2, #15
 8004768:	621a      	str	r2, [r3, #32]
    }
}
 800476a:	46c0      	nop			@ (mov r8, r8)
 800476c:	46bd      	mov	sp, r7
 800476e:	b002      	add	sp, #8
 8004770:	bd80      	pop	{r7, pc}
 8004772:	46c0      	nop			@ (mov r8, r8)
 8004774:	40004400 	.word	0x40004400

08004778 <USR_USART2_WriteByte>:

/* Optional: direct TX putchar used by retarget.c */
void USR_USART2_WriteByte(uint8_t b)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b082      	sub	sp, #8
 800477c:	af00      	add	r7, sp, #0
 800477e:	0002      	movs	r2, r0
 8004780:	1dfb      	adds	r3, r7, #7
 8004782:	701a      	strb	r2, [r3, #0]
#ifdef USART_ISR_TXE_TXFNF
    while (!(USART2->ISR & USART_ISR_TXE_TXFNF)) { }
 8004784:	46c0      	nop			@ (mov r8, r8)
 8004786:	4b06      	ldr	r3, [pc, #24]	@ (80047a0 <USR_USART2_WriteByte+0x28>)
 8004788:	69db      	ldr	r3, [r3, #28]
 800478a:	2280      	movs	r2, #128	@ 0x80
 800478c:	4013      	ands	r3, r2
 800478e:	d0fa      	beq.n	8004786 <USR_USART2_WriteByte+0xe>
#else
    while (!(USART2->ISR & USART_ISR_TXE)) { }
#endif
    USART2->TDR = b;
 8004790:	4b03      	ldr	r3, [pc, #12]	@ (80047a0 <USR_USART2_WriteByte+0x28>)
 8004792:	1dfa      	adds	r2, r7, #7
 8004794:	7812      	ldrb	r2, [r2, #0]
 8004796:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004798:	46c0      	nop			@ (mov r8, r8)
 800479a:	46bd      	mov	sp, r7
 800479c:	b002      	add	sp, #8
 800479e:	bd80      	pop	{r7, pc}
 80047a0:	40004400 	.word	0x40004400

080047a4 <USR_USART2_UART_Init>:

/* --- Init ----------------------------------------------------------------- */
void USR_USART2_UART_Init(uint32_t baudrate)
{
 80047a4:	b590      	push	{r4, r7, lr}
 80047a6:	b08b      	sub	sp, #44	@ 0x2c
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047ac:	4b3d      	ldr	r3, [pc, #244]	@ (80048a4 <USR_USART2_UART_Init+0x100>)
 80047ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80047b0:	4b3c      	ldr	r3, [pc, #240]	@ (80048a4 <USR_USART2_UART_Init+0x100>)
 80047b2:	2101      	movs	r1, #1
 80047b4:	430a      	orrs	r2, r1
 80047b6:	635a      	str	r2, [r3, #52]	@ 0x34
 80047b8:	4b3a      	ldr	r3, [pc, #232]	@ (80048a4 <USR_USART2_UART_Init+0x100>)
 80047ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047bc:	2201      	movs	r2, #1
 80047be:	4013      	ands	r3, r2
 80047c0:	613b      	str	r3, [r7, #16]
 80047c2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_USART2_CLK_ENABLE();
 80047c4:	4b37      	ldr	r3, [pc, #220]	@ (80048a4 <USR_USART2_UART_Init+0x100>)
 80047c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80047c8:	4b36      	ldr	r3, [pc, #216]	@ (80048a4 <USR_USART2_UART_Init+0x100>)
 80047ca:	2180      	movs	r1, #128	@ 0x80
 80047cc:	0289      	lsls	r1, r1, #10
 80047ce:	430a      	orrs	r2, r1
 80047d0:	63da      	str	r2, [r3, #60]	@ 0x3c
 80047d2:	4b34      	ldr	r3, [pc, #208]	@ (80048a4 <USR_USART2_UART_Init+0x100>)
 80047d4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80047d6:	2380      	movs	r3, #128	@ 0x80
 80047d8:	029b      	lsls	r3, r3, #10
 80047da:	4013      	ands	r3, r2
 80047dc:	60fb      	str	r3, [r7, #12]
 80047de:	68fb      	ldr	r3, [r7, #12]

    /* PA2=TX, PA3=RX (AF1) */
    GPIO_InitTypeDef gpio = {0};
 80047e0:	2414      	movs	r4, #20
 80047e2:	193b      	adds	r3, r7, r4
 80047e4:	0018      	movs	r0, r3
 80047e6:	2314      	movs	r3, #20
 80047e8:	001a      	movs	r2, r3
 80047ea:	2100      	movs	r1, #0
 80047ec:	f004 fbd8 	bl	8008fa0 <memset>
    gpio.Pin       = GPIO_PIN_2 | GPIO_PIN_3;
 80047f0:	0021      	movs	r1, r4
 80047f2:	187b      	adds	r3, r7, r1
 80047f4:	220c      	movs	r2, #12
 80047f6:	601a      	str	r2, [r3, #0]
    gpio.Mode      = GPIO_MODE_AF_PP;
 80047f8:	187b      	adds	r3, r7, r1
 80047fa:	2202      	movs	r2, #2
 80047fc:	605a      	str	r2, [r3, #4]
    gpio.Pull      = GPIO_PULLUP;
 80047fe:	187b      	adds	r3, r7, r1
 8004800:	2201      	movs	r2, #1
 8004802:	609a      	str	r2, [r3, #8]
    gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 8004804:	187b      	adds	r3, r7, r1
 8004806:	2202      	movs	r2, #2
 8004808:	60da      	str	r2, [r3, #12]
    gpio.Alternate = GPIO_AF1_USART2;
 800480a:	187b      	adds	r3, r7, r1
 800480c:	2201      	movs	r2, #1
 800480e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &gpio);
 8004810:	187a      	adds	r2, r7, r1
 8004812:	23a0      	movs	r3, #160	@ 0xa0
 8004814:	05db      	lsls	r3, r3, #23
 8004816:	0011      	movs	r1, r2
 8004818:	0018      	movs	r0, r3
 800481a:	f000 fad9 	bl	8004dd0 <HAL_GPIO_Init>

    huart2.Instance            = USART2;
 800481e:	4b22      	ldr	r3, [pc, #136]	@ (80048a8 <USR_USART2_UART_Init+0x104>)
 8004820:	4a22      	ldr	r2, [pc, #136]	@ (80048ac <USR_USART2_UART_Init+0x108>)
 8004822:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate       = baudrate ? baudrate : 115200u;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d001      	beq.n	800482e <USR_USART2_UART_Init+0x8a>
 800482a:	687a      	ldr	r2, [r7, #4]
 800482c:	e001      	b.n	8004832 <USR_USART2_UART_Init+0x8e>
 800482e:	23e1      	movs	r3, #225	@ 0xe1
 8004830:	025a      	lsls	r2, r3, #9
 8004832:	4b1d      	ldr	r3, [pc, #116]	@ (80048a8 <USR_USART2_UART_Init+0x104>)
 8004834:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength     = UART_WORDLENGTH_8B;
 8004836:	4b1c      	ldr	r3, [pc, #112]	@ (80048a8 <USR_USART2_UART_Init+0x104>)
 8004838:	2200      	movs	r2, #0
 800483a:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits       = UART_STOPBITS_1;
 800483c:	4b1a      	ldr	r3, [pc, #104]	@ (80048a8 <USR_USART2_UART_Init+0x104>)
 800483e:	2200      	movs	r2, #0
 8004840:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity         = UART_PARITY_NONE;
 8004842:	4b19      	ldr	r3, [pc, #100]	@ (80048a8 <USR_USART2_UART_Init+0x104>)
 8004844:	2200      	movs	r2, #0
 8004846:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode           = UART_MODE_TX_RX;
 8004848:	4b17      	ldr	r3, [pc, #92]	@ (80048a8 <USR_USART2_UART_Init+0x104>)
 800484a:	220c      	movs	r2, #12
 800484c:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl      = UART_HWCONTROL_NONE;
 800484e:	4b16      	ldr	r3, [pc, #88]	@ (80048a8 <USR_USART2_UART_Init+0x104>)
 8004850:	2200      	movs	r2, #0
 8004852:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling   = UART_OVERSAMPLING_16;
 8004854:	4b14      	ldr	r3, [pc, #80]	@ (80048a8 <USR_USART2_UART_Init+0x104>)
 8004856:	2200      	movs	r2, #0
 8004858:	61da      	str	r2, [r3, #28]
#ifdef UART_ONE_BIT_SAMPLE_DISABLE
    huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800485a:	4b13      	ldr	r3, [pc, #76]	@ (80048a8 <USR_USART2_UART_Init+0x104>)
 800485c:	2200      	movs	r2, #0
 800485e:	621a      	str	r2, [r3, #32]
#endif
    huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004860:	4b11      	ldr	r3, [pc, #68]	@ (80048a8 <USR_USART2_UART_Init+0x104>)
 8004862:	2200      	movs	r2, #0
 8004864:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_UART_Init(&huart2) != HAL_OK) {
 8004866:	4b10      	ldr	r3, [pc, #64]	@ (80048a8 <USR_USART2_UART_Init+0x104>)
 8004868:	0018      	movs	r0, r3
 800486a:	f002 fb8b 	bl	8006f84 <HAL_UART_Init>
 800486e:	1e03      	subs	r3, r0, #0
 8004870:	d001      	beq.n	8004876 <USR_USART2_UART_Init+0xd2>
        Error_Handler();
 8004872:	f7ff fb73 	bl	8003f5c <Error_Handler>

    /* Enable RXNE/RXFNE interrupt so we never miss bytes */
#ifdef UART_IT_RXNE_RXFNE
    __HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE_RXFNE);
#else
    __HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
 8004876:	4b0c      	ldr	r3, [pc, #48]	@ (80048a8 <USR_USART2_UART_Init+0x104>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	681a      	ldr	r2, [r3, #0]
 800487c:	4b0a      	ldr	r3, [pc, #40]	@ (80048a8 <USR_USART2_UART_Init+0x104>)
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	2120      	movs	r1, #32
 8004882:	430a      	orrs	r2, r1
 8004884:	601a      	str	r2, [r3, #0]
    /* NVIC */
#ifdef USART2_LPUART2_IRQn
    HAL_NVIC_SetPriority(USART2_LPUART2_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART2_LPUART2_IRQn);
#else
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004886:	2200      	movs	r2, #0
 8004888:	2100      	movs	r1, #0
 800488a:	201c      	movs	r0, #28
 800488c:	f000 f9a2 	bl	8004bd4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004890:	201c      	movs	r0, #28
 8004892:	f000 f9b4 	bl	8004bfe <HAL_NVIC_EnableIRQ>
#endif

    uart2_clear_rx_errors();
 8004896:	f7ff ff59 	bl	800474c <uart2_clear_rx_errors>
}
 800489a:	46c0      	nop			@ (mov r8, r8)
 800489c:	46bd      	mov	sp, r7
 800489e:	b00b      	add	sp, #44	@ 0x2c
 80048a0:	bd90      	pop	{r4, r7, pc}
 80048a2:	46c0      	nop			@ (mov r8, r8)
 80048a4:	40021000 	.word	0x40021000
 80048a8:	200003d4 	.word	0x200003d4
 80048ac:	40004400 	.word	0x40004400

080048b0 <usart2_rx_drain>:

/* --- IRQ handler: drain RX FIFO fast and push to ring -------------------- */
static inline void usart2_rx_drain(void)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b082      	sub	sp, #8
 80048b4:	af00      	add	r7, sp, #0
    for (;;)
    {
#ifdef USART_ISR_RXNE_RXFNE
        if (!(USART2->ISR & USART_ISR_RXNE_RXFNE)) break;
 80048b6:	4b0a      	ldr	r3, [pc, #40]	@ (80048e0 <usart2_rx_drain+0x30>)
 80048b8:	69db      	ldr	r3, [r3, #28]
 80048ba:	2220      	movs	r2, #32
 80048bc:	4013      	ands	r3, r2
 80048be:	d009      	beq.n	80048d4 <usart2_rx_drain+0x24>
#else
        if (!(USART2->ISR & USART_ISR_RXNE)) break;
#endif
        uint8_t b = (uint8_t)USART2->RDR;
 80048c0:	4b07      	ldr	r3, [pc, #28]	@ (80048e0 <usart2_rx_drain+0x30>)
 80048c2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80048c4:	1dfb      	adds	r3, r7, #7
 80048c6:	701a      	strb	r2, [r3, #0]
        ring_add((char)b);              /* push immediately; ring handles CR/LF/backspace */
 80048c8:	1dfb      	adds	r3, r7, #7
 80048ca:	781b      	ldrb	r3, [r3, #0]
 80048cc:	0018      	movs	r0, r3
 80048ce:	f7ff fbf1 	bl	80040b4 <ring_add>
    {
 80048d2:	e7f0      	b.n	80048b6 <usart2_rx_drain+0x6>
        if (!(USART2->ISR & USART_ISR_RXNE_RXFNE)) break;
 80048d4:	46c0      	nop			@ (mov r8, r8)
    }
}
 80048d6:	46c0      	nop			@ (mov r8, r8)
 80048d8:	46bd      	mov	sp, r7
 80048da:	b002      	add	sp, #8
 80048dc:	bd80      	pop	{r7, pc}
 80048de:	46c0      	nop			@ (mov r8, r8)
 80048e0:	40004400 	.word	0x40004400

080048e4 <USART2_IRQHandler>:
#ifdef USART2_LPUART2_IRQn
void USART2_LPUART2_IRQHandler(void)
#else
void USART2_IRQHandler(void)
#endif
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	af00      	add	r7, sp, #0
    /* RX data ready? Drain all */
    usart2_rx_drain();
 80048e8:	f7ff ffe2 	bl	80048b0 <usart2_rx_drain>

    /* Errors? Clear and keep going */
    uart2_clear_rx_errors();
 80048ec:	f7ff ff2e 	bl	800474c <uart2_clear_rx_errors>

    /* Let HAL clear any other flags it expects */
    HAL_UART_IRQHandler(&huart2);
 80048f0:	4b03      	ldr	r3, [pc, #12]	@ (8004900 <USART2_IRQHandler+0x1c>)
 80048f2:	0018      	movs	r0, r3
 80048f4:	f002 fb9c 	bl	8007030 <HAL_UART_IRQHandler>
}
 80048f8:	46c0      	nop			@ (mov r8, r8)
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bd80      	pop	{r7, pc}
 80048fe:	46c0      	nop			@ (mov r8, r8)
 8004900:	200003d4 	.word	0x200003d4

08004904 <MX_USART2_UART_Init>:

/* CubeMX-compat wrapper so main.c can call MX_USART2_UART_Init()
 * without depending on generated usart.c. This delegates to our
 * robust USR_USART2_UART_Init and sets up the ring retarget. */
void MX_USART2_UART_Init(void)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	af00      	add	r7, sp, #0
    /* Ensure system clock is configured (optional if already done) */
    /* USR_SystemClock_Config(); */ /* leave to main if needed */
    USR_USART2_UART_Init(115200u);
 8004908:	23e1      	movs	r3, #225	@ 0xe1
 800490a:	025b      	lsls	r3, r3, #9
 800490c:	0018      	movs	r0, r3
 800490e:	f7ff ff49 	bl	80047a4 <USR_USART2_UART_Init>
    ring_init();
 8004912:	f7ff fb59 	bl	8003fc8 <ring_init>
}
 8004916:	46c0      	nop			@ (mov r8, r8)
 8004918:	46bd      	mov	sp, r7
 800491a:	bd80      	pop	{r7, pc}

0800491c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800491c:	480d      	ldr	r0, [pc, #52]	@ (8004954 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800491e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8004920:	f7ff ff0e 	bl	8004740 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004924:	480c      	ldr	r0, [pc, #48]	@ (8004958 <LoopForever+0x6>)
  ldr r1, =_edata
 8004926:	490d      	ldr	r1, [pc, #52]	@ (800495c <LoopForever+0xa>)
  ldr r2, =_sidata
 8004928:	4a0d      	ldr	r2, [pc, #52]	@ (8004960 <LoopForever+0xe>)
  movs r3, #0
 800492a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800492c:	e002      	b.n	8004934 <LoopCopyDataInit>

0800492e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800492e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004930:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004932:	3304      	adds	r3, #4

08004934 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004934:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004936:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004938:	d3f9      	bcc.n	800492e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800493a:	4a0a      	ldr	r2, [pc, #40]	@ (8004964 <LoopForever+0x12>)
  ldr r4, =_ebss
 800493c:	4c0a      	ldr	r4, [pc, #40]	@ (8004968 <LoopForever+0x16>)
  movs r3, #0
 800493e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004940:	e001      	b.n	8004946 <LoopFillZerobss>

08004942 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004942:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004944:	3204      	adds	r2, #4

08004946 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004946:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004948:	d3fb      	bcc.n	8004942 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800494a:	f004 fb9b 	bl	8009084 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800494e:	f7ff fa37 	bl	8003dc0 <main>

08004952 <LoopForever>:

LoopForever:
  b LoopForever
 8004952:	e7fe      	b.n	8004952 <LoopForever>
  ldr   r0, =_estack
 8004954:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8004958:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800495c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8004960:	0800b728 	.word	0x0800b728
  ldr r2, =_sbss
 8004964:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8004968:	200005b8 	.word	0x200005b8

0800496c <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800496c:	e7fe      	b.n	800496c <ADC1_COMP_IRQHandler>
	...

08004970 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b082      	sub	sp, #8
 8004974:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004976:	1dfb      	adds	r3, r7, #7
 8004978:	2200      	movs	r2, #0
 800497a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800497c:	4b0b      	ldr	r3, [pc, #44]	@ (80049ac <HAL_Init+0x3c>)
 800497e:	681a      	ldr	r2, [r3, #0]
 8004980:	4b0a      	ldr	r3, [pc, #40]	@ (80049ac <HAL_Init+0x3c>)
 8004982:	2180      	movs	r1, #128	@ 0x80
 8004984:	0049      	lsls	r1, r1, #1
 8004986:	430a      	orrs	r2, r1
 8004988:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800498a:	2000      	movs	r0, #0
 800498c:	f000 f810 	bl	80049b0 <HAL_InitTick>
 8004990:	1e03      	subs	r3, r0, #0
 8004992:	d003      	beq.n	800499c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8004994:	1dfb      	adds	r3, r7, #7
 8004996:	2201      	movs	r2, #1
 8004998:	701a      	strb	r2, [r3, #0]
 800499a:	e001      	b.n	80049a0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800499c:	f7ff fc84 	bl	80042a8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80049a0:	1dfb      	adds	r3, r7, #7
 80049a2:	781b      	ldrb	r3, [r3, #0]
}
 80049a4:	0018      	movs	r0, r3
 80049a6:	46bd      	mov	sp, r7
 80049a8:	b002      	add	sp, #8
 80049aa:	bd80      	pop	{r7, pc}
 80049ac:	40022000 	.word	0x40022000

080049b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80049b0:	b590      	push	{r4, r7, lr}
 80049b2:	b085      	sub	sp, #20
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80049b8:	230f      	movs	r3, #15
 80049ba:	18fb      	adds	r3, r7, r3
 80049bc:	2200      	movs	r2, #0
 80049be:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80049c0:	4b1d      	ldr	r3, [pc, #116]	@ (8004a38 <HAL_InitTick+0x88>)
 80049c2:	781b      	ldrb	r3, [r3, #0]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d02b      	beq.n	8004a20 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80049c8:	4b1c      	ldr	r3, [pc, #112]	@ (8004a3c <HAL_InitTick+0x8c>)
 80049ca:	681c      	ldr	r4, [r3, #0]
 80049cc:	4b1a      	ldr	r3, [pc, #104]	@ (8004a38 <HAL_InitTick+0x88>)
 80049ce:	781b      	ldrb	r3, [r3, #0]
 80049d0:	0019      	movs	r1, r3
 80049d2:	23fa      	movs	r3, #250	@ 0xfa
 80049d4:	0098      	lsls	r0, r3, #2
 80049d6:	f7fb fbbb 	bl	8000150 <__udivsi3>
 80049da:	0003      	movs	r3, r0
 80049dc:	0019      	movs	r1, r3
 80049de:	0020      	movs	r0, r4
 80049e0:	f7fb fbb6 	bl	8000150 <__udivsi3>
 80049e4:	0003      	movs	r3, r0
 80049e6:	0018      	movs	r0, r3
 80049e8:	f000 f919 	bl	8004c1e <HAL_SYSTICK_Config>
 80049ec:	1e03      	subs	r3, r0, #0
 80049ee:	d112      	bne.n	8004a16 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2b03      	cmp	r3, #3
 80049f4:	d80a      	bhi.n	8004a0c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80049f6:	6879      	ldr	r1, [r7, #4]
 80049f8:	2301      	movs	r3, #1
 80049fa:	425b      	negs	r3, r3
 80049fc:	2200      	movs	r2, #0
 80049fe:	0018      	movs	r0, r3
 8004a00:	f000 f8e8 	bl	8004bd4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004a04:	4b0e      	ldr	r3, [pc, #56]	@ (8004a40 <HAL_InitTick+0x90>)
 8004a06:	687a      	ldr	r2, [r7, #4]
 8004a08:	601a      	str	r2, [r3, #0]
 8004a0a:	e00d      	b.n	8004a28 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8004a0c:	230f      	movs	r3, #15
 8004a0e:	18fb      	adds	r3, r7, r3
 8004a10:	2201      	movs	r2, #1
 8004a12:	701a      	strb	r2, [r3, #0]
 8004a14:	e008      	b.n	8004a28 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004a16:	230f      	movs	r3, #15
 8004a18:	18fb      	adds	r3, r7, r3
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	701a      	strb	r2, [r3, #0]
 8004a1e:	e003      	b.n	8004a28 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004a20:	230f      	movs	r3, #15
 8004a22:	18fb      	adds	r3, r7, r3
 8004a24:	2201      	movs	r2, #1
 8004a26:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8004a28:	230f      	movs	r3, #15
 8004a2a:	18fb      	adds	r3, r7, r3
 8004a2c:	781b      	ldrb	r3, [r3, #0]
}
 8004a2e:	0018      	movs	r0, r3
 8004a30:	46bd      	mov	sp, r7
 8004a32:	b005      	add	sp, #20
 8004a34:	bd90      	pop	{r4, r7, pc}
 8004a36:	46c0      	nop			@ (mov r8, r8)
 8004a38:	2000000c 	.word	0x2000000c
 8004a3c:	20000004 	.word	0x20000004
 8004a40:	20000008 	.word	0x20000008

08004a44 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004a48:	4b05      	ldr	r3, [pc, #20]	@ (8004a60 <HAL_IncTick+0x1c>)
 8004a4a:	781b      	ldrb	r3, [r3, #0]
 8004a4c:	001a      	movs	r2, r3
 8004a4e:	4b05      	ldr	r3, [pc, #20]	@ (8004a64 <HAL_IncTick+0x20>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	18d2      	adds	r2, r2, r3
 8004a54:	4b03      	ldr	r3, [pc, #12]	@ (8004a64 <HAL_IncTick+0x20>)
 8004a56:	601a      	str	r2, [r3, #0]
}
 8004a58:	46c0      	nop			@ (mov r8, r8)
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bd80      	pop	{r7, pc}
 8004a5e:	46c0      	nop			@ (mov r8, r8)
 8004a60:	2000000c 	.word	0x2000000c
 8004a64:	20000468 	.word	0x20000468

08004a68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	af00      	add	r7, sp, #0
  return uwTick;
 8004a6c:	4b02      	ldr	r3, [pc, #8]	@ (8004a78 <HAL_GetTick+0x10>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
}
 8004a70:	0018      	movs	r0, r3
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}
 8004a76:	46c0      	nop			@ (mov r8, r8)
 8004a78:	20000468 	.word	0x20000468

08004a7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b082      	sub	sp, #8
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	0002      	movs	r2, r0
 8004a84:	1dfb      	adds	r3, r7, #7
 8004a86:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004a88:	1dfb      	adds	r3, r7, #7
 8004a8a:	781b      	ldrb	r3, [r3, #0]
 8004a8c:	2b7f      	cmp	r3, #127	@ 0x7f
 8004a8e:	d809      	bhi.n	8004aa4 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a90:	1dfb      	adds	r3, r7, #7
 8004a92:	781b      	ldrb	r3, [r3, #0]
 8004a94:	001a      	movs	r2, r3
 8004a96:	231f      	movs	r3, #31
 8004a98:	401a      	ands	r2, r3
 8004a9a:	4b04      	ldr	r3, [pc, #16]	@ (8004aac <__NVIC_EnableIRQ+0x30>)
 8004a9c:	2101      	movs	r1, #1
 8004a9e:	4091      	lsls	r1, r2
 8004aa0:	000a      	movs	r2, r1
 8004aa2:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8004aa4:	46c0      	nop			@ (mov r8, r8)
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	b002      	add	sp, #8
 8004aaa:	bd80      	pop	{r7, pc}
 8004aac:	e000e100 	.word	0xe000e100

08004ab0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004ab0:	b590      	push	{r4, r7, lr}
 8004ab2:	b083      	sub	sp, #12
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	0002      	movs	r2, r0
 8004ab8:	6039      	str	r1, [r7, #0]
 8004aba:	1dfb      	adds	r3, r7, #7
 8004abc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004abe:	1dfb      	adds	r3, r7, #7
 8004ac0:	781b      	ldrb	r3, [r3, #0]
 8004ac2:	2b7f      	cmp	r3, #127	@ 0x7f
 8004ac4:	d828      	bhi.n	8004b18 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004ac6:	4a2f      	ldr	r2, [pc, #188]	@ (8004b84 <__NVIC_SetPriority+0xd4>)
 8004ac8:	1dfb      	adds	r3, r7, #7
 8004aca:	781b      	ldrb	r3, [r3, #0]
 8004acc:	b25b      	sxtb	r3, r3
 8004ace:	089b      	lsrs	r3, r3, #2
 8004ad0:	33c0      	adds	r3, #192	@ 0xc0
 8004ad2:	009b      	lsls	r3, r3, #2
 8004ad4:	589b      	ldr	r3, [r3, r2]
 8004ad6:	1dfa      	adds	r2, r7, #7
 8004ad8:	7812      	ldrb	r2, [r2, #0]
 8004ada:	0011      	movs	r1, r2
 8004adc:	2203      	movs	r2, #3
 8004ade:	400a      	ands	r2, r1
 8004ae0:	00d2      	lsls	r2, r2, #3
 8004ae2:	21ff      	movs	r1, #255	@ 0xff
 8004ae4:	4091      	lsls	r1, r2
 8004ae6:	000a      	movs	r2, r1
 8004ae8:	43d2      	mvns	r2, r2
 8004aea:	401a      	ands	r2, r3
 8004aec:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	019b      	lsls	r3, r3, #6
 8004af2:	22ff      	movs	r2, #255	@ 0xff
 8004af4:	401a      	ands	r2, r3
 8004af6:	1dfb      	adds	r3, r7, #7
 8004af8:	781b      	ldrb	r3, [r3, #0]
 8004afa:	0018      	movs	r0, r3
 8004afc:	2303      	movs	r3, #3
 8004afe:	4003      	ands	r3, r0
 8004b00:	00db      	lsls	r3, r3, #3
 8004b02:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004b04:	481f      	ldr	r0, [pc, #124]	@ (8004b84 <__NVIC_SetPriority+0xd4>)
 8004b06:	1dfb      	adds	r3, r7, #7
 8004b08:	781b      	ldrb	r3, [r3, #0]
 8004b0a:	b25b      	sxtb	r3, r3
 8004b0c:	089b      	lsrs	r3, r3, #2
 8004b0e:	430a      	orrs	r2, r1
 8004b10:	33c0      	adds	r3, #192	@ 0xc0
 8004b12:	009b      	lsls	r3, r3, #2
 8004b14:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004b16:	e031      	b.n	8004b7c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004b18:	4a1b      	ldr	r2, [pc, #108]	@ (8004b88 <__NVIC_SetPriority+0xd8>)
 8004b1a:	1dfb      	adds	r3, r7, #7
 8004b1c:	781b      	ldrb	r3, [r3, #0]
 8004b1e:	0019      	movs	r1, r3
 8004b20:	230f      	movs	r3, #15
 8004b22:	400b      	ands	r3, r1
 8004b24:	3b08      	subs	r3, #8
 8004b26:	089b      	lsrs	r3, r3, #2
 8004b28:	3306      	adds	r3, #6
 8004b2a:	009b      	lsls	r3, r3, #2
 8004b2c:	18d3      	adds	r3, r2, r3
 8004b2e:	3304      	adds	r3, #4
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	1dfa      	adds	r2, r7, #7
 8004b34:	7812      	ldrb	r2, [r2, #0]
 8004b36:	0011      	movs	r1, r2
 8004b38:	2203      	movs	r2, #3
 8004b3a:	400a      	ands	r2, r1
 8004b3c:	00d2      	lsls	r2, r2, #3
 8004b3e:	21ff      	movs	r1, #255	@ 0xff
 8004b40:	4091      	lsls	r1, r2
 8004b42:	000a      	movs	r2, r1
 8004b44:	43d2      	mvns	r2, r2
 8004b46:	401a      	ands	r2, r3
 8004b48:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	019b      	lsls	r3, r3, #6
 8004b4e:	22ff      	movs	r2, #255	@ 0xff
 8004b50:	401a      	ands	r2, r3
 8004b52:	1dfb      	adds	r3, r7, #7
 8004b54:	781b      	ldrb	r3, [r3, #0]
 8004b56:	0018      	movs	r0, r3
 8004b58:	2303      	movs	r3, #3
 8004b5a:	4003      	ands	r3, r0
 8004b5c:	00db      	lsls	r3, r3, #3
 8004b5e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004b60:	4809      	ldr	r0, [pc, #36]	@ (8004b88 <__NVIC_SetPriority+0xd8>)
 8004b62:	1dfb      	adds	r3, r7, #7
 8004b64:	781b      	ldrb	r3, [r3, #0]
 8004b66:	001c      	movs	r4, r3
 8004b68:	230f      	movs	r3, #15
 8004b6a:	4023      	ands	r3, r4
 8004b6c:	3b08      	subs	r3, #8
 8004b6e:	089b      	lsrs	r3, r3, #2
 8004b70:	430a      	orrs	r2, r1
 8004b72:	3306      	adds	r3, #6
 8004b74:	009b      	lsls	r3, r3, #2
 8004b76:	18c3      	adds	r3, r0, r3
 8004b78:	3304      	adds	r3, #4
 8004b7a:	601a      	str	r2, [r3, #0]
}
 8004b7c:	46c0      	nop			@ (mov r8, r8)
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	b003      	add	sp, #12
 8004b82:	bd90      	pop	{r4, r7, pc}
 8004b84:	e000e100 	.word	0xe000e100
 8004b88:	e000ed00 	.word	0xe000ed00

08004b8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b082      	sub	sp, #8
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	1e5a      	subs	r2, r3, #1
 8004b98:	2380      	movs	r3, #128	@ 0x80
 8004b9a:	045b      	lsls	r3, r3, #17
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d301      	bcc.n	8004ba4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	e010      	b.n	8004bc6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004ba4:	4b0a      	ldr	r3, [pc, #40]	@ (8004bd0 <SysTick_Config+0x44>)
 8004ba6:	687a      	ldr	r2, [r7, #4]
 8004ba8:	3a01      	subs	r2, #1
 8004baa:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004bac:	2301      	movs	r3, #1
 8004bae:	425b      	negs	r3, r3
 8004bb0:	2103      	movs	r1, #3
 8004bb2:	0018      	movs	r0, r3
 8004bb4:	f7ff ff7c 	bl	8004ab0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004bb8:	4b05      	ldr	r3, [pc, #20]	@ (8004bd0 <SysTick_Config+0x44>)
 8004bba:	2200      	movs	r2, #0
 8004bbc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004bbe:	4b04      	ldr	r3, [pc, #16]	@ (8004bd0 <SysTick_Config+0x44>)
 8004bc0:	2207      	movs	r2, #7
 8004bc2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004bc4:	2300      	movs	r3, #0
}
 8004bc6:	0018      	movs	r0, r3
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	b002      	add	sp, #8
 8004bcc:	bd80      	pop	{r7, pc}
 8004bce:	46c0      	nop			@ (mov r8, r8)
 8004bd0:	e000e010 	.word	0xe000e010

08004bd4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b084      	sub	sp, #16
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	60b9      	str	r1, [r7, #8]
 8004bdc:	607a      	str	r2, [r7, #4]
 8004bde:	210f      	movs	r1, #15
 8004be0:	187b      	adds	r3, r7, r1
 8004be2:	1c02      	adds	r2, r0, #0
 8004be4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8004be6:	68ba      	ldr	r2, [r7, #8]
 8004be8:	187b      	adds	r3, r7, r1
 8004bea:	781b      	ldrb	r3, [r3, #0]
 8004bec:	b25b      	sxtb	r3, r3
 8004bee:	0011      	movs	r1, r2
 8004bf0:	0018      	movs	r0, r3
 8004bf2:	f7ff ff5d 	bl	8004ab0 <__NVIC_SetPriority>
}
 8004bf6:	46c0      	nop			@ (mov r8, r8)
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	b004      	add	sp, #16
 8004bfc:	bd80      	pop	{r7, pc}

08004bfe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004bfe:	b580      	push	{r7, lr}
 8004c00:	b082      	sub	sp, #8
 8004c02:	af00      	add	r7, sp, #0
 8004c04:	0002      	movs	r2, r0
 8004c06:	1dfb      	adds	r3, r7, #7
 8004c08:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004c0a:	1dfb      	adds	r3, r7, #7
 8004c0c:	781b      	ldrb	r3, [r3, #0]
 8004c0e:	b25b      	sxtb	r3, r3
 8004c10:	0018      	movs	r0, r3
 8004c12:	f7ff ff33 	bl	8004a7c <__NVIC_EnableIRQ>
}
 8004c16:	46c0      	nop			@ (mov r8, r8)
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	b002      	add	sp, #8
 8004c1c:	bd80      	pop	{r7, pc}

08004c1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004c1e:	b580      	push	{r7, lr}
 8004c20:	b082      	sub	sp, #8
 8004c22:	af00      	add	r7, sp, #0
 8004c24:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	0018      	movs	r0, r3
 8004c2a:	f7ff ffaf 	bl	8004b8c <SysTick_Config>
 8004c2e:	0003      	movs	r3, r0
}
 8004c30:	0018      	movs	r0, r3
 8004c32:	46bd      	mov	sp, r7
 8004c34:	b002      	add	sp, #8
 8004c36:	bd80      	pop	{r7, pc}

08004c38 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b082      	sub	sp, #8
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d101      	bne.n	8004c4a <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8004c46:	2301      	movs	r3, #1
 8004c48:	e050      	b.n	8004cec <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2225      	movs	r2, #37	@ 0x25
 8004c4e:	5c9b      	ldrb	r3, [r3, r2]
 8004c50:	b2db      	uxtb	r3, r3
 8004c52:	2b02      	cmp	r3, #2
 8004c54:	d008      	beq.n	8004c68 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2204      	movs	r2, #4
 8004c5a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2224      	movs	r2, #36	@ 0x24
 8004c60:	2100      	movs	r1, #0
 8004c62:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8004c64:	2301      	movs	r3, #1
 8004c66:	e041      	b.n	8004cec <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	681a      	ldr	r2, [r3, #0]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	210e      	movs	r1, #14
 8004c74:	438a      	bics	r2, r1
 8004c76:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c7c:	681a      	ldr	r2, [r3, #0]
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c82:	491c      	ldr	r1, [pc, #112]	@ (8004cf4 <HAL_DMA_Abort+0xbc>)
 8004c84:	400a      	ands	r2, r1
 8004c86:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	681a      	ldr	r2, [r3, #0]
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	2101      	movs	r1, #1
 8004c94:	438a      	bics	r2, r1
 8004c96:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8004c98:	4b17      	ldr	r3, [pc, #92]	@ (8004cf8 <HAL_DMA_Abort+0xc0>)
 8004c9a:	6859      	ldr	r1, [r3, #4]
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ca0:	221c      	movs	r2, #28
 8004ca2:	4013      	ands	r3, r2
 8004ca4:	2201      	movs	r2, #1
 8004ca6:	409a      	lsls	r2, r3
 8004ca8:	4b13      	ldr	r3, [pc, #76]	@ (8004cf8 <HAL_DMA_Abort+0xc0>)
 8004caa:	430a      	orrs	r2, r1
 8004cac:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004cb2:	687a      	ldr	r2, [r7, #4]
 8004cb4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004cb6:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d00c      	beq.n	8004cda <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cc4:	681a      	ldr	r2, [r3, #0]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cca:	490a      	ldr	r1, [pc, #40]	@ (8004cf4 <HAL_DMA_Abort+0xbc>)
 8004ccc:	400a      	ands	r2, r1
 8004cce:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cd4:	687a      	ldr	r2, [r7, #4]
 8004cd6:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8004cd8:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2225      	movs	r2, #37	@ 0x25
 8004cde:	2101      	movs	r1, #1
 8004ce0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2224      	movs	r2, #36	@ 0x24
 8004ce6:	2100      	movs	r1, #0
 8004ce8:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8004cea:	2300      	movs	r3, #0
}
 8004cec:	0018      	movs	r0, r3
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	b002      	add	sp, #8
 8004cf2:	bd80      	pop	{r7, pc}
 8004cf4:	fffffeff 	.word	0xfffffeff
 8004cf8:	40020000 	.word	0x40020000

08004cfc <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b084      	sub	sp, #16
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d04:	210f      	movs	r1, #15
 8004d06:	187b      	adds	r3, r7, r1
 8004d08:	2200      	movs	r2, #0
 8004d0a:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2225      	movs	r2, #37	@ 0x25
 8004d10:	5c9b      	ldrb	r3, [r3, r2]
 8004d12:	b2db      	uxtb	r3, r3
 8004d14:	2b02      	cmp	r3, #2
 8004d16:	d006      	beq.n	8004d26 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2204      	movs	r2, #4
 8004d1c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004d1e:	187b      	adds	r3, r7, r1
 8004d20:	2201      	movs	r2, #1
 8004d22:	701a      	strb	r2, [r3, #0]
 8004d24:	e049      	b.n	8004dba <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	681a      	ldr	r2, [r3, #0]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	210e      	movs	r1, #14
 8004d32:	438a      	bics	r2, r1
 8004d34:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	681a      	ldr	r2, [r3, #0]
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	2101      	movs	r1, #1
 8004d42:	438a      	bics	r2, r1
 8004d44:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d4a:	681a      	ldr	r2, [r3, #0]
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d50:	491d      	ldr	r1, [pc, #116]	@ (8004dc8 <HAL_DMA_Abort_IT+0xcc>)
 8004d52:	400a      	ands	r2, r1
 8004d54:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8004d56:	4b1d      	ldr	r3, [pc, #116]	@ (8004dcc <HAL_DMA_Abort_IT+0xd0>)
 8004d58:	6859      	ldr	r1, [r3, #4]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d5e:	221c      	movs	r2, #28
 8004d60:	4013      	ands	r3, r2
 8004d62:	2201      	movs	r2, #1
 8004d64:	409a      	lsls	r2, r3
 8004d66:	4b19      	ldr	r3, [pc, #100]	@ (8004dcc <HAL_DMA_Abort_IT+0xd0>)
 8004d68:	430a      	orrs	r2, r1
 8004d6a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d70:	687a      	ldr	r2, [r7, #4]
 8004d72:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004d74:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d00c      	beq.n	8004d98 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d82:	681a      	ldr	r2, [r3, #0]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d88:	490f      	ldr	r1, [pc, #60]	@ (8004dc8 <HAL_DMA_Abort_IT+0xcc>)
 8004d8a:	400a      	ands	r2, r1
 8004d8c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d92:	687a      	ldr	r2, [r7, #4]
 8004d94:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8004d96:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2225      	movs	r2, #37	@ 0x25
 8004d9c:	2101      	movs	r1, #1
 8004d9e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2224      	movs	r2, #36	@ 0x24
 8004da4:	2100      	movs	r1, #0
 8004da6:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d004      	beq.n	8004dba <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004db4:	687a      	ldr	r2, [r7, #4]
 8004db6:	0010      	movs	r0, r2
 8004db8:	4798      	blx	r3
    }
  }
  return status;
 8004dba:	230f      	movs	r3, #15
 8004dbc:	18fb      	adds	r3, r7, r3
 8004dbe:	781b      	ldrb	r3, [r3, #0]
}
 8004dc0:	0018      	movs	r0, r3
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	b004      	add	sp, #16
 8004dc6:	bd80      	pop	{r7, pc}
 8004dc8:	fffffeff 	.word	0xfffffeff
 8004dcc:	40020000 	.word	0x40020000

08004dd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b086      	sub	sp, #24
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
 8004dd8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004dda:	2300      	movs	r3, #0
 8004ddc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004dde:	e147      	b.n	8005070 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	2101      	movs	r1, #1
 8004de6:	697a      	ldr	r2, [r7, #20]
 8004de8:	4091      	lsls	r1, r2
 8004dea:	000a      	movs	r2, r1
 8004dec:	4013      	ands	r3, r2
 8004dee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d100      	bne.n	8004df8 <HAL_GPIO_Init+0x28>
 8004df6:	e138      	b.n	800506a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	685b      	ldr	r3, [r3, #4]
 8004dfc:	2203      	movs	r2, #3
 8004dfe:	4013      	ands	r3, r2
 8004e00:	2b01      	cmp	r3, #1
 8004e02:	d005      	beq.n	8004e10 <HAL_GPIO_Init+0x40>
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	2203      	movs	r2, #3
 8004e0a:	4013      	ands	r3, r2
 8004e0c:	2b02      	cmp	r3, #2
 8004e0e:	d130      	bne.n	8004e72 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	689b      	ldr	r3, [r3, #8]
 8004e14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	005b      	lsls	r3, r3, #1
 8004e1a:	2203      	movs	r2, #3
 8004e1c:	409a      	lsls	r2, r3
 8004e1e:	0013      	movs	r3, r2
 8004e20:	43da      	mvns	r2, r3
 8004e22:	693b      	ldr	r3, [r7, #16]
 8004e24:	4013      	ands	r3, r2
 8004e26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	68da      	ldr	r2, [r3, #12]
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	005b      	lsls	r3, r3, #1
 8004e30:	409a      	lsls	r2, r3
 8004e32:	0013      	movs	r3, r2
 8004e34:	693a      	ldr	r2, [r7, #16]
 8004e36:	4313      	orrs	r3, r2
 8004e38:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	693a      	ldr	r2, [r7, #16]
 8004e3e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	685b      	ldr	r3, [r3, #4]
 8004e44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004e46:	2201      	movs	r2, #1
 8004e48:	697b      	ldr	r3, [r7, #20]
 8004e4a:	409a      	lsls	r2, r3
 8004e4c:	0013      	movs	r3, r2
 8004e4e:	43da      	mvns	r2, r3
 8004e50:	693b      	ldr	r3, [r7, #16]
 8004e52:	4013      	ands	r3, r2
 8004e54:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	091b      	lsrs	r3, r3, #4
 8004e5c:	2201      	movs	r2, #1
 8004e5e:	401a      	ands	r2, r3
 8004e60:	697b      	ldr	r3, [r7, #20]
 8004e62:	409a      	lsls	r2, r3
 8004e64:	0013      	movs	r3, r2
 8004e66:	693a      	ldr	r2, [r7, #16]
 8004e68:	4313      	orrs	r3, r2
 8004e6a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	693a      	ldr	r2, [r7, #16]
 8004e70:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	2203      	movs	r2, #3
 8004e78:	4013      	ands	r3, r2
 8004e7a:	2b03      	cmp	r3, #3
 8004e7c:	d017      	beq.n	8004eae <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	68db      	ldr	r3, [r3, #12]
 8004e82:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004e84:	697b      	ldr	r3, [r7, #20]
 8004e86:	005b      	lsls	r3, r3, #1
 8004e88:	2203      	movs	r2, #3
 8004e8a:	409a      	lsls	r2, r3
 8004e8c:	0013      	movs	r3, r2
 8004e8e:	43da      	mvns	r2, r3
 8004e90:	693b      	ldr	r3, [r7, #16]
 8004e92:	4013      	ands	r3, r2
 8004e94:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	689a      	ldr	r2, [r3, #8]
 8004e9a:	697b      	ldr	r3, [r7, #20]
 8004e9c:	005b      	lsls	r3, r3, #1
 8004e9e:	409a      	lsls	r2, r3
 8004ea0:	0013      	movs	r3, r2
 8004ea2:	693a      	ldr	r2, [r7, #16]
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	693a      	ldr	r2, [r7, #16]
 8004eac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	2203      	movs	r2, #3
 8004eb4:	4013      	ands	r3, r2
 8004eb6:	2b02      	cmp	r3, #2
 8004eb8:	d123      	bne.n	8004f02 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004eba:	697b      	ldr	r3, [r7, #20]
 8004ebc:	08da      	lsrs	r2, r3, #3
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	3208      	adds	r2, #8
 8004ec2:	0092      	lsls	r2, r2, #2
 8004ec4:	58d3      	ldr	r3, [r2, r3]
 8004ec6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004ec8:	697b      	ldr	r3, [r7, #20]
 8004eca:	2207      	movs	r2, #7
 8004ecc:	4013      	ands	r3, r2
 8004ece:	009b      	lsls	r3, r3, #2
 8004ed0:	220f      	movs	r2, #15
 8004ed2:	409a      	lsls	r2, r3
 8004ed4:	0013      	movs	r3, r2
 8004ed6:	43da      	mvns	r2, r3
 8004ed8:	693b      	ldr	r3, [r7, #16]
 8004eda:	4013      	ands	r3, r2
 8004edc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	691a      	ldr	r2, [r3, #16]
 8004ee2:	697b      	ldr	r3, [r7, #20]
 8004ee4:	2107      	movs	r1, #7
 8004ee6:	400b      	ands	r3, r1
 8004ee8:	009b      	lsls	r3, r3, #2
 8004eea:	409a      	lsls	r2, r3
 8004eec:	0013      	movs	r3, r2
 8004eee:	693a      	ldr	r2, [r7, #16]
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	08da      	lsrs	r2, r3, #3
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	3208      	adds	r2, #8
 8004efc:	0092      	lsls	r2, r2, #2
 8004efe:	6939      	ldr	r1, [r7, #16]
 8004f00:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004f08:	697b      	ldr	r3, [r7, #20]
 8004f0a:	005b      	lsls	r3, r3, #1
 8004f0c:	2203      	movs	r2, #3
 8004f0e:	409a      	lsls	r2, r3
 8004f10:	0013      	movs	r3, r2
 8004f12:	43da      	mvns	r2, r3
 8004f14:	693b      	ldr	r3, [r7, #16]
 8004f16:	4013      	ands	r3, r2
 8004f18:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	685b      	ldr	r3, [r3, #4]
 8004f1e:	2203      	movs	r2, #3
 8004f20:	401a      	ands	r2, r3
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	005b      	lsls	r3, r3, #1
 8004f26:	409a      	lsls	r2, r3
 8004f28:	0013      	movs	r3, r2
 8004f2a:	693a      	ldr	r2, [r7, #16]
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	693a      	ldr	r2, [r7, #16]
 8004f34:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	685a      	ldr	r2, [r3, #4]
 8004f3a:	23c0      	movs	r3, #192	@ 0xc0
 8004f3c:	029b      	lsls	r3, r3, #10
 8004f3e:	4013      	ands	r3, r2
 8004f40:	d100      	bne.n	8004f44 <HAL_GPIO_Init+0x174>
 8004f42:	e092      	b.n	800506a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8004f44:	4a50      	ldr	r2, [pc, #320]	@ (8005088 <HAL_GPIO_Init+0x2b8>)
 8004f46:	697b      	ldr	r3, [r7, #20]
 8004f48:	089b      	lsrs	r3, r3, #2
 8004f4a:	3318      	adds	r3, #24
 8004f4c:	009b      	lsls	r3, r3, #2
 8004f4e:	589b      	ldr	r3, [r3, r2]
 8004f50:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8004f52:	697b      	ldr	r3, [r7, #20]
 8004f54:	2203      	movs	r2, #3
 8004f56:	4013      	ands	r3, r2
 8004f58:	00db      	lsls	r3, r3, #3
 8004f5a:	220f      	movs	r2, #15
 8004f5c:	409a      	lsls	r2, r3
 8004f5e:	0013      	movs	r3, r2
 8004f60:	43da      	mvns	r2, r3
 8004f62:	693b      	ldr	r3, [r7, #16]
 8004f64:	4013      	ands	r3, r2
 8004f66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8004f68:	687a      	ldr	r2, [r7, #4]
 8004f6a:	23a0      	movs	r3, #160	@ 0xa0
 8004f6c:	05db      	lsls	r3, r3, #23
 8004f6e:	429a      	cmp	r2, r3
 8004f70:	d013      	beq.n	8004f9a <HAL_GPIO_Init+0x1ca>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	4a45      	ldr	r2, [pc, #276]	@ (800508c <HAL_GPIO_Init+0x2bc>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d00d      	beq.n	8004f96 <HAL_GPIO_Init+0x1c6>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	4a44      	ldr	r2, [pc, #272]	@ (8005090 <HAL_GPIO_Init+0x2c0>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d007      	beq.n	8004f92 <HAL_GPIO_Init+0x1c2>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	4a43      	ldr	r2, [pc, #268]	@ (8005094 <HAL_GPIO_Init+0x2c4>)
 8004f86:	4293      	cmp	r3, r2
 8004f88:	d101      	bne.n	8004f8e <HAL_GPIO_Init+0x1be>
 8004f8a:	2303      	movs	r3, #3
 8004f8c:	e006      	b.n	8004f9c <HAL_GPIO_Init+0x1cc>
 8004f8e:	2305      	movs	r3, #5
 8004f90:	e004      	b.n	8004f9c <HAL_GPIO_Init+0x1cc>
 8004f92:	2302      	movs	r3, #2
 8004f94:	e002      	b.n	8004f9c <HAL_GPIO_Init+0x1cc>
 8004f96:	2301      	movs	r3, #1
 8004f98:	e000      	b.n	8004f9c <HAL_GPIO_Init+0x1cc>
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	697a      	ldr	r2, [r7, #20]
 8004f9e:	2103      	movs	r1, #3
 8004fa0:	400a      	ands	r2, r1
 8004fa2:	00d2      	lsls	r2, r2, #3
 8004fa4:	4093      	lsls	r3, r2
 8004fa6:	693a      	ldr	r2, [r7, #16]
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8004fac:	4936      	ldr	r1, [pc, #216]	@ (8005088 <HAL_GPIO_Init+0x2b8>)
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	089b      	lsrs	r3, r3, #2
 8004fb2:	3318      	adds	r3, #24
 8004fb4:	009b      	lsls	r3, r3, #2
 8004fb6:	693a      	ldr	r2, [r7, #16]
 8004fb8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004fba:	4b33      	ldr	r3, [pc, #204]	@ (8005088 <HAL_GPIO_Init+0x2b8>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	43da      	mvns	r2, r3
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	4013      	ands	r3, r2
 8004fc8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	685a      	ldr	r2, [r3, #4]
 8004fce:	2380      	movs	r3, #128	@ 0x80
 8004fd0:	035b      	lsls	r3, r3, #13
 8004fd2:	4013      	ands	r3, r2
 8004fd4:	d003      	beq.n	8004fde <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8004fd6:	693a      	ldr	r2, [r7, #16]
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004fde:	4b2a      	ldr	r3, [pc, #168]	@ (8005088 <HAL_GPIO_Init+0x2b8>)
 8004fe0:	693a      	ldr	r2, [r7, #16]
 8004fe2:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8004fe4:	4b28      	ldr	r3, [pc, #160]	@ (8005088 <HAL_GPIO_Init+0x2b8>)
 8004fe6:	685b      	ldr	r3, [r3, #4]
 8004fe8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	43da      	mvns	r2, r3
 8004fee:	693b      	ldr	r3, [r7, #16]
 8004ff0:	4013      	ands	r3, r2
 8004ff2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	685a      	ldr	r2, [r3, #4]
 8004ff8:	2380      	movs	r3, #128	@ 0x80
 8004ffa:	039b      	lsls	r3, r3, #14
 8004ffc:	4013      	ands	r3, r2
 8004ffe:	d003      	beq.n	8005008 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8005000:	693a      	ldr	r2, [r7, #16]
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	4313      	orrs	r3, r2
 8005006:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005008:	4b1f      	ldr	r3, [pc, #124]	@ (8005088 <HAL_GPIO_Init+0x2b8>)
 800500a:	693a      	ldr	r2, [r7, #16]
 800500c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800500e:	4a1e      	ldr	r2, [pc, #120]	@ (8005088 <HAL_GPIO_Init+0x2b8>)
 8005010:	2384      	movs	r3, #132	@ 0x84
 8005012:	58d3      	ldr	r3, [r2, r3]
 8005014:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	43da      	mvns	r2, r3
 800501a:	693b      	ldr	r3, [r7, #16]
 800501c:	4013      	ands	r3, r2
 800501e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	685a      	ldr	r2, [r3, #4]
 8005024:	2380      	movs	r3, #128	@ 0x80
 8005026:	029b      	lsls	r3, r3, #10
 8005028:	4013      	ands	r3, r2
 800502a:	d003      	beq.n	8005034 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800502c:	693a      	ldr	r2, [r7, #16]
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	4313      	orrs	r3, r2
 8005032:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005034:	4914      	ldr	r1, [pc, #80]	@ (8005088 <HAL_GPIO_Init+0x2b8>)
 8005036:	2284      	movs	r2, #132	@ 0x84
 8005038:	693b      	ldr	r3, [r7, #16]
 800503a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800503c:	4a12      	ldr	r2, [pc, #72]	@ (8005088 <HAL_GPIO_Init+0x2b8>)
 800503e:	2380      	movs	r3, #128	@ 0x80
 8005040:	58d3      	ldr	r3, [r2, r3]
 8005042:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	43da      	mvns	r2, r3
 8005048:	693b      	ldr	r3, [r7, #16]
 800504a:	4013      	ands	r3, r2
 800504c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	685a      	ldr	r2, [r3, #4]
 8005052:	2380      	movs	r3, #128	@ 0x80
 8005054:	025b      	lsls	r3, r3, #9
 8005056:	4013      	ands	r3, r2
 8005058:	d003      	beq.n	8005062 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800505a:	693a      	ldr	r2, [r7, #16]
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	4313      	orrs	r3, r2
 8005060:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005062:	4909      	ldr	r1, [pc, #36]	@ (8005088 <HAL_GPIO_Init+0x2b8>)
 8005064:	2280      	movs	r2, #128	@ 0x80
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800506a:	697b      	ldr	r3, [r7, #20]
 800506c:	3301      	adds	r3, #1
 800506e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	681a      	ldr	r2, [r3, #0]
 8005074:	697b      	ldr	r3, [r7, #20]
 8005076:	40da      	lsrs	r2, r3
 8005078:	1e13      	subs	r3, r2, #0
 800507a:	d000      	beq.n	800507e <HAL_GPIO_Init+0x2ae>
 800507c:	e6b0      	b.n	8004de0 <HAL_GPIO_Init+0x10>
  }
}
 800507e:	46c0      	nop			@ (mov r8, r8)
 8005080:	46c0      	nop			@ (mov r8, r8)
 8005082:	46bd      	mov	sp, r7
 8005084:	b006      	add	sp, #24
 8005086:	bd80      	pop	{r7, pc}
 8005088:	40021800 	.word	0x40021800
 800508c:	50000400 	.word	0x50000400
 8005090:	50000800 	.word	0x50000800
 8005094:	50000c00 	.word	0x50000c00

08005098 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b082      	sub	sp, #8
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
 80050a0:	0008      	movs	r0, r1
 80050a2:	0011      	movs	r1, r2
 80050a4:	1cbb      	adds	r3, r7, #2
 80050a6:	1c02      	adds	r2, r0, #0
 80050a8:	801a      	strh	r2, [r3, #0]
 80050aa:	1c7b      	adds	r3, r7, #1
 80050ac:	1c0a      	adds	r2, r1, #0
 80050ae:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80050b0:	1c7b      	adds	r3, r7, #1
 80050b2:	781b      	ldrb	r3, [r3, #0]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d004      	beq.n	80050c2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80050b8:	1cbb      	adds	r3, r7, #2
 80050ba:	881a      	ldrh	r2, [r3, #0]
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80050c0:	e003      	b.n	80050ca <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80050c2:	1cbb      	adds	r3, r7, #2
 80050c4:	881a      	ldrh	r2, [r3, #0]
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80050ca:	46c0      	nop			@ (mov r8, r8)
 80050cc:	46bd      	mov	sp, r7
 80050ce:	b002      	add	sp, #8
 80050d0:	bd80      	pop	{r7, pc}

080050d2 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80050d2:	b580      	push	{r7, lr}
 80050d4:	b084      	sub	sp, #16
 80050d6:	af00      	add	r7, sp, #0
 80050d8:	6078      	str	r0, [r7, #4]
 80050da:	000a      	movs	r2, r1
 80050dc:	1cbb      	adds	r3, r7, #2
 80050de:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	695b      	ldr	r3, [r3, #20]
 80050e4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80050e6:	1cbb      	adds	r3, r7, #2
 80050e8:	881b      	ldrh	r3, [r3, #0]
 80050ea:	68fa      	ldr	r2, [r7, #12]
 80050ec:	4013      	ands	r3, r2
 80050ee:	041a      	lsls	r2, r3, #16
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	43db      	mvns	r3, r3
 80050f4:	1cb9      	adds	r1, r7, #2
 80050f6:	8809      	ldrh	r1, [r1, #0]
 80050f8:	400b      	ands	r3, r1
 80050fa:	431a      	orrs	r2, r3
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	619a      	str	r2, [r3, #24]
}
 8005100:	46c0      	nop			@ (mov r8, r8)
 8005102:	46bd      	mov	sp, r7
 8005104:	b004      	add	sp, #16
 8005106:	bd80      	pop	{r7, pc}

08005108 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800510c:	4b03      	ldr	r3, [pc, #12]	@ (800511c <LL_RCC_GetAPB1Prescaler+0x14>)
 800510e:	689a      	ldr	r2, [r3, #8]
 8005110:	23e0      	movs	r3, #224	@ 0xe0
 8005112:	01db      	lsls	r3, r3, #7
 8005114:	4013      	ands	r3, r2
}
 8005116:	0018      	movs	r0, r3
 8005118:	46bd      	mov	sp, r7
 800511a:	bd80      	pop	{r7, pc}
 800511c:	40021000 	.word	0x40021000

08005120 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b086      	sub	sp, #24
 8005124:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005126:	4b3c      	ldr	r3, [pc, #240]	@ (8005218 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005128:	689b      	ldr	r3, [r3, #8]
 800512a:	2238      	movs	r2, #56	@ 0x38
 800512c:	4013      	ands	r3, r2
 800512e:	d10f      	bne.n	8005150 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8005130:	4b39      	ldr	r3, [pc, #228]	@ (8005218 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	0adb      	lsrs	r3, r3, #11
 8005136:	2207      	movs	r2, #7
 8005138:	4013      	ands	r3, r2
 800513a:	2201      	movs	r2, #1
 800513c:	409a      	lsls	r2, r3
 800513e:	0013      	movs	r3, r2
 8005140:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8005142:	6839      	ldr	r1, [r7, #0]
 8005144:	4835      	ldr	r0, [pc, #212]	@ (800521c <HAL_RCC_GetSysClockFreq+0xfc>)
 8005146:	f7fb f803 	bl	8000150 <__udivsi3>
 800514a:	0003      	movs	r3, r0
 800514c:	613b      	str	r3, [r7, #16]
 800514e:	e05d      	b.n	800520c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005150:	4b31      	ldr	r3, [pc, #196]	@ (8005218 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005152:	689b      	ldr	r3, [r3, #8]
 8005154:	2238      	movs	r2, #56	@ 0x38
 8005156:	4013      	ands	r3, r2
 8005158:	2b08      	cmp	r3, #8
 800515a:	d102      	bne.n	8005162 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800515c:	4b30      	ldr	r3, [pc, #192]	@ (8005220 <HAL_RCC_GetSysClockFreq+0x100>)
 800515e:	613b      	str	r3, [r7, #16]
 8005160:	e054      	b.n	800520c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005162:	4b2d      	ldr	r3, [pc, #180]	@ (8005218 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005164:	689b      	ldr	r3, [r3, #8]
 8005166:	2238      	movs	r2, #56	@ 0x38
 8005168:	4013      	ands	r3, r2
 800516a:	2b10      	cmp	r3, #16
 800516c:	d138      	bne.n	80051e0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800516e:	4b2a      	ldr	r3, [pc, #168]	@ (8005218 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005170:	68db      	ldr	r3, [r3, #12]
 8005172:	2203      	movs	r2, #3
 8005174:	4013      	ands	r3, r2
 8005176:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005178:	4b27      	ldr	r3, [pc, #156]	@ (8005218 <HAL_RCC_GetSysClockFreq+0xf8>)
 800517a:	68db      	ldr	r3, [r3, #12]
 800517c:	091b      	lsrs	r3, r3, #4
 800517e:	2207      	movs	r2, #7
 8005180:	4013      	ands	r3, r2
 8005182:	3301      	adds	r3, #1
 8005184:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2b03      	cmp	r3, #3
 800518a:	d10d      	bne.n	80051a8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800518c:	68b9      	ldr	r1, [r7, #8]
 800518e:	4824      	ldr	r0, [pc, #144]	@ (8005220 <HAL_RCC_GetSysClockFreq+0x100>)
 8005190:	f7fa ffde 	bl	8000150 <__udivsi3>
 8005194:	0003      	movs	r3, r0
 8005196:	0019      	movs	r1, r3
 8005198:	4b1f      	ldr	r3, [pc, #124]	@ (8005218 <HAL_RCC_GetSysClockFreq+0xf8>)
 800519a:	68db      	ldr	r3, [r3, #12]
 800519c:	0a1b      	lsrs	r3, r3, #8
 800519e:	227f      	movs	r2, #127	@ 0x7f
 80051a0:	4013      	ands	r3, r2
 80051a2:	434b      	muls	r3, r1
 80051a4:	617b      	str	r3, [r7, #20]
        break;
 80051a6:	e00d      	b.n	80051c4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80051a8:	68b9      	ldr	r1, [r7, #8]
 80051aa:	481c      	ldr	r0, [pc, #112]	@ (800521c <HAL_RCC_GetSysClockFreq+0xfc>)
 80051ac:	f7fa ffd0 	bl	8000150 <__udivsi3>
 80051b0:	0003      	movs	r3, r0
 80051b2:	0019      	movs	r1, r3
 80051b4:	4b18      	ldr	r3, [pc, #96]	@ (8005218 <HAL_RCC_GetSysClockFreq+0xf8>)
 80051b6:	68db      	ldr	r3, [r3, #12]
 80051b8:	0a1b      	lsrs	r3, r3, #8
 80051ba:	227f      	movs	r2, #127	@ 0x7f
 80051bc:	4013      	ands	r3, r2
 80051be:	434b      	muls	r3, r1
 80051c0:	617b      	str	r3, [r7, #20]
        break;
 80051c2:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80051c4:	4b14      	ldr	r3, [pc, #80]	@ (8005218 <HAL_RCC_GetSysClockFreq+0xf8>)
 80051c6:	68db      	ldr	r3, [r3, #12]
 80051c8:	0f5b      	lsrs	r3, r3, #29
 80051ca:	2207      	movs	r2, #7
 80051cc:	4013      	ands	r3, r2
 80051ce:	3301      	adds	r3, #1
 80051d0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80051d2:	6879      	ldr	r1, [r7, #4]
 80051d4:	6978      	ldr	r0, [r7, #20]
 80051d6:	f7fa ffbb 	bl	8000150 <__udivsi3>
 80051da:	0003      	movs	r3, r0
 80051dc:	613b      	str	r3, [r7, #16]
 80051de:	e015      	b.n	800520c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80051e0:	4b0d      	ldr	r3, [pc, #52]	@ (8005218 <HAL_RCC_GetSysClockFreq+0xf8>)
 80051e2:	689b      	ldr	r3, [r3, #8]
 80051e4:	2238      	movs	r2, #56	@ 0x38
 80051e6:	4013      	ands	r3, r2
 80051e8:	2b20      	cmp	r3, #32
 80051ea:	d103      	bne.n	80051f4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80051ec:	2380      	movs	r3, #128	@ 0x80
 80051ee:	021b      	lsls	r3, r3, #8
 80051f0:	613b      	str	r3, [r7, #16]
 80051f2:	e00b      	b.n	800520c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80051f4:	4b08      	ldr	r3, [pc, #32]	@ (8005218 <HAL_RCC_GetSysClockFreq+0xf8>)
 80051f6:	689b      	ldr	r3, [r3, #8]
 80051f8:	2238      	movs	r2, #56	@ 0x38
 80051fa:	4013      	ands	r3, r2
 80051fc:	2b18      	cmp	r3, #24
 80051fe:	d103      	bne.n	8005208 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8005200:	23fa      	movs	r3, #250	@ 0xfa
 8005202:	01db      	lsls	r3, r3, #7
 8005204:	613b      	str	r3, [r7, #16]
 8005206:	e001      	b.n	800520c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8005208:	2300      	movs	r3, #0
 800520a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800520c:	693b      	ldr	r3, [r7, #16]
}
 800520e:	0018      	movs	r0, r3
 8005210:	46bd      	mov	sp, r7
 8005212:	b006      	add	sp, #24
 8005214:	bd80      	pop	{r7, pc}
 8005216:	46c0      	nop			@ (mov r8, r8)
 8005218:	40021000 	.word	0x40021000
 800521c:	00f42400 	.word	0x00f42400
 8005220:	007a1200 	.word	0x007a1200

08005224 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005228:	4b02      	ldr	r3, [pc, #8]	@ (8005234 <HAL_RCC_GetHCLKFreq+0x10>)
 800522a:	681b      	ldr	r3, [r3, #0]
}
 800522c:	0018      	movs	r0, r3
 800522e:	46bd      	mov	sp, r7
 8005230:	bd80      	pop	{r7, pc}
 8005232:	46c0      	nop			@ (mov r8, r8)
 8005234:	20000004 	.word	0x20000004

08005238 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005238:	b5b0      	push	{r4, r5, r7, lr}
 800523a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800523c:	f7ff fff2 	bl	8005224 <HAL_RCC_GetHCLKFreq>
 8005240:	0004      	movs	r4, r0
 8005242:	f7ff ff61 	bl	8005108 <LL_RCC_GetAPB1Prescaler>
 8005246:	0003      	movs	r3, r0
 8005248:	0b1a      	lsrs	r2, r3, #12
 800524a:	4b05      	ldr	r3, [pc, #20]	@ (8005260 <HAL_RCC_GetPCLK1Freq+0x28>)
 800524c:	0092      	lsls	r2, r2, #2
 800524e:	58d3      	ldr	r3, [r2, r3]
 8005250:	221f      	movs	r2, #31
 8005252:	4013      	ands	r3, r2
 8005254:	40dc      	lsrs	r4, r3
 8005256:	0023      	movs	r3, r4
}
 8005258:	0018      	movs	r0, r3
 800525a:	46bd      	mov	sp, r7
 800525c:	bdb0      	pop	{r4, r5, r7, pc}
 800525e:	46c0      	nop			@ (mov r8, r8)
 8005260:	0800b318 	.word	0x0800b318

08005264 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b086      	sub	sp, #24
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800526c:	2313      	movs	r3, #19
 800526e:	18fb      	adds	r3, r7, r3
 8005270:	2200      	movs	r2, #0
 8005272:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005274:	2312      	movs	r3, #18
 8005276:	18fb      	adds	r3, r7, r3
 8005278:	2200      	movs	r2, #0
 800527a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681a      	ldr	r2, [r3, #0]
 8005280:	2380      	movs	r3, #128	@ 0x80
 8005282:	029b      	lsls	r3, r3, #10
 8005284:	4013      	ands	r3, r2
 8005286:	d100      	bne.n	800528a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8005288:	e0a3      	b.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800528a:	2011      	movs	r0, #17
 800528c:	183b      	adds	r3, r7, r0
 800528e:	2200      	movs	r2, #0
 8005290:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005292:	4bc3      	ldr	r3, [pc, #780]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005294:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005296:	2380      	movs	r3, #128	@ 0x80
 8005298:	055b      	lsls	r3, r3, #21
 800529a:	4013      	ands	r3, r2
 800529c:	d110      	bne.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800529e:	4bc0      	ldr	r3, [pc, #768]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80052a0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80052a2:	4bbf      	ldr	r3, [pc, #764]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80052a4:	2180      	movs	r1, #128	@ 0x80
 80052a6:	0549      	lsls	r1, r1, #21
 80052a8:	430a      	orrs	r2, r1
 80052aa:	63da      	str	r2, [r3, #60]	@ 0x3c
 80052ac:	4bbc      	ldr	r3, [pc, #752]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80052ae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80052b0:	2380      	movs	r3, #128	@ 0x80
 80052b2:	055b      	lsls	r3, r3, #21
 80052b4:	4013      	ands	r3, r2
 80052b6:	60bb      	str	r3, [r7, #8]
 80052b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80052ba:	183b      	adds	r3, r7, r0
 80052bc:	2201      	movs	r2, #1
 80052be:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80052c0:	4bb8      	ldr	r3, [pc, #736]	@ (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80052c2:	681a      	ldr	r2, [r3, #0]
 80052c4:	4bb7      	ldr	r3, [pc, #732]	@ (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80052c6:	2180      	movs	r1, #128	@ 0x80
 80052c8:	0049      	lsls	r1, r1, #1
 80052ca:	430a      	orrs	r2, r1
 80052cc:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80052ce:	f7ff fbcb 	bl	8004a68 <HAL_GetTick>
 80052d2:	0003      	movs	r3, r0
 80052d4:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80052d6:	e00b      	b.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052d8:	f7ff fbc6 	bl	8004a68 <HAL_GetTick>
 80052dc:	0002      	movs	r2, r0
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	1ad3      	subs	r3, r2, r3
 80052e2:	2b02      	cmp	r3, #2
 80052e4:	d904      	bls.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80052e6:	2313      	movs	r3, #19
 80052e8:	18fb      	adds	r3, r7, r3
 80052ea:	2203      	movs	r2, #3
 80052ec:	701a      	strb	r2, [r3, #0]
        break;
 80052ee:	e005      	b.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80052f0:	4bac      	ldr	r3, [pc, #688]	@ (80055a4 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80052f2:	681a      	ldr	r2, [r3, #0]
 80052f4:	2380      	movs	r3, #128	@ 0x80
 80052f6:	005b      	lsls	r3, r3, #1
 80052f8:	4013      	ands	r3, r2
 80052fa:	d0ed      	beq.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80052fc:	2313      	movs	r3, #19
 80052fe:	18fb      	adds	r3, r7, r3
 8005300:	781b      	ldrb	r3, [r3, #0]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d154      	bne.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005306:	4ba6      	ldr	r3, [pc, #664]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005308:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800530a:	23c0      	movs	r3, #192	@ 0xc0
 800530c:	009b      	lsls	r3, r3, #2
 800530e:	4013      	ands	r3, r2
 8005310:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005312:	697b      	ldr	r3, [r7, #20]
 8005314:	2b00      	cmp	r3, #0
 8005316:	d019      	beq.n	800534c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800531c:	697a      	ldr	r2, [r7, #20]
 800531e:	429a      	cmp	r2, r3
 8005320:	d014      	beq.n	800534c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005322:	4b9f      	ldr	r3, [pc, #636]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005324:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005326:	4aa0      	ldr	r2, [pc, #640]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005328:	4013      	ands	r3, r2
 800532a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800532c:	4b9c      	ldr	r3, [pc, #624]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800532e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005330:	4b9b      	ldr	r3, [pc, #620]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005332:	2180      	movs	r1, #128	@ 0x80
 8005334:	0249      	lsls	r1, r1, #9
 8005336:	430a      	orrs	r2, r1
 8005338:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800533a:	4b99      	ldr	r3, [pc, #612]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800533c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800533e:	4b98      	ldr	r3, [pc, #608]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005340:	499a      	ldr	r1, [pc, #616]	@ (80055ac <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8005342:	400a      	ands	r2, r1
 8005344:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005346:	4b96      	ldr	r3, [pc, #600]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005348:	697a      	ldr	r2, [r7, #20]
 800534a:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800534c:	697b      	ldr	r3, [r7, #20]
 800534e:	2201      	movs	r2, #1
 8005350:	4013      	ands	r3, r2
 8005352:	d016      	beq.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005354:	f7ff fb88 	bl	8004a68 <HAL_GetTick>
 8005358:	0003      	movs	r3, r0
 800535a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800535c:	e00c      	b.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800535e:	f7ff fb83 	bl	8004a68 <HAL_GetTick>
 8005362:	0002      	movs	r2, r0
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	1ad3      	subs	r3, r2, r3
 8005368:	4a91      	ldr	r2, [pc, #580]	@ (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d904      	bls.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800536e:	2313      	movs	r3, #19
 8005370:	18fb      	adds	r3, r7, r3
 8005372:	2203      	movs	r2, #3
 8005374:	701a      	strb	r2, [r3, #0]
            break;
 8005376:	e004      	b.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005378:	4b89      	ldr	r3, [pc, #548]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800537a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800537c:	2202      	movs	r2, #2
 800537e:	4013      	ands	r3, r2
 8005380:	d0ed      	beq.n	800535e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8005382:	2313      	movs	r3, #19
 8005384:	18fb      	adds	r3, r7, r3
 8005386:	781b      	ldrb	r3, [r3, #0]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d10a      	bne.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800538c:	4b84      	ldr	r3, [pc, #528]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800538e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005390:	4a85      	ldr	r2, [pc, #532]	@ (80055a8 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005392:	4013      	ands	r3, r2
 8005394:	0019      	movs	r1, r3
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800539a:	4b81      	ldr	r3, [pc, #516]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800539c:	430a      	orrs	r2, r1
 800539e:	65da      	str	r2, [r3, #92]	@ 0x5c
 80053a0:	e00c      	b.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80053a2:	2312      	movs	r3, #18
 80053a4:	18fb      	adds	r3, r7, r3
 80053a6:	2213      	movs	r2, #19
 80053a8:	18ba      	adds	r2, r7, r2
 80053aa:	7812      	ldrb	r2, [r2, #0]
 80053ac:	701a      	strb	r2, [r3, #0]
 80053ae:	e005      	b.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053b0:	2312      	movs	r3, #18
 80053b2:	18fb      	adds	r3, r7, r3
 80053b4:	2213      	movs	r2, #19
 80053b6:	18ba      	adds	r2, r7, r2
 80053b8:	7812      	ldrb	r2, [r2, #0]
 80053ba:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80053bc:	2311      	movs	r3, #17
 80053be:	18fb      	adds	r3, r7, r3
 80053c0:	781b      	ldrb	r3, [r3, #0]
 80053c2:	2b01      	cmp	r3, #1
 80053c4:	d105      	bne.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053c6:	4b76      	ldr	r3, [pc, #472]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80053c8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80053ca:	4b75      	ldr	r3, [pc, #468]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80053cc:	4979      	ldr	r1, [pc, #484]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 80053ce:	400a      	ands	r2, r1
 80053d0:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	2201      	movs	r2, #1
 80053d8:	4013      	ands	r3, r2
 80053da:	d009      	beq.n	80053f0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80053dc:	4b70      	ldr	r3, [pc, #448]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80053de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053e0:	2203      	movs	r2, #3
 80053e2:	4393      	bics	r3, r2
 80053e4:	0019      	movs	r1, r3
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	685a      	ldr	r2, [r3, #4]
 80053ea:	4b6d      	ldr	r3, [pc, #436]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80053ec:	430a      	orrs	r2, r1
 80053ee:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	2202      	movs	r2, #2
 80053f6:	4013      	ands	r3, r2
 80053f8:	d009      	beq.n	800540e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80053fa:	4b69      	ldr	r3, [pc, #420]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80053fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053fe:	220c      	movs	r2, #12
 8005400:	4393      	bics	r3, r2
 8005402:	0019      	movs	r1, r3
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	689a      	ldr	r2, [r3, #8]
 8005408:	4b65      	ldr	r3, [pc, #404]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800540a:	430a      	orrs	r2, r1
 800540c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	2210      	movs	r2, #16
 8005414:	4013      	ands	r3, r2
 8005416:	d009      	beq.n	800542c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005418:	4b61      	ldr	r3, [pc, #388]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800541a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800541c:	4a66      	ldr	r2, [pc, #408]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 800541e:	4013      	ands	r3, r2
 8005420:	0019      	movs	r1, r3
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	68da      	ldr	r2, [r3, #12]
 8005426:	4b5e      	ldr	r3, [pc, #376]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005428:	430a      	orrs	r2, r1
 800542a:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681a      	ldr	r2, [r3, #0]
 8005430:	2380      	movs	r3, #128	@ 0x80
 8005432:	009b      	lsls	r3, r3, #2
 8005434:	4013      	ands	r3, r2
 8005436:	d009      	beq.n	800544c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005438:	4b59      	ldr	r3, [pc, #356]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800543a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800543c:	4a5f      	ldr	r2, [pc, #380]	@ (80055bc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800543e:	4013      	ands	r3, r2
 8005440:	0019      	movs	r1, r3
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	699a      	ldr	r2, [r3, #24]
 8005446:	4b56      	ldr	r3, [pc, #344]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005448:	430a      	orrs	r2, r1
 800544a:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681a      	ldr	r2, [r3, #0]
 8005450:	2380      	movs	r3, #128	@ 0x80
 8005452:	00db      	lsls	r3, r3, #3
 8005454:	4013      	ands	r3, r2
 8005456:	d009      	beq.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005458:	4b51      	ldr	r3, [pc, #324]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800545a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800545c:	4a58      	ldr	r2, [pc, #352]	@ (80055c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800545e:	4013      	ands	r3, r2
 8005460:	0019      	movs	r1, r3
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	69da      	ldr	r2, [r3, #28]
 8005466:	4b4e      	ldr	r3, [pc, #312]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005468:	430a      	orrs	r2, r1
 800546a:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	2220      	movs	r2, #32
 8005472:	4013      	ands	r3, r2
 8005474:	d009      	beq.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005476:	4b4a      	ldr	r3, [pc, #296]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005478:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800547a:	4a52      	ldr	r2, [pc, #328]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 800547c:	4013      	ands	r3, r2
 800547e:	0019      	movs	r1, r3
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	691a      	ldr	r2, [r3, #16]
 8005484:	4b46      	ldr	r3, [pc, #280]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005486:	430a      	orrs	r2, r1
 8005488:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681a      	ldr	r2, [r3, #0]
 800548e:	2380      	movs	r3, #128	@ 0x80
 8005490:	01db      	lsls	r3, r3, #7
 8005492:	4013      	ands	r3, r2
 8005494:	d015      	beq.n	80054c2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005496:	4b42      	ldr	r3, [pc, #264]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005498:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800549a:	009b      	lsls	r3, r3, #2
 800549c:	0899      	lsrs	r1, r3, #2
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6a1a      	ldr	r2, [r3, #32]
 80054a2:	4b3f      	ldr	r3, [pc, #252]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80054a4:	430a      	orrs	r2, r1
 80054a6:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6a1a      	ldr	r2, [r3, #32]
 80054ac:	2380      	movs	r3, #128	@ 0x80
 80054ae:	05db      	lsls	r3, r3, #23
 80054b0:	429a      	cmp	r2, r3
 80054b2:	d106      	bne.n	80054c2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80054b4:	4b3a      	ldr	r3, [pc, #232]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80054b6:	68da      	ldr	r2, [r3, #12]
 80054b8:	4b39      	ldr	r3, [pc, #228]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80054ba:	2180      	movs	r1, #128	@ 0x80
 80054bc:	0249      	lsls	r1, r1, #9
 80054be:	430a      	orrs	r2, r1
 80054c0:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681a      	ldr	r2, [r3, #0]
 80054c6:	2380      	movs	r3, #128	@ 0x80
 80054c8:	031b      	lsls	r3, r3, #12
 80054ca:	4013      	ands	r3, r2
 80054cc:	d009      	beq.n	80054e2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80054ce:	4b34      	ldr	r3, [pc, #208]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80054d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054d2:	2240      	movs	r2, #64	@ 0x40
 80054d4:	4393      	bics	r3, r2
 80054d6:	0019      	movs	r1, r3
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80054dc:	4b30      	ldr	r3, [pc, #192]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80054de:	430a      	orrs	r2, r1
 80054e0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681a      	ldr	r2, [r3, #0]
 80054e6:	2380      	movs	r3, #128	@ 0x80
 80054e8:	039b      	lsls	r3, r3, #14
 80054ea:	4013      	ands	r3, r2
 80054ec:	d016      	beq.n	800551c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80054ee:	4b2c      	ldr	r3, [pc, #176]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80054f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054f2:	4a35      	ldr	r2, [pc, #212]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80054f4:	4013      	ands	r3, r2
 80054f6:	0019      	movs	r1, r3
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80054fc:	4b28      	ldr	r3, [pc, #160]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80054fe:	430a      	orrs	r2, r1
 8005500:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005506:	2380      	movs	r3, #128	@ 0x80
 8005508:	03db      	lsls	r3, r3, #15
 800550a:	429a      	cmp	r2, r3
 800550c:	d106      	bne.n	800551c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800550e:	4b24      	ldr	r3, [pc, #144]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005510:	68da      	ldr	r2, [r3, #12]
 8005512:	4b23      	ldr	r3, [pc, #140]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005514:	2180      	movs	r1, #128	@ 0x80
 8005516:	0449      	lsls	r1, r1, #17
 8005518:	430a      	orrs	r2, r1
 800551a:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681a      	ldr	r2, [r3, #0]
 8005520:	2380      	movs	r3, #128	@ 0x80
 8005522:	03db      	lsls	r3, r3, #15
 8005524:	4013      	ands	r3, r2
 8005526:	d016      	beq.n	8005556 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8005528:	4b1d      	ldr	r3, [pc, #116]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800552a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800552c:	4a27      	ldr	r2, [pc, #156]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x368>)
 800552e:	4013      	ands	r3, r2
 8005530:	0019      	movs	r1, r3
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005536:	4b1a      	ldr	r3, [pc, #104]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005538:	430a      	orrs	r2, r1
 800553a:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005540:	2380      	movs	r3, #128	@ 0x80
 8005542:	045b      	lsls	r3, r3, #17
 8005544:	429a      	cmp	r2, r3
 8005546:	d106      	bne.n	8005556 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005548:	4b15      	ldr	r3, [pc, #84]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800554a:	68da      	ldr	r2, [r3, #12]
 800554c:	4b14      	ldr	r3, [pc, #80]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800554e:	2180      	movs	r1, #128	@ 0x80
 8005550:	0449      	lsls	r1, r1, #17
 8005552:	430a      	orrs	r2, r1
 8005554:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681a      	ldr	r2, [r3, #0]
 800555a:	2380      	movs	r3, #128	@ 0x80
 800555c:	011b      	lsls	r3, r3, #4
 800555e:	4013      	ands	r3, r2
 8005560:	d016      	beq.n	8005590 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8005562:	4b0f      	ldr	r3, [pc, #60]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005564:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005566:	4a1a      	ldr	r2, [pc, #104]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8005568:	4013      	ands	r3, r2
 800556a:	0019      	movs	r1, r3
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	695a      	ldr	r2, [r3, #20]
 8005570:	4b0b      	ldr	r3, [pc, #44]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005572:	430a      	orrs	r2, r1
 8005574:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	695a      	ldr	r2, [r3, #20]
 800557a:	2380      	movs	r3, #128	@ 0x80
 800557c:	01db      	lsls	r3, r3, #7
 800557e:	429a      	cmp	r2, r3
 8005580:	d106      	bne.n	8005590 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005582:	4b07      	ldr	r3, [pc, #28]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005584:	68da      	ldr	r2, [r3, #12]
 8005586:	4b06      	ldr	r3, [pc, #24]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005588:	2180      	movs	r1, #128	@ 0x80
 800558a:	0249      	lsls	r1, r1, #9
 800558c:	430a      	orrs	r2, r1
 800558e:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8005590:	2312      	movs	r3, #18
 8005592:	18fb      	adds	r3, r7, r3
 8005594:	781b      	ldrb	r3, [r3, #0]
}
 8005596:	0018      	movs	r0, r3
 8005598:	46bd      	mov	sp, r7
 800559a:	b006      	add	sp, #24
 800559c:	bd80      	pop	{r7, pc}
 800559e:	46c0      	nop			@ (mov r8, r8)
 80055a0:	40021000 	.word	0x40021000
 80055a4:	40007000 	.word	0x40007000
 80055a8:	fffffcff 	.word	0xfffffcff
 80055ac:	fffeffff 	.word	0xfffeffff
 80055b0:	00001388 	.word	0x00001388
 80055b4:	efffffff 	.word	0xefffffff
 80055b8:	fffff3ff 	.word	0xfffff3ff
 80055bc:	fff3ffff 	.word	0xfff3ffff
 80055c0:	ffcfffff 	.word	0xffcfffff
 80055c4:	ffffcfff 	.word	0xffffcfff
 80055c8:	ffbfffff 	.word	0xffbfffff
 80055cc:	feffffff 	.word	0xfeffffff
 80055d0:	ffff3fff 	.word	0xffff3fff

080055d4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b084      	sub	sp, #16
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d101      	bne.n	80055e6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80055e2:	2301      	movs	r3, #1
 80055e4:	e0a8      	b.n	8005738 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d109      	bne.n	8005602 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	685a      	ldr	r2, [r3, #4]
 80055f2:	2382      	movs	r3, #130	@ 0x82
 80055f4:	005b      	lsls	r3, r3, #1
 80055f6:	429a      	cmp	r2, r3
 80055f8:	d009      	beq.n	800560e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2200      	movs	r2, #0
 80055fe:	61da      	str	r2, [r3, #28]
 8005600:	e005      	b.n	800560e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2200      	movs	r2, #0
 8005606:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2200      	movs	r2, #0
 800560c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2200      	movs	r2, #0
 8005612:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	225d      	movs	r2, #93	@ 0x5d
 8005618:	5c9b      	ldrb	r3, [r3, r2]
 800561a:	b2db      	uxtb	r3, r3
 800561c:	2b00      	cmp	r3, #0
 800561e:	d107      	bne.n	8005630 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	225c      	movs	r2, #92	@ 0x5c
 8005624:	2100      	movs	r1, #0
 8005626:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	0018      	movs	r0, r3
 800562c:	f7fe fe60 	bl	80042f0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	225d      	movs	r2, #93	@ 0x5d
 8005634:	2102      	movs	r1, #2
 8005636:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	681a      	ldr	r2, [r3, #0]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	2140      	movs	r1, #64	@ 0x40
 8005644:	438a      	bics	r2, r1
 8005646:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	68da      	ldr	r2, [r3, #12]
 800564c:	23e0      	movs	r3, #224	@ 0xe0
 800564e:	00db      	lsls	r3, r3, #3
 8005650:	429a      	cmp	r2, r3
 8005652:	d902      	bls.n	800565a <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005654:	2300      	movs	r3, #0
 8005656:	60fb      	str	r3, [r7, #12]
 8005658:	e002      	b.n	8005660 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800565a:	2380      	movs	r3, #128	@ 0x80
 800565c:	015b      	lsls	r3, r3, #5
 800565e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	68da      	ldr	r2, [r3, #12]
 8005664:	23f0      	movs	r3, #240	@ 0xf0
 8005666:	011b      	lsls	r3, r3, #4
 8005668:	429a      	cmp	r2, r3
 800566a:	d008      	beq.n	800567e <HAL_SPI_Init+0xaa>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	68da      	ldr	r2, [r3, #12]
 8005670:	23e0      	movs	r3, #224	@ 0xe0
 8005672:	00db      	lsls	r3, r3, #3
 8005674:	429a      	cmp	r2, r3
 8005676:	d002      	beq.n	800567e <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2200      	movs	r2, #0
 800567c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	685a      	ldr	r2, [r3, #4]
 8005682:	2382      	movs	r3, #130	@ 0x82
 8005684:	005b      	lsls	r3, r3, #1
 8005686:	401a      	ands	r2, r3
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6899      	ldr	r1, [r3, #8]
 800568c:	2384      	movs	r3, #132	@ 0x84
 800568e:	021b      	lsls	r3, r3, #8
 8005690:	400b      	ands	r3, r1
 8005692:	431a      	orrs	r2, r3
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	691b      	ldr	r3, [r3, #16]
 8005698:	2102      	movs	r1, #2
 800569a:	400b      	ands	r3, r1
 800569c:	431a      	orrs	r2, r3
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	695b      	ldr	r3, [r3, #20]
 80056a2:	2101      	movs	r1, #1
 80056a4:	400b      	ands	r3, r1
 80056a6:	431a      	orrs	r2, r3
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6999      	ldr	r1, [r3, #24]
 80056ac:	2380      	movs	r3, #128	@ 0x80
 80056ae:	009b      	lsls	r3, r3, #2
 80056b0:	400b      	ands	r3, r1
 80056b2:	431a      	orrs	r2, r3
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	69db      	ldr	r3, [r3, #28]
 80056b8:	2138      	movs	r1, #56	@ 0x38
 80056ba:	400b      	ands	r3, r1
 80056bc:	431a      	orrs	r2, r3
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6a1b      	ldr	r3, [r3, #32]
 80056c2:	2180      	movs	r1, #128	@ 0x80
 80056c4:	400b      	ands	r3, r1
 80056c6:	431a      	orrs	r2, r3
 80056c8:	0011      	movs	r1, r2
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80056ce:	2380      	movs	r3, #128	@ 0x80
 80056d0:	019b      	lsls	r3, r3, #6
 80056d2:	401a      	ands	r2, r3
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	430a      	orrs	r2, r1
 80056da:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	699b      	ldr	r3, [r3, #24]
 80056e0:	0c1b      	lsrs	r3, r3, #16
 80056e2:	2204      	movs	r2, #4
 80056e4:	401a      	ands	r2, r3
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ea:	2110      	movs	r1, #16
 80056ec:	400b      	ands	r3, r1
 80056ee:	431a      	orrs	r2, r3
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056f4:	2108      	movs	r1, #8
 80056f6:	400b      	ands	r3, r1
 80056f8:	431a      	orrs	r2, r3
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	68d9      	ldr	r1, [r3, #12]
 80056fe:	23f0      	movs	r3, #240	@ 0xf0
 8005700:	011b      	lsls	r3, r3, #4
 8005702:	400b      	ands	r3, r1
 8005704:	431a      	orrs	r2, r3
 8005706:	0011      	movs	r1, r2
 8005708:	68fa      	ldr	r2, [r7, #12]
 800570a:	2380      	movs	r3, #128	@ 0x80
 800570c:	015b      	lsls	r3, r3, #5
 800570e:	401a      	ands	r2, r3
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	430a      	orrs	r2, r1
 8005716:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	69da      	ldr	r2, [r3, #28]
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4907      	ldr	r1, [pc, #28]	@ (8005740 <HAL_SPI_Init+0x16c>)
 8005724:	400a      	ands	r2, r1
 8005726:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2200      	movs	r2, #0
 800572c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	225d      	movs	r2, #93	@ 0x5d
 8005732:	2101      	movs	r1, #1
 8005734:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005736:	2300      	movs	r3, #0
}
 8005738:	0018      	movs	r0, r3
 800573a:	46bd      	mov	sp, r7
 800573c:	b004      	add	sp, #16
 800573e:	bd80      	pop	{r7, pc}
 8005740:	fffff7ff 	.word	0xfffff7ff

08005744 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b088      	sub	sp, #32
 8005748:	af00      	add	r7, sp, #0
 800574a:	60f8      	str	r0, [r7, #12]
 800574c:	60b9      	str	r1, [r7, #8]
 800574e:	603b      	str	r3, [r7, #0]
 8005750:	1dbb      	adds	r3, r7, #6
 8005752:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005754:	231f      	movs	r3, #31
 8005756:	18fb      	adds	r3, r7, r3
 8005758:	2200      	movs	r2, #0
 800575a:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	225c      	movs	r2, #92	@ 0x5c
 8005760:	5c9b      	ldrb	r3, [r3, r2]
 8005762:	2b01      	cmp	r3, #1
 8005764:	d101      	bne.n	800576a <HAL_SPI_Transmit+0x26>
 8005766:	2302      	movs	r3, #2
 8005768:	e147      	b.n	80059fa <HAL_SPI_Transmit+0x2b6>
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	225c      	movs	r2, #92	@ 0x5c
 800576e:	2101      	movs	r1, #1
 8005770:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005772:	f7ff f979 	bl	8004a68 <HAL_GetTick>
 8005776:	0003      	movs	r3, r0
 8005778:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800577a:	2316      	movs	r3, #22
 800577c:	18fb      	adds	r3, r7, r3
 800577e:	1dba      	adds	r2, r7, #6
 8005780:	8812      	ldrh	r2, [r2, #0]
 8005782:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	225d      	movs	r2, #93	@ 0x5d
 8005788:	5c9b      	ldrb	r3, [r3, r2]
 800578a:	b2db      	uxtb	r3, r3
 800578c:	2b01      	cmp	r3, #1
 800578e:	d004      	beq.n	800579a <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8005790:	231f      	movs	r3, #31
 8005792:	18fb      	adds	r3, r7, r3
 8005794:	2202      	movs	r2, #2
 8005796:	701a      	strb	r2, [r3, #0]
    goto error;
 8005798:	e128      	b.n	80059ec <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d003      	beq.n	80057a8 <HAL_SPI_Transmit+0x64>
 80057a0:	1dbb      	adds	r3, r7, #6
 80057a2:	881b      	ldrh	r3, [r3, #0]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d104      	bne.n	80057b2 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 80057a8:	231f      	movs	r3, #31
 80057aa:	18fb      	adds	r3, r7, r3
 80057ac:	2201      	movs	r2, #1
 80057ae:	701a      	strb	r2, [r3, #0]
    goto error;
 80057b0:	e11c      	b.n	80059ec <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	225d      	movs	r2, #93	@ 0x5d
 80057b6:	2103      	movs	r1, #3
 80057b8:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2200      	movs	r2, #0
 80057be:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	68ba      	ldr	r2, [r7, #8]
 80057c4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	1dba      	adds	r2, r7, #6
 80057ca:	8812      	ldrh	r2, [r2, #0]
 80057cc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	1dba      	adds	r2, r7, #6
 80057d2:	8812      	ldrh	r2, [r2, #0]
 80057d4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	2200      	movs	r2, #0
 80057da:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2244      	movs	r2, #68	@ 0x44
 80057e0:	2100      	movs	r1, #0
 80057e2:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	2246      	movs	r2, #70	@ 0x46
 80057e8:	2100      	movs	r1, #0
 80057ea:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2200      	movs	r2, #0
 80057f0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	2200      	movs	r2, #0
 80057f6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	689a      	ldr	r2, [r3, #8]
 80057fc:	2380      	movs	r3, #128	@ 0x80
 80057fe:	021b      	lsls	r3, r3, #8
 8005800:	429a      	cmp	r2, r3
 8005802:	d110      	bne.n	8005826 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	681a      	ldr	r2, [r3, #0]
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	2140      	movs	r1, #64	@ 0x40
 8005810:	438a      	bics	r2, r1
 8005812:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	681a      	ldr	r2, [r3, #0]
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	2180      	movs	r1, #128	@ 0x80
 8005820:	01c9      	lsls	r1, r1, #7
 8005822:	430a      	orrs	r2, r1
 8005824:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	2240      	movs	r2, #64	@ 0x40
 800582e:	4013      	ands	r3, r2
 8005830:	2b40      	cmp	r3, #64	@ 0x40
 8005832:	d007      	beq.n	8005844 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	681a      	ldr	r2, [r3, #0]
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	2140      	movs	r1, #64	@ 0x40
 8005840:	430a      	orrs	r2, r1
 8005842:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	68da      	ldr	r2, [r3, #12]
 8005848:	23e0      	movs	r3, #224	@ 0xe0
 800584a:	00db      	lsls	r3, r3, #3
 800584c:	429a      	cmp	r2, r3
 800584e:	d952      	bls.n	80058f6 <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	685b      	ldr	r3, [r3, #4]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d004      	beq.n	8005862 <HAL_SPI_Transmit+0x11e>
 8005858:	2316      	movs	r3, #22
 800585a:	18fb      	adds	r3, r7, r3
 800585c:	881b      	ldrh	r3, [r3, #0]
 800585e:	2b01      	cmp	r3, #1
 8005860:	d143      	bne.n	80058ea <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005866:	881a      	ldrh	r2, [r3, #0]
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005872:	1c9a      	adds	r2, r3, #2
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800587c:	b29b      	uxth	r3, r3
 800587e:	3b01      	subs	r3, #1
 8005880:	b29a      	uxth	r2, r3
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005886:	e030      	b.n	80058ea <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	689b      	ldr	r3, [r3, #8]
 800588e:	2202      	movs	r2, #2
 8005890:	4013      	ands	r3, r2
 8005892:	2b02      	cmp	r3, #2
 8005894:	d112      	bne.n	80058bc <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800589a:	881a      	ldrh	r2, [r3, #0]
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058a6:	1c9a      	adds	r2, r3, #2
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058b0:	b29b      	uxth	r3, r3
 80058b2:	3b01      	subs	r3, #1
 80058b4:	b29a      	uxth	r2, r3
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80058ba:	e016      	b.n	80058ea <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80058bc:	f7ff f8d4 	bl	8004a68 <HAL_GetTick>
 80058c0:	0002      	movs	r2, r0
 80058c2:	69bb      	ldr	r3, [r7, #24]
 80058c4:	1ad3      	subs	r3, r2, r3
 80058c6:	683a      	ldr	r2, [r7, #0]
 80058c8:	429a      	cmp	r2, r3
 80058ca:	d802      	bhi.n	80058d2 <HAL_SPI_Transmit+0x18e>
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	3301      	adds	r3, #1
 80058d0:	d102      	bne.n	80058d8 <HAL_SPI_Transmit+0x194>
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d108      	bne.n	80058ea <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 80058d8:	231f      	movs	r3, #31
 80058da:	18fb      	adds	r3, r7, r3
 80058dc:	2203      	movs	r2, #3
 80058de:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	225d      	movs	r2, #93	@ 0x5d
 80058e4:	2101      	movs	r1, #1
 80058e6:	5499      	strb	r1, [r3, r2]
          goto error;
 80058e8:	e080      	b.n	80059ec <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058ee:	b29b      	uxth	r3, r3
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d1c9      	bne.n	8005888 <HAL_SPI_Transmit+0x144>
 80058f4:	e053      	b.n	800599e <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d004      	beq.n	8005908 <HAL_SPI_Transmit+0x1c4>
 80058fe:	2316      	movs	r3, #22
 8005900:	18fb      	adds	r3, r7, r3
 8005902:	881b      	ldrh	r3, [r3, #0]
 8005904:	2b01      	cmp	r3, #1
 8005906:	d145      	bne.n	8005994 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	330c      	adds	r3, #12
 8005912:	7812      	ldrb	r2, [r2, #0]
 8005914:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800591a:	1c5a      	adds	r2, r3, #1
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005924:	b29b      	uxth	r3, r3
 8005926:	3b01      	subs	r3, #1
 8005928:	b29a      	uxth	r2, r3
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 800592e:	e031      	b.n	8005994 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	689b      	ldr	r3, [r3, #8]
 8005936:	2202      	movs	r2, #2
 8005938:	4013      	ands	r3, r2
 800593a:	2b02      	cmp	r3, #2
 800593c:	d113      	bne.n	8005966 <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	330c      	adds	r3, #12
 8005948:	7812      	ldrb	r2, [r2, #0]
 800594a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005950:	1c5a      	adds	r2, r3, #1
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800595a:	b29b      	uxth	r3, r3
 800595c:	3b01      	subs	r3, #1
 800595e:	b29a      	uxth	r2, r3
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005964:	e016      	b.n	8005994 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005966:	f7ff f87f 	bl	8004a68 <HAL_GetTick>
 800596a:	0002      	movs	r2, r0
 800596c:	69bb      	ldr	r3, [r7, #24]
 800596e:	1ad3      	subs	r3, r2, r3
 8005970:	683a      	ldr	r2, [r7, #0]
 8005972:	429a      	cmp	r2, r3
 8005974:	d802      	bhi.n	800597c <HAL_SPI_Transmit+0x238>
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	3301      	adds	r3, #1
 800597a:	d102      	bne.n	8005982 <HAL_SPI_Transmit+0x23e>
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d108      	bne.n	8005994 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 8005982:	231f      	movs	r3, #31
 8005984:	18fb      	adds	r3, r7, r3
 8005986:	2203      	movs	r2, #3
 8005988:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	225d      	movs	r2, #93	@ 0x5d
 800598e:	2101      	movs	r1, #1
 8005990:	5499      	strb	r1, [r3, r2]
          goto error;
 8005992:	e02b      	b.n	80059ec <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005998:	b29b      	uxth	r3, r3
 800599a:	2b00      	cmp	r3, #0
 800599c:	d1c8      	bne.n	8005930 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800599e:	69ba      	ldr	r2, [r7, #24]
 80059a0:	6839      	ldr	r1, [r7, #0]
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	0018      	movs	r0, r3
 80059a6:	f000 fcef 	bl	8006388 <SPI_EndRxTxTransaction>
 80059aa:	1e03      	subs	r3, r0, #0
 80059ac:	d002      	beq.n	80059b4 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	2220      	movs	r2, #32
 80059b2:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	689b      	ldr	r3, [r3, #8]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d10a      	bne.n	80059d2 <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80059bc:	2300      	movs	r3, #0
 80059be:	613b      	str	r3, [r7, #16]
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	68db      	ldr	r3, [r3, #12]
 80059c6:	613b      	str	r3, [r7, #16]
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	689b      	ldr	r3, [r3, #8]
 80059ce:	613b      	str	r3, [r7, #16]
 80059d0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d004      	beq.n	80059e4 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 80059da:	231f      	movs	r3, #31
 80059dc:	18fb      	adds	r3, r7, r3
 80059de:	2201      	movs	r2, #1
 80059e0:	701a      	strb	r2, [r3, #0]
 80059e2:	e003      	b.n	80059ec <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	225d      	movs	r2, #93	@ 0x5d
 80059e8:	2101      	movs	r1, #1
 80059ea:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	225c      	movs	r2, #92	@ 0x5c
 80059f0:	2100      	movs	r1, #0
 80059f2:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80059f4:	231f      	movs	r3, #31
 80059f6:	18fb      	adds	r3, r7, r3
 80059f8:	781b      	ldrb	r3, [r3, #0]
}
 80059fa:	0018      	movs	r0, r3
 80059fc:	46bd      	mov	sp, r7
 80059fe:	b008      	add	sp, #32
 8005a00:	bd80      	pop	{r7, pc}
	...

08005a04 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a04:	b590      	push	{r4, r7, lr}
 8005a06:	b089      	sub	sp, #36	@ 0x24
 8005a08:	af02      	add	r7, sp, #8
 8005a0a:	60f8      	str	r0, [r7, #12]
 8005a0c:	60b9      	str	r1, [r7, #8]
 8005a0e:	603b      	str	r3, [r7, #0]
 8005a10:	1dbb      	adds	r3, r7, #6
 8005a12:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005a14:	2117      	movs	r1, #23
 8005a16:	187b      	adds	r3, r7, r1
 8005a18:	2200      	movs	r2, #0
 8005a1a:	701a      	strb	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	225d      	movs	r2, #93	@ 0x5d
 8005a20:	5c9b      	ldrb	r3, [r3, r2]
 8005a22:	b2db      	uxtb	r3, r3
 8005a24:	2b01      	cmp	r3, #1
 8005a26:	d003      	beq.n	8005a30 <HAL_SPI_Receive+0x2c>
  {
    errorcode = HAL_BUSY;
 8005a28:	187b      	adds	r3, r7, r1
 8005a2a:	2202      	movs	r2, #2
 8005a2c:	701a      	strb	r2, [r3, #0]
    goto error;
 8005a2e:	e12b      	b.n	8005c88 <HAL_SPI_Receive+0x284>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	685a      	ldr	r2, [r3, #4]
 8005a34:	2382      	movs	r3, #130	@ 0x82
 8005a36:	005b      	lsls	r3, r3, #1
 8005a38:	429a      	cmp	r2, r3
 8005a3a:	d113      	bne.n	8005a64 <HAL_SPI_Receive+0x60>
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	689b      	ldr	r3, [r3, #8]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d10f      	bne.n	8005a64 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	225d      	movs	r2, #93	@ 0x5d
 8005a48:	2104      	movs	r1, #4
 8005a4a:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005a4c:	1dbb      	adds	r3, r7, #6
 8005a4e:	881c      	ldrh	r4, [r3, #0]
 8005a50:	68ba      	ldr	r2, [r7, #8]
 8005a52:	68b9      	ldr	r1, [r7, #8]
 8005a54:	68f8      	ldr	r0, [r7, #12]
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	9300      	str	r3, [sp, #0]
 8005a5a:	0023      	movs	r3, r4
 8005a5c:	f000 f924 	bl	8005ca8 <HAL_SPI_TransmitReceive>
 8005a60:	0003      	movs	r3, r0
 8005a62:	e118      	b.n	8005c96 <HAL_SPI_Receive+0x292>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	225c      	movs	r2, #92	@ 0x5c
 8005a68:	5c9b      	ldrb	r3, [r3, r2]
 8005a6a:	2b01      	cmp	r3, #1
 8005a6c:	d101      	bne.n	8005a72 <HAL_SPI_Receive+0x6e>
 8005a6e:	2302      	movs	r3, #2
 8005a70:	e111      	b.n	8005c96 <HAL_SPI_Receive+0x292>
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	225c      	movs	r2, #92	@ 0x5c
 8005a76:	2101      	movs	r1, #1
 8005a78:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005a7a:	f7fe fff5 	bl	8004a68 <HAL_GetTick>
 8005a7e:	0003      	movs	r3, r0
 8005a80:	613b      	str	r3, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8005a82:	68bb      	ldr	r3, [r7, #8]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d003      	beq.n	8005a90 <HAL_SPI_Receive+0x8c>
 8005a88:	1dbb      	adds	r3, r7, #6
 8005a8a:	881b      	ldrh	r3, [r3, #0]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d104      	bne.n	8005a9a <HAL_SPI_Receive+0x96>
  {
    errorcode = HAL_ERROR;
 8005a90:	2317      	movs	r3, #23
 8005a92:	18fb      	adds	r3, r7, r3
 8005a94:	2201      	movs	r2, #1
 8005a96:	701a      	strb	r2, [r3, #0]
    goto error;
 8005a98:	e0f6      	b.n	8005c88 <HAL_SPI_Receive+0x284>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	225d      	movs	r2, #93	@ 0x5d
 8005a9e:	2104      	movs	r1, #4
 8005aa0:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	68ba      	ldr	r2, [r7, #8]
 8005aac:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	1dba      	adds	r2, r7, #6
 8005ab2:	2144      	movs	r1, #68	@ 0x44
 8005ab4:	8812      	ldrh	r2, [r2, #0]
 8005ab6:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	1dba      	adds	r2, r7, #6
 8005abc:	2146      	movs	r1, #70	@ 0x46
 8005abe:	8812      	ldrh	r2, [r2, #0]
 8005ac0:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	2200      	movs	r2, #0
 8005acc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	2200      	movs	r2, #0
 8005ade:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	68da      	ldr	r2, [r3, #12]
 8005ae4:	23e0      	movs	r3, #224	@ 0xe0
 8005ae6:	00db      	lsls	r3, r3, #3
 8005ae8:	429a      	cmp	r2, r3
 8005aea:	d908      	bls.n	8005afe <HAL_SPI_Receive+0xfa>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	685a      	ldr	r2, [r3, #4]
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	496a      	ldr	r1, [pc, #424]	@ (8005ca0 <HAL_SPI_Receive+0x29c>)
 8005af8:	400a      	ands	r2, r1
 8005afa:	605a      	str	r2, [r3, #4]
 8005afc:	e008      	b.n	8005b10 <HAL_SPI_Receive+0x10c>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	685a      	ldr	r2, [r3, #4]
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	2180      	movs	r1, #128	@ 0x80
 8005b0a:	0149      	lsls	r1, r1, #5
 8005b0c:	430a      	orrs	r2, r1
 8005b0e:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	689a      	ldr	r2, [r3, #8]
 8005b14:	2380      	movs	r3, #128	@ 0x80
 8005b16:	021b      	lsls	r3, r3, #8
 8005b18:	429a      	cmp	r2, r3
 8005b1a:	d10f      	bne.n	8005b3c <HAL_SPI_Receive+0x138>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	681a      	ldr	r2, [r3, #0]
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	2140      	movs	r1, #64	@ 0x40
 8005b28:	438a      	bics	r2, r1
 8005b2a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	681a      	ldr	r2, [r3, #0]
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	495b      	ldr	r1, [pc, #364]	@ (8005ca4 <HAL_SPI_Receive+0x2a0>)
 8005b38:	400a      	ands	r2, r1
 8005b3a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	2240      	movs	r2, #64	@ 0x40
 8005b44:	4013      	ands	r3, r2
 8005b46:	2b40      	cmp	r3, #64	@ 0x40
 8005b48:	d007      	beq.n	8005b5a <HAL_SPI_Receive+0x156>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	681a      	ldr	r2, [r3, #0]
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	2140      	movs	r1, #64	@ 0x40
 8005b56:	430a      	orrs	r2, r1
 8005b58:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	68da      	ldr	r2, [r3, #12]
 8005b5e:	23e0      	movs	r3, #224	@ 0xe0
 8005b60:	00db      	lsls	r3, r3, #3
 8005b62:	429a      	cmp	r2, r3
 8005b64:	d900      	bls.n	8005b68 <HAL_SPI_Receive+0x164>
 8005b66:	e071      	b.n	8005c4c <HAL_SPI_Receive+0x248>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005b68:	e035      	b.n	8005bd6 <HAL_SPI_Receive+0x1d2>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	689b      	ldr	r3, [r3, #8]
 8005b70:	2201      	movs	r2, #1
 8005b72:	4013      	ands	r3, r2
 8005b74:	2b01      	cmp	r3, #1
 8005b76:	d117      	bne.n	8005ba8 <HAL_SPI_Receive+0x1a4>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	330c      	adds	r3, #12
 8005b7e:	001a      	movs	r2, r3
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b84:	7812      	ldrb	r2, [r2, #0]
 8005b86:	b2d2      	uxtb	r2, r2
 8005b88:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b8e:	1c5a      	adds	r2, r3, #1
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	2246      	movs	r2, #70	@ 0x46
 8005b98:	5a9b      	ldrh	r3, [r3, r2]
 8005b9a:	b29b      	uxth	r3, r3
 8005b9c:	3b01      	subs	r3, #1
 8005b9e:	b299      	uxth	r1, r3
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	2246      	movs	r2, #70	@ 0x46
 8005ba4:	5299      	strh	r1, [r3, r2]
 8005ba6:	e016      	b.n	8005bd6 <HAL_SPI_Receive+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ba8:	f7fe ff5e 	bl	8004a68 <HAL_GetTick>
 8005bac:	0002      	movs	r2, r0
 8005bae:	693b      	ldr	r3, [r7, #16]
 8005bb0:	1ad3      	subs	r3, r2, r3
 8005bb2:	683a      	ldr	r2, [r7, #0]
 8005bb4:	429a      	cmp	r2, r3
 8005bb6:	d802      	bhi.n	8005bbe <HAL_SPI_Receive+0x1ba>
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	3301      	adds	r3, #1
 8005bbc:	d102      	bne.n	8005bc4 <HAL_SPI_Receive+0x1c0>
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d108      	bne.n	8005bd6 <HAL_SPI_Receive+0x1d2>
        {
          errorcode = HAL_TIMEOUT;
 8005bc4:	2317      	movs	r3, #23
 8005bc6:	18fb      	adds	r3, r7, r3
 8005bc8:	2203      	movs	r2, #3
 8005bca:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	225d      	movs	r2, #93	@ 0x5d
 8005bd0:	2101      	movs	r1, #1
 8005bd2:	5499      	strb	r1, [r3, r2]
          goto error;
 8005bd4:	e058      	b.n	8005c88 <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	2246      	movs	r2, #70	@ 0x46
 8005bda:	5a9b      	ldrh	r3, [r3, r2]
 8005bdc:	b29b      	uxth	r3, r3
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d1c3      	bne.n	8005b6a <HAL_SPI_Receive+0x166>
 8005be2:	e039      	b.n	8005c58 <HAL_SPI_Receive+0x254>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	689b      	ldr	r3, [r3, #8]
 8005bea:	2201      	movs	r2, #1
 8005bec:	4013      	ands	r3, r2
 8005bee:	2b01      	cmp	r3, #1
 8005bf0:	d115      	bne.n	8005c1e <HAL_SPI_Receive+0x21a>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	68da      	ldr	r2, [r3, #12]
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bfc:	b292      	uxth	r2, r2
 8005bfe:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c04:	1c9a      	adds	r2, r3, #2
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	2246      	movs	r2, #70	@ 0x46
 8005c0e:	5a9b      	ldrh	r3, [r3, r2]
 8005c10:	b29b      	uxth	r3, r3
 8005c12:	3b01      	subs	r3, #1
 8005c14:	b299      	uxth	r1, r3
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	2246      	movs	r2, #70	@ 0x46
 8005c1a:	5299      	strh	r1, [r3, r2]
 8005c1c:	e016      	b.n	8005c4c <HAL_SPI_Receive+0x248>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c1e:	f7fe ff23 	bl	8004a68 <HAL_GetTick>
 8005c22:	0002      	movs	r2, r0
 8005c24:	693b      	ldr	r3, [r7, #16]
 8005c26:	1ad3      	subs	r3, r2, r3
 8005c28:	683a      	ldr	r2, [r7, #0]
 8005c2a:	429a      	cmp	r2, r3
 8005c2c:	d802      	bhi.n	8005c34 <HAL_SPI_Receive+0x230>
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	3301      	adds	r3, #1
 8005c32:	d102      	bne.n	8005c3a <HAL_SPI_Receive+0x236>
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d108      	bne.n	8005c4c <HAL_SPI_Receive+0x248>
        {
          errorcode = HAL_TIMEOUT;
 8005c3a:	2317      	movs	r3, #23
 8005c3c:	18fb      	adds	r3, r7, r3
 8005c3e:	2203      	movs	r2, #3
 8005c40:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	225d      	movs	r2, #93	@ 0x5d
 8005c46:	2101      	movs	r1, #1
 8005c48:	5499      	strb	r1, [r3, r2]
          goto error;
 8005c4a:	e01d      	b.n	8005c88 <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	2246      	movs	r2, #70	@ 0x46
 8005c50:	5a9b      	ldrh	r3, [r3, r2]
 8005c52:	b29b      	uxth	r3, r3
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d1c5      	bne.n	8005be4 <HAL_SPI_Receive+0x1e0>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005c58:	693a      	ldr	r2, [r7, #16]
 8005c5a:	6839      	ldr	r1, [r7, #0]
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	0018      	movs	r0, r3
 8005c60:	f000 fb34 	bl	80062cc <SPI_EndRxTransaction>
 8005c64:	1e03      	subs	r3, r0, #0
 8005c66:	d002      	beq.n	8005c6e <HAL_SPI_Receive+0x26a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	2220      	movs	r2, #32
 8005c6c:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d004      	beq.n	8005c80 <HAL_SPI_Receive+0x27c>
  {
    errorcode = HAL_ERROR;
 8005c76:	2317      	movs	r3, #23
 8005c78:	18fb      	adds	r3, r7, r3
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	701a      	strb	r2, [r3, #0]
 8005c7e:	e003      	b.n	8005c88 <HAL_SPI_Receive+0x284>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	225d      	movs	r2, #93	@ 0x5d
 8005c84:	2101      	movs	r1, #1
 8005c86:	5499      	strb	r1, [r3, r2]
  }

error :
  __HAL_UNLOCK(hspi);
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	225c      	movs	r2, #92	@ 0x5c
 8005c8c:	2100      	movs	r1, #0
 8005c8e:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8005c90:	2317      	movs	r3, #23
 8005c92:	18fb      	adds	r3, r7, r3
 8005c94:	781b      	ldrb	r3, [r3, #0]
}
 8005c96:	0018      	movs	r0, r3
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	b007      	add	sp, #28
 8005c9c:	bd90      	pop	{r4, r7, pc}
 8005c9e:	46c0      	nop			@ (mov r8, r8)
 8005ca0:	ffffefff 	.word	0xffffefff
 8005ca4:	ffffbfff 	.word	0xffffbfff

08005ca8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b08a      	sub	sp, #40	@ 0x28
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	60f8      	str	r0, [r7, #12]
 8005cb0:	60b9      	str	r1, [r7, #8]
 8005cb2:	607a      	str	r2, [r7, #4]
 8005cb4:	001a      	movs	r2, r3
 8005cb6:	1cbb      	adds	r3, r7, #2
 8005cb8:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005cba:	2301      	movs	r3, #1
 8005cbc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005cbe:	2323      	movs	r3, #35	@ 0x23
 8005cc0:	18fb      	adds	r3, r7, r3
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	225c      	movs	r2, #92	@ 0x5c
 8005cca:	5c9b      	ldrb	r3, [r3, r2]
 8005ccc:	2b01      	cmp	r3, #1
 8005cce:	d101      	bne.n	8005cd4 <HAL_SPI_TransmitReceive+0x2c>
 8005cd0:	2302      	movs	r3, #2
 8005cd2:	e1c4      	b.n	800605e <HAL_SPI_TransmitReceive+0x3b6>
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	225c      	movs	r2, #92	@ 0x5c
 8005cd8:	2101      	movs	r1, #1
 8005cda:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005cdc:	f7fe fec4 	bl	8004a68 <HAL_GetTick>
 8005ce0:	0003      	movs	r3, r0
 8005ce2:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005ce4:	201b      	movs	r0, #27
 8005ce6:	183b      	adds	r3, r7, r0
 8005ce8:	68fa      	ldr	r2, [r7, #12]
 8005cea:	215d      	movs	r1, #93	@ 0x5d
 8005cec:	5c52      	ldrb	r2, [r2, r1]
 8005cee:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	685b      	ldr	r3, [r3, #4]
 8005cf4:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005cf6:	2312      	movs	r3, #18
 8005cf8:	18fb      	adds	r3, r7, r3
 8005cfa:	1cba      	adds	r2, r7, #2
 8005cfc:	8812      	ldrh	r2, [r2, #0]
 8005cfe:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005d00:	183b      	adds	r3, r7, r0
 8005d02:	781b      	ldrb	r3, [r3, #0]
 8005d04:	2b01      	cmp	r3, #1
 8005d06:	d011      	beq.n	8005d2c <HAL_SPI_TransmitReceive+0x84>
 8005d08:	697a      	ldr	r2, [r7, #20]
 8005d0a:	2382      	movs	r3, #130	@ 0x82
 8005d0c:	005b      	lsls	r3, r3, #1
 8005d0e:	429a      	cmp	r2, r3
 8005d10:	d107      	bne.n	8005d22 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	689b      	ldr	r3, [r3, #8]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d103      	bne.n	8005d22 <HAL_SPI_TransmitReceive+0x7a>
 8005d1a:	183b      	adds	r3, r7, r0
 8005d1c:	781b      	ldrb	r3, [r3, #0]
 8005d1e:	2b04      	cmp	r3, #4
 8005d20:	d004      	beq.n	8005d2c <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8005d22:	2323      	movs	r3, #35	@ 0x23
 8005d24:	18fb      	adds	r3, r7, r3
 8005d26:	2202      	movs	r2, #2
 8005d28:	701a      	strb	r2, [r3, #0]
    goto error;
 8005d2a:	e191      	b.n	8006050 <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005d2c:	68bb      	ldr	r3, [r7, #8]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d006      	beq.n	8005d40 <HAL_SPI_TransmitReceive+0x98>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d003      	beq.n	8005d40 <HAL_SPI_TransmitReceive+0x98>
 8005d38:	1cbb      	adds	r3, r7, #2
 8005d3a:	881b      	ldrh	r3, [r3, #0]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d104      	bne.n	8005d4a <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8005d40:	2323      	movs	r3, #35	@ 0x23
 8005d42:	18fb      	adds	r3, r7, r3
 8005d44:	2201      	movs	r2, #1
 8005d46:	701a      	strb	r2, [r3, #0]
    goto error;
 8005d48:	e182      	b.n	8006050 <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	225d      	movs	r2, #93	@ 0x5d
 8005d4e:	5c9b      	ldrb	r3, [r3, r2]
 8005d50:	b2db      	uxtb	r3, r3
 8005d52:	2b04      	cmp	r3, #4
 8005d54:	d003      	beq.n	8005d5e <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	225d      	movs	r2, #93	@ 0x5d
 8005d5a:	2105      	movs	r1, #5
 8005d5c:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	2200      	movs	r2, #0
 8005d62:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	687a      	ldr	r2, [r7, #4]
 8005d68:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	1cba      	adds	r2, r7, #2
 8005d6e:	2146      	movs	r1, #70	@ 0x46
 8005d70:	8812      	ldrh	r2, [r2, #0]
 8005d72:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	1cba      	adds	r2, r7, #2
 8005d78:	2144      	movs	r1, #68	@ 0x44
 8005d7a:	8812      	ldrh	r2, [r2, #0]
 8005d7c:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	68ba      	ldr	r2, [r7, #8]
 8005d82:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	1cba      	adds	r2, r7, #2
 8005d88:	8812      	ldrh	r2, [r2, #0]
 8005d8a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	1cba      	adds	r2, r7, #2
 8005d90:	8812      	ldrh	r2, [r2, #0]
 8005d92:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	2200      	movs	r2, #0
 8005d98:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	68da      	ldr	r2, [r3, #12]
 8005da4:	23e0      	movs	r3, #224	@ 0xe0
 8005da6:	00db      	lsls	r3, r3, #3
 8005da8:	429a      	cmp	r2, r3
 8005daa:	d908      	bls.n	8005dbe <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	685a      	ldr	r2, [r3, #4]
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	49ac      	ldr	r1, [pc, #688]	@ (8006068 <HAL_SPI_TransmitReceive+0x3c0>)
 8005db8:	400a      	ands	r2, r1
 8005dba:	605a      	str	r2, [r3, #4]
 8005dbc:	e008      	b.n	8005dd0 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	685a      	ldr	r2, [r3, #4]
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	2180      	movs	r1, #128	@ 0x80
 8005dca:	0149      	lsls	r1, r1, #5
 8005dcc:	430a      	orrs	r2, r1
 8005dce:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	2240      	movs	r2, #64	@ 0x40
 8005dd8:	4013      	ands	r3, r2
 8005dda:	2b40      	cmp	r3, #64	@ 0x40
 8005ddc:	d007      	beq.n	8005dee <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	681a      	ldr	r2, [r3, #0]
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	2140      	movs	r1, #64	@ 0x40
 8005dea:	430a      	orrs	r2, r1
 8005dec:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	68da      	ldr	r2, [r3, #12]
 8005df2:	23e0      	movs	r3, #224	@ 0xe0
 8005df4:	00db      	lsls	r3, r3, #3
 8005df6:	429a      	cmp	r2, r3
 8005df8:	d800      	bhi.n	8005dfc <HAL_SPI_TransmitReceive+0x154>
 8005dfa:	e083      	b.n	8005f04 <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	685b      	ldr	r3, [r3, #4]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d005      	beq.n	8005e10 <HAL_SPI_TransmitReceive+0x168>
 8005e04:	2312      	movs	r3, #18
 8005e06:	18fb      	adds	r3, r7, r3
 8005e08:	881b      	ldrh	r3, [r3, #0]
 8005e0a:	2b01      	cmp	r3, #1
 8005e0c:	d000      	beq.n	8005e10 <HAL_SPI_TransmitReceive+0x168>
 8005e0e:	e06d      	b.n	8005eec <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e14:	881a      	ldrh	r2, [r3, #0]
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e20:	1c9a      	adds	r2, r3, #2
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e2a:	b29b      	uxth	r3, r3
 8005e2c:	3b01      	subs	r3, #1
 8005e2e:	b29a      	uxth	r2, r3
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e34:	e05a      	b.n	8005eec <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	689b      	ldr	r3, [r3, #8]
 8005e3c:	2202      	movs	r2, #2
 8005e3e:	4013      	ands	r3, r2
 8005e40:	2b02      	cmp	r3, #2
 8005e42:	d11b      	bne.n	8005e7c <HAL_SPI_TransmitReceive+0x1d4>
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e48:	b29b      	uxth	r3, r3
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d016      	beq.n	8005e7c <HAL_SPI_TransmitReceive+0x1d4>
 8005e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e50:	2b01      	cmp	r3, #1
 8005e52:	d113      	bne.n	8005e7c <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e58:	881a      	ldrh	r2, [r3, #0]
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e64:	1c9a      	adds	r2, r3, #2
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e6e:	b29b      	uxth	r3, r3
 8005e70:	3b01      	subs	r3, #1
 8005e72:	b29a      	uxth	r2, r3
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005e78:	2300      	movs	r3, #0
 8005e7a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	689b      	ldr	r3, [r3, #8]
 8005e82:	2201      	movs	r2, #1
 8005e84:	4013      	ands	r3, r2
 8005e86:	2b01      	cmp	r3, #1
 8005e88:	d11c      	bne.n	8005ec4 <HAL_SPI_TransmitReceive+0x21c>
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	2246      	movs	r2, #70	@ 0x46
 8005e8e:	5a9b      	ldrh	r3, [r3, r2]
 8005e90:	b29b      	uxth	r3, r3
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d016      	beq.n	8005ec4 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	68da      	ldr	r2, [r3, #12]
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ea0:	b292      	uxth	r2, r2
 8005ea2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ea8:	1c9a      	adds	r2, r3, #2
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	2246      	movs	r2, #70	@ 0x46
 8005eb2:	5a9b      	ldrh	r3, [r3, r2]
 8005eb4:	b29b      	uxth	r3, r3
 8005eb6:	3b01      	subs	r3, #1
 8005eb8:	b299      	uxth	r1, r3
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	2246      	movs	r2, #70	@ 0x46
 8005ebe:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005ec4:	f7fe fdd0 	bl	8004a68 <HAL_GetTick>
 8005ec8:	0002      	movs	r2, r0
 8005eca:	69fb      	ldr	r3, [r7, #28]
 8005ecc:	1ad3      	subs	r3, r2, r3
 8005ece:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ed0:	429a      	cmp	r2, r3
 8005ed2:	d80b      	bhi.n	8005eec <HAL_SPI_TransmitReceive+0x244>
 8005ed4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ed6:	3301      	adds	r3, #1
 8005ed8:	d008      	beq.n	8005eec <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 8005eda:	2323      	movs	r3, #35	@ 0x23
 8005edc:	18fb      	adds	r3, r7, r3
 8005ede:	2203      	movs	r2, #3
 8005ee0:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	225d      	movs	r2, #93	@ 0x5d
 8005ee6:	2101      	movs	r1, #1
 8005ee8:	5499      	strb	r1, [r3, r2]
        goto error;
 8005eea:	e0b1      	b.n	8006050 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ef0:	b29b      	uxth	r3, r3
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d19f      	bne.n	8005e36 <HAL_SPI_TransmitReceive+0x18e>
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	2246      	movs	r2, #70	@ 0x46
 8005efa:	5a9b      	ldrh	r3, [r3, r2]
 8005efc:	b29b      	uxth	r3, r3
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d199      	bne.n	8005e36 <HAL_SPI_TransmitReceive+0x18e>
 8005f02:	e089      	b.n	8006018 <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	685b      	ldr	r3, [r3, #4]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d005      	beq.n	8005f18 <HAL_SPI_TransmitReceive+0x270>
 8005f0c:	2312      	movs	r3, #18
 8005f0e:	18fb      	adds	r3, r7, r3
 8005f10:	881b      	ldrh	r3, [r3, #0]
 8005f12:	2b01      	cmp	r3, #1
 8005f14:	d000      	beq.n	8005f18 <HAL_SPI_TransmitReceive+0x270>
 8005f16:	e074      	b.n	8006002 <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	330c      	adds	r3, #12
 8005f22:	7812      	ldrb	r2, [r2, #0]
 8005f24:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f2a:	1c5a      	adds	r2, r3, #1
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f34:	b29b      	uxth	r3, r3
 8005f36:	3b01      	subs	r3, #1
 8005f38:	b29a      	uxth	r2, r3
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f3e:	e060      	b.n	8006002 <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	689b      	ldr	r3, [r3, #8]
 8005f46:	2202      	movs	r2, #2
 8005f48:	4013      	ands	r3, r2
 8005f4a:	2b02      	cmp	r3, #2
 8005f4c:	d11c      	bne.n	8005f88 <HAL_SPI_TransmitReceive+0x2e0>
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f52:	b29b      	uxth	r3, r3
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d017      	beq.n	8005f88 <HAL_SPI_TransmitReceive+0x2e0>
 8005f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f5a:	2b01      	cmp	r3, #1
 8005f5c:	d114      	bne.n	8005f88 <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	330c      	adds	r3, #12
 8005f68:	7812      	ldrb	r2, [r2, #0]
 8005f6a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f70:	1c5a      	adds	r2, r3, #1
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f7a:	b29b      	uxth	r3, r3
 8005f7c:	3b01      	subs	r3, #1
 8005f7e:	b29a      	uxth	r2, r3
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005f84:	2300      	movs	r3, #0
 8005f86:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	689b      	ldr	r3, [r3, #8]
 8005f8e:	2201      	movs	r2, #1
 8005f90:	4013      	ands	r3, r2
 8005f92:	2b01      	cmp	r3, #1
 8005f94:	d11e      	bne.n	8005fd4 <HAL_SPI_TransmitReceive+0x32c>
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	2246      	movs	r2, #70	@ 0x46
 8005f9a:	5a9b      	ldrh	r3, [r3, r2]
 8005f9c:	b29b      	uxth	r3, r3
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d018      	beq.n	8005fd4 <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	330c      	adds	r3, #12
 8005fa8:	001a      	movs	r2, r3
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fae:	7812      	ldrb	r2, [r2, #0]
 8005fb0:	b2d2      	uxtb	r2, r2
 8005fb2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fb8:	1c5a      	adds	r2, r3, #1
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	2246      	movs	r2, #70	@ 0x46
 8005fc2:	5a9b      	ldrh	r3, [r3, r2]
 8005fc4:	b29b      	uxth	r3, r3
 8005fc6:	3b01      	subs	r3, #1
 8005fc8:	b299      	uxth	r1, r3
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2246      	movs	r2, #70	@ 0x46
 8005fce:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005fd0:	2301      	movs	r3, #1
 8005fd2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005fd4:	f7fe fd48 	bl	8004a68 <HAL_GetTick>
 8005fd8:	0002      	movs	r2, r0
 8005fda:	69fb      	ldr	r3, [r7, #28]
 8005fdc:	1ad3      	subs	r3, r2, r3
 8005fde:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005fe0:	429a      	cmp	r2, r3
 8005fe2:	d802      	bhi.n	8005fea <HAL_SPI_TransmitReceive+0x342>
 8005fe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fe6:	3301      	adds	r3, #1
 8005fe8:	d102      	bne.n	8005ff0 <HAL_SPI_TransmitReceive+0x348>
 8005fea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d108      	bne.n	8006002 <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 8005ff0:	2323      	movs	r3, #35	@ 0x23
 8005ff2:	18fb      	adds	r3, r7, r3
 8005ff4:	2203      	movs	r2, #3
 8005ff6:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	225d      	movs	r2, #93	@ 0x5d
 8005ffc:	2101      	movs	r1, #1
 8005ffe:	5499      	strb	r1, [r3, r2]
        goto error;
 8006000:	e026      	b.n	8006050 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006006:	b29b      	uxth	r3, r3
 8006008:	2b00      	cmp	r3, #0
 800600a:	d199      	bne.n	8005f40 <HAL_SPI_TransmitReceive+0x298>
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	2246      	movs	r2, #70	@ 0x46
 8006010:	5a9b      	ldrh	r3, [r3, r2]
 8006012:	b29b      	uxth	r3, r3
 8006014:	2b00      	cmp	r3, #0
 8006016:	d193      	bne.n	8005f40 <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006018:	69fa      	ldr	r2, [r7, #28]
 800601a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	0018      	movs	r0, r3
 8006020:	f000 f9b2 	bl	8006388 <SPI_EndRxTxTransaction>
 8006024:	1e03      	subs	r3, r0, #0
 8006026:	d006      	beq.n	8006036 <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 8006028:	2323      	movs	r3, #35	@ 0x23
 800602a:	18fb      	adds	r3, r7, r3
 800602c:	2201      	movs	r2, #1
 800602e:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	2220      	movs	r2, #32
 8006034:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800603a:	2b00      	cmp	r3, #0
 800603c:	d004      	beq.n	8006048 <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 800603e:	2323      	movs	r3, #35	@ 0x23
 8006040:	18fb      	adds	r3, r7, r3
 8006042:	2201      	movs	r2, #1
 8006044:	701a      	strb	r2, [r3, #0]
 8006046:	e003      	b.n	8006050 <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	225d      	movs	r2, #93	@ 0x5d
 800604c:	2101      	movs	r1, #1
 800604e:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	225c      	movs	r2, #92	@ 0x5c
 8006054:	2100      	movs	r1, #0
 8006056:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8006058:	2323      	movs	r3, #35	@ 0x23
 800605a:	18fb      	adds	r3, r7, r3
 800605c:	781b      	ldrb	r3, [r3, #0]
}
 800605e:	0018      	movs	r0, r3
 8006060:	46bd      	mov	sp, r7
 8006062:	b00a      	add	sp, #40	@ 0x28
 8006064:	bd80      	pop	{r7, pc}
 8006066:	46c0      	nop			@ (mov r8, r8)
 8006068:	ffffefff 	.word	0xffffefff

0800606c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b088      	sub	sp, #32
 8006070:	af00      	add	r7, sp, #0
 8006072:	60f8      	str	r0, [r7, #12]
 8006074:	60b9      	str	r1, [r7, #8]
 8006076:	603b      	str	r3, [r7, #0]
 8006078:	1dfb      	adds	r3, r7, #7
 800607a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800607c:	f7fe fcf4 	bl	8004a68 <HAL_GetTick>
 8006080:	0002      	movs	r2, r0
 8006082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006084:	1a9b      	subs	r3, r3, r2
 8006086:	683a      	ldr	r2, [r7, #0]
 8006088:	18d3      	adds	r3, r2, r3
 800608a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800608c:	f7fe fcec 	bl	8004a68 <HAL_GetTick>
 8006090:	0003      	movs	r3, r0
 8006092:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006094:	4b3a      	ldr	r3, [pc, #232]	@ (8006180 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	015b      	lsls	r3, r3, #5
 800609a:	0d1b      	lsrs	r3, r3, #20
 800609c:	69fa      	ldr	r2, [r7, #28]
 800609e:	4353      	muls	r3, r2
 80060a0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80060a2:	e058      	b.n	8006156 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	3301      	adds	r3, #1
 80060a8:	d055      	beq.n	8006156 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80060aa:	f7fe fcdd 	bl	8004a68 <HAL_GetTick>
 80060ae:	0002      	movs	r2, r0
 80060b0:	69bb      	ldr	r3, [r7, #24]
 80060b2:	1ad3      	subs	r3, r2, r3
 80060b4:	69fa      	ldr	r2, [r7, #28]
 80060b6:	429a      	cmp	r2, r3
 80060b8:	d902      	bls.n	80060c0 <SPI_WaitFlagStateUntilTimeout+0x54>
 80060ba:	69fb      	ldr	r3, [r7, #28]
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d142      	bne.n	8006146 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	685a      	ldr	r2, [r3, #4]
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	21e0      	movs	r1, #224	@ 0xe0
 80060cc:	438a      	bics	r2, r1
 80060ce:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	685a      	ldr	r2, [r3, #4]
 80060d4:	2382      	movs	r3, #130	@ 0x82
 80060d6:	005b      	lsls	r3, r3, #1
 80060d8:	429a      	cmp	r2, r3
 80060da:	d113      	bne.n	8006104 <SPI_WaitFlagStateUntilTimeout+0x98>
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	689a      	ldr	r2, [r3, #8]
 80060e0:	2380      	movs	r3, #128	@ 0x80
 80060e2:	021b      	lsls	r3, r3, #8
 80060e4:	429a      	cmp	r2, r3
 80060e6:	d005      	beq.n	80060f4 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	689a      	ldr	r2, [r3, #8]
 80060ec:	2380      	movs	r3, #128	@ 0x80
 80060ee:	00db      	lsls	r3, r3, #3
 80060f0:	429a      	cmp	r2, r3
 80060f2:	d107      	bne.n	8006104 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	681a      	ldr	r2, [r3, #0]
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	2140      	movs	r1, #64	@ 0x40
 8006100:	438a      	bics	r2, r1
 8006102:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006108:	2380      	movs	r3, #128	@ 0x80
 800610a:	019b      	lsls	r3, r3, #6
 800610c:	429a      	cmp	r2, r3
 800610e:	d110      	bne.n	8006132 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	681a      	ldr	r2, [r3, #0]
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	491a      	ldr	r1, [pc, #104]	@ (8006184 <SPI_WaitFlagStateUntilTimeout+0x118>)
 800611c:	400a      	ands	r2, r1
 800611e:	601a      	str	r2, [r3, #0]
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	681a      	ldr	r2, [r3, #0]
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	2180      	movs	r1, #128	@ 0x80
 800612c:	0189      	lsls	r1, r1, #6
 800612e:	430a      	orrs	r2, r1
 8006130:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	225d      	movs	r2, #93	@ 0x5d
 8006136:	2101      	movs	r1, #1
 8006138:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	225c      	movs	r2, #92	@ 0x5c
 800613e:	2100      	movs	r1, #0
 8006140:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006142:	2303      	movs	r3, #3
 8006144:	e017      	b.n	8006176 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006146:	697b      	ldr	r3, [r7, #20]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d101      	bne.n	8006150 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 800614c:	2300      	movs	r3, #0
 800614e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006150:	697b      	ldr	r3, [r7, #20]
 8006152:	3b01      	subs	r3, #1
 8006154:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	689b      	ldr	r3, [r3, #8]
 800615c:	68ba      	ldr	r2, [r7, #8]
 800615e:	4013      	ands	r3, r2
 8006160:	68ba      	ldr	r2, [r7, #8]
 8006162:	1ad3      	subs	r3, r2, r3
 8006164:	425a      	negs	r2, r3
 8006166:	4153      	adcs	r3, r2
 8006168:	b2db      	uxtb	r3, r3
 800616a:	001a      	movs	r2, r3
 800616c:	1dfb      	adds	r3, r7, #7
 800616e:	781b      	ldrb	r3, [r3, #0]
 8006170:	429a      	cmp	r2, r3
 8006172:	d197      	bne.n	80060a4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006174:	2300      	movs	r3, #0
}
 8006176:	0018      	movs	r0, r3
 8006178:	46bd      	mov	sp, r7
 800617a:	b008      	add	sp, #32
 800617c:	bd80      	pop	{r7, pc}
 800617e:	46c0      	nop			@ (mov r8, r8)
 8006180:	20000004 	.word	0x20000004
 8006184:	ffffdfff 	.word	0xffffdfff

08006188 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006188:	b580      	push	{r7, lr}
 800618a:	b08a      	sub	sp, #40	@ 0x28
 800618c:	af00      	add	r7, sp, #0
 800618e:	60f8      	str	r0, [r7, #12]
 8006190:	60b9      	str	r1, [r7, #8]
 8006192:	607a      	str	r2, [r7, #4]
 8006194:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006196:	2317      	movs	r3, #23
 8006198:	18fb      	adds	r3, r7, r3
 800619a:	2200      	movs	r2, #0
 800619c:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800619e:	f7fe fc63 	bl	8004a68 <HAL_GetTick>
 80061a2:	0002      	movs	r2, r0
 80061a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061a6:	1a9b      	subs	r3, r3, r2
 80061a8:	683a      	ldr	r2, [r7, #0]
 80061aa:	18d3      	adds	r3, r2, r3
 80061ac:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80061ae:	f7fe fc5b 	bl	8004a68 <HAL_GetTick>
 80061b2:	0003      	movs	r3, r0
 80061b4:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	330c      	adds	r3, #12
 80061bc:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80061be:	4b41      	ldr	r3, [pc, #260]	@ (80062c4 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 80061c0:	681a      	ldr	r2, [r3, #0]
 80061c2:	0013      	movs	r3, r2
 80061c4:	009b      	lsls	r3, r3, #2
 80061c6:	189b      	adds	r3, r3, r2
 80061c8:	00da      	lsls	r2, r3, #3
 80061ca:	1ad3      	subs	r3, r2, r3
 80061cc:	0d1b      	lsrs	r3, r3, #20
 80061ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061d0:	4353      	muls	r3, r2
 80061d2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80061d4:	e068      	b.n	80062a8 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80061d6:	68ba      	ldr	r2, [r7, #8]
 80061d8:	23c0      	movs	r3, #192	@ 0xc0
 80061da:	00db      	lsls	r3, r3, #3
 80061dc:	429a      	cmp	r2, r3
 80061de:	d10a      	bne.n	80061f6 <SPI_WaitFifoStateUntilTimeout+0x6e>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d107      	bne.n	80061f6 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80061e6:	69fb      	ldr	r3, [r7, #28]
 80061e8:	781b      	ldrb	r3, [r3, #0]
 80061ea:	b2da      	uxtb	r2, r3
 80061ec:	2117      	movs	r1, #23
 80061ee:	187b      	adds	r3, r7, r1
 80061f0:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80061f2:	187b      	adds	r3, r7, r1
 80061f4:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	3301      	adds	r3, #1
 80061fa:	d055      	beq.n	80062a8 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80061fc:	f7fe fc34 	bl	8004a68 <HAL_GetTick>
 8006200:	0002      	movs	r2, r0
 8006202:	6a3b      	ldr	r3, [r7, #32]
 8006204:	1ad3      	subs	r3, r2, r3
 8006206:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006208:	429a      	cmp	r2, r3
 800620a:	d902      	bls.n	8006212 <SPI_WaitFifoStateUntilTimeout+0x8a>
 800620c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800620e:	2b00      	cmp	r3, #0
 8006210:	d142      	bne.n	8006298 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	685a      	ldr	r2, [r3, #4]
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	21e0      	movs	r1, #224	@ 0xe0
 800621e:	438a      	bics	r2, r1
 8006220:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	685a      	ldr	r2, [r3, #4]
 8006226:	2382      	movs	r3, #130	@ 0x82
 8006228:	005b      	lsls	r3, r3, #1
 800622a:	429a      	cmp	r2, r3
 800622c:	d113      	bne.n	8006256 <SPI_WaitFifoStateUntilTimeout+0xce>
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	689a      	ldr	r2, [r3, #8]
 8006232:	2380      	movs	r3, #128	@ 0x80
 8006234:	021b      	lsls	r3, r3, #8
 8006236:	429a      	cmp	r2, r3
 8006238:	d005      	beq.n	8006246 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	689a      	ldr	r2, [r3, #8]
 800623e:	2380      	movs	r3, #128	@ 0x80
 8006240:	00db      	lsls	r3, r3, #3
 8006242:	429a      	cmp	r2, r3
 8006244:	d107      	bne.n	8006256 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	681a      	ldr	r2, [r3, #0]
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	2140      	movs	r1, #64	@ 0x40
 8006252:	438a      	bics	r2, r1
 8006254:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800625a:	2380      	movs	r3, #128	@ 0x80
 800625c:	019b      	lsls	r3, r3, #6
 800625e:	429a      	cmp	r2, r3
 8006260:	d110      	bne.n	8006284 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	681a      	ldr	r2, [r3, #0]
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	4916      	ldr	r1, [pc, #88]	@ (80062c8 <SPI_WaitFifoStateUntilTimeout+0x140>)
 800626e:	400a      	ands	r2, r1
 8006270:	601a      	str	r2, [r3, #0]
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	681a      	ldr	r2, [r3, #0]
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	2180      	movs	r1, #128	@ 0x80
 800627e:	0189      	lsls	r1, r1, #6
 8006280:	430a      	orrs	r2, r1
 8006282:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	225d      	movs	r2, #93	@ 0x5d
 8006288:	2101      	movs	r1, #1
 800628a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	225c      	movs	r2, #92	@ 0x5c
 8006290:	2100      	movs	r1, #0
 8006292:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006294:	2303      	movs	r3, #3
 8006296:	e010      	b.n	80062ba <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006298:	69bb      	ldr	r3, [r7, #24]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d101      	bne.n	80062a2 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 800629e:	2300      	movs	r3, #0
 80062a0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80062a2:	69bb      	ldr	r3, [r7, #24]
 80062a4:	3b01      	subs	r3, #1
 80062a6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	689b      	ldr	r3, [r3, #8]
 80062ae:	68ba      	ldr	r2, [r7, #8]
 80062b0:	4013      	ands	r3, r2
 80062b2:	687a      	ldr	r2, [r7, #4]
 80062b4:	429a      	cmp	r2, r3
 80062b6:	d18e      	bne.n	80061d6 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 80062b8:	2300      	movs	r3, #0
}
 80062ba:	0018      	movs	r0, r3
 80062bc:	46bd      	mov	sp, r7
 80062be:	b00a      	add	sp, #40	@ 0x28
 80062c0:	bd80      	pop	{r7, pc}
 80062c2:	46c0      	nop			@ (mov r8, r8)
 80062c4:	20000004 	.word	0x20000004
 80062c8:	ffffdfff 	.word	0xffffdfff

080062cc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b086      	sub	sp, #24
 80062d0:	af02      	add	r7, sp, #8
 80062d2:	60f8      	str	r0, [r7, #12]
 80062d4:	60b9      	str	r1, [r7, #8]
 80062d6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	685a      	ldr	r2, [r3, #4]
 80062dc:	2382      	movs	r3, #130	@ 0x82
 80062de:	005b      	lsls	r3, r3, #1
 80062e0:	429a      	cmp	r2, r3
 80062e2:	d113      	bne.n	800630c <SPI_EndRxTransaction+0x40>
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	689a      	ldr	r2, [r3, #8]
 80062e8:	2380      	movs	r3, #128	@ 0x80
 80062ea:	021b      	lsls	r3, r3, #8
 80062ec:	429a      	cmp	r2, r3
 80062ee:	d005      	beq.n	80062fc <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	689a      	ldr	r2, [r3, #8]
 80062f4:	2380      	movs	r3, #128	@ 0x80
 80062f6:	00db      	lsls	r3, r3, #3
 80062f8:	429a      	cmp	r2, r3
 80062fa:	d107      	bne.n	800630c <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	681a      	ldr	r2, [r3, #0]
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	2140      	movs	r1, #64	@ 0x40
 8006308:	438a      	bics	r2, r1
 800630a:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800630c:	68ba      	ldr	r2, [r7, #8]
 800630e:	68f8      	ldr	r0, [r7, #12]
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	9300      	str	r3, [sp, #0]
 8006314:	0013      	movs	r3, r2
 8006316:	2200      	movs	r2, #0
 8006318:	2180      	movs	r1, #128	@ 0x80
 800631a:	f7ff fea7 	bl	800606c <SPI_WaitFlagStateUntilTimeout>
 800631e:	1e03      	subs	r3, r0, #0
 8006320:	d007      	beq.n	8006332 <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006326:	2220      	movs	r2, #32
 8006328:	431a      	orrs	r2, r3
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800632e:	2303      	movs	r3, #3
 8006330:	e026      	b.n	8006380 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	685a      	ldr	r2, [r3, #4]
 8006336:	2382      	movs	r3, #130	@ 0x82
 8006338:	005b      	lsls	r3, r3, #1
 800633a:	429a      	cmp	r2, r3
 800633c:	d11f      	bne.n	800637e <SPI_EndRxTransaction+0xb2>
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	689a      	ldr	r2, [r3, #8]
 8006342:	2380      	movs	r3, #128	@ 0x80
 8006344:	021b      	lsls	r3, r3, #8
 8006346:	429a      	cmp	r2, r3
 8006348:	d005      	beq.n	8006356 <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	689a      	ldr	r2, [r3, #8]
 800634e:	2380      	movs	r3, #128	@ 0x80
 8006350:	00db      	lsls	r3, r3, #3
 8006352:	429a      	cmp	r2, r3
 8006354:	d113      	bne.n	800637e <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006356:	68ba      	ldr	r2, [r7, #8]
 8006358:	23c0      	movs	r3, #192	@ 0xc0
 800635a:	00d9      	lsls	r1, r3, #3
 800635c:	68f8      	ldr	r0, [r7, #12]
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	9300      	str	r3, [sp, #0]
 8006362:	0013      	movs	r3, r2
 8006364:	2200      	movs	r2, #0
 8006366:	f7ff ff0f 	bl	8006188 <SPI_WaitFifoStateUntilTimeout>
 800636a:	1e03      	subs	r3, r0, #0
 800636c:	d007      	beq.n	800637e <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006372:	2220      	movs	r2, #32
 8006374:	431a      	orrs	r2, r3
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800637a:	2303      	movs	r3, #3
 800637c:	e000      	b.n	8006380 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 800637e:	2300      	movs	r3, #0
}
 8006380:	0018      	movs	r0, r3
 8006382:	46bd      	mov	sp, r7
 8006384:	b004      	add	sp, #16
 8006386:	bd80      	pop	{r7, pc}

08006388 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006388:	b580      	push	{r7, lr}
 800638a:	b086      	sub	sp, #24
 800638c:	af02      	add	r7, sp, #8
 800638e:	60f8      	str	r0, [r7, #12]
 8006390:	60b9      	str	r1, [r7, #8]
 8006392:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006394:	68ba      	ldr	r2, [r7, #8]
 8006396:	23c0      	movs	r3, #192	@ 0xc0
 8006398:	0159      	lsls	r1, r3, #5
 800639a:	68f8      	ldr	r0, [r7, #12]
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	9300      	str	r3, [sp, #0]
 80063a0:	0013      	movs	r3, r2
 80063a2:	2200      	movs	r2, #0
 80063a4:	f7ff fef0 	bl	8006188 <SPI_WaitFifoStateUntilTimeout>
 80063a8:	1e03      	subs	r3, r0, #0
 80063aa:	d007      	beq.n	80063bc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063b0:	2220      	movs	r2, #32
 80063b2:	431a      	orrs	r2, r3
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80063b8:	2303      	movs	r3, #3
 80063ba:	e027      	b.n	800640c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80063bc:	68ba      	ldr	r2, [r7, #8]
 80063be:	68f8      	ldr	r0, [r7, #12]
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	9300      	str	r3, [sp, #0]
 80063c4:	0013      	movs	r3, r2
 80063c6:	2200      	movs	r2, #0
 80063c8:	2180      	movs	r1, #128	@ 0x80
 80063ca:	f7ff fe4f 	bl	800606c <SPI_WaitFlagStateUntilTimeout>
 80063ce:	1e03      	subs	r3, r0, #0
 80063d0:	d007      	beq.n	80063e2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063d6:	2220      	movs	r2, #32
 80063d8:	431a      	orrs	r2, r3
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80063de:	2303      	movs	r3, #3
 80063e0:	e014      	b.n	800640c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80063e2:	68ba      	ldr	r2, [r7, #8]
 80063e4:	23c0      	movs	r3, #192	@ 0xc0
 80063e6:	00d9      	lsls	r1, r3, #3
 80063e8:	68f8      	ldr	r0, [r7, #12]
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	9300      	str	r3, [sp, #0]
 80063ee:	0013      	movs	r3, r2
 80063f0:	2200      	movs	r2, #0
 80063f2:	f7ff fec9 	bl	8006188 <SPI_WaitFifoStateUntilTimeout>
 80063f6:	1e03      	subs	r3, r0, #0
 80063f8:	d007      	beq.n	800640a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063fe:	2220      	movs	r2, #32
 8006400:	431a      	orrs	r2, r3
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006406:	2303      	movs	r3, #3
 8006408:	e000      	b.n	800640c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800640a:	2300      	movs	r3, #0
}
 800640c:	0018      	movs	r0, r3
 800640e:	46bd      	mov	sp, r7
 8006410:	b004      	add	sp, #16
 8006412:	bd80      	pop	{r7, pc}

08006414 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006414:	b580      	push	{r7, lr}
 8006416:	b082      	sub	sp, #8
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d101      	bne.n	8006426 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006422:	2301      	movs	r3, #1
 8006424:	e04a      	b.n	80064bc <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	223d      	movs	r2, #61	@ 0x3d
 800642a:	5c9b      	ldrb	r3, [r3, r2]
 800642c:	b2db      	uxtb	r3, r3
 800642e:	2b00      	cmp	r3, #0
 8006430:	d107      	bne.n	8006442 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	223c      	movs	r2, #60	@ 0x3c
 8006436:	2100      	movs	r1, #0
 8006438:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	0018      	movs	r0, r3
 800643e:	f7fe f825 	bl	800448c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	223d      	movs	r2, #61	@ 0x3d
 8006446:	2102      	movs	r1, #2
 8006448:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681a      	ldr	r2, [r3, #0]
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	3304      	adds	r3, #4
 8006452:	0019      	movs	r1, r3
 8006454:	0010      	movs	r0, r2
 8006456:	f000 fa1f 	bl	8006898 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2248      	movs	r2, #72	@ 0x48
 800645e:	2101      	movs	r1, #1
 8006460:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	223e      	movs	r2, #62	@ 0x3e
 8006466:	2101      	movs	r1, #1
 8006468:	5499      	strb	r1, [r3, r2]
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	223f      	movs	r2, #63	@ 0x3f
 800646e:	2101      	movs	r1, #1
 8006470:	5499      	strb	r1, [r3, r2]
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2240      	movs	r2, #64	@ 0x40
 8006476:	2101      	movs	r1, #1
 8006478:	5499      	strb	r1, [r3, r2]
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2241      	movs	r2, #65	@ 0x41
 800647e:	2101      	movs	r1, #1
 8006480:	5499      	strb	r1, [r3, r2]
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2242      	movs	r2, #66	@ 0x42
 8006486:	2101      	movs	r1, #1
 8006488:	5499      	strb	r1, [r3, r2]
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2243      	movs	r2, #67	@ 0x43
 800648e:	2101      	movs	r1, #1
 8006490:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2244      	movs	r2, #68	@ 0x44
 8006496:	2101      	movs	r1, #1
 8006498:	5499      	strb	r1, [r3, r2]
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2245      	movs	r2, #69	@ 0x45
 800649e:	2101      	movs	r1, #1
 80064a0:	5499      	strb	r1, [r3, r2]
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2246      	movs	r2, #70	@ 0x46
 80064a6:	2101      	movs	r1, #1
 80064a8:	5499      	strb	r1, [r3, r2]
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2247      	movs	r2, #71	@ 0x47
 80064ae:	2101      	movs	r1, #1
 80064b0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	223d      	movs	r2, #61	@ 0x3d
 80064b6:	2101      	movs	r1, #1
 80064b8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80064ba:	2300      	movs	r3, #0
}
 80064bc:	0018      	movs	r0, r3
 80064be:	46bd      	mov	sp, r7
 80064c0:	b002      	add	sp, #8
 80064c2:	bd80      	pop	{r7, pc}

080064c4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80064c4:	b580      	push	{r7, lr}
 80064c6:	b084      	sub	sp, #16
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
 80064cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d108      	bne.n	80064e6 <HAL_TIM_PWM_Start+0x22>
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	223e      	movs	r2, #62	@ 0x3e
 80064d8:	5c9b      	ldrb	r3, [r3, r2]
 80064da:	b2db      	uxtb	r3, r3
 80064dc:	3b01      	subs	r3, #1
 80064de:	1e5a      	subs	r2, r3, #1
 80064e0:	4193      	sbcs	r3, r2
 80064e2:	b2db      	uxtb	r3, r3
 80064e4:	e037      	b.n	8006556 <HAL_TIM_PWM_Start+0x92>
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	2b04      	cmp	r3, #4
 80064ea:	d108      	bne.n	80064fe <HAL_TIM_PWM_Start+0x3a>
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	223f      	movs	r2, #63	@ 0x3f
 80064f0:	5c9b      	ldrb	r3, [r3, r2]
 80064f2:	b2db      	uxtb	r3, r3
 80064f4:	3b01      	subs	r3, #1
 80064f6:	1e5a      	subs	r2, r3, #1
 80064f8:	4193      	sbcs	r3, r2
 80064fa:	b2db      	uxtb	r3, r3
 80064fc:	e02b      	b.n	8006556 <HAL_TIM_PWM_Start+0x92>
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	2b08      	cmp	r3, #8
 8006502:	d108      	bne.n	8006516 <HAL_TIM_PWM_Start+0x52>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2240      	movs	r2, #64	@ 0x40
 8006508:	5c9b      	ldrb	r3, [r3, r2]
 800650a:	b2db      	uxtb	r3, r3
 800650c:	3b01      	subs	r3, #1
 800650e:	1e5a      	subs	r2, r3, #1
 8006510:	4193      	sbcs	r3, r2
 8006512:	b2db      	uxtb	r3, r3
 8006514:	e01f      	b.n	8006556 <HAL_TIM_PWM_Start+0x92>
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	2b0c      	cmp	r3, #12
 800651a:	d108      	bne.n	800652e <HAL_TIM_PWM_Start+0x6a>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2241      	movs	r2, #65	@ 0x41
 8006520:	5c9b      	ldrb	r3, [r3, r2]
 8006522:	b2db      	uxtb	r3, r3
 8006524:	3b01      	subs	r3, #1
 8006526:	1e5a      	subs	r2, r3, #1
 8006528:	4193      	sbcs	r3, r2
 800652a:	b2db      	uxtb	r3, r3
 800652c:	e013      	b.n	8006556 <HAL_TIM_PWM_Start+0x92>
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	2b10      	cmp	r3, #16
 8006532:	d108      	bne.n	8006546 <HAL_TIM_PWM_Start+0x82>
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2242      	movs	r2, #66	@ 0x42
 8006538:	5c9b      	ldrb	r3, [r3, r2]
 800653a:	b2db      	uxtb	r3, r3
 800653c:	3b01      	subs	r3, #1
 800653e:	1e5a      	subs	r2, r3, #1
 8006540:	4193      	sbcs	r3, r2
 8006542:	b2db      	uxtb	r3, r3
 8006544:	e007      	b.n	8006556 <HAL_TIM_PWM_Start+0x92>
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2243      	movs	r2, #67	@ 0x43
 800654a:	5c9b      	ldrb	r3, [r3, r2]
 800654c:	b2db      	uxtb	r3, r3
 800654e:	3b01      	subs	r3, #1
 8006550:	1e5a      	subs	r2, r3, #1
 8006552:	4193      	sbcs	r3, r2
 8006554:	b2db      	uxtb	r3, r3
 8006556:	2b00      	cmp	r3, #0
 8006558:	d001      	beq.n	800655e <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800655a:	2301      	movs	r3, #1
 800655c:	e08b      	b.n	8006676 <HAL_TIM_PWM_Start+0x1b2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d104      	bne.n	800656e <HAL_TIM_PWM_Start+0xaa>
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	223e      	movs	r2, #62	@ 0x3e
 8006568:	2102      	movs	r1, #2
 800656a:	5499      	strb	r1, [r3, r2]
 800656c:	e023      	b.n	80065b6 <HAL_TIM_PWM_Start+0xf2>
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	2b04      	cmp	r3, #4
 8006572:	d104      	bne.n	800657e <HAL_TIM_PWM_Start+0xba>
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	223f      	movs	r2, #63	@ 0x3f
 8006578:	2102      	movs	r1, #2
 800657a:	5499      	strb	r1, [r3, r2]
 800657c:	e01b      	b.n	80065b6 <HAL_TIM_PWM_Start+0xf2>
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	2b08      	cmp	r3, #8
 8006582:	d104      	bne.n	800658e <HAL_TIM_PWM_Start+0xca>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2240      	movs	r2, #64	@ 0x40
 8006588:	2102      	movs	r1, #2
 800658a:	5499      	strb	r1, [r3, r2]
 800658c:	e013      	b.n	80065b6 <HAL_TIM_PWM_Start+0xf2>
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	2b0c      	cmp	r3, #12
 8006592:	d104      	bne.n	800659e <HAL_TIM_PWM_Start+0xda>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2241      	movs	r2, #65	@ 0x41
 8006598:	2102      	movs	r1, #2
 800659a:	5499      	strb	r1, [r3, r2]
 800659c:	e00b      	b.n	80065b6 <HAL_TIM_PWM_Start+0xf2>
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	2b10      	cmp	r3, #16
 80065a2:	d104      	bne.n	80065ae <HAL_TIM_PWM_Start+0xea>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2242      	movs	r2, #66	@ 0x42
 80065a8:	2102      	movs	r1, #2
 80065aa:	5499      	strb	r1, [r3, r2]
 80065ac:	e003      	b.n	80065b6 <HAL_TIM_PWM_Start+0xf2>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2243      	movs	r2, #67	@ 0x43
 80065b2:	2102      	movs	r1, #2
 80065b4:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	6839      	ldr	r1, [r7, #0]
 80065bc:	2201      	movs	r2, #1
 80065be:	0018      	movs	r0, r3
 80065c0:	f000 fcbc 	bl	8006f3c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	4a2d      	ldr	r2, [pc, #180]	@ (8006680 <HAL_TIM_PWM_Start+0x1bc>)
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d00e      	beq.n	80065ec <HAL_TIM_PWM_Start+0x128>
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	4a2c      	ldr	r2, [pc, #176]	@ (8006684 <HAL_TIM_PWM_Start+0x1c0>)
 80065d4:	4293      	cmp	r3, r2
 80065d6:	d009      	beq.n	80065ec <HAL_TIM_PWM_Start+0x128>
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	4a2a      	ldr	r2, [pc, #168]	@ (8006688 <HAL_TIM_PWM_Start+0x1c4>)
 80065de:	4293      	cmp	r3, r2
 80065e0:	d004      	beq.n	80065ec <HAL_TIM_PWM_Start+0x128>
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	4a29      	ldr	r2, [pc, #164]	@ (800668c <HAL_TIM_PWM_Start+0x1c8>)
 80065e8:	4293      	cmp	r3, r2
 80065ea:	d101      	bne.n	80065f0 <HAL_TIM_PWM_Start+0x12c>
 80065ec:	2301      	movs	r3, #1
 80065ee:	e000      	b.n	80065f2 <HAL_TIM_PWM_Start+0x12e>
 80065f0:	2300      	movs	r3, #0
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d008      	beq.n	8006608 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	2180      	movs	r1, #128	@ 0x80
 8006602:	0209      	lsls	r1, r1, #8
 8006604:	430a      	orrs	r2, r1
 8006606:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	4a1c      	ldr	r2, [pc, #112]	@ (8006680 <HAL_TIM_PWM_Start+0x1bc>)
 800660e:	4293      	cmp	r3, r2
 8006610:	d00f      	beq.n	8006632 <HAL_TIM_PWM_Start+0x16e>
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681a      	ldr	r2, [r3, #0]
 8006616:	2380      	movs	r3, #128	@ 0x80
 8006618:	05db      	lsls	r3, r3, #23
 800661a:	429a      	cmp	r2, r3
 800661c:	d009      	beq.n	8006632 <HAL_TIM_PWM_Start+0x16e>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	4a1b      	ldr	r2, [pc, #108]	@ (8006690 <HAL_TIM_PWM_Start+0x1cc>)
 8006624:	4293      	cmp	r3, r2
 8006626:	d004      	beq.n	8006632 <HAL_TIM_PWM_Start+0x16e>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	4a15      	ldr	r2, [pc, #84]	@ (8006684 <HAL_TIM_PWM_Start+0x1c0>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d116      	bne.n	8006660 <HAL_TIM_PWM_Start+0x19c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	689b      	ldr	r3, [r3, #8]
 8006638:	4a16      	ldr	r2, [pc, #88]	@ (8006694 <HAL_TIM_PWM_Start+0x1d0>)
 800663a:	4013      	ands	r3, r2
 800663c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	2b06      	cmp	r3, #6
 8006642:	d016      	beq.n	8006672 <HAL_TIM_PWM_Start+0x1ae>
 8006644:	68fa      	ldr	r2, [r7, #12]
 8006646:	2380      	movs	r3, #128	@ 0x80
 8006648:	025b      	lsls	r3, r3, #9
 800664a:	429a      	cmp	r2, r3
 800664c:	d011      	beq.n	8006672 <HAL_TIM_PWM_Start+0x1ae>
    {
      __HAL_TIM_ENABLE(htim);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	681a      	ldr	r2, [r3, #0]
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	2101      	movs	r1, #1
 800665a:	430a      	orrs	r2, r1
 800665c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800665e:	e008      	b.n	8006672 <HAL_TIM_PWM_Start+0x1ae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	681a      	ldr	r2, [r3, #0]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	2101      	movs	r1, #1
 800666c:	430a      	orrs	r2, r1
 800666e:	601a      	str	r2, [r3, #0]
 8006670:	e000      	b.n	8006674 <HAL_TIM_PWM_Start+0x1b0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006672:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8006674:	2300      	movs	r3, #0
}
 8006676:	0018      	movs	r0, r3
 8006678:	46bd      	mov	sp, r7
 800667a:	b004      	add	sp, #16
 800667c:	bd80      	pop	{r7, pc}
 800667e:	46c0      	nop			@ (mov r8, r8)
 8006680:	40012c00 	.word	0x40012c00
 8006684:	40014000 	.word	0x40014000
 8006688:	40014400 	.word	0x40014400
 800668c:	40014800 	.word	0x40014800
 8006690:	40000400 	.word	0x40000400
 8006694:	00010007 	.word	0x00010007

08006698 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b086      	sub	sp, #24
 800669c:	af00      	add	r7, sp, #0
 800669e:	60f8      	str	r0, [r7, #12]
 80066a0:	60b9      	str	r1, [r7, #8]
 80066a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80066a4:	2317      	movs	r3, #23
 80066a6:	18fb      	adds	r3, r7, r3
 80066a8:	2200      	movs	r2, #0
 80066aa:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	223c      	movs	r2, #60	@ 0x3c
 80066b0:	5c9b      	ldrb	r3, [r3, r2]
 80066b2:	2b01      	cmp	r3, #1
 80066b4:	d101      	bne.n	80066ba <HAL_TIM_PWM_ConfigChannel+0x22>
 80066b6:	2302      	movs	r3, #2
 80066b8:	e0e5      	b.n	8006886 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	223c      	movs	r2, #60	@ 0x3c
 80066be:	2101      	movs	r1, #1
 80066c0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2b14      	cmp	r3, #20
 80066c6:	d900      	bls.n	80066ca <HAL_TIM_PWM_ConfigChannel+0x32>
 80066c8:	e0d1      	b.n	800686e <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	009a      	lsls	r2, r3, #2
 80066ce:	4b70      	ldr	r3, [pc, #448]	@ (8006890 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80066d0:	18d3      	adds	r3, r2, r3
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	68ba      	ldr	r2, [r7, #8]
 80066dc:	0011      	movs	r1, r2
 80066de:	0018      	movs	r0, r3
 80066e0:	f000 f968 	bl	80069b4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	699a      	ldr	r2, [r3, #24]
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	2108      	movs	r1, #8
 80066f0:	430a      	orrs	r2, r1
 80066f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	699a      	ldr	r2, [r3, #24]
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	2104      	movs	r1, #4
 8006700:	438a      	bics	r2, r1
 8006702:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	6999      	ldr	r1, [r3, #24]
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	691a      	ldr	r2, [r3, #16]
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	430a      	orrs	r2, r1
 8006714:	619a      	str	r2, [r3, #24]
      break;
 8006716:	e0af      	b.n	8006878 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	68ba      	ldr	r2, [r7, #8]
 800671e:	0011      	movs	r1, r2
 8006720:	0018      	movs	r0, r3
 8006722:	f000 f9d1 	bl	8006ac8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	699a      	ldr	r2, [r3, #24]
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	2180      	movs	r1, #128	@ 0x80
 8006732:	0109      	lsls	r1, r1, #4
 8006734:	430a      	orrs	r2, r1
 8006736:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	699a      	ldr	r2, [r3, #24]
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	4954      	ldr	r1, [pc, #336]	@ (8006894 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8006744:	400a      	ands	r2, r1
 8006746:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	6999      	ldr	r1, [r3, #24]
 800674e:	68bb      	ldr	r3, [r7, #8]
 8006750:	691b      	ldr	r3, [r3, #16]
 8006752:	021a      	lsls	r2, r3, #8
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	430a      	orrs	r2, r1
 800675a:	619a      	str	r2, [r3, #24]
      break;
 800675c:	e08c      	b.n	8006878 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	68ba      	ldr	r2, [r7, #8]
 8006764:	0011      	movs	r1, r2
 8006766:	0018      	movs	r0, r3
 8006768:	f000 fa32 	bl	8006bd0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	69da      	ldr	r2, [r3, #28]
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	2108      	movs	r1, #8
 8006778:	430a      	orrs	r2, r1
 800677a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	69da      	ldr	r2, [r3, #28]
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	2104      	movs	r1, #4
 8006788:	438a      	bics	r2, r1
 800678a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	69d9      	ldr	r1, [r3, #28]
 8006792:	68bb      	ldr	r3, [r7, #8]
 8006794:	691a      	ldr	r2, [r3, #16]
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	430a      	orrs	r2, r1
 800679c:	61da      	str	r2, [r3, #28]
      break;
 800679e:	e06b      	b.n	8006878 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	68ba      	ldr	r2, [r7, #8]
 80067a6:	0011      	movs	r1, r2
 80067a8:	0018      	movs	r0, r3
 80067aa:	f000 fa99 	bl	8006ce0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	69da      	ldr	r2, [r3, #28]
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	2180      	movs	r1, #128	@ 0x80
 80067ba:	0109      	lsls	r1, r1, #4
 80067bc:	430a      	orrs	r2, r1
 80067be:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	69da      	ldr	r2, [r3, #28]
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4932      	ldr	r1, [pc, #200]	@ (8006894 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80067cc:	400a      	ands	r2, r1
 80067ce:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	69d9      	ldr	r1, [r3, #28]
 80067d6:	68bb      	ldr	r3, [r7, #8]
 80067d8:	691b      	ldr	r3, [r3, #16]
 80067da:	021a      	lsls	r2, r3, #8
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	430a      	orrs	r2, r1
 80067e2:	61da      	str	r2, [r3, #28]
      break;
 80067e4:	e048      	b.n	8006878 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	68ba      	ldr	r2, [r7, #8]
 80067ec:	0011      	movs	r1, r2
 80067ee:	0018      	movs	r0, r3
 80067f0:	f000 fae0 	bl	8006db4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	2108      	movs	r1, #8
 8006800:	430a      	orrs	r2, r1
 8006802:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	2104      	movs	r1, #4
 8006810:	438a      	bics	r2, r1
 8006812:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800681a:	68bb      	ldr	r3, [r7, #8]
 800681c:	691a      	ldr	r2, [r3, #16]
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	430a      	orrs	r2, r1
 8006824:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006826:	e027      	b.n	8006878 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	68ba      	ldr	r2, [r7, #8]
 800682e:	0011      	movs	r1, r2
 8006830:	0018      	movs	r0, r3
 8006832:	f000 fb1f 	bl	8006e74 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	2180      	movs	r1, #128	@ 0x80
 8006842:	0109      	lsls	r1, r1, #4
 8006844:	430a      	orrs	r2, r1
 8006846:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4910      	ldr	r1, [pc, #64]	@ (8006894 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8006854:	400a      	ands	r2, r1
 8006856:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800685e:	68bb      	ldr	r3, [r7, #8]
 8006860:	691b      	ldr	r3, [r3, #16]
 8006862:	021a      	lsls	r2, r3, #8
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	430a      	orrs	r2, r1
 800686a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800686c:	e004      	b.n	8006878 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800686e:	2317      	movs	r3, #23
 8006870:	18fb      	adds	r3, r7, r3
 8006872:	2201      	movs	r2, #1
 8006874:	701a      	strb	r2, [r3, #0]
      break;
 8006876:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	223c      	movs	r2, #60	@ 0x3c
 800687c:	2100      	movs	r1, #0
 800687e:	5499      	strb	r1, [r3, r2]

  return status;
 8006880:	2317      	movs	r3, #23
 8006882:	18fb      	adds	r3, r7, r3
 8006884:	781b      	ldrb	r3, [r3, #0]
}
 8006886:	0018      	movs	r0, r3
 8006888:	46bd      	mov	sp, r7
 800688a:	b006      	add	sp, #24
 800688c:	bd80      	pop	{r7, pc}
 800688e:	46c0      	nop			@ (mov r8, r8)
 8006890:	0800b338 	.word	0x0800b338
 8006894:	fffffbff 	.word	0xfffffbff

08006898 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006898:	b580      	push	{r7, lr}
 800689a:	b084      	sub	sp, #16
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
 80068a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	4a3b      	ldr	r2, [pc, #236]	@ (8006998 <TIM_Base_SetConfig+0x100>)
 80068ac:	4293      	cmp	r3, r2
 80068ae:	d008      	beq.n	80068c2 <TIM_Base_SetConfig+0x2a>
 80068b0:	687a      	ldr	r2, [r7, #4]
 80068b2:	2380      	movs	r3, #128	@ 0x80
 80068b4:	05db      	lsls	r3, r3, #23
 80068b6:	429a      	cmp	r2, r3
 80068b8:	d003      	beq.n	80068c2 <TIM_Base_SetConfig+0x2a>
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	4a37      	ldr	r2, [pc, #220]	@ (800699c <TIM_Base_SetConfig+0x104>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d108      	bne.n	80068d4 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	2270      	movs	r2, #112	@ 0x70
 80068c6:	4393      	bics	r3, r2
 80068c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	685b      	ldr	r3, [r3, #4]
 80068ce:	68fa      	ldr	r2, [r7, #12]
 80068d0:	4313      	orrs	r3, r2
 80068d2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	4a30      	ldr	r2, [pc, #192]	@ (8006998 <TIM_Base_SetConfig+0x100>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d018      	beq.n	800690e <TIM_Base_SetConfig+0x76>
 80068dc:	687a      	ldr	r2, [r7, #4]
 80068de:	2380      	movs	r3, #128	@ 0x80
 80068e0:	05db      	lsls	r3, r3, #23
 80068e2:	429a      	cmp	r2, r3
 80068e4:	d013      	beq.n	800690e <TIM_Base_SetConfig+0x76>
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	4a2c      	ldr	r2, [pc, #176]	@ (800699c <TIM_Base_SetConfig+0x104>)
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d00f      	beq.n	800690e <TIM_Base_SetConfig+0x76>
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	4a2b      	ldr	r2, [pc, #172]	@ (80069a0 <TIM_Base_SetConfig+0x108>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d00b      	beq.n	800690e <TIM_Base_SetConfig+0x76>
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	4a2a      	ldr	r2, [pc, #168]	@ (80069a4 <TIM_Base_SetConfig+0x10c>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d007      	beq.n	800690e <TIM_Base_SetConfig+0x76>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	4a29      	ldr	r2, [pc, #164]	@ (80069a8 <TIM_Base_SetConfig+0x110>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d003      	beq.n	800690e <TIM_Base_SetConfig+0x76>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	4a28      	ldr	r2, [pc, #160]	@ (80069ac <TIM_Base_SetConfig+0x114>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d108      	bne.n	8006920 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	4a27      	ldr	r2, [pc, #156]	@ (80069b0 <TIM_Base_SetConfig+0x118>)
 8006912:	4013      	ands	r3, r2
 8006914:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	68db      	ldr	r3, [r3, #12]
 800691a:	68fa      	ldr	r2, [r7, #12]
 800691c:	4313      	orrs	r3, r2
 800691e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	2280      	movs	r2, #128	@ 0x80
 8006924:	4393      	bics	r3, r2
 8006926:	001a      	movs	r2, r3
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	695b      	ldr	r3, [r3, #20]
 800692c:	4313      	orrs	r3, r2
 800692e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	68fa      	ldr	r2, [r7, #12]
 8006934:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	689a      	ldr	r2, [r3, #8]
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	681a      	ldr	r2, [r3, #0]
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	4a13      	ldr	r2, [pc, #76]	@ (8006998 <TIM_Base_SetConfig+0x100>)
 800694a:	4293      	cmp	r3, r2
 800694c:	d00b      	beq.n	8006966 <TIM_Base_SetConfig+0xce>
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	4a14      	ldr	r2, [pc, #80]	@ (80069a4 <TIM_Base_SetConfig+0x10c>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d007      	beq.n	8006966 <TIM_Base_SetConfig+0xce>
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	4a13      	ldr	r2, [pc, #76]	@ (80069a8 <TIM_Base_SetConfig+0x110>)
 800695a:	4293      	cmp	r3, r2
 800695c:	d003      	beq.n	8006966 <TIM_Base_SetConfig+0xce>
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	4a12      	ldr	r2, [pc, #72]	@ (80069ac <TIM_Base_SetConfig+0x114>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d103      	bne.n	800696e <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	691a      	ldr	r2, [r3, #16]
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	2201      	movs	r2, #1
 8006972:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	691b      	ldr	r3, [r3, #16]
 8006978:	2201      	movs	r2, #1
 800697a:	4013      	ands	r3, r2
 800697c:	2b01      	cmp	r3, #1
 800697e:	d106      	bne.n	800698e <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	691b      	ldr	r3, [r3, #16]
 8006984:	2201      	movs	r2, #1
 8006986:	4393      	bics	r3, r2
 8006988:	001a      	movs	r2, r3
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	611a      	str	r2, [r3, #16]
  }
}
 800698e:	46c0      	nop			@ (mov r8, r8)
 8006990:	46bd      	mov	sp, r7
 8006992:	b004      	add	sp, #16
 8006994:	bd80      	pop	{r7, pc}
 8006996:	46c0      	nop			@ (mov r8, r8)
 8006998:	40012c00 	.word	0x40012c00
 800699c:	40000400 	.word	0x40000400
 80069a0:	40002000 	.word	0x40002000
 80069a4:	40014000 	.word	0x40014000
 80069a8:	40014400 	.word	0x40014400
 80069ac:	40014800 	.word	0x40014800
 80069b0:	fffffcff 	.word	0xfffffcff

080069b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80069b4:	b580      	push	{r7, lr}
 80069b6:	b086      	sub	sp, #24
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
 80069bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	6a1b      	ldr	r3, [r3, #32]
 80069c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6a1b      	ldr	r3, [r3, #32]
 80069c8:	2201      	movs	r2, #1
 80069ca:	4393      	bics	r3, r2
 80069cc:	001a      	movs	r2, r3
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	685b      	ldr	r3, [r3, #4]
 80069d6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	699b      	ldr	r3, [r3, #24]
 80069dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	4a32      	ldr	r2, [pc, #200]	@ (8006aac <TIM_OC1_SetConfig+0xf8>)
 80069e2:	4013      	ands	r3, r2
 80069e4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	2203      	movs	r2, #3
 80069ea:	4393      	bics	r3, r2
 80069ec:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	68fa      	ldr	r2, [r7, #12]
 80069f4:	4313      	orrs	r3, r2
 80069f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80069f8:	697b      	ldr	r3, [r7, #20]
 80069fa:	2202      	movs	r2, #2
 80069fc:	4393      	bics	r3, r2
 80069fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006a00:	683b      	ldr	r3, [r7, #0]
 8006a02:	689b      	ldr	r3, [r3, #8]
 8006a04:	697a      	ldr	r2, [r7, #20]
 8006a06:	4313      	orrs	r3, r2
 8006a08:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	4a28      	ldr	r2, [pc, #160]	@ (8006ab0 <TIM_OC1_SetConfig+0xfc>)
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d00b      	beq.n	8006a2a <TIM_OC1_SetConfig+0x76>
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	4a27      	ldr	r2, [pc, #156]	@ (8006ab4 <TIM_OC1_SetConfig+0x100>)
 8006a16:	4293      	cmp	r3, r2
 8006a18:	d007      	beq.n	8006a2a <TIM_OC1_SetConfig+0x76>
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	4a26      	ldr	r2, [pc, #152]	@ (8006ab8 <TIM_OC1_SetConfig+0x104>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d003      	beq.n	8006a2a <TIM_OC1_SetConfig+0x76>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	4a25      	ldr	r2, [pc, #148]	@ (8006abc <TIM_OC1_SetConfig+0x108>)
 8006a26:	4293      	cmp	r3, r2
 8006a28:	d10c      	bne.n	8006a44 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006a2a:	697b      	ldr	r3, [r7, #20]
 8006a2c:	2208      	movs	r2, #8
 8006a2e:	4393      	bics	r3, r2
 8006a30:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	68db      	ldr	r3, [r3, #12]
 8006a36:	697a      	ldr	r2, [r7, #20]
 8006a38:	4313      	orrs	r3, r2
 8006a3a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006a3c:	697b      	ldr	r3, [r7, #20]
 8006a3e:	2204      	movs	r2, #4
 8006a40:	4393      	bics	r3, r2
 8006a42:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	4a1a      	ldr	r2, [pc, #104]	@ (8006ab0 <TIM_OC1_SetConfig+0xfc>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d00b      	beq.n	8006a64 <TIM_OC1_SetConfig+0xb0>
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	4a19      	ldr	r2, [pc, #100]	@ (8006ab4 <TIM_OC1_SetConfig+0x100>)
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d007      	beq.n	8006a64 <TIM_OC1_SetConfig+0xb0>
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	4a18      	ldr	r2, [pc, #96]	@ (8006ab8 <TIM_OC1_SetConfig+0x104>)
 8006a58:	4293      	cmp	r3, r2
 8006a5a:	d003      	beq.n	8006a64 <TIM_OC1_SetConfig+0xb0>
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	4a17      	ldr	r2, [pc, #92]	@ (8006abc <TIM_OC1_SetConfig+0x108>)
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d111      	bne.n	8006a88 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006a64:	693b      	ldr	r3, [r7, #16]
 8006a66:	4a16      	ldr	r2, [pc, #88]	@ (8006ac0 <TIM_OC1_SetConfig+0x10c>)
 8006a68:	4013      	ands	r3, r2
 8006a6a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006a6c:	693b      	ldr	r3, [r7, #16]
 8006a6e:	4a15      	ldr	r2, [pc, #84]	@ (8006ac4 <TIM_OC1_SetConfig+0x110>)
 8006a70:	4013      	ands	r3, r2
 8006a72:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	695b      	ldr	r3, [r3, #20]
 8006a78:	693a      	ldr	r2, [r7, #16]
 8006a7a:	4313      	orrs	r3, r2
 8006a7c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	699b      	ldr	r3, [r3, #24]
 8006a82:	693a      	ldr	r2, [r7, #16]
 8006a84:	4313      	orrs	r3, r2
 8006a86:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	693a      	ldr	r2, [r7, #16]
 8006a8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	68fa      	ldr	r2, [r7, #12]
 8006a92:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	685a      	ldr	r2, [r3, #4]
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	697a      	ldr	r2, [r7, #20]
 8006aa0:	621a      	str	r2, [r3, #32]
}
 8006aa2:	46c0      	nop			@ (mov r8, r8)
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	b006      	add	sp, #24
 8006aa8:	bd80      	pop	{r7, pc}
 8006aaa:	46c0      	nop			@ (mov r8, r8)
 8006aac:	fffeff8f 	.word	0xfffeff8f
 8006ab0:	40012c00 	.word	0x40012c00
 8006ab4:	40014000 	.word	0x40014000
 8006ab8:	40014400 	.word	0x40014400
 8006abc:	40014800 	.word	0x40014800
 8006ac0:	fffffeff 	.word	0xfffffeff
 8006ac4:	fffffdff 	.word	0xfffffdff

08006ac8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b086      	sub	sp, #24
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]
 8006ad0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6a1b      	ldr	r3, [r3, #32]
 8006ad6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	6a1b      	ldr	r3, [r3, #32]
 8006adc:	2210      	movs	r2, #16
 8006ade:	4393      	bics	r3, r2
 8006ae0:	001a      	movs	r2, r3
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	699b      	ldr	r3, [r3, #24]
 8006af0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	4a2e      	ldr	r2, [pc, #184]	@ (8006bb0 <TIM_OC2_SetConfig+0xe8>)
 8006af6:	4013      	ands	r3, r2
 8006af8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	4a2d      	ldr	r2, [pc, #180]	@ (8006bb4 <TIM_OC2_SetConfig+0xec>)
 8006afe:	4013      	ands	r3, r2
 8006b00:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	021b      	lsls	r3, r3, #8
 8006b08:	68fa      	ldr	r2, [r7, #12]
 8006b0a:	4313      	orrs	r3, r2
 8006b0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006b0e:	697b      	ldr	r3, [r7, #20]
 8006b10:	2220      	movs	r2, #32
 8006b12:	4393      	bics	r3, r2
 8006b14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	689b      	ldr	r3, [r3, #8]
 8006b1a:	011b      	lsls	r3, r3, #4
 8006b1c:	697a      	ldr	r2, [r7, #20]
 8006b1e:	4313      	orrs	r3, r2
 8006b20:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	4a24      	ldr	r2, [pc, #144]	@ (8006bb8 <TIM_OC2_SetConfig+0xf0>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d10d      	bne.n	8006b46 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006b2a:	697b      	ldr	r3, [r7, #20]
 8006b2c:	2280      	movs	r2, #128	@ 0x80
 8006b2e:	4393      	bics	r3, r2
 8006b30:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006b32:	683b      	ldr	r3, [r7, #0]
 8006b34:	68db      	ldr	r3, [r3, #12]
 8006b36:	011b      	lsls	r3, r3, #4
 8006b38:	697a      	ldr	r2, [r7, #20]
 8006b3a:	4313      	orrs	r3, r2
 8006b3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006b3e:	697b      	ldr	r3, [r7, #20]
 8006b40:	2240      	movs	r2, #64	@ 0x40
 8006b42:	4393      	bics	r3, r2
 8006b44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	4a1b      	ldr	r2, [pc, #108]	@ (8006bb8 <TIM_OC2_SetConfig+0xf0>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d00b      	beq.n	8006b66 <TIM_OC2_SetConfig+0x9e>
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	4a1a      	ldr	r2, [pc, #104]	@ (8006bbc <TIM_OC2_SetConfig+0xf4>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d007      	beq.n	8006b66 <TIM_OC2_SetConfig+0x9e>
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	4a19      	ldr	r2, [pc, #100]	@ (8006bc0 <TIM_OC2_SetConfig+0xf8>)
 8006b5a:	4293      	cmp	r3, r2
 8006b5c:	d003      	beq.n	8006b66 <TIM_OC2_SetConfig+0x9e>
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	4a18      	ldr	r2, [pc, #96]	@ (8006bc4 <TIM_OC2_SetConfig+0xfc>)
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d113      	bne.n	8006b8e <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006b66:	693b      	ldr	r3, [r7, #16]
 8006b68:	4a17      	ldr	r2, [pc, #92]	@ (8006bc8 <TIM_OC2_SetConfig+0x100>)
 8006b6a:	4013      	ands	r3, r2
 8006b6c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006b6e:	693b      	ldr	r3, [r7, #16]
 8006b70:	4a16      	ldr	r2, [pc, #88]	@ (8006bcc <TIM_OC2_SetConfig+0x104>)
 8006b72:	4013      	ands	r3, r2
 8006b74:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006b76:	683b      	ldr	r3, [r7, #0]
 8006b78:	695b      	ldr	r3, [r3, #20]
 8006b7a:	009b      	lsls	r3, r3, #2
 8006b7c:	693a      	ldr	r2, [r7, #16]
 8006b7e:	4313      	orrs	r3, r2
 8006b80:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	699b      	ldr	r3, [r3, #24]
 8006b86:	009b      	lsls	r3, r3, #2
 8006b88:	693a      	ldr	r2, [r7, #16]
 8006b8a:	4313      	orrs	r3, r2
 8006b8c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	693a      	ldr	r2, [r7, #16]
 8006b92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	68fa      	ldr	r2, [r7, #12]
 8006b98:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	685a      	ldr	r2, [r3, #4]
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	697a      	ldr	r2, [r7, #20]
 8006ba6:	621a      	str	r2, [r3, #32]
}
 8006ba8:	46c0      	nop			@ (mov r8, r8)
 8006baa:	46bd      	mov	sp, r7
 8006bac:	b006      	add	sp, #24
 8006bae:	bd80      	pop	{r7, pc}
 8006bb0:	feff8fff 	.word	0xfeff8fff
 8006bb4:	fffffcff 	.word	0xfffffcff
 8006bb8:	40012c00 	.word	0x40012c00
 8006bbc:	40014000 	.word	0x40014000
 8006bc0:	40014400 	.word	0x40014400
 8006bc4:	40014800 	.word	0x40014800
 8006bc8:	fffffbff 	.word	0xfffffbff
 8006bcc:	fffff7ff 	.word	0xfffff7ff

08006bd0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b086      	sub	sp, #24
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
 8006bd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6a1b      	ldr	r3, [r3, #32]
 8006bde:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	6a1b      	ldr	r3, [r3, #32]
 8006be4:	4a33      	ldr	r2, [pc, #204]	@ (8006cb4 <TIM_OC3_SetConfig+0xe4>)
 8006be6:	401a      	ands	r2, r3
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	685b      	ldr	r3, [r3, #4]
 8006bf0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	69db      	ldr	r3, [r3, #28]
 8006bf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	4a2f      	ldr	r2, [pc, #188]	@ (8006cb8 <TIM_OC3_SetConfig+0xe8>)
 8006bfc:	4013      	ands	r3, r2
 8006bfe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	2203      	movs	r2, #3
 8006c04:	4393      	bics	r3, r2
 8006c06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	68fa      	ldr	r2, [r7, #12]
 8006c0e:	4313      	orrs	r3, r2
 8006c10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006c12:	697b      	ldr	r3, [r7, #20]
 8006c14:	4a29      	ldr	r2, [pc, #164]	@ (8006cbc <TIM_OC3_SetConfig+0xec>)
 8006c16:	4013      	ands	r3, r2
 8006c18:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	689b      	ldr	r3, [r3, #8]
 8006c1e:	021b      	lsls	r3, r3, #8
 8006c20:	697a      	ldr	r2, [r7, #20]
 8006c22:	4313      	orrs	r3, r2
 8006c24:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	4a25      	ldr	r2, [pc, #148]	@ (8006cc0 <TIM_OC3_SetConfig+0xf0>)
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	d10d      	bne.n	8006c4a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006c2e:	697b      	ldr	r3, [r7, #20]
 8006c30:	4a24      	ldr	r2, [pc, #144]	@ (8006cc4 <TIM_OC3_SetConfig+0xf4>)
 8006c32:	4013      	ands	r3, r2
 8006c34:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	68db      	ldr	r3, [r3, #12]
 8006c3a:	021b      	lsls	r3, r3, #8
 8006c3c:	697a      	ldr	r2, [r7, #20]
 8006c3e:	4313      	orrs	r3, r2
 8006c40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006c42:	697b      	ldr	r3, [r7, #20]
 8006c44:	4a20      	ldr	r2, [pc, #128]	@ (8006cc8 <TIM_OC3_SetConfig+0xf8>)
 8006c46:	4013      	ands	r3, r2
 8006c48:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	4a1c      	ldr	r2, [pc, #112]	@ (8006cc0 <TIM_OC3_SetConfig+0xf0>)
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	d00b      	beq.n	8006c6a <TIM_OC3_SetConfig+0x9a>
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	4a1d      	ldr	r2, [pc, #116]	@ (8006ccc <TIM_OC3_SetConfig+0xfc>)
 8006c56:	4293      	cmp	r3, r2
 8006c58:	d007      	beq.n	8006c6a <TIM_OC3_SetConfig+0x9a>
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	4a1c      	ldr	r2, [pc, #112]	@ (8006cd0 <TIM_OC3_SetConfig+0x100>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d003      	beq.n	8006c6a <TIM_OC3_SetConfig+0x9a>
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	4a1b      	ldr	r2, [pc, #108]	@ (8006cd4 <TIM_OC3_SetConfig+0x104>)
 8006c66:	4293      	cmp	r3, r2
 8006c68:	d113      	bne.n	8006c92 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006c6a:	693b      	ldr	r3, [r7, #16]
 8006c6c:	4a1a      	ldr	r2, [pc, #104]	@ (8006cd8 <TIM_OC3_SetConfig+0x108>)
 8006c6e:	4013      	ands	r3, r2
 8006c70:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006c72:	693b      	ldr	r3, [r7, #16]
 8006c74:	4a19      	ldr	r2, [pc, #100]	@ (8006cdc <TIM_OC3_SetConfig+0x10c>)
 8006c76:	4013      	ands	r3, r2
 8006c78:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	695b      	ldr	r3, [r3, #20]
 8006c7e:	011b      	lsls	r3, r3, #4
 8006c80:	693a      	ldr	r2, [r7, #16]
 8006c82:	4313      	orrs	r3, r2
 8006c84:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	699b      	ldr	r3, [r3, #24]
 8006c8a:	011b      	lsls	r3, r3, #4
 8006c8c:	693a      	ldr	r2, [r7, #16]
 8006c8e:	4313      	orrs	r3, r2
 8006c90:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	693a      	ldr	r2, [r7, #16]
 8006c96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	68fa      	ldr	r2, [r7, #12]
 8006c9c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	685a      	ldr	r2, [r3, #4]
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	697a      	ldr	r2, [r7, #20]
 8006caa:	621a      	str	r2, [r3, #32]
}
 8006cac:	46c0      	nop			@ (mov r8, r8)
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	b006      	add	sp, #24
 8006cb2:	bd80      	pop	{r7, pc}
 8006cb4:	fffffeff 	.word	0xfffffeff
 8006cb8:	fffeff8f 	.word	0xfffeff8f
 8006cbc:	fffffdff 	.word	0xfffffdff
 8006cc0:	40012c00 	.word	0x40012c00
 8006cc4:	fffff7ff 	.word	0xfffff7ff
 8006cc8:	fffffbff 	.word	0xfffffbff
 8006ccc:	40014000 	.word	0x40014000
 8006cd0:	40014400 	.word	0x40014400
 8006cd4:	40014800 	.word	0x40014800
 8006cd8:	ffffefff 	.word	0xffffefff
 8006cdc:	ffffdfff 	.word	0xffffdfff

08006ce0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	b086      	sub	sp, #24
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
 8006ce8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	6a1b      	ldr	r3, [r3, #32]
 8006cee:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6a1b      	ldr	r3, [r3, #32]
 8006cf4:	4a26      	ldr	r2, [pc, #152]	@ (8006d90 <TIM_OC4_SetConfig+0xb0>)
 8006cf6:	401a      	ands	r2, r3
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	685b      	ldr	r3, [r3, #4]
 8006d00:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	69db      	ldr	r3, [r3, #28]
 8006d06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	4a22      	ldr	r2, [pc, #136]	@ (8006d94 <TIM_OC4_SetConfig+0xb4>)
 8006d0c:	4013      	ands	r3, r2
 8006d0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	4a21      	ldr	r2, [pc, #132]	@ (8006d98 <TIM_OC4_SetConfig+0xb8>)
 8006d14:	4013      	ands	r3, r2
 8006d16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	021b      	lsls	r3, r3, #8
 8006d1e:	68fa      	ldr	r2, [r7, #12]
 8006d20:	4313      	orrs	r3, r2
 8006d22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006d24:	693b      	ldr	r3, [r7, #16]
 8006d26:	4a1d      	ldr	r2, [pc, #116]	@ (8006d9c <TIM_OC4_SetConfig+0xbc>)
 8006d28:	4013      	ands	r3, r2
 8006d2a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	689b      	ldr	r3, [r3, #8]
 8006d30:	031b      	lsls	r3, r3, #12
 8006d32:	693a      	ldr	r2, [r7, #16]
 8006d34:	4313      	orrs	r3, r2
 8006d36:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	4a19      	ldr	r2, [pc, #100]	@ (8006da0 <TIM_OC4_SetConfig+0xc0>)
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	d00b      	beq.n	8006d58 <TIM_OC4_SetConfig+0x78>
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	4a18      	ldr	r2, [pc, #96]	@ (8006da4 <TIM_OC4_SetConfig+0xc4>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	d007      	beq.n	8006d58 <TIM_OC4_SetConfig+0x78>
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	4a17      	ldr	r2, [pc, #92]	@ (8006da8 <TIM_OC4_SetConfig+0xc8>)
 8006d4c:	4293      	cmp	r3, r2
 8006d4e:	d003      	beq.n	8006d58 <TIM_OC4_SetConfig+0x78>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	4a16      	ldr	r2, [pc, #88]	@ (8006dac <TIM_OC4_SetConfig+0xcc>)
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d109      	bne.n	8006d6c <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006d58:	697b      	ldr	r3, [r7, #20]
 8006d5a:	4a15      	ldr	r2, [pc, #84]	@ (8006db0 <TIM_OC4_SetConfig+0xd0>)
 8006d5c:	4013      	ands	r3, r2
 8006d5e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	695b      	ldr	r3, [r3, #20]
 8006d64:	019b      	lsls	r3, r3, #6
 8006d66:	697a      	ldr	r2, [r7, #20]
 8006d68:	4313      	orrs	r3, r2
 8006d6a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	697a      	ldr	r2, [r7, #20]
 8006d70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	68fa      	ldr	r2, [r7, #12]
 8006d76:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	685a      	ldr	r2, [r3, #4]
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	693a      	ldr	r2, [r7, #16]
 8006d84:	621a      	str	r2, [r3, #32]
}
 8006d86:	46c0      	nop			@ (mov r8, r8)
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	b006      	add	sp, #24
 8006d8c:	bd80      	pop	{r7, pc}
 8006d8e:	46c0      	nop			@ (mov r8, r8)
 8006d90:	ffffefff 	.word	0xffffefff
 8006d94:	feff8fff 	.word	0xfeff8fff
 8006d98:	fffffcff 	.word	0xfffffcff
 8006d9c:	ffffdfff 	.word	0xffffdfff
 8006da0:	40012c00 	.word	0x40012c00
 8006da4:	40014000 	.word	0x40014000
 8006da8:	40014400 	.word	0x40014400
 8006dac:	40014800 	.word	0x40014800
 8006db0:	ffffbfff 	.word	0xffffbfff

08006db4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b086      	sub	sp, #24
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
 8006dbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6a1b      	ldr	r3, [r3, #32]
 8006dc2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	6a1b      	ldr	r3, [r3, #32]
 8006dc8:	4a23      	ldr	r2, [pc, #140]	@ (8006e58 <TIM_OC5_SetConfig+0xa4>)
 8006dca:	401a      	ands	r2, r3
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	685b      	ldr	r3, [r3, #4]
 8006dd4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006dda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	4a1f      	ldr	r2, [pc, #124]	@ (8006e5c <TIM_OC5_SetConfig+0xa8>)
 8006de0:	4013      	ands	r3, r2
 8006de2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	68fa      	ldr	r2, [r7, #12]
 8006dea:	4313      	orrs	r3, r2
 8006dec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006dee:	693b      	ldr	r3, [r7, #16]
 8006df0:	4a1b      	ldr	r2, [pc, #108]	@ (8006e60 <TIM_OC5_SetConfig+0xac>)
 8006df2:	4013      	ands	r3, r2
 8006df4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	689b      	ldr	r3, [r3, #8]
 8006dfa:	041b      	lsls	r3, r3, #16
 8006dfc:	693a      	ldr	r2, [r7, #16]
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	4a17      	ldr	r2, [pc, #92]	@ (8006e64 <TIM_OC5_SetConfig+0xb0>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d00b      	beq.n	8006e22 <TIM_OC5_SetConfig+0x6e>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	4a16      	ldr	r2, [pc, #88]	@ (8006e68 <TIM_OC5_SetConfig+0xb4>)
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d007      	beq.n	8006e22 <TIM_OC5_SetConfig+0x6e>
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	4a15      	ldr	r2, [pc, #84]	@ (8006e6c <TIM_OC5_SetConfig+0xb8>)
 8006e16:	4293      	cmp	r3, r2
 8006e18:	d003      	beq.n	8006e22 <TIM_OC5_SetConfig+0x6e>
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	4a14      	ldr	r2, [pc, #80]	@ (8006e70 <TIM_OC5_SetConfig+0xbc>)
 8006e1e:	4293      	cmp	r3, r2
 8006e20:	d109      	bne.n	8006e36 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006e22:	697b      	ldr	r3, [r7, #20]
 8006e24:	4a0c      	ldr	r2, [pc, #48]	@ (8006e58 <TIM_OC5_SetConfig+0xa4>)
 8006e26:	4013      	ands	r3, r2
 8006e28:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	695b      	ldr	r3, [r3, #20]
 8006e2e:	021b      	lsls	r3, r3, #8
 8006e30:	697a      	ldr	r2, [r7, #20]
 8006e32:	4313      	orrs	r3, r2
 8006e34:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	697a      	ldr	r2, [r7, #20]
 8006e3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	68fa      	ldr	r2, [r7, #12]
 8006e40:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	685a      	ldr	r2, [r3, #4]
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	693a      	ldr	r2, [r7, #16]
 8006e4e:	621a      	str	r2, [r3, #32]
}
 8006e50:	46c0      	nop			@ (mov r8, r8)
 8006e52:	46bd      	mov	sp, r7
 8006e54:	b006      	add	sp, #24
 8006e56:	bd80      	pop	{r7, pc}
 8006e58:	fffeffff 	.word	0xfffeffff
 8006e5c:	fffeff8f 	.word	0xfffeff8f
 8006e60:	fffdffff 	.word	0xfffdffff
 8006e64:	40012c00 	.word	0x40012c00
 8006e68:	40014000 	.word	0x40014000
 8006e6c:	40014400 	.word	0x40014400
 8006e70:	40014800 	.word	0x40014800

08006e74 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006e74:	b580      	push	{r7, lr}
 8006e76:	b086      	sub	sp, #24
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
 8006e7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	6a1b      	ldr	r3, [r3, #32]
 8006e82:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	6a1b      	ldr	r3, [r3, #32]
 8006e88:	4a24      	ldr	r2, [pc, #144]	@ (8006f1c <TIM_OC6_SetConfig+0xa8>)
 8006e8a:	401a      	ands	r2, r3
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	685b      	ldr	r3, [r3, #4]
 8006e94:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	4a20      	ldr	r2, [pc, #128]	@ (8006f20 <TIM_OC6_SetConfig+0xac>)
 8006ea0:	4013      	ands	r3, r2
 8006ea2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	021b      	lsls	r3, r3, #8
 8006eaa:	68fa      	ldr	r2, [r7, #12]
 8006eac:	4313      	orrs	r3, r2
 8006eae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006eb0:	693b      	ldr	r3, [r7, #16]
 8006eb2:	4a1c      	ldr	r2, [pc, #112]	@ (8006f24 <TIM_OC6_SetConfig+0xb0>)
 8006eb4:	4013      	ands	r3, r2
 8006eb6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006eb8:	683b      	ldr	r3, [r7, #0]
 8006eba:	689b      	ldr	r3, [r3, #8]
 8006ebc:	051b      	lsls	r3, r3, #20
 8006ebe:	693a      	ldr	r2, [r7, #16]
 8006ec0:	4313      	orrs	r3, r2
 8006ec2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	4a18      	ldr	r2, [pc, #96]	@ (8006f28 <TIM_OC6_SetConfig+0xb4>)
 8006ec8:	4293      	cmp	r3, r2
 8006eca:	d00b      	beq.n	8006ee4 <TIM_OC6_SetConfig+0x70>
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	4a17      	ldr	r2, [pc, #92]	@ (8006f2c <TIM_OC6_SetConfig+0xb8>)
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	d007      	beq.n	8006ee4 <TIM_OC6_SetConfig+0x70>
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	4a16      	ldr	r2, [pc, #88]	@ (8006f30 <TIM_OC6_SetConfig+0xbc>)
 8006ed8:	4293      	cmp	r3, r2
 8006eda:	d003      	beq.n	8006ee4 <TIM_OC6_SetConfig+0x70>
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	4a15      	ldr	r2, [pc, #84]	@ (8006f34 <TIM_OC6_SetConfig+0xc0>)
 8006ee0:	4293      	cmp	r3, r2
 8006ee2:	d109      	bne.n	8006ef8 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006ee4:	697b      	ldr	r3, [r7, #20]
 8006ee6:	4a14      	ldr	r2, [pc, #80]	@ (8006f38 <TIM_OC6_SetConfig+0xc4>)
 8006ee8:	4013      	ands	r3, r2
 8006eea:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006eec:	683b      	ldr	r3, [r7, #0]
 8006eee:	695b      	ldr	r3, [r3, #20]
 8006ef0:	029b      	lsls	r3, r3, #10
 8006ef2:	697a      	ldr	r2, [r7, #20]
 8006ef4:	4313      	orrs	r3, r2
 8006ef6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	697a      	ldr	r2, [r7, #20]
 8006efc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	68fa      	ldr	r2, [r7, #12]
 8006f02:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	685a      	ldr	r2, [r3, #4]
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	693a      	ldr	r2, [r7, #16]
 8006f10:	621a      	str	r2, [r3, #32]
}
 8006f12:	46c0      	nop			@ (mov r8, r8)
 8006f14:	46bd      	mov	sp, r7
 8006f16:	b006      	add	sp, #24
 8006f18:	bd80      	pop	{r7, pc}
 8006f1a:	46c0      	nop			@ (mov r8, r8)
 8006f1c:	ffefffff 	.word	0xffefffff
 8006f20:	feff8fff 	.word	0xfeff8fff
 8006f24:	ffdfffff 	.word	0xffdfffff
 8006f28:	40012c00 	.word	0x40012c00
 8006f2c:	40014000 	.word	0x40014000
 8006f30:	40014400 	.word	0x40014400
 8006f34:	40014800 	.word	0x40014800
 8006f38:	fffbffff 	.word	0xfffbffff

08006f3c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006f3c:	b580      	push	{r7, lr}
 8006f3e:	b086      	sub	sp, #24
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	60f8      	str	r0, [r7, #12]
 8006f44:	60b9      	str	r1, [r7, #8]
 8006f46:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	221f      	movs	r2, #31
 8006f4c:	4013      	ands	r3, r2
 8006f4e:	2201      	movs	r2, #1
 8006f50:	409a      	lsls	r2, r3
 8006f52:	0013      	movs	r3, r2
 8006f54:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	6a1b      	ldr	r3, [r3, #32]
 8006f5a:	697a      	ldr	r2, [r7, #20]
 8006f5c:	43d2      	mvns	r2, r2
 8006f5e:	401a      	ands	r2, r3
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	6a1a      	ldr	r2, [r3, #32]
 8006f68:	68bb      	ldr	r3, [r7, #8]
 8006f6a:	211f      	movs	r1, #31
 8006f6c:	400b      	ands	r3, r1
 8006f6e:	6879      	ldr	r1, [r7, #4]
 8006f70:	4099      	lsls	r1, r3
 8006f72:	000b      	movs	r3, r1
 8006f74:	431a      	orrs	r2, r3
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	621a      	str	r2, [r3, #32]
}
 8006f7a:	46c0      	nop			@ (mov r8, r8)
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	b006      	add	sp, #24
 8006f80:	bd80      	pop	{r7, pc}
	...

08006f84 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006f84:	b580      	push	{r7, lr}
 8006f86:	b082      	sub	sp, #8
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d101      	bne.n	8006f96 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006f92:	2301      	movs	r3, #1
 8006f94:	e046      	b.n	8007024 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	2288      	movs	r2, #136	@ 0x88
 8006f9a:	589b      	ldr	r3, [r3, r2]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d107      	bne.n	8006fb0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2284      	movs	r2, #132	@ 0x84
 8006fa4:	2100      	movs	r1, #0
 8006fa6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	0018      	movs	r0, r3
 8006fac:	f7fd fa0e 	bl	80043cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2288      	movs	r2, #136	@ 0x88
 8006fb4:	2124      	movs	r1, #36	@ 0x24
 8006fb6:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	681a      	ldr	r2, [r3, #0]
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	2101      	movs	r1, #1
 8006fc4:	438a      	bics	r2, r1
 8006fc6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d003      	beq.n	8006fd8 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	0018      	movs	r0, r3
 8006fd4:	f000 fe2c 	bl	8007c30 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	0018      	movs	r0, r3
 8006fdc:	f000 fb6a 	bl	80076b4 <UART_SetConfig>
 8006fe0:	0003      	movs	r3, r0
 8006fe2:	2b01      	cmp	r3, #1
 8006fe4:	d101      	bne.n	8006fea <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	e01c      	b.n	8007024 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	685a      	ldr	r2, [r3, #4]
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	490d      	ldr	r1, [pc, #52]	@ (800702c <HAL_UART_Init+0xa8>)
 8006ff6:	400a      	ands	r2, r1
 8006ff8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	689a      	ldr	r2, [r3, #8]
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	212a      	movs	r1, #42	@ 0x2a
 8007006:	438a      	bics	r2, r1
 8007008:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	681a      	ldr	r2, [r3, #0]
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	2101      	movs	r1, #1
 8007016:	430a      	orrs	r2, r1
 8007018:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	0018      	movs	r0, r3
 800701e:	f000 febb 	bl	8007d98 <UART_CheckIdleState>
 8007022:	0003      	movs	r3, r0
}
 8007024:	0018      	movs	r0, r3
 8007026:	46bd      	mov	sp, r7
 8007028:	b002      	add	sp, #8
 800702a:	bd80      	pop	{r7, pc}
 800702c:	ffffb7ff 	.word	0xffffb7ff

08007030 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007030:	b5b0      	push	{r4, r5, r7, lr}
 8007032:	b0aa      	sub	sp, #168	@ 0xa8
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	69db      	ldr	r3, [r3, #28]
 800703e:	22a4      	movs	r2, #164	@ 0xa4
 8007040:	18b9      	adds	r1, r7, r2
 8007042:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	20a0      	movs	r0, #160	@ 0xa0
 800704c:	1839      	adds	r1, r7, r0
 800704e:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	689b      	ldr	r3, [r3, #8]
 8007056:	249c      	movs	r4, #156	@ 0x9c
 8007058:	1939      	adds	r1, r7, r4
 800705a:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800705c:	0011      	movs	r1, r2
 800705e:	18bb      	adds	r3, r7, r2
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	4aa2      	ldr	r2, [pc, #648]	@ (80072ec <HAL_UART_IRQHandler+0x2bc>)
 8007064:	4013      	ands	r3, r2
 8007066:	2298      	movs	r2, #152	@ 0x98
 8007068:	18bd      	adds	r5, r7, r2
 800706a:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 800706c:	18bb      	adds	r3, r7, r2
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	2b00      	cmp	r3, #0
 8007072:	d11a      	bne.n	80070aa <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007074:	187b      	adds	r3, r7, r1
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	2220      	movs	r2, #32
 800707a:	4013      	ands	r3, r2
 800707c:	d015      	beq.n	80070aa <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800707e:	183b      	adds	r3, r7, r0
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	2220      	movs	r2, #32
 8007084:	4013      	ands	r3, r2
 8007086:	d105      	bne.n	8007094 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007088:	193b      	adds	r3, r7, r4
 800708a:	681a      	ldr	r2, [r3, #0]
 800708c:	2380      	movs	r3, #128	@ 0x80
 800708e:	055b      	lsls	r3, r3, #21
 8007090:	4013      	ands	r3, r2
 8007092:	d00a      	beq.n	80070aa <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007098:	2b00      	cmp	r3, #0
 800709a:	d100      	bne.n	800709e <HAL_UART_IRQHandler+0x6e>
 800709c:	e2dc      	b.n	8007658 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80070a2:	687a      	ldr	r2, [r7, #4]
 80070a4:	0010      	movs	r0, r2
 80070a6:	4798      	blx	r3
      }
      return;
 80070a8:	e2d6      	b.n	8007658 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80070aa:	2398      	movs	r3, #152	@ 0x98
 80070ac:	18fb      	adds	r3, r7, r3
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d100      	bne.n	80070b6 <HAL_UART_IRQHandler+0x86>
 80070b4:	e122      	b.n	80072fc <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80070b6:	239c      	movs	r3, #156	@ 0x9c
 80070b8:	18fb      	adds	r3, r7, r3
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	4a8c      	ldr	r2, [pc, #560]	@ (80072f0 <HAL_UART_IRQHandler+0x2c0>)
 80070be:	4013      	ands	r3, r2
 80070c0:	d106      	bne.n	80070d0 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80070c2:	23a0      	movs	r3, #160	@ 0xa0
 80070c4:	18fb      	adds	r3, r7, r3
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	4a8a      	ldr	r2, [pc, #552]	@ (80072f4 <HAL_UART_IRQHandler+0x2c4>)
 80070ca:	4013      	ands	r3, r2
 80070cc:	d100      	bne.n	80070d0 <HAL_UART_IRQHandler+0xa0>
 80070ce:	e115      	b.n	80072fc <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80070d0:	23a4      	movs	r3, #164	@ 0xa4
 80070d2:	18fb      	adds	r3, r7, r3
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	2201      	movs	r2, #1
 80070d8:	4013      	ands	r3, r2
 80070da:	d012      	beq.n	8007102 <HAL_UART_IRQHandler+0xd2>
 80070dc:	23a0      	movs	r3, #160	@ 0xa0
 80070de:	18fb      	adds	r3, r7, r3
 80070e0:	681a      	ldr	r2, [r3, #0]
 80070e2:	2380      	movs	r3, #128	@ 0x80
 80070e4:	005b      	lsls	r3, r3, #1
 80070e6:	4013      	ands	r3, r2
 80070e8:	d00b      	beq.n	8007102 <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	2201      	movs	r2, #1
 80070f0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2290      	movs	r2, #144	@ 0x90
 80070f6:	589b      	ldr	r3, [r3, r2]
 80070f8:	2201      	movs	r2, #1
 80070fa:	431a      	orrs	r2, r3
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	2190      	movs	r1, #144	@ 0x90
 8007100:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007102:	23a4      	movs	r3, #164	@ 0xa4
 8007104:	18fb      	adds	r3, r7, r3
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	2202      	movs	r2, #2
 800710a:	4013      	ands	r3, r2
 800710c:	d011      	beq.n	8007132 <HAL_UART_IRQHandler+0x102>
 800710e:	239c      	movs	r3, #156	@ 0x9c
 8007110:	18fb      	adds	r3, r7, r3
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	2201      	movs	r2, #1
 8007116:	4013      	ands	r3, r2
 8007118:	d00b      	beq.n	8007132 <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	2202      	movs	r2, #2
 8007120:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2290      	movs	r2, #144	@ 0x90
 8007126:	589b      	ldr	r3, [r3, r2]
 8007128:	2204      	movs	r2, #4
 800712a:	431a      	orrs	r2, r3
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2190      	movs	r1, #144	@ 0x90
 8007130:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007132:	23a4      	movs	r3, #164	@ 0xa4
 8007134:	18fb      	adds	r3, r7, r3
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	2204      	movs	r2, #4
 800713a:	4013      	ands	r3, r2
 800713c:	d011      	beq.n	8007162 <HAL_UART_IRQHandler+0x132>
 800713e:	239c      	movs	r3, #156	@ 0x9c
 8007140:	18fb      	adds	r3, r7, r3
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	2201      	movs	r2, #1
 8007146:	4013      	ands	r3, r2
 8007148:	d00b      	beq.n	8007162 <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	2204      	movs	r2, #4
 8007150:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2290      	movs	r2, #144	@ 0x90
 8007156:	589b      	ldr	r3, [r3, r2]
 8007158:	2202      	movs	r2, #2
 800715a:	431a      	orrs	r2, r3
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2190      	movs	r1, #144	@ 0x90
 8007160:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007162:	23a4      	movs	r3, #164	@ 0xa4
 8007164:	18fb      	adds	r3, r7, r3
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	2208      	movs	r2, #8
 800716a:	4013      	ands	r3, r2
 800716c:	d017      	beq.n	800719e <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800716e:	23a0      	movs	r3, #160	@ 0xa0
 8007170:	18fb      	adds	r3, r7, r3
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	2220      	movs	r2, #32
 8007176:	4013      	ands	r3, r2
 8007178:	d105      	bne.n	8007186 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800717a:	239c      	movs	r3, #156	@ 0x9c
 800717c:	18fb      	adds	r3, r7, r3
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	4a5b      	ldr	r2, [pc, #364]	@ (80072f0 <HAL_UART_IRQHandler+0x2c0>)
 8007182:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007184:	d00b      	beq.n	800719e <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	2208      	movs	r2, #8
 800718c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2290      	movs	r2, #144	@ 0x90
 8007192:	589b      	ldr	r3, [r3, r2]
 8007194:	2208      	movs	r2, #8
 8007196:	431a      	orrs	r2, r3
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2190      	movs	r1, #144	@ 0x90
 800719c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800719e:	23a4      	movs	r3, #164	@ 0xa4
 80071a0:	18fb      	adds	r3, r7, r3
 80071a2:	681a      	ldr	r2, [r3, #0]
 80071a4:	2380      	movs	r3, #128	@ 0x80
 80071a6:	011b      	lsls	r3, r3, #4
 80071a8:	4013      	ands	r3, r2
 80071aa:	d013      	beq.n	80071d4 <HAL_UART_IRQHandler+0x1a4>
 80071ac:	23a0      	movs	r3, #160	@ 0xa0
 80071ae:	18fb      	adds	r3, r7, r3
 80071b0:	681a      	ldr	r2, [r3, #0]
 80071b2:	2380      	movs	r3, #128	@ 0x80
 80071b4:	04db      	lsls	r3, r3, #19
 80071b6:	4013      	ands	r3, r2
 80071b8:	d00c      	beq.n	80071d4 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	2280      	movs	r2, #128	@ 0x80
 80071c0:	0112      	lsls	r2, r2, #4
 80071c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2290      	movs	r2, #144	@ 0x90
 80071c8:	589b      	ldr	r3, [r3, r2]
 80071ca:	2220      	movs	r2, #32
 80071cc:	431a      	orrs	r2, r3
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	2190      	movs	r1, #144	@ 0x90
 80071d2:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2290      	movs	r2, #144	@ 0x90
 80071d8:	589b      	ldr	r3, [r3, r2]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d100      	bne.n	80071e0 <HAL_UART_IRQHandler+0x1b0>
 80071de:	e23d      	b.n	800765c <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80071e0:	23a4      	movs	r3, #164	@ 0xa4
 80071e2:	18fb      	adds	r3, r7, r3
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	2220      	movs	r2, #32
 80071e8:	4013      	ands	r3, r2
 80071ea:	d015      	beq.n	8007218 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80071ec:	23a0      	movs	r3, #160	@ 0xa0
 80071ee:	18fb      	adds	r3, r7, r3
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	2220      	movs	r2, #32
 80071f4:	4013      	ands	r3, r2
 80071f6:	d106      	bne.n	8007206 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80071f8:	239c      	movs	r3, #156	@ 0x9c
 80071fa:	18fb      	adds	r3, r7, r3
 80071fc:	681a      	ldr	r2, [r3, #0]
 80071fe:	2380      	movs	r3, #128	@ 0x80
 8007200:	055b      	lsls	r3, r3, #21
 8007202:	4013      	ands	r3, r2
 8007204:	d008      	beq.n	8007218 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800720a:	2b00      	cmp	r3, #0
 800720c:	d004      	beq.n	8007218 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007212:	687a      	ldr	r2, [r7, #4]
 8007214:	0010      	movs	r0, r2
 8007216:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2290      	movs	r2, #144	@ 0x90
 800721c:	589b      	ldr	r3, [r3, r2]
 800721e:	2194      	movs	r1, #148	@ 0x94
 8007220:	187a      	adds	r2, r7, r1
 8007222:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	689b      	ldr	r3, [r3, #8]
 800722a:	2240      	movs	r2, #64	@ 0x40
 800722c:	4013      	ands	r3, r2
 800722e:	2b40      	cmp	r3, #64	@ 0x40
 8007230:	d004      	beq.n	800723c <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007232:	187b      	adds	r3, r7, r1
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	2228      	movs	r2, #40	@ 0x28
 8007238:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800723a:	d04c      	beq.n	80072d6 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	0018      	movs	r0, r3
 8007240:	f000 fec4 	bl	8007fcc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	689b      	ldr	r3, [r3, #8]
 800724a:	2240      	movs	r2, #64	@ 0x40
 800724c:	4013      	ands	r3, r2
 800724e:	2b40      	cmp	r3, #64	@ 0x40
 8007250:	d13c      	bne.n	80072cc <HAL_UART_IRQHandler+0x29c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007252:	f3ef 8310 	mrs	r3, PRIMASK
 8007256:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8007258:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800725a:	2090      	movs	r0, #144	@ 0x90
 800725c:	183a      	adds	r2, r7, r0
 800725e:	6013      	str	r3, [r2, #0]
 8007260:	2301      	movs	r3, #1
 8007262:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007264:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007266:	f383 8810 	msr	PRIMASK, r3
}
 800726a:	46c0      	nop			@ (mov r8, r8)
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	689a      	ldr	r2, [r3, #8]
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	2140      	movs	r1, #64	@ 0x40
 8007278:	438a      	bics	r2, r1
 800727a:	609a      	str	r2, [r3, #8]
 800727c:	183b      	adds	r3, r7, r0
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007282:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007284:	f383 8810 	msr	PRIMASK, r3
}
 8007288:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2280      	movs	r2, #128	@ 0x80
 800728e:	589b      	ldr	r3, [r3, r2]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d016      	beq.n	80072c2 <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2280      	movs	r2, #128	@ 0x80
 8007298:	589b      	ldr	r3, [r3, r2]
 800729a:	4a17      	ldr	r2, [pc, #92]	@ (80072f8 <HAL_UART_IRQHandler+0x2c8>)
 800729c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2280      	movs	r2, #128	@ 0x80
 80072a2:	589b      	ldr	r3, [r3, r2]
 80072a4:	0018      	movs	r0, r3
 80072a6:	f7fd fd29 	bl	8004cfc <HAL_DMA_Abort_IT>
 80072aa:	1e03      	subs	r3, r0, #0
 80072ac:	d01c      	beq.n	80072e8 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2280      	movs	r2, #128	@ 0x80
 80072b2:	589b      	ldr	r3, [r3, r2]
 80072b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072b6:	687a      	ldr	r2, [r7, #4]
 80072b8:	2180      	movs	r1, #128	@ 0x80
 80072ba:	5852      	ldr	r2, [r2, r1]
 80072bc:	0010      	movs	r0, r2
 80072be:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072c0:	e012      	b.n	80072e8 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	0018      	movs	r0, r3
 80072c6:	f000 f9e1 	bl	800768c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072ca:	e00d      	b.n	80072e8 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	0018      	movs	r0, r3
 80072d0:	f000 f9dc 	bl	800768c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072d4:	e008      	b.n	80072e8 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	0018      	movs	r0, r3
 80072da:	f000 f9d7 	bl	800768c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	2290      	movs	r2, #144	@ 0x90
 80072e2:	2100      	movs	r1, #0
 80072e4:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80072e6:	e1b9      	b.n	800765c <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072e8:	46c0      	nop			@ (mov r8, r8)
    return;
 80072ea:	e1b7      	b.n	800765c <HAL_UART_IRQHandler+0x62c>
 80072ec:	0000080f 	.word	0x0000080f
 80072f0:	10000001 	.word	0x10000001
 80072f4:	04000120 	.word	0x04000120
 80072f8:	08008099 	.word	0x08008099

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007300:	2b01      	cmp	r3, #1
 8007302:	d000      	beq.n	8007306 <HAL_UART_IRQHandler+0x2d6>
 8007304:	e13e      	b.n	8007584 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007306:	23a4      	movs	r3, #164	@ 0xa4
 8007308:	18fb      	adds	r3, r7, r3
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	2210      	movs	r2, #16
 800730e:	4013      	ands	r3, r2
 8007310:	d100      	bne.n	8007314 <HAL_UART_IRQHandler+0x2e4>
 8007312:	e137      	b.n	8007584 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007314:	23a0      	movs	r3, #160	@ 0xa0
 8007316:	18fb      	adds	r3, r7, r3
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	2210      	movs	r2, #16
 800731c:	4013      	ands	r3, r2
 800731e:	d100      	bne.n	8007322 <HAL_UART_IRQHandler+0x2f2>
 8007320:	e130      	b.n	8007584 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	2210      	movs	r2, #16
 8007328:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	689b      	ldr	r3, [r3, #8]
 8007330:	2240      	movs	r2, #64	@ 0x40
 8007332:	4013      	ands	r3, r2
 8007334:	2b40      	cmp	r3, #64	@ 0x40
 8007336:	d000      	beq.n	800733a <HAL_UART_IRQHandler+0x30a>
 8007338:	e0a4      	b.n	8007484 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2280      	movs	r2, #128	@ 0x80
 800733e:	589b      	ldr	r3, [r3, r2]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	685a      	ldr	r2, [r3, #4]
 8007344:	217e      	movs	r1, #126	@ 0x7e
 8007346:	187b      	adds	r3, r7, r1
 8007348:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 800734a:	187b      	adds	r3, r7, r1
 800734c:	881b      	ldrh	r3, [r3, #0]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d100      	bne.n	8007354 <HAL_UART_IRQHandler+0x324>
 8007352:	e185      	b.n	8007660 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	225c      	movs	r2, #92	@ 0x5c
 8007358:	5a9b      	ldrh	r3, [r3, r2]
 800735a:	187a      	adds	r2, r7, r1
 800735c:	8812      	ldrh	r2, [r2, #0]
 800735e:	429a      	cmp	r2, r3
 8007360:	d300      	bcc.n	8007364 <HAL_UART_IRQHandler+0x334>
 8007362:	e17d      	b.n	8007660 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	187a      	adds	r2, r7, r1
 8007368:	215e      	movs	r1, #94	@ 0x5e
 800736a:	8812      	ldrh	r2, [r2, #0]
 800736c:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	2280      	movs	r2, #128	@ 0x80
 8007372:	589b      	ldr	r3, [r3, r2]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	2220      	movs	r2, #32
 800737a:	4013      	ands	r3, r2
 800737c:	d170      	bne.n	8007460 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800737e:	f3ef 8310 	mrs	r3, PRIMASK
 8007382:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8007384:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007386:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007388:	2301      	movs	r3, #1
 800738a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800738c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800738e:	f383 8810 	msr	PRIMASK, r3
}
 8007392:	46c0      	nop			@ (mov r8, r8)
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	681a      	ldr	r2, [r3, #0]
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	49b4      	ldr	r1, [pc, #720]	@ (8007670 <HAL_UART_IRQHandler+0x640>)
 80073a0:	400a      	ands	r2, r1
 80073a2:	601a      	str	r2, [r3, #0]
 80073a4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80073a6:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073aa:	f383 8810 	msr	PRIMASK, r3
}
 80073ae:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80073b0:	f3ef 8310 	mrs	r3, PRIMASK
 80073b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 80073b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073b8:	677b      	str	r3, [r7, #116]	@ 0x74
 80073ba:	2301      	movs	r3, #1
 80073bc:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073c0:	f383 8810 	msr	PRIMASK, r3
}
 80073c4:	46c0      	nop			@ (mov r8, r8)
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	689a      	ldr	r2, [r3, #8]
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	2101      	movs	r1, #1
 80073d2:	438a      	bics	r2, r1
 80073d4:	609a      	str	r2, [r3, #8]
 80073d6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80073d8:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80073dc:	f383 8810 	msr	PRIMASK, r3
}
 80073e0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80073e2:	f3ef 8310 	mrs	r3, PRIMASK
 80073e6:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 80073e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80073ea:	673b      	str	r3, [r7, #112]	@ 0x70
 80073ec:	2301      	movs	r3, #1
 80073ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80073f2:	f383 8810 	msr	PRIMASK, r3
}
 80073f6:	46c0      	nop			@ (mov r8, r8)
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	689a      	ldr	r2, [r3, #8]
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	2140      	movs	r1, #64	@ 0x40
 8007404:	438a      	bics	r2, r1
 8007406:	609a      	str	r2, [r3, #8]
 8007408:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800740a:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800740c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800740e:	f383 8810 	msr	PRIMASK, r3
}
 8007412:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	228c      	movs	r2, #140	@ 0x8c
 8007418:	2120      	movs	r1, #32
 800741a:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2200      	movs	r2, #0
 8007420:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007422:	f3ef 8310 	mrs	r3, PRIMASK
 8007426:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8007428:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800742a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800742c:	2301      	movs	r3, #1
 800742e:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007430:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007432:	f383 8810 	msr	PRIMASK, r3
}
 8007436:	46c0      	nop			@ (mov r8, r8)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	681a      	ldr	r2, [r3, #0]
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	2110      	movs	r1, #16
 8007444:	438a      	bics	r2, r1
 8007446:	601a      	str	r2, [r3, #0]
 8007448:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800744a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800744c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800744e:	f383 8810 	msr	PRIMASK, r3
}
 8007452:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2280      	movs	r2, #128	@ 0x80
 8007458:	589b      	ldr	r3, [r3, r2]
 800745a:	0018      	movs	r0, r3
 800745c:	f7fd fbec 	bl	8004c38 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2202      	movs	r2, #2
 8007464:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	225c      	movs	r2, #92	@ 0x5c
 800746a:	5a9a      	ldrh	r2, [r3, r2]
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	215e      	movs	r1, #94	@ 0x5e
 8007470:	5a5b      	ldrh	r3, [r3, r1]
 8007472:	b29b      	uxth	r3, r3
 8007474:	1ad3      	subs	r3, r2, r3
 8007476:	b29a      	uxth	r2, r3
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	0011      	movs	r1, r2
 800747c:	0018      	movs	r0, r3
 800747e:	f000 f90d 	bl	800769c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007482:	e0ed      	b.n	8007660 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	225c      	movs	r2, #92	@ 0x5c
 8007488:	5a99      	ldrh	r1, [r3, r2]
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	225e      	movs	r2, #94	@ 0x5e
 800748e:	5a9b      	ldrh	r3, [r3, r2]
 8007490:	b29a      	uxth	r2, r3
 8007492:	208e      	movs	r0, #142	@ 0x8e
 8007494:	183b      	adds	r3, r7, r0
 8007496:	1a8a      	subs	r2, r1, r2
 8007498:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	225e      	movs	r2, #94	@ 0x5e
 800749e:	5a9b      	ldrh	r3, [r3, r2]
 80074a0:	b29b      	uxth	r3, r3
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d100      	bne.n	80074a8 <HAL_UART_IRQHandler+0x478>
 80074a6:	e0dd      	b.n	8007664 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 80074a8:	183b      	adds	r3, r7, r0
 80074aa:	881b      	ldrh	r3, [r3, #0]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d100      	bne.n	80074b2 <HAL_UART_IRQHandler+0x482>
 80074b0:	e0d8      	b.n	8007664 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80074b2:	f3ef 8310 	mrs	r3, PRIMASK
 80074b6:	60fb      	str	r3, [r7, #12]
  return(result);
 80074b8:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80074ba:	2488      	movs	r4, #136	@ 0x88
 80074bc:	193a      	adds	r2, r7, r4
 80074be:	6013      	str	r3, [r2, #0]
 80074c0:	2301      	movs	r3, #1
 80074c2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074c4:	693b      	ldr	r3, [r7, #16]
 80074c6:	f383 8810 	msr	PRIMASK, r3
}
 80074ca:	46c0      	nop			@ (mov r8, r8)
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	681a      	ldr	r2, [r3, #0]
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	4967      	ldr	r1, [pc, #412]	@ (8007674 <HAL_UART_IRQHandler+0x644>)
 80074d8:	400a      	ands	r2, r1
 80074da:	601a      	str	r2, [r3, #0]
 80074dc:	193b      	adds	r3, r7, r4
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074e2:	697b      	ldr	r3, [r7, #20]
 80074e4:	f383 8810 	msr	PRIMASK, r3
}
 80074e8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80074ea:	f3ef 8310 	mrs	r3, PRIMASK
 80074ee:	61bb      	str	r3, [r7, #24]
  return(result);
 80074f0:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80074f2:	2484      	movs	r4, #132	@ 0x84
 80074f4:	193a      	adds	r2, r7, r4
 80074f6:	6013      	str	r3, [r2, #0]
 80074f8:	2301      	movs	r3, #1
 80074fa:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074fc:	69fb      	ldr	r3, [r7, #28]
 80074fe:	f383 8810 	msr	PRIMASK, r3
}
 8007502:	46c0      	nop			@ (mov r8, r8)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	689a      	ldr	r2, [r3, #8]
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	495a      	ldr	r1, [pc, #360]	@ (8007678 <HAL_UART_IRQHandler+0x648>)
 8007510:	400a      	ands	r2, r1
 8007512:	609a      	str	r2, [r3, #8]
 8007514:	193b      	adds	r3, r7, r4
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800751a:	6a3b      	ldr	r3, [r7, #32]
 800751c:	f383 8810 	msr	PRIMASK, r3
}
 8007520:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	228c      	movs	r2, #140	@ 0x8c
 8007526:	2120      	movs	r1, #32
 8007528:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	2200      	movs	r2, #0
 800752e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2200      	movs	r2, #0
 8007534:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007536:	f3ef 8310 	mrs	r3, PRIMASK
 800753a:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800753c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800753e:	2480      	movs	r4, #128	@ 0x80
 8007540:	193a      	adds	r2, r7, r4
 8007542:	6013      	str	r3, [r2, #0]
 8007544:	2301      	movs	r3, #1
 8007546:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007548:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800754a:	f383 8810 	msr	PRIMASK, r3
}
 800754e:	46c0      	nop			@ (mov r8, r8)
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	681a      	ldr	r2, [r3, #0]
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	2110      	movs	r1, #16
 800755c:	438a      	bics	r2, r1
 800755e:	601a      	str	r2, [r3, #0]
 8007560:	193b      	adds	r3, r7, r4
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007566:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007568:	f383 8810 	msr	PRIMASK, r3
}
 800756c:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2202      	movs	r2, #2
 8007572:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007574:	183b      	adds	r3, r7, r0
 8007576:	881a      	ldrh	r2, [r3, #0]
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	0011      	movs	r1, r2
 800757c:	0018      	movs	r0, r3
 800757e:	f000 f88d 	bl	800769c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007582:	e06f      	b.n	8007664 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007584:	23a4      	movs	r3, #164	@ 0xa4
 8007586:	18fb      	adds	r3, r7, r3
 8007588:	681a      	ldr	r2, [r3, #0]
 800758a:	2380      	movs	r3, #128	@ 0x80
 800758c:	035b      	lsls	r3, r3, #13
 800758e:	4013      	ands	r3, r2
 8007590:	d010      	beq.n	80075b4 <HAL_UART_IRQHandler+0x584>
 8007592:	239c      	movs	r3, #156	@ 0x9c
 8007594:	18fb      	adds	r3, r7, r3
 8007596:	681a      	ldr	r2, [r3, #0]
 8007598:	2380      	movs	r3, #128	@ 0x80
 800759a:	03db      	lsls	r3, r3, #15
 800759c:	4013      	ands	r3, r2
 800759e:	d009      	beq.n	80075b4 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	2280      	movs	r2, #128	@ 0x80
 80075a6:	0352      	lsls	r2, r2, #13
 80075a8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	0018      	movs	r0, r3
 80075ae:	f000 fdb6 	bl	800811e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80075b2:	e05a      	b.n	800766a <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80075b4:	23a4      	movs	r3, #164	@ 0xa4
 80075b6:	18fb      	adds	r3, r7, r3
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	2280      	movs	r2, #128	@ 0x80
 80075bc:	4013      	ands	r3, r2
 80075be:	d016      	beq.n	80075ee <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80075c0:	23a0      	movs	r3, #160	@ 0xa0
 80075c2:	18fb      	adds	r3, r7, r3
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	2280      	movs	r2, #128	@ 0x80
 80075c8:	4013      	ands	r3, r2
 80075ca:	d106      	bne.n	80075da <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80075cc:	239c      	movs	r3, #156	@ 0x9c
 80075ce:	18fb      	adds	r3, r7, r3
 80075d0:	681a      	ldr	r2, [r3, #0]
 80075d2:	2380      	movs	r3, #128	@ 0x80
 80075d4:	041b      	lsls	r3, r3, #16
 80075d6:	4013      	ands	r3, r2
 80075d8:	d009      	beq.n	80075ee <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d042      	beq.n	8007668 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80075e6:	687a      	ldr	r2, [r7, #4]
 80075e8:	0010      	movs	r0, r2
 80075ea:	4798      	blx	r3
    }
    return;
 80075ec:	e03c      	b.n	8007668 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80075ee:	23a4      	movs	r3, #164	@ 0xa4
 80075f0:	18fb      	adds	r3, r7, r3
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	2240      	movs	r2, #64	@ 0x40
 80075f6:	4013      	ands	r3, r2
 80075f8:	d00a      	beq.n	8007610 <HAL_UART_IRQHandler+0x5e0>
 80075fa:	23a0      	movs	r3, #160	@ 0xa0
 80075fc:	18fb      	adds	r3, r7, r3
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	2240      	movs	r2, #64	@ 0x40
 8007602:	4013      	ands	r3, r2
 8007604:	d004      	beq.n	8007610 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	0018      	movs	r0, r3
 800760a:	f000 fd5c 	bl	80080c6 <UART_EndTransmit_IT>
    return;
 800760e:	e02c      	b.n	800766a <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007610:	23a4      	movs	r3, #164	@ 0xa4
 8007612:	18fb      	adds	r3, r7, r3
 8007614:	681a      	ldr	r2, [r3, #0]
 8007616:	2380      	movs	r3, #128	@ 0x80
 8007618:	041b      	lsls	r3, r3, #16
 800761a:	4013      	ands	r3, r2
 800761c:	d00b      	beq.n	8007636 <HAL_UART_IRQHandler+0x606>
 800761e:	23a0      	movs	r3, #160	@ 0xa0
 8007620:	18fb      	adds	r3, r7, r3
 8007622:	681a      	ldr	r2, [r3, #0]
 8007624:	2380      	movs	r3, #128	@ 0x80
 8007626:	05db      	lsls	r3, r3, #23
 8007628:	4013      	ands	r3, r2
 800762a:	d004      	beq.n	8007636 <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	0018      	movs	r0, r3
 8007630:	f000 fd85 	bl	800813e <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007634:	e019      	b.n	800766a <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007636:	23a4      	movs	r3, #164	@ 0xa4
 8007638:	18fb      	adds	r3, r7, r3
 800763a:	681a      	ldr	r2, [r3, #0]
 800763c:	2380      	movs	r3, #128	@ 0x80
 800763e:	045b      	lsls	r3, r3, #17
 8007640:	4013      	ands	r3, r2
 8007642:	d012      	beq.n	800766a <HAL_UART_IRQHandler+0x63a>
 8007644:	23a0      	movs	r3, #160	@ 0xa0
 8007646:	18fb      	adds	r3, r7, r3
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	2b00      	cmp	r3, #0
 800764c:	da0d      	bge.n	800766a <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	0018      	movs	r0, r3
 8007652:	f000 fd6c 	bl	800812e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007656:	e008      	b.n	800766a <HAL_UART_IRQHandler+0x63a>
      return;
 8007658:	46c0      	nop			@ (mov r8, r8)
 800765a:	e006      	b.n	800766a <HAL_UART_IRQHandler+0x63a>
    return;
 800765c:	46c0      	nop			@ (mov r8, r8)
 800765e:	e004      	b.n	800766a <HAL_UART_IRQHandler+0x63a>
      return;
 8007660:	46c0      	nop			@ (mov r8, r8)
 8007662:	e002      	b.n	800766a <HAL_UART_IRQHandler+0x63a>
      return;
 8007664:	46c0      	nop			@ (mov r8, r8)
 8007666:	e000      	b.n	800766a <HAL_UART_IRQHandler+0x63a>
    return;
 8007668:	46c0      	nop			@ (mov r8, r8)
  }
}
 800766a:	46bd      	mov	sp, r7
 800766c:	b02a      	add	sp, #168	@ 0xa8
 800766e:	bdb0      	pop	{r4, r5, r7, pc}
 8007670:	fffffeff 	.word	0xfffffeff
 8007674:	fffffedf 	.word	0xfffffedf
 8007678:	effffffe 	.word	0xeffffffe

0800767c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800767c:	b580      	push	{r7, lr}
 800767e:	b082      	sub	sp, #8
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007684:	46c0      	nop			@ (mov r8, r8)
 8007686:	46bd      	mov	sp, r7
 8007688:	b002      	add	sp, #8
 800768a:	bd80      	pop	{r7, pc}

0800768c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800768c:	b580      	push	{r7, lr}
 800768e:	b082      	sub	sp, #8
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007694:	46c0      	nop			@ (mov r8, r8)
 8007696:	46bd      	mov	sp, r7
 8007698:	b002      	add	sp, #8
 800769a:	bd80      	pop	{r7, pc}

0800769c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800769c:	b580      	push	{r7, lr}
 800769e:	b082      	sub	sp, #8
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	6078      	str	r0, [r7, #4]
 80076a4:	000a      	movs	r2, r1
 80076a6:	1cbb      	adds	r3, r7, #2
 80076a8:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80076aa:	46c0      	nop			@ (mov r8, r8)
 80076ac:	46bd      	mov	sp, r7
 80076ae:	b002      	add	sp, #8
 80076b0:	bd80      	pop	{r7, pc}
	...

080076b4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80076b4:	b5b0      	push	{r4, r5, r7, lr}
 80076b6:	b090      	sub	sp, #64	@ 0x40
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80076bc:	231a      	movs	r3, #26
 80076be:	2220      	movs	r2, #32
 80076c0:	189b      	adds	r3, r3, r2
 80076c2:	19db      	adds	r3, r3, r7
 80076c4:	2200      	movs	r2, #0
 80076c6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80076c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076ca:	689a      	ldr	r2, [r3, #8]
 80076cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076ce:	691b      	ldr	r3, [r3, #16]
 80076d0:	431a      	orrs	r2, r3
 80076d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076d4:	695b      	ldr	r3, [r3, #20]
 80076d6:	431a      	orrs	r2, r3
 80076d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076da:	69db      	ldr	r3, [r3, #28]
 80076dc:	4313      	orrs	r3, r2
 80076de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80076e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	4aaf      	ldr	r2, [pc, #700]	@ (80079a4 <UART_SetConfig+0x2f0>)
 80076e8:	4013      	ands	r3, r2
 80076ea:	0019      	movs	r1, r3
 80076ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076ee:	681a      	ldr	r2, [r3, #0]
 80076f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076f2:	430b      	orrs	r3, r1
 80076f4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80076f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	685b      	ldr	r3, [r3, #4]
 80076fc:	4aaa      	ldr	r2, [pc, #680]	@ (80079a8 <UART_SetConfig+0x2f4>)
 80076fe:	4013      	ands	r3, r2
 8007700:	0018      	movs	r0, r3
 8007702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007704:	68d9      	ldr	r1, [r3, #12]
 8007706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007708:	681a      	ldr	r2, [r3, #0]
 800770a:	0003      	movs	r3, r0
 800770c:	430b      	orrs	r3, r1
 800770e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007712:	699b      	ldr	r3, [r3, #24]
 8007714:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	4aa4      	ldr	r2, [pc, #656]	@ (80079ac <UART_SetConfig+0x2f8>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d004      	beq.n	800772a <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007722:	6a1b      	ldr	r3, [r3, #32]
 8007724:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007726:	4313      	orrs	r3, r2
 8007728:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800772a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	689b      	ldr	r3, [r3, #8]
 8007730:	4a9f      	ldr	r2, [pc, #636]	@ (80079b0 <UART_SetConfig+0x2fc>)
 8007732:	4013      	ands	r3, r2
 8007734:	0019      	movs	r1, r3
 8007736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007738:	681a      	ldr	r2, [r3, #0]
 800773a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800773c:	430b      	orrs	r3, r1
 800773e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007746:	220f      	movs	r2, #15
 8007748:	4393      	bics	r3, r2
 800774a:	0018      	movs	r0, r3
 800774c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800774e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007752:	681a      	ldr	r2, [r3, #0]
 8007754:	0003      	movs	r3, r0
 8007756:	430b      	orrs	r3, r1
 8007758:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800775a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	4a95      	ldr	r2, [pc, #596]	@ (80079b4 <UART_SetConfig+0x300>)
 8007760:	4293      	cmp	r3, r2
 8007762:	d131      	bne.n	80077c8 <UART_SetConfig+0x114>
 8007764:	4b94      	ldr	r3, [pc, #592]	@ (80079b8 <UART_SetConfig+0x304>)
 8007766:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007768:	2203      	movs	r2, #3
 800776a:	4013      	ands	r3, r2
 800776c:	2b03      	cmp	r3, #3
 800776e:	d01d      	beq.n	80077ac <UART_SetConfig+0xf8>
 8007770:	d823      	bhi.n	80077ba <UART_SetConfig+0x106>
 8007772:	2b02      	cmp	r3, #2
 8007774:	d00c      	beq.n	8007790 <UART_SetConfig+0xdc>
 8007776:	d820      	bhi.n	80077ba <UART_SetConfig+0x106>
 8007778:	2b00      	cmp	r3, #0
 800777a:	d002      	beq.n	8007782 <UART_SetConfig+0xce>
 800777c:	2b01      	cmp	r3, #1
 800777e:	d00e      	beq.n	800779e <UART_SetConfig+0xea>
 8007780:	e01b      	b.n	80077ba <UART_SetConfig+0x106>
 8007782:	231b      	movs	r3, #27
 8007784:	2220      	movs	r2, #32
 8007786:	189b      	adds	r3, r3, r2
 8007788:	19db      	adds	r3, r3, r7
 800778a:	2200      	movs	r2, #0
 800778c:	701a      	strb	r2, [r3, #0]
 800778e:	e0b4      	b.n	80078fa <UART_SetConfig+0x246>
 8007790:	231b      	movs	r3, #27
 8007792:	2220      	movs	r2, #32
 8007794:	189b      	adds	r3, r3, r2
 8007796:	19db      	adds	r3, r3, r7
 8007798:	2202      	movs	r2, #2
 800779a:	701a      	strb	r2, [r3, #0]
 800779c:	e0ad      	b.n	80078fa <UART_SetConfig+0x246>
 800779e:	231b      	movs	r3, #27
 80077a0:	2220      	movs	r2, #32
 80077a2:	189b      	adds	r3, r3, r2
 80077a4:	19db      	adds	r3, r3, r7
 80077a6:	2204      	movs	r2, #4
 80077a8:	701a      	strb	r2, [r3, #0]
 80077aa:	e0a6      	b.n	80078fa <UART_SetConfig+0x246>
 80077ac:	231b      	movs	r3, #27
 80077ae:	2220      	movs	r2, #32
 80077b0:	189b      	adds	r3, r3, r2
 80077b2:	19db      	adds	r3, r3, r7
 80077b4:	2208      	movs	r2, #8
 80077b6:	701a      	strb	r2, [r3, #0]
 80077b8:	e09f      	b.n	80078fa <UART_SetConfig+0x246>
 80077ba:	231b      	movs	r3, #27
 80077bc:	2220      	movs	r2, #32
 80077be:	189b      	adds	r3, r3, r2
 80077c0:	19db      	adds	r3, r3, r7
 80077c2:	2210      	movs	r2, #16
 80077c4:	701a      	strb	r2, [r3, #0]
 80077c6:	e098      	b.n	80078fa <UART_SetConfig+0x246>
 80077c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	4a7b      	ldr	r2, [pc, #492]	@ (80079bc <UART_SetConfig+0x308>)
 80077ce:	4293      	cmp	r3, r2
 80077d0:	d131      	bne.n	8007836 <UART_SetConfig+0x182>
 80077d2:	4b79      	ldr	r3, [pc, #484]	@ (80079b8 <UART_SetConfig+0x304>)
 80077d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077d6:	220c      	movs	r2, #12
 80077d8:	4013      	ands	r3, r2
 80077da:	2b0c      	cmp	r3, #12
 80077dc:	d01d      	beq.n	800781a <UART_SetConfig+0x166>
 80077de:	d823      	bhi.n	8007828 <UART_SetConfig+0x174>
 80077e0:	2b08      	cmp	r3, #8
 80077e2:	d00c      	beq.n	80077fe <UART_SetConfig+0x14a>
 80077e4:	d820      	bhi.n	8007828 <UART_SetConfig+0x174>
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d002      	beq.n	80077f0 <UART_SetConfig+0x13c>
 80077ea:	2b04      	cmp	r3, #4
 80077ec:	d00e      	beq.n	800780c <UART_SetConfig+0x158>
 80077ee:	e01b      	b.n	8007828 <UART_SetConfig+0x174>
 80077f0:	231b      	movs	r3, #27
 80077f2:	2220      	movs	r2, #32
 80077f4:	189b      	adds	r3, r3, r2
 80077f6:	19db      	adds	r3, r3, r7
 80077f8:	2200      	movs	r2, #0
 80077fa:	701a      	strb	r2, [r3, #0]
 80077fc:	e07d      	b.n	80078fa <UART_SetConfig+0x246>
 80077fe:	231b      	movs	r3, #27
 8007800:	2220      	movs	r2, #32
 8007802:	189b      	adds	r3, r3, r2
 8007804:	19db      	adds	r3, r3, r7
 8007806:	2202      	movs	r2, #2
 8007808:	701a      	strb	r2, [r3, #0]
 800780a:	e076      	b.n	80078fa <UART_SetConfig+0x246>
 800780c:	231b      	movs	r3, #27
 800780e:	2220      	movs	r2, #32
 8007810:	189b      	adds	r3, r3, r2
 8007812:	19db      	adds	r3, r3, r7
 8007814:	2204      	movs	r2, #4
 8007816:	701a      	strb	r2, [r3, #0]
 8007818:	e06f      	b.n	80078fa <UART_SetConfig+0x246>
 800781a:	231b      	movs	r3, #27
 800781c:	2220      	movs	r2, #32
 800781e:	189b      	adds	r3, r3, r2
 8007820:	19db      	adds	r3, r3, r7
 8007822:	2208      	movs	r2, #8
 8007824:	701a      	strb	r2, [r3, #0]
 8007826:	e068      	b.n	80078fa <UART_SetConfig+0x246>
 8007828:	231b      	movs	r3, #27
 800782a:	2220      	movs	r2, #32
 800782c:	189b      	adds	r3, r3, r2
 800782e:	19db      	adds	r3, r3, r7
 8007830:	2210      	movs	r2, #16
 8007832:	701a      	strb	r2, [r3, #0]
 8007834:	e061      	b.n	80078fa <UART_SetConfig+0x246>
 8007836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	4a61      	ldr	r2, [pc, #388]	@ (80079c0 <UART_SetConfig+0x30c>)
 800783c:	4293      	cmp	r3, r2
 800783e:	d106      	bne.n	800784e <UART_SetConfig+0x19a>
 8007840:	231b      	movs	r3, #27
 8007842:	2220      	movs	r2, #32
 8007844:	189b      	adds	r3, r3, r2
 8007846:	19db      	adds	r3, r3, r7
 8007848:	2200      	movs	r2, #0
 800784a:	701a      	strb	r2, [r3, #0]
 800784c:	e055      	b.n	80078fa <UART_SetConfig+0x246>
 800784e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	4a5c      	ldr	r2, [pc, #368]	@ (80079c4 <UART_SetConfig+0x310>)
 8007854:	4293      	cmp	r3, r2
 8007856:	d106      	bne.n	8007866 <UART_SetConfig+0x1b2>
 8007858:	231b      	movs	r3, #27
 800785a:	2220      	movs	r2, #32
 800785c:	189b      	adds	r3, r3, r2
 800785e:	19db      	adds	r3, r3, r7
 8007860:	2200      	movs	r2, #0
 8007862:	701a      	strb	r2, [r3, #0]
 8007864:	e049      	b.n	80078fa <UART_SetConfig+0x246>
 8007866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	4a50      	ldr	r2, [pc, #320]	@ (80079ac <UART_SetConfig+0x2f8>)
 800786c:	4293      	cmp	r3, r2
 800786e:	d13e      	bne.n	80078ee <UART_SetConfig+0x23a>
 8007870:	4b51      	ldr	r3, [pc, #324]	@ (80079b8 <UART_SetConfig+0x304>)
 8007872:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007874:	23c0      	movs	r3, #192	@ 0xc0
 8007876:	011b      	lsls	r3, r3, #4
 8007878:	4013      	ands	r3, r2
 800787a:	22c0      	movs	r2, #192	@ 0xc0
 800787c:	0112      	lsls	r2, r2, #4
 800787e:	4293      	cmp	r3, r2
 8007880:	d027      	beq.n	80078d2 <UART_SetConfig+0x21e>
 8007882:	22c0      	movs	r2, #192	@ 0xc0
 8007884:	0112      	lsls	r2, r2, #4
 8007886:	4293      	cmp	r3, r2
 8007888:	d82a      	bhi.n	80078e0 <UART_SetConfig+0x22c>
 800788a:	2280      	movs	r2, #128	@ 0x80
 800788c:	0112      	lsls	r2, r2, #4
 800788e:	4293      	cmp	r3, r2
 8007890:	d011      	beq.n	80078b6 <UART_SetConfig+0x202>
 8007892:	2280      	movs	r2, #128	@ 0x80
 8007894:	0112      	lsls	r2, r2, #4
 8007896:	4293      	cmp	r3, r2
 8007898:	d822      	bhi.n	80078e0 <UART_SetConfig+0x22c>
 800789a:	2b00      	cmp	r3, #0
 800789c:	d004      	beq.n	80078a8 <UART_SetConfig+0x1f4>
 800789e:	2280      	movs	r2, #128	@ 0x80
 80078a0:	00d2      	lsls	r2, r2, #3
 80078a2:	4293      	cmp	r3, r2
 80078a4:	d00e      	beq.n	80078c4 <UART_SetConfig+0x210>
 80078a6:	e01b      	b.n	80078e0 <UART_SetConfig+0x22c>
 80078a8:	231b      	movs	r3, #27
 80078aa:	2220      	movs	r2, #32
 80078ac:	189b      	adds	r3, r3, r2
 80078ae:	19db      	adds	r3, r3, r7
 80078b0:	2200      	movs	r2, #0
 80078b2:	701a      	strb	r2, [r3, #0]
 80078b4:	e021      	b.n	80078fa <UART_SetConfig+0x246>
 80078b6:	231b      	movs	r3, #27
 80078b8:	2220      	movs	r2, #32
 80078ba:	189b      	adds	r3, r3, r2
 80078bc:	19db      	adds	r3, r3, r7
 80078be:	2202      	movs	r2, #2
 80078c0:	701a      	strb	r2, [r3, #0]
 80078c2:	e01a      	b.n	80078fa <UART_SetConfig+0x246>
 80078c4:	231b      	movs	r3, #27
 80078c6:	2220      	movs	r2, #32
 80078c8:	189b      	adds	r3, r3, r2
 80078ca:	19db      	adds	r3, r3, r7
 80078cc:	2204      	movs	r2, #4
 80078ce:	701a      	strb	r2, [r3, #0]
 80078d0:	e013      	b.n	80078fa <UART_SetConfig+0x246>
 80078d2:	231b      	movs	r3, #27
 80078d4:	2220      	movs	r2, #32
 80078d6:	189b      	adds	r3, r3, r2
 80078d8:	19db      	adds	r3, r3, r7
 80078da:	2208      	movs	r2, #8
 80078dc:	701a      	strb	r2, [r3, #0]
 80078de:	e00c      	b.n	80078fa <UART_SetConfig+0x246>
 80078e0:	231b      	movs	r3, #27
 80078e2:	2220      	movs	r2, #32
 80078e4:	189b      	adds	r3, r3, r2
 80078e6:	19db      	adds	r3, r3, r7
 80078e8:	2210      	movs	r2, #16
 80078ea:	701a      	strb	r2, [r3, #0]
 80078ec:	e005      	b.n	80078fa <UART_SetConfig+0x246>
 80078ee:	231b      	movs	r3, #27
 80078f0:	2220      	movs	r2, #32
 80078f2:	189b      	adds	r3, r3, r2
 80078f4:	19db      	adds	r3, r3, r7
 80078f6:	2210      	movs	r2, #16
 80078f8:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80078fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	4a2b      	ldr	r2, [pc, #172]	@ (80079ac <UART_SetConfig+0x2f8>)
 8007900:	4293      	cmp	r3, r2
 8007902:	d000      	beq.n	8007906 <UART_SetConfig+0x252>
 8007904:	e0a9      	b.n	8007a5a <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007906:	231b      	movs	r3, #27
 8007908:	2220      	movs	r2, #32
 800790a:	189b      	adds	r3, r3, r2
 800790c:	19db      	adds	r3, r3, r7
 800790e:	781b      	ldrb	r3, [r3, #0]
 8007910:	2b08      	cmp	r3, #8
 8007912:	d015      	beq.n	8007940 <UART_SetConfig+0x28c>
 8007914:	dc18      	bgt.n	8007948 <UART_SetConfig+0x294>
 8007916:	2b04      	cmp	r3, #4
 8007918:	d00d      	beq.n	8007936 <UART_SetConfig+0x282>
 800791a:	dc15      	bgt.n	8007948 <UART_SetConfig+0x294>
 800791c:	2b00      	cmp	r3, #0
 800791e:	d002      	beq.n	8007926 <UART_SetConfig+0x272>
 8007920:	2b02      	cmp	r3, #2
 8007922:	d005      	beq.n	8007930 <UART_SetConfig+0x27c>
 8007924:	e010      	b.n	8007948 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007926:	f7fd fc87 	bl	8005238 <HAL_RCC_GetPCLK1Freq>
 800792a:	0003      	movs	r3, r0
 800792c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800792e:	e014      	b.n	800795a <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007930:	4b25      	ldr	r3, [pc, #148]	@ (80079c8 <UART_SetConfig+0x314>)
 8007932:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007934:	e011      	b.n	800795a <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007936:	f7fd fbf3 	bl	8005120 <HAL_RCC_GetSysClockFreq>
 800793a:	0003      	movs	r3, r0
 800793c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800793e:	e00c      	b.n	800795a <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007940:	2380      	movs	r3, #128	@ 0x80
 8007942:	021b      	lsls	r3, r3, #8
 8007944:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007946:	e008      	b.n	800795a <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8007948:	2300      	movs	r3, #0
 800794a:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800794c:	231a      	movs	r3, #26
 800794e:	2220      	movs	r2, #32
 8007950:	189b      	adds	r3, r3, r2
 8007952:	19db      	adds	r3, r3, r7
 8007954:	2201      	movs	r2, #1
 8007956:	701a      	strb	r2, [r3, #0]
        break;
 8007958:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800795a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800795c:	2b00      	cmp	r3, #0
 800795e:	d100      	bne.n	8007962 <UART_SetConfig+0x2ae>
 8007960:	e14b      	b.n	8007bfa <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007964:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007966:	4b19      	ldr	r3, [pc, #100]	@ (80079cc <UART_SetConfig+0x318>)
 8007968:	0052      	lsls	r2, r2, #1
 800796a:	5ad3      	ldrh	r3, [r2, r3]
 800796c:	0019      	movs	r1, r3
 800796e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8007970:	f7f8 fbee 	bl	8000150 <__udivsi3>
 8007974:	0003      	movs	r3, r0
 8007976:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800797a:	685a      	ldr	r2, [r3, #4]
 800797c:	0013      	movs	r3, r2
 800797e:	005b      	lsls	r3, r3, #1
 8007980:	189b      	adds	r3, r3, r2
 8007982:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007984:	429a      	cmp	r2, r3
 8007986:	d305      	bcc.n	8007994 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800798a:	685b      	ldr	r3, [r3, #4]
 800798c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800798e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007990:	429a      	cmp	r2, r3
 8007992:	d91d      	bls.n	80079d0 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8007994:	231a      	movs	r3, #26
 8007996:	2220      	movs	r2, #32
 8007998:	189b      	adds	r3, r3, r2
 800799a:	19db      	adds	r3, r3, r7
 800799c:	2201      	movs	r2, #1
 800799e:	701a      	strb	r2, [r3, #0]
 80079a0:	e12b      	b.n	8007bfa <UART_SetConfig+0x546>
 80079a2:	46c0      	nop			@ (mov r8, r8)
 80079a4:	cfff69f3 	.word	0xcfff69f3
 80079a8:	ffffcfff 	.word	0xffffcfff
 80079ac:	40008000 	.word	0x40008000
 80079b0:	11fff4ff 	.word	0x11fff4ff
 80079b4:	40013800 	.word	0x40013800
 80079b8:	40021000 	.word	0x40021000
 80079bc:	40004400 	.word	0x40004400
 80079c0:	40004800 	.word	0x40004800
 80079c4:	40004c00 	.word	0x40004c00
 80079c8:	00f42400 	.word	0x00f42400
 80079cc:	0800b38c 	.word	0x0800b38c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80079d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079d2:	61bb      	str	r3, [r7, #24]
 80079d4:	2300      	movs	r3, #0
 80079d6:	61fb      	str	r3, [r7, #28]
 80079d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80079dc:	4b92      	ldr	r3, [pc, #584]	@ (8007c28 <UART_SetConfig+0x574>)
 80079de:	0052      	lsls	r2, r2, #1
 80079e0:	5ad3      	ldrh	r3, [r2, r3]
 80079e2:	613b      	str	r3, [r7, #16]
 80079e4:	2300      	movs	r3, #0
 80079e6:	617b      	str	r3, [r7, #20]
 80079e8:	693a      	ldr	r2, [r7, #16]
 80079ea:	697b      	ldr	r3, [r7, #20]
 80079ec:	69b8      	ldr	r0, [r7, #24]
 80079ee:	69f9      	ldr	r1, [r7, #28]
 80079f0:	f7f8 fd62 	bl	80004b8 <__aeabi_uldivmod>
 80079f4:	0002      	movs	r2, r0
 80079f6:	000b      	movs	r3, r1
 80079f8:	0e11      	lsrs	r1, r2, #24
 80079fa:	021d      	lsls	r5, r3, #8
 80079fc:	430d      	orrs	r5, r1
 80079fe:	0214      	lsls	r4, r2, #8
 8007a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a02:	685b      	ldr	r3, [r3, #4]
 8007a04:	085b      	lsrs	r3, r3, #1
 8007a06:	60bb      	str	r3, [r7, #8]
 8007a08:	2300      	movs	r3, #0
 8007a0a:	60fb      	str	r3, [r7, #12]
 8007a0c:	68b8      	ldr	r0, [r7, #8]
 8007a0e:	68f9      	ldr	r1, [r7, #12]
 8007a10:	1900      	adds	r0, r0, r4
 8007a12:	4169      	adcs	r1, r5
 8007a14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a16:	685b      	ldr	r3, [r3, #4]
 8007a18:	603b      	str	r3, [r7, #0]
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	607b      	str	r3, [r7, #4]
 8007a1e:	683a      	ldr	r2, [r7, #0]
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	f7f8 fd49 	bl	80004b8 <__aeabi_uldivmod>
 8007a26:	0002      	movs	r2, r0
 8007a28:	000b      	movs	r3, r1
 8007a2a:	0013      	movs	r3, r2
 8007a2c:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007a2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a30:	23c0      	movs	r3, #192	@ 0xc0
 8007a32:	009b      	lsls	r3, r3, #2
 8007a34:	429a      	cmp	r2, r3
 8007a36:	d309      	bcc.n	8007a4c <UART_SetConfig+0x398>
 8007a38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a3a:	2380      	movs	r3, #128	@ 0x80
 8007a3c:	035b      	lsls	r3, r3, #13
 8007a3e:	429a      	cmp	r2, r3
 8007a40:	d204      	bcs.n	8007a4c <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8007a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a48:	60da      	str	r2, [r3, #12]
 8007a4a:	e0d6      	b.n	8007bfa <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8007a4c:	231a      	movs	r3, #26
 8007a4e:	2220      	movs	r2, #32
 8007a50:	189b      	adds	r3, r3, r2
 8007a52:	19db      	adds	r3, r3, r7
 8007a54:	2201      	movs	r2, #1
 8007a56:	701a      	strb	r2, [r3, #0]
 8007a58:	e0cf      	b.n	8007bfa <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a5c:	69da      	ldr	r2, [r3, #28]
 8007a5e:	2380      	movs	r3, #128	@ 0x80
 8007a60:	021b      	lsls	r3, r3, #8
 8007a62:	429a      	cmp	r2, r3
 8007a64:	d000      	beq.n	8007a68 <UART_SetConfig+0x3b4>
 8007a66:	e070      	b.n	8007b4a <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8007a68:	231b      	movs	r3, #27
 8007a6a:	2220      	movs	r2, #32
 8007a6c:	189b      	adds	r3, r3, r2
 8007a6e:	19db      	adds	r3, r3, r7
 8007a70:	781b      	ldrb	r3, [r3, #0]
 8007a72:	2b08      	cmp	r3, #8
 8007a74:	d015      	beq.n	8007aa2 <UART_SetConfig+0x3ee>
 8007a76:	dc18      	bgt.n	8007aaa <UART_SetConfig+0x3f6>
 8007a78:	2b04      	cmp	r3, #4
 8007a7a:	d00d      	beq.n	8007a98 <UART_SetConfig+0x3e4>
 8007a7c:	dc15      	bgt.n	8007aaa <UART_SetConfig+0x3f6>
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d002      	beq.n	8007a88 <UART_SetConfig+0x3d4>
 8007a82:	2b02      	cmp	r3, #2
 8007a84:	d005      	beq.n	8007a92 <UART_SetConfig+0x3de>
 8007a86:	e010      	b.n	8007aaa <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a88:	f7fd fbd6 	bl	8005238 <HAL_RCC_GetPCLK1Freq>
 8007a8c:	0003      	movs	r3, r0
 8007a8e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007a90:	e014      	b.n	8007abc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a92:	4b66      	ldr	r3, [pc, #408]	@ (8007c2c <UART_SetConfig+0x578>)
 8007a94:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007a96:	e011      	b.n	8007abc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a98:	f7fd fb42 	bl	8005120 <HAL_RCC_GetSysClockFreq>
 8007a9c:	0003      	movs	r3, r0
 8007a9e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007aa0:	e00c      	b.n	8007abc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007aa2:	2380      	movs	r3, #128	@ 0x80
 8007aa4:	021b      	lsls	r3, r3, #8
 8007aa6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007aa8:	e008      	b.n	8007abc <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8007aaa:	2300      	movs	r3, #0
 8007aac:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8007aae:	231a      	movs	r3, #26
 8007ab0:	2220      	movs	r2, #32
 8007ab2:	189b      	adds	r3, r3, r2
 8007ab4:	19db      	adds	r3, r3, r7
 8007ab6:	2201      	movs	r2, #1
 8007ab8:	701a      	strb	r2, [r3, #0]
        break;
 8007aba:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007abc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d100      	bne.n	8007ac4 <UART_SetConfig+0x410>
 8007ac2:	e09a      	b.n	8007bfa <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ac6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007ac8:	4b57      	ldr	r3, [pc, #348]	@ (8007c28 <UART_SetConfig+0x574>)
 8007aca:	0052      	lsls	r2, r2, #1
 8007acc:	5ad3      	ldrh	r3, [r2, r3]
 8007ace:	0019      	movs	r1, r3
 8007ad0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8007ad2:	f7f8 fb3d 	bl	8000150 <__udivsi3>
 8007ad6:	0003      	movs	r3, r0
 8007ad8:	005a      	lsls	r2, r3, #1
 8007ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007adc:	685b      	ldr	r3, [r3, #4]
 8007ade:	085b      	lsrs	r3, r3, #1
 8007ae0:	18d2      	adds	r2, r2, r3
 8007ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ae4:	685b      	ldr	r3, [r3, #4]
 8007ae6:	0019      	movs	r1, r3
 8007ae8:	0010      	movs	r0, r2
 8007aea:	f7f8 fb31 	bl	8000150 <__udivsi3>
 8007aee:	0003      	movs	r3, r0
 8007af0:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007af4:	2b0f      	cmp	r3, #15
 8007af6:	d921      	bls.n	8007b3c <UART_SetConfig+0x488>
 8007af8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007afa:	2380      	movs	r3, #128	@ 0x80
 8007afc:	025b      	lsls	r3, r3, #9
 8007afe:	429a      	cmp	r2, r3
 8007b00:	d21c      	bcs.n	8007b3c <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b04:	b29a      	uxth	r2, r3
 8007b06:	200e      	movs	r0, #14
 8007b08:	2420      	movs	r4, #32
 8007b0a:	1903      	adds	r3, r0, r4
 8007b0c:	19db      	adds	r3, r3, r7
 8007b0e:	210f      	movs	r1, #15
 8007b10:	438a      	bics	r2, r1
 8007b12:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b16:	085b      	lsrs	r3, r3, #1
 8007b18:	b29b      	uxth	r3, r3
 8007b1a:	2207      	movs	r2, #7
 8007b1c:	4013      	ands	r3, r2
 8007b1e:	b299      	uxth	r1, r3
 8007b20:	1903      	adds	r3, r0, r4
 8007b22:	19db      	adds	r3, r3, r7
 8007b24:	1902      	adds	r2, r0, r4
 8007b26:	19d2      	adds	r2, r2, r7
 8007b28:	8812      	ldrh	r2, [r2, #0]
 8007b2a:	430a      	orrs	r2, r1
 8007b2c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8007b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	1902      	adds	r2, r0, r4
 8007b34:	19d2      	adds	r2, r2, r7
 8007b36:	8812      	ldrh	r2, [r2, #0]
 8007b38:	60da      	str	r2, [r3, #12]
 8007b3a:	e05e      	b.n	8007bfa <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8007b3c:	231a      	movs	r3, #26
 8007b3e:	2220      	movs	r2, #32
 8007b40:	189b      	adds	r3, r3, r2
 8007b42:	19db      	adds	r3, r3, r7
 8007b44:	2201      	movs	r2, #1
 8007b46:	701a      	strb	r2, [r3, #0]
 8007b48:	e057      	b.n	8007bfa <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007b4a:	231b      	movs	r3, #27
 8007b4c:	2220      	movs	r2, #32
 8007b4e:	189b      	adds	r3, r3, r2
 8007b50:	19db      	adds	r3, r3, r7
 8007b52:	781b      	ldrb	r3, [r3, #0]
 8007b54:	2b08      	cmp	r3, #8
 8007b56:	d015      	beq.n	8007b84 <UART_SetConfig+0x4d0>
 8007b58:	dc18      	bgt.n	8007b8c <UART_SetConfig+0x4d8>
 8007b5a:	2b04      	cmp	r3, #4
 8007b5c:	d00d      	beq.n	8007b7a <UART_SetConfig+0x4c6>
 8007b5e:	dc15      	bgt.n	8007b8c <UART_SetConfig+0x4d8>
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d002      	beq.n	8007b6a <UART_SetConfig+0x4b6>
 8007b64:	2b02      	cmp	r3, #2
 8007b66:	d005      	beq.n	8007b74 <UART_SetConfig+0x4c0>
 8007b68:	e010      	b.n	8007b8c <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b6a:	f7fd fb65 	bl	8005238 <HAL_RCC_GetPCLK1Freq>
 8007b6e:	0003      	movs	r3, r0
 8007b70:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007b72:	e014      	b.n	8007b9e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007b74:	4b2d      	ldr	r3, [pc, #180]	@ (8007c2c <UART_SetConfig+0x578>)
 8007b76:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007b78:	e011      	b.n	8007b9e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007b7a:	f7fd fad1 	bl	8005120 <HAL_RCC_GetSysClockFreq>
 8007b7e:	0003      	movs	r3, r0
 8007b80:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007b82:	e00c      	b.n	8007b9e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007b84:	2380      	movs	r3, #128	@ 0x80
 8007b86:	021b      	lsls	r3, r3, #8
 8007b88:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007b8a:	e008      	b.n	8007b9e <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8007b90:	231a      	movs	r3, #26
 8007b92:	2220      	movs	r2, #32
 8007b94:	189b      	adds	r3, r3, r2
 8007b96:	19db      	adds	r3, r3, r7
 8007b98:	2201      	movs	r2, #1
 8007b9a:	701a      	strb	r2, [r3, #0]
        break;
 8007b9c:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8007b9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d02a      	beq.n	8007bfa <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ba6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007ba8:	4b1f      	ldr	r3, [pc, #124]	@ (8007c28 <UART_SetConfig+0x574>)
 8007baa:	0052      	lsls	r2, r2, #1
 8007bac:	5ad3      	ldrh	r3, [r2, r3]
 8007bae:	0019      	movs	r1, r3
 8007bb0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8007bb2:	f7f8 facd 	bl	8000150 <__udivsi3>
 8007bb6:	0003      	movs	r3, r0
 8007bb8:	001a      	movs	r2, r3
 8007bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bbc:	685b      	ldr	r3, [r3, #4]
 8007bbe:	085b      	lsrs	r3, r3, #1
 8007bc0:	18d2      	adds	r2, r2, r3
 8007bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bc4:	685b      	ldr	r3, [r3, #4]
 8007bc6:	0019      	movs	r1, r3
 8007bc8:	0010      	movs	r0, r2
 8007bca:	f7f8 fac1 	bl	8000150 <__udivsi3>
 8007bce:	0003      	movs	r3, r0
 8007bd0:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007bd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bd4:	2b0f      	cmp	r3, #15
 8007bd6:	d90a      	bls.n	8007bee <UART_SetConfig+0x53a>
 8007bd8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007bda:	2380      	movs	r3, #128	@ 0x80
 8007bdc:	025b      	lsls	r3, r3, #9
 8007bde:	429a      	cmp	r2, r3
 8007be0:	d205      	bcs.n	8007bee <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007be2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007be4:	b29a      	uxth	r2, r3
 8007be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	60da      	str	r2, [r3, #12]
 8007bec:	e005      	b.n	8007bfa <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8007bee:	231a      	movs	r3, #26
 8007bf0:	2220      	movs	r2, #32
 8007bf2:	189b      	adds	r3, r3, r2
 8007bf4:	19db      	adds	r3, r3, r7
 8007bf6:	2201      	movs	r2, #1
 8007bf8:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bfc:	226a      	movs	r2, #106	@ 0x6a
 8007bfe:	2101      	movs	r1, #1
 8007c00:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8007c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c04:	2268      	movs	r2, #104	@ 0x68
 8007c06:	2101      	movs	r1, #1
 8007c08:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c12:	2200      	movs	r2, #0
 8007c14:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007c16:	231a      	movs	r3, #26
 8007c18:	2220      	movs	r2, #32
 8007c1a:	189b      	adds	r3, r3, r2
 8007c1c:	19db      	adds	r3, r3, r7
 8007c1e:	781b      	ldrb	r3, [r3, #0]
}
 8007c20:	0018      	movs	r0, r3
 8007c22:	46bd      	mov	sp, r7
 8007c24:	b010      	add	sp, #64	@ 0x40
 8007c26:	bdb0      	pop	{r4, r5, r7, pc}
 8007c28:	0800b38c 	.word	0x0800b38c
 8007c2c:	00f42400 	.word	0x00f42400

08007c30 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007c30:	b580      	push	{r7, lr}
 8007c32:	b082      	sub	sp, #8
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c3c:	2208      	movs	r2, #8
 8007c3e:	4013      	ands	r3, r2
 8007c40:	d00b      	beq.n	8007c5a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	685b      	ldr	r3, [r3, #4]
 8007c48:	4a4a      	ldr	r2, [pc, #296]	@ (8007d74 <UART_AdvFeatureConfig+0x144>)
 8007c4a:	4013      	ands	r3, r2
 8007c4c:	0019      	movs	r1, r3
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	430a      	orrs	r2, r1
 8007c58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c5e:	2201      	movs	r2, #1
 8007c60:	4013      	ands	r3, r2
 8007c62:	d00b      	beq.n	8007c7c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	685b      	ldr	r3, [r3, #4]
 8007c6a:	4a43      	ldr	r2, [pc, #268]	@ (8007d78 <UART_AdvFeatureConfig+0x148>)
 8007c6c:	4013      	ands	r3, r2
 8007c6e:	0019      	movs	r1, r3
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	430a      	orrs	r2, r1
 8007c7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c80:	2202      	movs	r2, #2
 8007c82:	4013      	ands	r3, r2
 8007c84:	d00b      	beq.n	8007c9e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	685b      	ldr	r3, [r3, #4]
 8007c8c:	4a3b      	ldr	r2, [pc, #236]	@ (8007d7c <UART_AdvFeatureConfig+0x14c>)
 8007c8e:	4013      	ands	r3, r2
 8007c90:	0019      	movs	r1, r3
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	430a      	orrs	r2, r1
 8007c9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ca2:	2204      	movs	r2, #4
 8007ca4:	4013      	ands	r3, r2
 8007ca6:	d00b      	beq.n	8007cc0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	685b      	ldr	r3, [r3, #4]
 8007cae:	4a34      	ldr	r2, [pc, #208]	@ (8007d80 <UART_AdvFeatureConfig+0x150>)
 8007cb0:	4013      	ands	r3, r2
 8007cb2:	0019      	movs	r1, r3
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	430a      	orrs	r2, r1
 8007cbe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cc4:	2210      	movs	r2, #16
 8007cc6:	4013      	ands	r3, r2
 8007cc8:	d00b      	beq.n	8007ce2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	689b      	ldr	r3, [r3, #8]
 8007cd0:	4a2c      	ldr	r2, [pc, #176]	@ (8007d84 <UART_AdvFeatureConfig+0x154>)
 8007cd2:	4013      	ands	r3, r2
 8007cd4:	0019      	movs	r1, r3
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	430a      	orrs	r2, r1
 8007ce0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ce6:	2220      	movs	r2, #32
 8007ce8:	4013      	ands	r3, r2
 8007cea:	d00b      	beq.n	8007d04 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	689b      	ldr	r3, [r3, #8]
 8007cf2:	4a25      	ldr	r2, [pc, #148]	@ (8007d88 <UART_AdvFeatureConfig+0x158>)
 8007cf4:	4013      	ands	r3, r2
 8007cf6:	0019      	movs	r1, r3
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	430a      	orrs	r2, r1
 8007d02:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d08:	2240      	movs	r2, #64	@ 0x40
 8007d0a:	4013      	ands	r3, r2
 8007d0c:	d01d      	beq.n	8007d4a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	685b      	ldr	r3, [r3, #4]
 8007d14:	4a1d      	ldr	r2, [pc, #116]	@ (8007d8c <UART_AdvFeatureConfig+0x15c>)
 8007d16:	4013      	ands	r3, r2
 8007d18:	0019      	movs	r1, r3
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	430a      	orrs	r2, r1
 8007d24:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007d2a:	2380      	movs	r3, #128	@ 0x80
 8007d2c:	035b      	lsls	r3, r3, #13
 8007d2e:	429a      	cmp	r2, r3
 8007d30:	d10b      	bne.n	8007d4a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	685b      	ldr	r3, [r3, #4]
 8007d38:	4a15      	ldr	r2, [pc, #84]	@ (8007d90 <UART_AdvFeatureConfig+0x160>)
 8007d3a:	4013      	ands	r3, r2
 8007d3c:	0019      	movs	r1, r3
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	430a      	orrs	r2, r1
 8007d48:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d4e:	2280      	movs	r2, #128	@ 0x80
 8007d50:	4013      	ands	r3, r2
 8007d52:	d00b      	beq.n	8007d6c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	685b      	ldr	r3, [r3, #4]
 8007d5a:	4a0e      	ldr	r2, [pc, #56]	@ (8007d94 <UART_AdvFeatureConfig+0x164>)
 8007d5c:	4013      	ands	r3, r2
 8007d5e:	0019      	movs	r1, r3
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	430a      	orrs	r2, r1
 8007d6a:	605a      	str	r2, [r3, #4]
  }
}
 8007d6c:	46c0      	nop			@ (mov r8, r8)
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	b002      	add	sp, #8
 8007d72:	bd80      	pop	{r7, pc}
 8007d74:	ffff7fff 	.word	0xffff7fff
 8007d78:	fffdffff 	.word	0xfffdffff
 8007d7c:	fffeffff 	.word	0xfffeffff
 8007d80:	fffbffff 	.word	0xfffbffff
 8007d84:	ffffefff 	.word	0xffffefff
 8007d88:	ffffdfff 	.word	0xffffdfff
 8007d8c:	ffefffff 	.word	0xffefffff
 8007d90:	ff9fffff 	.word	0xff9fffff
 8007d94:	fff7ffff 	.word	0xfff7ffff

08007d98 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007d98:	b580      	push	{r7, lr}
 8007d9a:	b092      	sub	sp, #72	@ 0x48
 8007d9c:	af02      	add	r7, sp, #8
 8007d9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	2290      	movs	r2, #144	@ 0x90
 8007da4:	2100      	movs	r1, #0
 8007da6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007da8:	f7fc fe5e 	bl	8004a68 <HAL_GetTick>
 8007dac:	0003      	movs	r3, r0
 8007dae:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	2208      	movs	r2, #8
 8007db8:	4013      	ands	r3, r2
 8007dba:	2b08      	cmp	r3, #8
 8007dbc:	d12d      	bne.n	8007e1a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007dbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007dc0:	2280      	movs	r2, #128	@ 0x80
 8007dc2:	0391      	lsls	r1, r2, #14
 8007dc4:	6878      	ldr	r0, [r7, #4]
 8007dc6:	4a47      	ldr	r2, [pc, #284]	@ (8007ee4 <UART_CheckIdleState+0x14c>)
 8007dc8:	9200      	str	r2, [sp, #0]
 8007dca:	2200      	movs	r2, #0
 8007dcc:	f000 f88e 	bl	8007eec <UART_WaitOnFlagUntilTimeout>
 8007dd0:	1e03      	subs	r3, r0, #0
 8007dd2:	d022      	beq.n	8007e1a <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007dd4:	f3ef 8310 	mrs	r3, PRIMASK
 8007dd8:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8007dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007ddc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007dde:	2301      	movs	r3, #1
 8007de0:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007de2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007de4:	f383 8810 	msr	PRIMASK, r3
}
 8007de8:	46c0      	nop			@ (mov r8, r8)
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	681a      	ldr	r2, [r3, #0]
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	2180      	movs	r1, #128	@ 0x80
 8007df6:	438a      	bics	r2, r1
 8007df8:	601a      	str	r2, [r3, #0]
 8007dfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007dfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007dfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e00:	f383 8810 	msr	PRIMASK, r3
}
 8007e04:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	2288      	movs	r2, #136	@ 0x88
 8007e0a:	2120      	movs	r1, #32
 8007e0c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	2284      	movs	r2, #132	@ 0x84
 8007e12:	2100      	movs	r1, #0
 8007e14:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e16:	2303      	movs	r3, #3
 8007e18:	e060      	b.n	8007edc <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	2204      	movs	r2, #4
 8007e22:	4013      	ands	r3, r2
 8007e24:	2b04      	cmp	r3, #4
 8007e26:	d146      	bne.n	8007eb6 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007e28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e2a:	2280      	movs	r2, #128	@ 0x80
 8007e2c:	03d1      	lsls	r1, r2, #15
 8007e2e:	6878      	ldr	r0, [r7, #4]
 8007e30:	4a2c      	ldr	r2, [pc, #176]	@ (8007ee4 <UART_CheckIdleState+0x14c>)
 8007e32:	9200      	str	r2, [sp, #0]
 8007e34:	2200      	movs	r2, #0
 8007e36:	f000 f859 	bl	8007eec <UART_WaitOnFlagUntilTimeout>
 8007e3a:	1e03      	subs	r3, r0, #0
 8007e3c:	d03b      	beq.n	8007eb6 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e3e:	f3ef 8310 	mrs	r3, PRIMASK
 8007e42:	60fb      	str	r3, [r7, #12]
  return(result);
 8007e44:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007e46:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e48:	2301      	movs	r3, #1
 8007e4a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e4c:	693b      	ldr	r3, [r7, #16]
 8007e4e:	f383 8810 	msr	PRIMASK, r3
}
 8007e52:	46c0      	nop			@ (mov r8, r8)
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	681a      	ldr	r2, [r3, #0]
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	4922      	ldr	r1, [pc, #136]	@ (8007ee8 <UART_CheckIdleState+0x150>)
 8007e60:	400a      	ands	r2, r1
 8007e62:	601a      	str	r2, [r3, #0]
 8007e64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e66:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e68:	697b      	ldr	r3, [r7, #20]
 8007e6a:	f383 8810 	msr	PRIMASK, r3
}
 8007e6e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e70:	f3ef 8310 	mrs	r3, PRIMASK
 8007e74:	61bb      	str	r3, [r7, #24]
  return(result);
 8007e76:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e78:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e7a:	2301      	movs	r3, #1
 8007e7c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e7e:	69fb      	ldr	r3, [r7, #28]
 8007e80:	f383 8810 	msr	PRIMASK, r3
}
 8007e84:	46c0      	nop			@ (mov r8, r8)
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	689a      	ldr	r2, [r3, #8]
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	2101      	movs	r1, #1
 8007e92:	438a      	bics	r2, r1
 8007e94:	609a      	str	r2, [r3, #8]
 8007e96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e98:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e9a:	6a3b      	ldr	r3, [r7, #32]
 8007e9c:	f383 8810 	msr	PRIMASK, r3
}
 8007ea0:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	228c      	movs	r2, #140	@ 0x8c
 8007ea6:	2120      	movs	r1, #32
 8007ea8:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	2284      	movs	r2, #132	@ 0x84
 8007eae:	2100      	movs	r1, #0
 8007eb0:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007eb2:	2303      	movs	r3, #3
 8007eb4:	e012      	b.n	8007edc <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	2288      	movs	r2, #136	@ 0x88
 8007eba:	2120      	movs	r1, #32
 8007ebc:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	228c      	movs	r2, #140	@ 0x8c
 8007ec2:	2120      	movs	r1, #32
 8007ec4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	2200      	movs	r2, #0
 8007eca:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2200      	movs	r2, #0
 8007ed0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	2284      	movs	r2, #132	@ 0x84
 8007ed6:	2100      	movs	r1, #0
 8007ed8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007eda:	2300      	movs	r3, #0
}
 8007edc:	0018      	movs	r0, r3
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	b010      	add	sp, #64	@ 0x40
 8007ee2:	bd80      	pop	{r7, pc}
 8007ee4:	01ffffff 	.word	0x01ffffff
 8007ee8:	fffffedf 	.word	0xfffffedf

08007eec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007eec:	b580      	push	{r7, lr}
 8007eee:	b084      	sub	sp, #16
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	60f8      	str	r0, [r7, #12]
 8007ef4:	60b9      	str	r1, [r7, #8]
 8007ef6:	603b      	str	r3, [r7, #0]
 8007ef8:	1dfb      	adds	r3, r7, #7
 8007efa:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007efc:	e051      	b.n	8007fa2 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007efe:	69bb      	ldr	r3, [r7, #24]
 8007f00:	3301      	adds	r3, #1
 8007f02:	d04e      	beq.n	8007fa2 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f04:	f7fc fdb0 	bl	8004a68 <HAL_GetTick>
 8007f08:	0002      	movs	r2, r0
 8007f0a:	683b      	ldr	r3, [r7, #0]
 8007f0c:	1ad3      	subs	r3, r2, r3
 8007f0e:	69ba      	ldr	r2, [r7, #24]
 8007f10:	429a      	cmp	r2, r3
 8007f12:	d302      	bcc.n	8007f1a <UART_WaitOnFlagUntilTimeout+0x2e>
 8007f14:	69bb      	ldr	r3, [r7, #24]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d101      	bne.n	8007f1e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8007f1a:	2303      	movs	r3, #3
 8007f1c:	e051      	b.n	8007fc2 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	2204      	movs	r2, #4
 8007f26:	4013      	ands	r3, r2
 8007f28:	d03b      	beq.n	8007fa2 <UART_WaitOnFlagUntilTimeout+0xb6>
 8007f2a:	68bb      	ldr	r3, [r7, #8]
 8007f2c:	2b80      	cmp	r3, #128	@ 0x80
 8007f2e:	d038      	beq.n	8007fa2 <UART_WaitOnFlagUntilTimeout+0xb6>
 8007f30:	68bb      	ldr	r3, [r7, #8]
 8007f32:	2b40      	cmp	r3, #64	@ 0x40
 8007f34:	d035      	beq.n	8007fa2 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	69db      	ldr	r3, [r3, #28]
 8007f3c:	2208      	movs	r2, #8
 8007f3e:	4013      	ands	r3, r2
 8007f40:	2b08      	cmp	r3, #8
 8007f42:	d111      	bne.n	8007f68 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	2208      	movs	r2, #8
 8007f4a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	0018      	movs	r0, r3
 8007f50:	f000 f83c 	bl	8007fcc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	2290      	movs	r2, #144	@ 0x90
 8007f58:	2108      	movs	r1, #8
 8007f5a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	2284      	movs	r2, #132	@ 0x84
 8007f60:	2100      	movs	r1, #0
 8007f62:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8007f64:	2301      	movs	r3, #1
 8007f66:	e02c      	b.n	8007fc2 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	69da      	ldr	r2, [r3, #28]
 8007f6e:	2380      	movs	r3, #128	@ 0x80
 8007f70:	011b      	lsls	r3, r3, #4
 8007f72:	401a      	ands	r2, r3
 8007f74:	2380      	movs	r3, #128	@ 0x80
 8007f76:	011b      	lsls	r3, r3, #4
 8007f78:	429a      	cmp	r2, r3
 8007f7a:	d112      	bne.n	8007fa2 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	2280      	movs	r2, #128	@ 0x80
 8007f82:	0112      	lsls	r2, r2, #4
 8007f84:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	0018      	movs	r0, r3
 8007f8a:	f000 f81f 	bl	8007fcc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	2290      	movs	r2, #144	@ 0x90
 8007f92:	2120      	movs	r1, #32
 8007f94:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	2284      	movs	r2, #132	@ 0x84
 8007f9a:	2100      	movs	r1, #0
 8007f9c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8007f9e:	2303      	movs	r3, #3
 8007fa0:	e00f      	b.n	8007fc2 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	69db      	ldr	r3, [r3, #28]
 8007fa8:	68ba      	ldr	r2, [r7, #8]
 8007faa:	4013      	ands	r3, r2
 8007fac:	68ba      	ldr	r2, [r7, #8]
 8007fae:	1ad3      	subs	r3, r2, r3
 8007fb0:	425a      	negs	r2, r3
 8007fb2:	4153      	adcs	r3, r2
 8007fb4:	b2db      	uxtb	r3, r3
 8007fb6:	001a      	movs	r2, r3
 8007fb8:	1dfb      	adds	r3, r7, #7
 8007fba:	781b      	ldrb	r3, [r3, #0]
 8007fbc:	429a      	cmp	r2, r3
 8007fbe:	d09e      	beq.n	8007efe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007fc0:	2300      	movs	r3, #0
}
 8007fc2:	0018      	movs	r0, r3
 8007fc4:	46bd      	mov	sp, r7
 8007fc6:	b004      	add	sp, #16
 8007fc8:	bd80      	pop	{r7, pc}
	...

08007fcc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007fcc:	b580      	push	{r7, lr}
 8007fce:	b08e      	sub	sp, #56	@ 0x38
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007fd4:	f3ef 8310 	mrs	r3, PRIMASK
 8007fd8:	617b      	str	r3, [r7, #20]
  return(result);
 8007fda:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007fdc:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fde:	2301      	movs	r3, #1
 8007fe0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fe2:	69bb      	ldr	r3, [r7, #24]
 8007fe4:	f383 8810 	msr	PRIMASK, r3
}
 8007fe8:	46c0      	nop			@ (mov r8, r8)
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	681a      	ldr	r2, [r3, #0]
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	4926      	ldr	r1, [pc, #152]	@ (8008090 <UART_EndRxTransfer+0xc4>)
 8007ff6:	400a      	ands	r2, r1
 8007ff8:	601a      	str	r2, [r3, #0]
 8007ffa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ffc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ffe:	69fb      	ldr	r3, [r7, #28]
 8008000:	f383 8810 	msr	PRIMASK, r3
}
 8008004:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008006:	f3ef 8310 	mrs	r3, PRIMASK
 800800a:	623b      	str	r3, [r7, #32]
  return(result);
 800800c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800800e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008010:	2301      	movs	r3, #1
 8008012:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008016:	f383 8810 	msr	PRIMASK, r3
}
 800801a:	46c0      	nop			@ (mov r8, r8)
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	689a      	ldr	r2, [r3, #8]
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	491b      	ldr	r1, [pc, #108]	@ (8008094 <UART_EndRxTransfer+0xc8>)
 8008028:	400a      	ands	r2, r1
 800802a:	609a      	str	r2, [r3, #8]
 800802c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800802e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008030:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008032:	f383 8810 	msr	PRIMASK, r3
}
 8008036:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800803c:	2b01      	cmp	r3, #1
 800803e:	d118      	bne.n	8008072 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008040:	f3ef 8310 	mrs	r3, PRIMASK
 8008044:	60bb      	str	r3, [r7, #8]
  return(result);
 8008046:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008048:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800804a:	2301      	movs	r3, #1
 800804c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	f383 8810 	msr	PRIMASK, r3
}
 8008054:	46c0      	nop			@ (mov r8, r8)
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	681a      	ldr	r2, [r3, #0]
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	2110      	movs	r1, #16
 8008062:	438a      	bics	r2, r1
 8008064:	601a      	str	r2, [r3, #0]
 8008066:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008068:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800806a:	693b      	ldr	r3, [r7, #16]
 800806c:	f383 8810 	msr	PRIMASK, r3
}
 8008070:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	228c      	movs	r2, #140	@ 0x8c
 8008076:	2120      	movs	r1, #32
 8008078:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	2200      	movs	r2, #0
 800807e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2200      	movs	r2, #0
 8008084:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008086:	46c0      	nop			@ (mov r8, r8)
 8008088:	46bd      	mov	sp, r7
 800808a:	b00e      	add	sp, #56	@ 0x38
 800808c:	bd80      	pop	{r7, pc}
 800808e:	46c0      	nop			@ (mov r8, r8)
 8008090:	fffffedf 	.word	0xfffffedf
 8008094:	effffffe 	.word	0xeffffffe

08008098 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008098:	b580      	push	{r7, lr}
 800809a:	b084      	sub	sp, #16
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080a4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	225e      	movs	r2, #94	@ 0x5e
 80080aa:	2100      	movs	r1, #0
 80080ac:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	2256      	movs	r2, #86	@ 0x56
 80080b2:	2100      	movs	r1, #0
 80080b4:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	0018      	movs	r0, r3
 80080ba:	f7ff fae7 	bl	800768c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80080be:	46c0      	nop			@ (mov r8, r8)
 80080c0:	46bd      	mov	sp, r7
 80080c2:	b004      	add	sp, #16
 80080c4:	bd80      	pop	{r7, pc}

080080c6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80080c6:	b580      	push	{r7, lr}
 80080c8:	b086      	sub	sp, #24
 80080ca:	af00      	add	r7, sp, #0
 80080cc:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80080ce:	f3ef 8310 	mrs	r3, PRIMASK
 80080d2:	60bb      	str	r3, [r7, #8]
  return(result);
 80080d4:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80080d6:	617b      	str	r3, [r7, #20]
 80080d8:	2301      	movs	r3, #1
 80080da:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	f383 8810 	msr	PRIMASK, r3
}
 80080e2:	46c0      	nop			@ (mov r8, r8)
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	681a      	ldr	r2, [r3, #0]
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	2140      	movs	r1, #64	@ 0x40
 80080f0:	438a      	bics	r2, r1
 80080f2:	601a      	str	r2, [r3, #0]
 80080f4:	697b      	ldr	r3, [r7, #20]
 80080f6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080f8:	693b      	ldr	r3, [r7, #16]
 80080fa:	f383 8810 	msr	PRIMASK, r3
}
 80080fe:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2288      	movs	r2, #136	@ 0x88
 8008104:	2120      	movs	r1, #32
 8008106:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	2200      	movs	r2, #0
 800810c:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	0018      	movs	r0, r3
 8008112:	f7ff fab3 	bl	800767c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008116:	46c0      	nop			@ (mov r8, r8)
 8008118:	46bd      	mov	sp, r7
 800811a:	b006      	add	sp, #24
 800811c:	bd80      	pop	{r7, pc}

0800811e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800811e:	b580      	push	{r7, lr}
 8008120:	b082      	sub	sp, #8
 8008122:	af00      	add	r7, sp, #0
 8008124:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008126:	46c0      	nop			@ (mov r8, r8)
 8008128:	46bd      	mov	sp, r7
 800812a:	b002      	add	sp, #8
 800812c:	bd80      	pop	{r7, pc}

0800812e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800812e:	b580      	push	{r7, lr}
 8008130:	b082      	sub	sp, #8
 8008132:	af00      	add	r7, sp, #0
 8008134:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008136:	46c0      	nop			@ (mov r8, r8)
 8008138:	46bd      	mov	sp, r7
 800813a:	b002      	add	sp, #8
 800813c:	bd80      	pop	{r7, pc}

0800813e <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800813e:	b580      	push	{r7, lr}
 8008140:	b082      	sub	sp, #8
 8008142:	af00      	add	r7, sp, #0
 8008144:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008146:	46c0      	nop			@ (mov r8, r8)
 8008148:	46bd      	mov	sp, r7
 800814a:	b002      	add	sp, #8
 800814c:	bd80      	pop	{r7, pc}
	...

08008150 <_strtol_l.isra.0>:
 8008150:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008152:	b085      	sub	sp, #20
 8008154:	0017      	movs	r7, r2
 8008156:	001e      	movs	r6, r3
 8008158:	9003      	str	r0, [sp, #12]
 800815a:	9101      	str	r1, [sp, #4]
 800815c:	2b24      	cmp	r3, #36	@ 0x24
 800815e:	d823      	bhi.n	80081a8 <_strtol_l.isra.0+0x58>
 8008160:	000c      	movs	r4, r1
 8008162:	2b01      	cmp	r3, #1
 8008164:	d020      	beq.n	80081a8 <_strtol_l.isra.0+0x58>
 8008166:	4b3d      	ldr	r3, [pc, #244]	@ (800825c <_strtol_l.isra.0+0x10c>)
 8008168:	2208      	movs	r2, #8
 800816a:	469c      	mov	ip, r3
 800816c:	0023      	movs	r3, r4
 800816e:	4661      	mov	r1, ip
 8008170:	781d      	ldrb	r5, [r3, #0]
 8008172:	3401      	adds	r4, #1
 8008174:	5d48      	ldrb	r0, [r1, r5]
 8008176:	0001      	movs	r1, r0
 8008178:	4011      	ands	r1, r2
 800817a:	4210      	tst	r0, r2
 800817c:	d1f6      	bne.n	800816c <_strtol_l.isra.0+0x1c>
 800817e:	2d2d      	cmp	r5, #45	@ 0x2d
 8008180:	d119      	bne.n	80081b6 <_strtol_l.isra.0+0x66>
 8008182:	7825      	ldrb	r5, [r4, #0]
 8008184:	1c9c      	adds	r4, r3, #2
 8008186:	2301      	movs	r3, #1
 8008188:	9300      	str	r3, [sp, #0]
 800818a:	2210      	movs	r2, #16
 800818c:	0033      	movs	r3, r6
 800818e:	4393      	bics	r3, r2
 8008190:	d11d      	bne.n	80081ce <_strtol_l.isra.0+0x7e>
 8008192:	2d30      	cmp	r5, #48	@ 0x30
 8008194:	d115      	bne.n	80081c2 <_strtol_l.isra.0+0x72>
 8008196:	2120      	movs	r1, #32
 8008198:	7823      	ldrb	r3, [r4, #0]
 800819a:	438b      	bics	r3, r1
 800819c:	2b58      	cmp	r3, #88	@ 0x58
 800819e:	d110      	bne.n	80081c2 <_strtol_l.isra.0+0x72>
 80081a0:	7865      	ldrb	r5, [r4, #1]
 80081a2:	3402      	adds	r4, #2
 80081a4:	2610      	movs	r6, #16
 80081a6:	e012      	b.n	80081ce <_strtol_l.isra.0+0x7e>
 80081a8:	f000 ff66 	bl	8009078 <__errno>
 80081ac:	2316      	movs	r3, #22
 80081ae:	6003      	str	r3, [r0, #0]
 80081b0:	2000      	movs	r0, #0
 80081b2:	b005      	add	sp, #20
 80081b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80081b6:	9100      	str	r1, [sp, #0]
 80081b8:	2d2b      	cmp	r5, #43	@ 0x2b
 80081ba:	d1e6      	bne.n	800818a <_strtol_l.isra.0+0x3a>
 80081bc:	7825      	ldrb	r5, [r4, #0]
 80081be:	1c9c      	adds	r4, r3, #2
 80081c0:	e7e3      	b.n	800818a <_strtol_l.isra.0+0x3a>
 80081c2:	2e00      	cmp	r6, #0
 80081c4:	d1ee      	bne.n	80081a4 <_strtol_l.isra.0+0x54>
 80081c6:	360a      	adds	r6, #10
 80081c8:	2d30      	cmp	r5, #48	@ 0x30
 80081ca:	d100      	bne.n	80081ce <_strtol_l.isra.0+0x7e>
 80081cc:	3e02      	subs	r6, #2
 80081ce:	4a24      	ldr	r2, [pc, #144]	@ (8008260 <_strtol_l.isra.0+0x110>)
 80081d0:	9b00      	ldr	r3, [sp, #0]
 80081d2:	4694      	mov	ip, r2
 80081d4:	4463      	add	r3, ip
 80081d6:	0031      	movs	r1, r6
 80081d8:	0018      	movs	r0, r3
 80081da:	9302      	str	r3, [sp, #8]
 80081dc:	f7f8 f83e 	bl	800025c <__aeabi_uidivmod>
 80081e0:	2200      	movs	r2, #0
 80081e2:	4684      	mov	ip, r0
 80081e4:	0010      	movs	r0, r2
 80081e6:	002b      	movs	r3, r5
 80081e8:	3b30      	subs	r3, #48	@ 0x30
 80081ea:	2b09      	cmp	r3, #9
 80081ec:	d811      	bhi.n	8008212 <_strtol_l.isra.0+0xc2>
 80081ee:	001d      	movs	r5, r3
 80081f0:	42ae      	cmp	r6, r5
 80081f2:	dd1d      	ble.n	8008230 <_strtol_l.isra.0+0xe0>
 80081f4:	1c53      	adds	r3, r2, #1
 80081f6:	d009      	beq.n	800820c <_strtol_l.isra.0+0xbc>
 80081f8:	2201      	movs	r2, #1
 80081fa:	4252      	negs	r2, r2
 80081fc:	4584      	cmp	ip, r0
 80081fe:	d305      	bcc.n	800820c <_strtol_l.isra.0+0xbc>
 8008200:	d101      	bne.n	8008206 <_strtol_l.isra.0+0xb6>
 8008202:	42a9      	cmp	r1, r5
 8008204:	db11      	blt.n	800822a <_strtol_l.isra.0+0xda>
 8008206:	2201      	movs	r2, #1
 8008208:	4370      	muls	r0, r6
 800820a:	1828      	adds	r0, r5, r0
 800820c:	7825      	ldrb	r5, [r4, #0]
 800820e:	3401      	adds	r4, #1
 8008210:	e7e9      	b.n	80081e6 <_strtol_l.isra.0+0x96>
 8008212:	002b      	movs	r3, r5
 8008214:	3b41      	subs	r3, #65	@ 0x41
 8008216:	2b19      	cmp	r3, #25
 8008218:	d801      	bhi.n	800821e <_strtol_l.isra.0+0xce>
 800821a:	3d37      	subs	r5, #55	@ 0x37
 800821c:	e7e8      	b.n	80081f0 <_strtol_l.isra.0+0xa0>
 800821e:	002b      	movs	r3, r5
 8008220:	3b61      	subs	r3, #97	@ 0x61
 8008222:	2b19      	cmp	r3, #25
 8008224:	d804      	bhi.n	8008230 <_strtol_l.isra.0+0xe0>
 8008226:	3d57      	subs	r5, #87	@ 0x57
 8008228:	e7e2      	b.n	80081f0 <_strtol_l.isra.0+0xa0>
 800822a:	2201      	movs	r2, #1
 800822c:	4252      	negs	r2, r2
 800822e:	e7ed      	b.n	800820c <_strtol_l.isra.0+0xbc>
 8008230:	1c53      	adds	r3, r2, #1
 8008232:	d108      	bne.n	8008246 <_strtol_l.isra.0+0xf6>
 8008234:	2322      	movs	r3, #34	@ 0x22
 8008236:	9a03      	ldr	r2, [sp, #12]
 8008238:	9802      	ldr	r0, [sp, #8]
 800823a:	6013      	str	r3, [r2, #0]
 800823c:	2f00      	cmp	r7, #0
 800823e:	d0b8      	beq.n	80081b2 <_strtol_l.isra.0+0x62>
 8008240:	1e63      	subs	r3, r4, #1
 8008242:	9301      	str	r3, [sp, #4]
 8008244:	e007      	b.n	8008256 <_strtol_l.isra.0+0x106>
 8008246:	9b00      	ldr	r3, [sp, #0]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d000      	beq.n	800824e <_strtol_l.isra.0+0xfe>
 800824c:	4240      	negs	r0, r0
 800824e:	2f00      	cmp	r7, #0
 8008250:	d0af      	beq.n	80081b2 <_strtol_l.isra.0+0x62>
 8008252:	2a00      	cmp	r2, #0
 8008254:	d1f4      	bne.n	8008240 <_strtol_l.isra.0+0xf0>
 8008256:	9b01      	ldr	r3, [sp, #4]
 8008258:	603b      	str	r3, [r7, #0]
 800825a:	e7aa      	b.n	80081b2 <_strtol_l.isra.0+0x62>
 800825c:	0800b3a5 	.word	0x0800b3a5
 8008260:	7fffffff 	.word	0x7fffffff

08008264 <strtol>:
 8008264:	b510      	push	{r4, lr}
 8008266:	4c04      	ldr	r4, [pc, #16]	@ (8008278 <strtol+0x14>)
 8008268:	0013      	movs	r3, r2
 800826a:	000a      	movs	r2, r1
 800826c:	0001      	movs	r1, r0
 800826e:	6820      	ldr	r0, [r4, #0]
 8008270:	f7ff ff6e 	bl	8008150 <_strtol_l.isra.0>
 8008274:	bd10      	pop	{r4, pc}
 8008276:	46c0      	nop			@ (mov r8, r8)
 8008278:	2000001c 	.word	0x2000001c

0800827c <__cvt>:
 800827c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800827e:	001f      	movs	r7, r3
 8008280:	2300      	movs	r3, #0
 8008282:	0016      	movs	r6, r2
 8008284:	b08b      	sub	sp, #44	@ 0x2c
 8008286:	429f      	cmp	r7, r3
 8008288:	da04      	bge.n	8008294 <__cvt+0x18>
 800828a:	2180      	movs	r1, #128	@ 0x80
 800828c:	0609      	lsls	r1, r1, #24
 800828e:	187b      	adds	r3, r7, r1
 8008290:	001f      	movs	r7, r3
 8008292:	232d      	movs	r3, #45	@ 0x2d
 8008294:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008296:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8008298:	7013      	strb	r3, [r2, #0]
 800829a:	2320      	movs	r3, #32
 800829c:	2203      	movs	r2, #3
 800829e:	439d      	bics	r5, r3
 80082a0:	2d46      	cmp	r5, #70	@ 0x46
 80082a2:	d007      	beq.n	80082b4 <__cvt+0x38>
 80082a4:	002b      	movs	r3, r5
 80082a6:	3b45      	subs	r3, #69	@ 0x45
 80082a8:	4259      	negs	r1, r3
 80082aa:	414b      	adcs	r3, r1
 80082ac:	9910      	ldr	r1, [sp, #64]	@ 0x40
 80082ae:	3a01      	subs	r2, #1
 80082b0:	18cb      	adds	r3, r1, r3
 80082b2:	9310      	str	r3, [sp, #64]	@ 0x40
 80082b4:	ab09      	add	r3, sp, #36	@ 0x24
 80082b6:	9304      	str	r3, [sp, #16]
 80082b8:	ab08      	add	r3, sp, #32
 80082ba:	9303      	str	r3, [sp, #12]
 80082bc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80082be:	9200      	str	r2, [sp, #0]
 80082c0:	9302      	str	r3, [sp, #8]
 80082c2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80082c4:	0032      	movs	r2, r6
 80082c6:	9301      	str	r3, [sp, #4]
 80082c8:	003b      	movs	r3, r7
 80082ca:	f000 ff93 	bl	80091f4 <_dtoa_r>
 80082ce:	0004      	movs	r4, r0
 80082d0:	2d47      	cmp	r5, #71	@ 0x47
 80082d2:	d11b      	bne.n	800830c <__cvt+0x90>
 80082d4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80082d6:	07db      	lsls	r3, r3, #31
 80082d8:	d511      	bpl.n	80082fe <__cvt+0x82>
 80082da:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80082dc:	18c3      	adds	r3, r0, r3
 80082de:	9307      	str	r3, [sp, #28]
 80082e0:	2200      	movs	r2, #0
 80082e2:	2300      	movs	r3, #0
 80082e4:	0030      	movs	r0, r6
 80082e6:	0039      	movs	r1, r7
 80082e8:	f7f8 f8b8 	bl	800045c <__aeabi_dcmpeq>
 80082ec:	2800      	cmp	r0, #0
 80082ee:	d001      	beq.n	80082f4 <__cvt+0x78>
 80082f0:	9b07      	ldr	r3, [sp, #28]
 80082f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80082f4:	2230      	movs	r2, #48	@ 0x30
 80082f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082f8:	9907      	ldr	r1, [sp, #28]
 80082fa:	428b      	cmp	r3, r1
 80082fc:	d320      	bcc.n	8008340 <__cvt+0xc4>
 80082fe:	0020      	movs	r0, r4
 8008300:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008302:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8008304:	1b1b      	subs	r3, r3, r4
 8008306:	6013      	str	r3, [r2, #0]
 8008308:	b00b      	add	sp, #44	@ 0x2c
 800830a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800830c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800830e:	18c3      	adds	r3, r0, r3
 8008310:	9307      	str	r3, [sp, #28]
 8008312:	2d46      	cmp	r5, #70	@ 0x46
 8008314:	d1e4      	bne.n	80082e0 <__cvt+0x64>
 8008316:	7803      	ldrb	r3, [r0, #0]
 8008318:	2b30      	cmp	r3, #48	@ 0x30
 800831a:	d10c      	bne.n	8008336 <__cvt+0xba>
 800831c:	2200      	movs	r2, #0
 800831e:	2300      	movs	r3, #0
 8008320:	0030      	movs	r0, r6
 8008322:	0039      	movs	r1, r7
 8008324:	f7f8 f89a 	bl	800045c <__aeabi_dcmpeq>
 8008328:	2800      	cmp	r0, #0
 800832a:	d104      	bne.n	8008336 <__cvt+0xba>
 800832c:	2301      	movs	r3, #1
 800832e:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8008330:	1a9b      	subs	r3, r3, r2
 8008332:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008334:	6013      	str	r3, [r2, #0]
 8008336:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008338:	9a07      	ldr	r2, [sp, #28]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	18d3      	adds	r3, r2, r3
 800833e:	e7ce      	b.n	80082de <__cvt+0x62>
 8008340:	1c59      	adds	r1, r3, #1
 8008342:	9109      	str	r1, [sp, #36]	@ 0x24
 8008344:	701a      	strb	r2, [r3, #0]
 8008346:	e7d6      	b.n	80082f6 <__cvt+0x7a>

08008348 <__exponent>:
 8008348:	b5f0      	push	{r4, r5, r6, r7, lr}
 800834a:	232b      	movs	r3, #43	@ 0x2b
 800834c:	b085      	sub	sp, #20
 800834e:	0005      	movs	r5, r0
 8008350:	1e0c      	subs	r4, r1, #0
 8008352:	7002      	strb	r2, [r0, #0]
 8008354:	da01      	bge.n	800835a <__exponent+0x12>
 8008356:	424c      	negs	r4, r1
 8008358:	3302      	adds	r3, #2
 800835a:	706b      	strb	r3, [r5, #1]
 800835c:	2c09      	cmp	r4, #9
 800835e:	dd2c      	ble.n	80083ba <__exponent+0x72>
 8008360:	ab02      	add	r3, sp, #8
 8008362:	1dde      	adds	r6, r3, #7
 8008364:	0020      	movs	r0, r4
 8008366:	210a      	movs	r1, #10
 8008368:	f7f8 f862 	bl	8000430 <__aeabi_idivmod>
 800836c:	0037      	movs	r7, r6
 800836e:	3130      	adds	r1, #48	@ 0x30
 8008370:	3e01      	subs	r6, #1
 8008372:	0020      	movs	r0, r4
 8008374:	7031      	strb	r1, [r6, #0]
 8008376:	210a      	movs	r1, #10
 8008378:	9401      	str	r4, [sp, #4]
 800837a:	f7f7 ff73 	bl	8000264 <__divsi3>
 800837e:	9b01      	ldr	r3, [sp, #4]
 8008380:	0004      	movs	r4, r0
 8008382:	2b63      	cmp	r3, #99	@ 0x63
 8008384:	dcee      	bgt.n	8008364 <__exponent+0x1c>
 8008386:	1eba      	subs	r2, r7, #2
 8008388:	1ca8      	adds	r0, r5, #2
 800838a:	0001      	movs	r1, r0
 800838c:	0013      	movs	r3, r2
 800838e:	3430      	adds	r4, #48	@ 0x30
 8008390:	7014      	strb	r4, [r2, #0]
 8008392:	ac02      	add	r4, sp, #8
 8008394:	3407      	adds	r4, #7
 8008396:	429c      	cmp	r4, r3
 8008398:	d80a      	bhi.n	80083b0 <__exponent+0x68>
 800839a:	2300      	movs	r3, #0
 800839c:	4294      	cmp	r4, r2
 800839e:	d303      	bcc.n	80083a8 <__exponent+0x60>
 80083a0:	3309      	adds	r3, #9
 80083a2:	aa02      	add	r2, sp, #8
 80083a4:	189b      	adds	r3, r3, r2
 80083a6:	1bdb      	subs	r3, r3, r7
 80083a8:	18c0      	adds	r0, r0, r3
 80083aa:	1b40      	subs	r0, r0, r5
 80083ac:	b005      	add	sp, #20
 80083ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80083b0:	781c      	ldrb	r4, [r3, #0]
 80083b2:	3301      	adds	r3, #1
 80083b4:	700c      	strb	r4, [r1, #0]
 80083b6:	3101      	adds	r1, #1
 80083b8:	e7eb      	b.n	8008392 <__exponent+0x4a>
 80083ba:	2330      	movs	r3, #48	@ 0x30
 80083bc:	18e4      	adds	r4, r4, r3
 80083be:	70ab      	strb	r3, [r5, #2]
 80083c0:	1d28      	adds	r0, r5, #4
 80083c2:	70ec      	strb	r4, [r5, #3]
 80083c4:	e7f1      	b.n	80083aa <__exponent+0x62>
	...

080083c8 <_printf_float>:
 80083c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80083ca:	b097      	sub	sp, #92	@ 0x5c
 80083cc:	000d      	movs	r5, r1
 80083ce:	920a      	str	r2, [sp, #40]	@ 0x28
 80083d0:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 80083d2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80083d4:	9009      	str	r0, [sp, #36]	@ 0x24
 80083d6:	f000 fdfd 	bl	8008fd4 <_localeconv_r>
 80083da:	6803      	ldr	r3, [r0, #0]
 80083dc:	0018      	movs	r0, r3
 80083de:	930d      	str	r3, [sp, #52]	@ 0x34
 80083e0:	f7f7 fe9a 	bl	8000118 <strlen>
 80083e4:	2300      	movs	r3, #0
 80083e6:	900f      	str	r0, [sp, #60]	@ 0x3c
 80083e8:	9314      	str	r3, [sp, #80]	@ 0x50
 80083ea:	7e2b      	ldrb	r3, [r5, #24]
 80083ec:	2207      	movs	r2, #7
 80083ee:	930c      	str	r3, [sp, #48]	@ 0x30
 80083f0:	682b      	ldr	r3, [r5, #0]
 80083f2:	930e      	str	r3, [sp, #56]	@ 0x38
 80083f4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80083f6:	6823      	ldr	r3, [r4, #0]
 80083f8:	05c9      	lsls	r1, r1, #23
 80083fa:	d545      	bpl.n	8008488 <_printf_float+0xc0>
 80083fc:	189b      	adds	r3, r3, r2
 80083fe:	4393      	bics	r3, r2
 8008400:	001a      	movs	r2, r3
 8008402:	3208      	adds	r2, #8
 8008404:	6022      	str	r2, [r4, #0]
 8008406:	2201      	movs	r2, #1
 8008408:	681e      	ldr	r6, [r3, #0]
 800840a:	685f      	ldr	r7, [r3, #4]
 800840c:	007b      	lsls	r3, r7, #1
 800840e:	085b      	lsrs	r3, r3, #1
 8008410:	9311      	str	r3, [sp, #68]	@ 0x44
 8008412:	9610      	str	r6, [sp, #64]	@ 0x40
 8008414:	64ae      	str	r6, [r5, #72]	@ 0x48
 8008416:	64ef      	str	r7, [r5, #76]	@ 0x4c
 8008418:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800841a:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800841c:	4ba7      	ldr	r3, [pc, #668]	@ (80086bc <_printf_float+0x2f4>)
 800841e:	4252      	negs	r2, r2
 8008420:	f7fa f854 	bl	80024cc <__aeabi_dcmpun>
 8008424:	2800      	cmp	r0, #0
 8008426:	d131      	bne.n	800848c <_printf_float+0xc4>
 8008428:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800842a:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800842c:	2201      	movs	r2, #1
 800842e:	4ba3      	ldr	r3, [pc, #652]	@ (80086bc <_printf_float+0x2f4>)
 8008430:	4252      	negs	r2, r2
 8008432:	f7f8 f823 	bl	800047c <__aeabi_dcmple>
 8008436:	2800      	cmp	r0, #0
 8008438:	d128      	bne.n	800848c <_printf_float+0xc4>
 800843a:	2200      	movs	r2, #0
 800843c:	2300      	movs	r3, #0
 800843e:	0030      	movs	r0, r6
 8008440:	0039      	movs	r1, r7
 8008442:	f7f8 f811 	bl	8000468 <__aeabi_dcmplt>
 8008446:	2800      	cmp	r0, #0
 8008448:	d003      	beq.n	8008452 <_printf_float+0x8a>
 800844a:	002b      	movs	r3, r5
 800844c:	222d      	movs	r2, #45	@ 0x2d
 800844e:	3343      	adds	r3, #67	@ 0x43
 8008450:	701a      	strb	r2, [r3, #0]
 8008452:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008454:	4f9a      	ldr	r7, [pc, #616]	@ (80086c0 <_printf_float+0x2f8>)
 8008456:	2b47      	cmp	r3, #71	@ 0x47
 8008458:	d800      	bhi.n	800845c <_printf_float+0x94>
 800845a:	4f9a      	ldr	r7, [pc, #616]	@ (80086c4 <_printf_float+0x2fc>)
 800845c:	2303      	movs	r3, #3
 800845e:	2400      	movs	r4, #0
 8008460:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008462:	612b      	str	r3, [r5, #16]
 8008464:	3301      	adds	r3, #1
 8008466:	439a      	bics	r2, r3
 8008468:	602a      	str	r2, [r5, #0]
 800846a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800846c:	0029      	movs	r1, r5
 800846e:	9300      	str	r3, [sp, #0]
 8008470:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008472:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008474:	aa15      	add	r2, sp, #84	@ 0x54
 8008476:	f000 f9e5 	bl	8008844 <_printf_common>
 800847a:	3001      	adds	r0, #1
 800847c:	d000      	beq.n	8008480 <_printf_float+0xb8>
 800847e:	e09e      	b.n	80085be <_printf_float+0x1f6>
 8008480:	2001      	movs	r0, #1
 8008482:	4240      	negs	r0, r0
 8008484:	b017      	add	sp, #92	@ 0x5c
 8008486:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008488:	3307      	adds	r3, #7
 800848a:	e7b8      	b.n	80083fe <_printf_float+0x36>
 800848c:	0032      	movs	r2, r6
 800848e:	003b      	movs	r3, r7
 8008490:	0030      	movs	r0, r6
 8008492:	0039      	movs	r1, r7
 8008494:	f7fa f81a 	bl	80024cc <__aeabi_dcmpun>
 8008498:	2800      	cmp	r0, #0
 800849a:	d00b      	beq.n	80084b4 <_printf_float+0xec>
 800849c:	2f00      	cmp	r7, #0
 800849e:	da03      	bge.n	80084a8 <_printf_float+0xe0>
 80084a0:	002b      	movs	r3, r5
 80084a2:	222d      	movs	r2, #45	@ 0x2d
 80084a4:	3343      	adds	r3, #67	@ 0x43
 80084a6:	701a      	strb	r2, [r3, #0]
 80084a8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80084aa:	4f87      	ldr	r7, [pc, #540]	@ (80086c8 <_printf_float+0x300>)
 80084ac:	2b47      	cmp	r3, #71	@ 0x47
 80084ae:	d8d5      	bhi.n	800845c <_printf_float+0x94>
 80084b0:	4f86      	ldr	r7, [pc, #536]	@ (80086cc <_printf_float+0x304>)
 80084b2:	e7d3      	b.n	800845c <_printf_float+0x94>
 80084b4:	2220      	movs	r2, #32
 80084b6:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 80084b8:	686b      	ldr	r3, [r5, #4]
 80084ba:	4394      	bics	r4, r2
 80084bc:	1c5a      	adds	r2, r3, #1
 80084be:	d146      	bne.n	800854e <_printf_float+0x186>
 80084c0:	3307      	adds	r3, #7
 80084c2:	606b      	str	r3, [r5, #4]
 80084c4:	2380      	movs	r3, #128	@ 0x80
 80084c6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80084c8:	00db      	lsls	r3, r3, #3
 80084ca:	4313      	orrs	r3, r2
 80084cc:	2200      	movs	r2, #0
 80084ce:	602b      	str	r3, [r5, #0]
 80084d0:	9206      	str	r2, [sp, #24]
 80084d2:	aa14      	add	r2, sp, #80	@ 0x50
 80084d4:	9205      	str	r2, [sp, #20]
 80084d6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80084d8:	a90a      	add	r1, sp, #40	@ 0x28
 80084da:	9204      	str	r2, [sp, #16]
 80084dc:	aa13      	add	r2, sp, #76	@ 0x4c
 80084de:	9203      	str	r2, [sp, #12]
 80084e0:	2223      	movs	r2, #35	@ 0x23
 80084e2:	1852      	adds	r2, r2, r1
 80084e4:	9202      	str	r2, [sp, #8]
 80084e6:	9301      	str	r3, [sp, #4]
 80084e8:	686b      	ldr	r3, [r5, #4]
 80084ea:	0032      	movs	r2, r6
 80084ec:	9300      	str	r3, [sp, #0]
 80084ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80084f0:	003b      	movs	r3, r7
 80084f2:	f7ff fec3 	bl	800827c <__cvt>
 80084f6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80084f8:	0007      	movs	r7, r0
 80084fa:	2c47      	cmp	r4, #71	@ 0x47
 80084fc:	d12d      	bne.n	800855a <_printf_float+0x192>
 80084fe:	1cd3      	adds	r3, r2, #3
 8008500:	db02      	blt.n	8008508 <_printf_float+0x140>
 8008502:	686b      	ldr	r3, [r5, #4]
 8008504:	429a      	cmp	r2, r3
 8008506:	dd47      	ble.n	8008598 <_printf_float+0x1d0>
 8008508:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800850a:	3b02      	subs	r3, #2
 800850c:	b2db      	uxtb	r3, r3
 800850e:	930c      	str	r3, [sp, #48]	@ 0x30
 8008510:	0028      	movs	r0, r5
 8008512:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008514:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008516:	3901      	subs	r1, #1
 8008518:	3050      	adds	r0, #80	@ 0x50
 800851a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800851c:	f7ff ff14 	bl	8008348 <__exponent>
 8008520:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008522:	0004      	movs	r4, r0
 8008524:	1813      	adds	r3, r2, r0
 8008526:	612b      	str	r3, [r5, #16]
 8008528:	2a01      	cmp	r2, #1
 800852a:	dc02      	bgt.n	8008532 <_printf_float+0x16a>
 800852c:	682a      	ldr	r2, [r5, #0]
 800852e:	07d2      	lsls	r2, r2, #31
 8008530:	d501      	bpl.n	8008536 <_printf_float+0x16e>
 8008532:	3301      	adds	r3, #1
 8008534:	612b      	str	r3, [r5, #16]
 8008536:	2323      	movs	r3, #35	@ 0x23
 8008538:	aa0a      	add	r2, sp, #40	@ 0x28
 800853a:	189b      	adds	r3, r3, r2
 800853c:	781b      	ldrb	r3, [r3, #0]
 800853e:	2b00      	cmp	r3, #0
 8008540:	d100      	bne.n	8008544 <_printf_float+0x17c>
 8008542:	e792      	b.n	800846a <_printf_float+0xa2>
 8008544:	002b      	movs	r3, r5
 8008546:	222d      	movs	r2, #45	@ 0x2d
 8008548:	3343      	adds	r3, #67	@ 0x43
 800854a:	701a      	strb	r2, [r3, #0]
 800854c:	e78d      	b.n	800846a <_printf_float+0xa2>
 800854e:	2c47      	cmp	r4, #71	@ 0x47
 8008550:	d1b8      	bne.n	80084c4 <_printf_float+0xfc>
 8008552:	2b00      	cmp	r3, #0
 8008554:	d1b6      	bne.n	80084c4 <_printf_float+0xfc>
 8008556:	3301      	adds	r3, #1
 8008558:	e7b3      	b.n	80084c2 <_printf_float+0xfa>
 800855a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800855c:	2b65      	cmp	r3, #101	@ 0x65
 800855e:	d9d7      	bls.n	8008510 <_printf_float+0x148>
 8008560:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008562:	2b66      	cmp	r3, #102	@ 0x66
 8008564:	d11a      	bne.n	800859c <_printf_float+0x1d4>
 8008566:	686b      	ldr	r3, [r5, #4]
 8008568:	2a00      	cmp	r2, #0
 800856a:	dd09      	ble.n	8008580 <_printf_float+0x1b8>
 800856c:	612a      	str	r2, [r5, #16]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d102      	bne.n	8008578 <_printf_float+0x1b0>
 8008572:	6829      	ldr	r1, [r5, #0]
 8008574:	07c9      	lsls	r1, r1, #31
 8008576:	d50b      	bpl.n	8008590 <_printf_float+0x1c8>
 8008578:	3301      	adds	r3, #1
 800857a:	189b      	adds	r3, r3, r2
 800857c:	612b      	str	r3, [r5, #16]
 800857e:	e007      	b.n	8008590 <_printf_float+0x1c8>
 8008580:	2b00      	cmp	r3, #0
 8008582:	d103      	bne.n	800858c <_printf_float+0x1c4>
 8008584:	2201      	movs	r2, #1
 8008586:	6829      	ldr	r1, [r5, #0]
 8008588:	4211      	tst	r1, r2
 800858a:	d000      	beq.n	800858e <_printf_float+0x1c6>
 800858c:	1c9a      	adds	r2, r3, #2
 800858e:	612a      	str	r2, [r5, #16]
 8008590:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008592:	2400      	movs	r4, #0
 8008594:	65ab      	str	r3, [r5, #88]	@ 0x58
 8008596:	e7ce      	b.n	8008536 <_printf_float+0x16e>
 8008598:	2367      	movs	r3, #103	@ 0x67
 800859a:	930c      	str	r3, [sp, #48]	@ 0x30
 800859c:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800859e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80085a0:	4299      	cmp	r1, r3
 80085a2:	db06      	blt.n	80085b2 <_printf_float+0x1ea>
 80085a4:	682b      	ldr	r3, [r5, #0]
 80085a6:	6129      	str	r1, [r5, #16]
 80085a8:	07db      	lsls	r3, r3, #31
 80085aa:	d5f1      	bpl.n	8008590 <_printf_float+0x1c8>
 80085ac:	3101      	adds	r1, #1
 80085ae:	6129      	str	r1, [r5, #16]
 80085b0:	e7ee      	b.n	8008590 <_printf_float+0x1c8>
 80085b2:	2201      	movs	r2, #1
 80085b4:	2900      	cmp	r1, #0
 80085b6:	dce0      	bgt.n	800857a <_printf_float+0x1b2>
 80085b8:	1892      	adds	r2, r2, r2
 80085ba:	1a52      	subs	r2, r2, r1
 80085bc:	e7dd      	b.n	800857a <_printf_float+0x1b2>
 80085be:	682a      	ldr	r2, [r5, #0]
 80085c0:	0553      	lsls	r3, r2, #21
 80085c2:	d408      	bmi.n	80085d6 <_printf_float+0x20e>
 80085c4:	692b      	ldr	r3, [r5, #16]
 80085c6:	003a      	movs	r2, r7
 80085c8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80085ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80085cc:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80085ce:	47a0      	blx	r4
 80085d0:	3001      	adds	r0, #1
 80085d2:	d129      	bne.n	8008628 <_printf_float+0x260>
 80085d4:	e754      	b.n	8008480 <_printf_float+0xb8>
 80085d6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80085d8:	2b65      	cmp	r3, #101	@ 0x65
 80085da:	d800      	bhi.n	80085de <_printf_float+0x216>
 80085dc:	e0db      	b.n	8008796 <_printf_float+0x3ce>
 80085de:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 80085e0:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 80085e2:	2200      	movs	r2, #0
 80085e4:	2300      	movs	r3, #0
 80085e6:	f7f7 ff39 	bl	800045c <__aeabi_dcmpeq>
 80085ea:	2800      	cmp	r0, #0
 80085ec:	d033      	beq.n	8008656 <_printf_float+0x28e>
 80085ee:	2301      	movs	r3, #1
 80085f0:	4a37      	ldr	r2, [pc, #220]	@ (80086d0 <_printf_float+0x308>)
 80085f2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80085f4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80085f6:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80085f8:	47a0      	blx	r4
 80085fa:	3001      	adds	r0, #1
 80085fc:	d100      	bne.n	8008600 <_printf_float+0x238>
 80085fe:	e73f      	b.n	8008480 <_printf_float+0xb8>
 8008600:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8008602:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008604:	42b3      	cmp	r3, r6
 8008606:	db02      	blt.n	800860e <_printf_float+0x246>
 8008608:	682b      	ldr	r3, [r5, #0]
 800860a:	07db      	lsls	r3, r3, #31
 800860c:	d50c      	bpl.n	8008628 <_printf_float+0x260>
 800860e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8008610:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008612:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008614:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008616:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008618:	47a0      	blx	r4
 800861a:	2400      	movs	r4, #0
 800861c:	3001      	adds	r0, #1
 800861e:	d100      	bne.n	8008622 <_printf_float+0x25a>
 8008620:	e72e      	b.n	8008480 <_printf_float+0xb8>
 8008622:	1e73      	subs	r3, r6, #1
 8008624:	42a3      	cmp	r3, r4
 8008626:	dc0a      	bgt.n	800863e <_printf_float+0x276>
 8008628:	682b      	ldr	r3, [r5, #0]
 800862a:	079b      	lsls	r3, r3, #30
 800862c:	d500      	bpl.n	8008630 <_printf_float+0x268>
 800862e:	e106      	b.n	800883e <_printf_float+0x476>
 8008630:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008632:	68e8      	ldr	r0, [r5, #12]
 8008634:	4298      	cmp	r0, r3
 8008636:	db00      	blt.n	800863a <_printf_float+0x272>
 8008638:	e724      	b.n	8008484 <_printf_float+0xbc>
 800863a:	0018      	movs	r0, r3
 800863c:	e722      	b.n	8008484 <_printf_float+0xbc>
 800863e:	002a      	movs	r2, r5
 8008640:	2301      	movs	r3, #1
 8008642:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008644:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008646:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8008648:	321a      	adds	r2, #26
 800864a:	47b8      	blx	r7
 800864c:	3001      	adds	r0, #1
 800864e:	d100      	bne.n	8008652 <_printf_float+0x28a>
 8008650:	e716      	b.n	8008480 <_printf_float+0xb8>
 8008652:	3401      	adds	r4, #1
 8008654:	e7e5      	b.n	8008622 <_printf_float+0x25a>
 8008656:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008658:	2b00      	cmp	r3, #0
 800865a:	dc3b      	bgt.n	80086d4 <_printf_float+0x30c>
 800865c:	2301      	movs	r3, #1
 800865e:	4a1c      	ldr	r2, [pc, #112]	@ (80086d0 <_printf_float+0x308>)
 8008660:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008662:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008664:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8008666:	47a0      	blx	r4
 8008668:	3001      	adds	r0, #1
 800866a:	d100      	bne.n	800866e <_printf_float+0x2a6>
 800866c:	e708      	b.n	8008480 <_printf_float+0xb8>
 800866e:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8008670:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008672:	4333      	orrs	r3, r6
 8008674:	d102      	bne.n	800867c <_printf_float+0x2b4>
 8008676:	682b      	ldr	r3, [r5, #0]
 8008678:	07db      	lsls	r3, r3, #31
 800867a:	d5d5      	bpl.n	8008628 <_printf_float+0x260>
 800867c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800867e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008680:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008682:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008684:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8008686:	47a0      	blx	r4
 8008688:	2300      	movs	r3, #0
 800868a:	3001      	adds	r0, #1
 800868c:	d100      	bne.n	8008690 <_printf_float+0x2c8>
 800868e:	e6f7      	b.n	8008480 <_printf_float+0xb8>
 8008690:	930c      	str	r3, [sp, #48]	@ 0x30
 8008692:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008694:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008696:	425b      	negs	r3, r3
 8008698:	4293      	cmp	r3, r2
 800869a:	dc01      	bgt.n	80086a0 <_printf_float+0x2d8>
 800869c:	0033      	movs	r3, r6
 800869e:	e792      	b.n	80085c6 <_printf_float+0x1fe>
 80086a0:	002a      	movs	r2, r5
 80086a2:	2301      	movs	r3, #1
 80086a4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80086a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80086a8:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80086aa:	321a      	adds	r2, #26
 80086ac:	47a0      	blx	r4
 80086ae:	3001      	adds	r0, #1
 80086b0:	d100      	bne.n	80086b4 <_printf_float+0x2ec>
 80086b2:	e6e5      	b.n	8008480 <_printf_float+0xb8>
 80086b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80086b6:	3301      	adds	r3, #1
 80086b8:	e7ea      	b.n	8008690 <_printf_float+0x2c8>
 80086ba:	46c0      	nop			@ (mov r8, r8)
 80086bc:	7fefffff 	.word	0x7fefffff
 80086c0:	0800b4a9 	.word	0x0800b4a9
 80086c4:	0800b4a5 	.word	0x0800b4a5
 80086c8:	0800b4b1 	.word	0x0800b4b1
 80086cc:	0800b4ad 	.word	0x0800b4ad
 80086d0:	0800b4b5 	.word	0x0800b4b5
 80086d4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80086d6:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 80086d8:	930c      	str	r3, [sp, #48]	@ 0x30
 80086da:	429e      	cmp	r6, r3
 80086dc:	dd00      	ble.n	80086e0 <_printf_float+0x318>
 80086de:	001e      	movs	r6, r3
 80086e0:	2e00      	cmp	r6, #0
 80086e2:	dc31      	bgt.n	8008748 <_printf_float+0x380>
 80086e4:	43f3      	mvns	r3, r6
 80086e6:	2400      	movs	r4, #0
 80086e8:	17db      	asrs	r3, r3, #31
 80086ea:	4033      	ands	r3, r6
 80086ec:	930e      	str	r3, [sp, #56]	@ 0x38
 80086ee:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 80086f0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80086f2:	1af3      	subs	r3, r6, r3
 80086f4:	42a3      	cmp	r3, r4
 80086f6:	dc30      	bgt.n	800875a <_printf_float+0x392>
 80086f8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80086fa:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80086fc:	429a      	cmp	r2, r3
 80086fe:	dc38      	bgt.n	8008772 <_printf_float+0x3aa>
 8008700:	682b      	ldr	r3, [r5, #0]
 8008702:	07db      	lsls	r3, r3, #31
 8008704:	d435      	bmi.n	8008772 <_printf_float+0x3aa>
 8008706:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8008708:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800870a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800870c:	1b9b      	subs	r3, r3, r6
 800870e:	1b14      	subs	r4, r2, r4
 8008710:	429c      	cmp	r4, r3
 8008712:	dd00      	ble.n	8008716 <_printf_float+0x34e>
 8008714:	001c      	movs	r4, r3
 8008716:	2c00      	cmp	r4, #0
 8008718:	dc34      	bgt.n	8008784 <_printf_float+0x3bc>
 800871a:	43e3      	mvns	r3, r4
 800871c:	2600      	movs	r6, #0
 800871e:	17db      	asrs	r3, r3, #31
 8008720:	401c      	ands	r4, r3
 8008722:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008724:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008726:	1ad3      	subs	r3, r2, r3
 8008728:	1b1b      	subs	r3, r3, r4
 800872a:	42b3      	cmp	r3, r6
 800872c:	dc00      	bgt.n	8008730 <_printf_float+0x368>
 800872e:	e77b      	b.n	8008628 <_printf_float+0x260>
 8008730:	002a      	movs	r2, r5
 8008732:	2301      	movs	r3, #1
 8008734:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008736:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008738:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800873a:	321a      	adds	r2, #26
 800873c:	47b8      	blx	r7
 800873e:	3001      	adds	r0, #1
 8008740:	d100      	bne.n	8008744 <_printf_float+0x37c>
 8008742:	e69d      	b.n	8008480 <_printf_float+0xb8>
 8008744:	3601      	adds	r6, #1
 8008746:	e7ec      	b.n	8008722 <_printf_float+0x35a>
 8008748:	0033      	movs	r3, r6
 800874a:	003a      	movs	r2, r7
 800874c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800874e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008750:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8008752:	47a0      	blx	r4
 8008754:	3001      	adds	r0, #1
 8008756:	d1c5      	bne.n	80086e4 <_printf_float+0x31c>
 8008758:	e692      	b.n	8008480 <_printf_float+0xb8>
 800875a:	002a      	movs	r2, r5
 800875c:	2301      	movs	r3, #1
 800875e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008760:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008762:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8008764:	321a      	adds	r2, #26
 8008766:	47b0      	blx	r6
 8008768:	3001      	adds	r0, #1
 800876a:	d100      	bne.n	800876e <_printf_float+0x3a6>
 800876c:	e688      	b.n	8008480 <_printf_float+0xb8>
 800876e:	3401      	adds	r4, #1
 8008770:	e7bd      	b.n	80086ee <_printf_float+0x326>
 8008772:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008774:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008776:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008778:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800877a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800877c:	47a0      	blx	r4
 800877e:	3001      	adds	r0, #1
 8008780:	d1c1      	bne.n	8008706 <_printf_float+0x33e>
 8008782:	e67d      	b.n	8008480 <_printf_float+0xb8>
 8008784:	19ba      	adds	r2, r7, r6
 8008786:	0023      	movs	r3, r4
 8008788:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800878a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800878c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800878e:	47b0      	blx	r6
 8008790:	3001      	adds	r0, #1
 8008792:	d1c2      	bne.n	800871a <_printf_float+0x352>
 8008794:	e674      	b.n	8008480 <_printf_float+0xb8>
 8008796:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008798:	930c      	str	r3, [sp, #48]	@ 0x30
 800879a:	2b01      	cmp	r3, #1
 800879c:	dc02      	bgt.n	80087a4 <_printf_float+0x3dc>
 800879e:	2301      	movs	r3, #1
 80087a0:	421a      	tst	r2, r3
 80087a2:	d039      	beq.n	8008818 <_printf_float+0x450>
 80087a4:	2301      	movs	r3, #1
 80087a6:	003a      	movs	r2, r7
 80087a8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80087aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80087ac:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80087ae:	47b0      	blx	r6
 80087b0:	3001      	adds	r0, #1
 80087b2:	d100      	bne.n	80087b6 <_printf_float+0x3ee>
 80087b4:	e664      	b.n	8008480 <_printf_float+0xb8>
 80087b6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80087b8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80087ba:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80087bc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80087be:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80087c0:	47b0      	blx	r6
 80087c2:	3001      	adds	r0, #1
 80087c4:	d100      	bne.n	80087c8 <_printf_float+0x400>
 80087c6:	e65b      	b.n	8008480 <_printf_float+0xb8>
 80087c8:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 80087ca:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 80087cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80087ce:	2200      	movs	r2, #0
 80087d0:	3b01      	subs	r3, #1
 80087d2:	930c      	str	r3, [sp, #48]	@ 0x30
 80087d4:	2300      	movs	r3, #0
 80087d6:	f7f7 fe41 	bl	800045c <__aeabi_dcmpeq>
 80087da:	2800      	cmp	r0, #0
 80087dc:	d11a      	bne.n	8008814 <_printf_float+0x44c>
 80087de:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80087e0:	1c7a      	adds	r2, r7, #1
 80087e2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80087e4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80087e6:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80087e8:	47b0      	blx	r6
 80087ea:	3001      	adds	r0, #1
 80087ec:	d10e      	bne.n	800880c <_printf_float+0x444>
 80087ee:	e647      	b.n	8008480 <_printf_float+0xb8>
 80087f0:	002a      	movs	r2, r5
 80087f2:	2301      	movs	r3, #1
 80087f4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80087f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80087f8:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80087fa:	321a      	adds	r2, #26
 80087fc:	47b8      	blx	r7
 80087fe:	3001      	adds	r0, #1
 8008800:	d100      	bne.n	8008804 <_printf_float+0x43c>
 8008802:	e63d      	b.n	8008480 <_printf_float+0xb8>
 8008804:	3601      	adds	r6, #1
 8008806:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008808:	429e      	cmp	r6, r3
 800880a:	dbf1      	blt.n	80087f0 <_printf_float+0x428>
 800880c:	002a      	movs	r2, r5
 800880e:	0023      	movs	r3, r4
 8008810:	3250      	adds	r2, #80	@ 0x50
 8008812:	e6d9      	b.n	80085c8 <_printf_float+0x200>
 8008814:	2600      	movs	r6, #0
 8008816:	e7f6      	b.n	8008806 <_printf_float+0x43e>
 8008818:	003a      	movs	r2, r7
 800881a:	e7e2      	b.n	80087e2 <_printf_float+0x41a>
 800881c:	002a      	movs	r2, r5
 800881e:	2301      	movs	r3, #1
 8008820:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008822:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008824:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8008826:	3219      	adds	r2, #25
 8008828:	47b0      	blx	r6
 800882a:	3001      	adds	r0, #1
 800882c:	d100      	bne.n	8008830 <_printf_float+0x468>
 800882e:	e627      	b.n	8008480 <_printf_float+0xb8>
 8008830:	3401      	adds	r4, #1
 8008832:	68eb      	ldr	r3, [r5, #12]
 8008834:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8008836:	1a9b      	subs	r3, r3, r2
 8008838:	42a3      	cmp	r3, r4
 800883a:	dcef      	bgt.n	800881c <_printf_float+0x454>
 800883c:	e6f8      	b.n	8008630 <_printf_float+0x268>
 800883e:	2400      	movs	r4, #0
 8008840:	e7f7      	b.n	8008832 <_printf_float+0x46a>
 8008842:	46c0      	nop			@ (mov r8, r8)

08008844 <_printf_common>:
 8008844:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008846:	0016      	movs	r6, r2
 8008848:	9301      	str	r3, [sp, #4]
 800884a:	688a      	ldr	r2, [r1, #8]
 800884c:	690b      	ldr	r3, [r1, #16]
 800884e:	000c      	movs	r4, r1
 8008850:	9000      	str	r0, [sp, #0]
 8008852:	4293      	cmp	r3, r2
 8008854:	da00      	bge.n	8008858 <_printf_common+0x14>
 8008856:	0013      	movs	r3, r2
 8008858:	0022      	movs	r2, r4
 800885a:	6033      	str	r3, [r6, #0]
 800885c:	3243      	adds	r2, #67	@ 0x43
 800885e:	7812      	ldrb	r2, [r2, #0]
 8008860:	2a00      	cmp	r2, #0
 8008862:	d001      	beq.n	8008868 <_printf_common+0x24>
 8008864:	3301      	adds	r3, #1
 8008866:	6033      	str	r3, [r6, #0]
 8008868:	6823      	ldr	r3, [r4, #0]
 800886a:	069b      	lsls	r3, r3, #26
 800886c:	d502      	bpl.n	8008874 <_printf_common+0x30>
 800886e:	6833      	ldr	r3, [r6, #0]
 8008870:	3302      	adds	r3, #2
 8008872:	6033      	str	r3, [r6, #0]
 8008874:	6822      	ldr	r2, [r4, #0]
 8008876:	2306      	movs	r3, #6
 8008878:	0015      	movs	r5, r2
 800887a:	401d      	ands	r5, r3
 800887c:	421a      	tst	r2, r3
 800887e:	d027      	beq.n	80088d0 <_printf_common+0x8c>
 8008880:	0023      	movs	r3, r4
 8008882:	3343      	adds	r3, #67	@ 0x43
 8008884:	781b      	ldrb	r3, [r3, #0]
 8008886:	1e5a      	subs	r2, r3, #1
 8008888:	4193      	sbcs	r3, r2
 800888a:	6822      	ldr	r2, [r4, #0]
 800888c:	0692      	lsls	r2, r2, #26
 800888e:	d430      	bmi.n	80088f2 <_printf_common+0xae>
 8008890:	0022      	movs	r2, r4
 8008892:	9901      	ldr	r1, [sp, #4]
 8008894:	9800      	ldr	r0, [sp, #0]
 8008896:	9d08      	ldr	r5, [sp, #32]
 8008898:	3243      	adds	r2, #67	@ 0x43
 800889a:	47a8      	blx	r5
 800889c:	3001      	adds	r0, #1
 800889e:	d025      	beq.n	80088ec <_printf_common+0xa8>
 80088a0:	2206      	movs	r2, #6
 80088a2:	6823      	ldr	r3, [r4, #0]
 80088a4:	2500      	movs	r5, #0
 80088a6:	4013      	ands	r3, r2
 80088a8:	2b04      	cmp	r3, #4
 80088aa:	d105      	bne.n	80088b8 <_printf_common+0x74>
 80088ac:	6833      	ldr	r3, [r6, #0]
 80088ae:	68e5      	ldr	r5, [r4, #12]
 80088b0:	1aed      	subs	r5, r5, r3
 80088b2:	43eb      	mvns	r3, r5
 80088b4:	17db      	asrs	r3, r3, #31
 80088b6:	401d      	ands	r5, r3
 80088b8:	68a3      	ldr	r3, [r4, #8]
 80088ba:	6922      	ldr	r2, [r4, #16]
 80088bc:	4293      	cmp	r3, r2
 80088be:	dd01      	ble.n	80088c4 <_printf_common+0x80>
 80088c0:	1a9b      	subs	r3, r3, r2
 80088c2:	18ed      	adds	r5, r5, r3
 80088c4:	2600      	movs	r6, #0
 80088c6:	42b5      	cmp	r5, r6
 80088c8:	d120      	bne.n	800890c <_printf_common+0xc8>
 80088ca:	2000      	movs	r0, #0
 80088cc:	e010      	b.n	80088f0 <_printf_common+0xac>
 80088ce:	3501      	adds	r5, #1
 80088d0:	68e3      	ldr	r3, [r4, #12]
 80088d2:	6832      	ldr	r2, [r6, #0]
 80088d4:	1a9b      	subs	r3, r3, r2
 80088d6:	42ab      	cmp	r3, r5
 80088d8:	ddd2      	ble.n	8008880 <_printf_common+0x3c>
 80088da:	0022      	movs	r2, r4
 80088dc:	2301      	movs	r3, #1
 80088de:	9901      	ldr	r1, [sp, #4]
 80088e0:	9800      	ldr	r0, [sp, #0]
 80088e2:	9f08      	ldr	r7, [sp, #32]
 80088e4:	3219      	adds	r2, #25
 80088e6:	47b8      	blx	r7
 80088e8:	3001      	adds	r0, #1
 80088ea:	d1f0      	bne.n	80088ce <_printf_common+0x8a>
 80088ec:	2001      	movs	r0, #1
 80088ee:	4240      	negs	r0, r0
 80088f0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80088f2:	2030      	movs	r0, #48	@ 0x30
 80088f4:	18e1      	adds	r1, r4, r3
 80088f6:	3143      	adds	r1, #67	@ 0x43
 80088f8:	7008      	strb	r0, [r1, #0]
 80088fa:	0021      	movs	r1, r4
 80088fc:	1c5a      	adds	r2, r3, #1
 80088fe:	3145      	adds	r1, #69	@ 0x45
 8008900:	7809      	ldrb	r1, [r1, #0]
 8008902:	18a2      	adds	r2, r4, r2
 8008904:	3243      	adds	r2, #67	@ 0x43
 8008906:	3302      	adds	r3, #2
 8008908:	7011      	strb	r1, [r2, #0]
 800890a:	e7c1      	b.n	8008890 <_printf_common+0x4c>
 800890c:	0022      	movs	r2, r4
 800890e:	2301      	movs	r3, #1
 8008910:	9901      	ldr	r1, [sp, #4]
 8008912:	9800      	ldr	r0, [sp, #0]
 8008914:	9f08      	ldr	r7, [sp, #32]
 8008916:	321a      	adds	r2, #26
 8008918:	47b8      	blx	r7
 800891a:	3001      	adds	r0, #1
 800891c:	d0e6      	beq.n	80088ec <_printf_common+0xa8>
 800891e:	3601      	adds	r6, #1
 8008920:	e7d1      	b.n	80088c6 <_printf_common+0x82>
	...

08008924 <_printf_i>:
 8008924:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008926:	b08b      	sub	sp, #44	@ 0x2c
 8008928:	9206      	str	r2, [sp, #24]
 800892a:	000a      	movs	r2, r1
 800892c:	3243      	adds	r2, #67	@ 0x43
 800892e:	9307      	str	r3, [sp, #28]
 8008930:	9005      	str	r0, [sp, #20]
 8008932:	9203      	str	r2, [sp, #12]
 8008934:	7e0a      	ldrb	r2, [r1, #24]
 8008936:	000c      	movs	r4, r1
 8008938:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800893a:	2a78      	cmp	r2, #120	@ 0x78
 800893c:	d809      	bhi.n	8008952 <_printf_i+0x2e>
 800893e:	2a62      	cmp	r2, #98	@ 0x62
 8008940:	d80b      	bhi.n	800895a <_printf_i+0x36>
 8008942:	2a00      	cmp	r2, #0
 8008944:	d100      	bne.n	8008948 <_printf_i+0x24>
 8008946:	e0ba      	b.n	8008abe <_printf_i+0x19a>
 8008948:	497a      	ldr	r1, [pc, #488]	@ (8008b34 <_printf_i+0x210>)
 800894a:	9104      	str	r1, [sp, #16]
 800894c:	2a58      	cmp	r2, #88	@ 0x58
 800894e:	d100      	bne.n	8008952 <_printf_i+0x2e>
 8008950:	e08e      	b.n	8008a70 <_printf_i+0x14c>
 8008952:	0025      	movs	r5, r4
 8008954:	3542      	adds	r5, #66	@ 0x42
 8008956:	702a      	strb	r2, [r5, #0]
 8008958:	e022      	b.n	80089a0 <_printf_i+0x7c>
 800895a:	0010      	movs	r0, r2
 800895c:	3863      	subs	r0, #99	@ 0x63
 800895e:	2815      	cmp	r0, #21
 8008960:	d8f7      	bhi.n	8008952 <_printf_i+0x2e>
 8008962:	f7f7 fbeb 	bl	800013c <__gnu_thumb1_case_shi>
 8008966:	0016      	.short	0x0016
 8008968:	fff6001f 	.word	0xfff6001f
 800896c:	fff6fff6 	.word	0xfff6fff6
 8008970:	001ffff6 	.word	0x001ffff6
 8008974:	fff6fff6 	.word	0xfff6fff6
 8008978:	fff6fff6 	.word	0xfff6fff6
 800897c:	0036009f 	.word	0x0036009f
 8008980:	fff6007e 	.word	0xfff6007e
 8008984:	00b0fff6 	.word	0x00b0fff6
 8008988:	0036fff6 	.word	0x0036fff6
 800898c:	fff6fff6 	.word	0xfff6fff6
 8008990:	0082      	.short	0x0082
 8008992:	0025      	movs	r5, r4
 8008994:	681a      	ldr	r2, [r3, #0]
 8008996:	3542      	adds	r5, #66	@ 0x42
 8008998:	1d11      	adds	r1, r2, #4
 800899a:	6019      	str	r1, [r3, #0]
 800899c:	6813      	ldr	r3, [r2, #0]
 800899e:	702b      	strb	r3, [r5, #0]
 80089a0:	2301      	movs	r3, #1
 80089a2:	e09e      	b.n	8008ae2 <_printf_i+0x1be>
 80089a4:	6818      	ldr	r0, [r3, #0]
 80089a6:	6809      	ldr	r1, [r1, #0]
 80089a8:	1d02      	adds	r2, r0, #4
 80089aa:	060d      	lsls	r5, r1, #24
 80089ac:	d50b      	bpl.n	80089c6 <_printf_i+0xa2>
 80089ae:	6806      	ldr	r6, [r0, #0]
 80089b0:	601a      	str	r2, [r3, #0]
 80089b2:	2e00      	cmp	r6, #0
 80089b4:	da03      	bge.n	80089be <_printf_i+0x9a>
 80089b6:	232d      	movs	r3, #45	@ 0x2d
 80089b8:	9a03      	ldr	r2, [sp, #12]
 80089ba:	4276      	negs	r6, r6
 80089bc:	7013      	strb	r3, [r2, #0]
 80089be:	4b5d      	ldr	r3, [pc, #372]	@ (8008b34 <_printf_i+0x210>)
 80089c0:	270a      	movs	r7, #10
 80089c2:	9304      	str	r3, [sp, #16]
 80089c4:	e018      	b.n	80089f8 <_printf_i+0xd4>
 80089c6:	6806      	ldr	r6, [r0, #0]
 80089c8:	601a      	str	r2, [r3, #0]
 80089ca:	0649      	lsls	r1, r1, #25
 80089cc:	d5f1      	bpl.n	80089b2 <_printf_i+0x8e>
 80089ce:	b236      	sxth	r6, r6
 80089d0:	e7ef      	b.n	80089b2 <_printf_i+0x8e>
 80089d2:	6808      	ldr	r0, [r1, #0]
 80089d4:	6819      	ldr	r1, [r3, #0]
 80089d6:	c940      	ldmia	r1!, {r6}
 80089d8:	0605      	lsls	r5, r0, #24
 80089da:	d402      	bmi.n	80089e2 <_printf_i+0xbe>
 80089dc:	0640      	lsls	r0, r0, #25
 80089de:	d500      	bpl.n	80089e2 <_printf_i+0xbe>
 80089e0:	b2b6      	uxth	r6, r6
 80089e2:	6019      	str	r1, [r3, #0]
 80089e4:	4b53      	ldr	r3, [pc, #332]	@ (8008b34 <_printf_i+0x210>)
 80089e6:	270a      	movs	r7, #10
 80089e8:	9304      	str	r3, [sp, #16]
 80089ea:	2a6f      	cmp	r2, #111	@ 0x6f
 80089ec:	d100      	bne.n	80089f0 <_printf_i+0xcc>
 80089ee:	3f02      	subs	r7, #2
 80089f0:	0023      	movs	r3, r4
 80089f2:	2200      	movs	r2, #0
 80089f4:	3343      	adds	r3, #67	@ 0x43
 80089f6:	701a      	strb	r2, [r3, #0]
 80089f8:	6863      	ldr	r3, [r4, #4]
 80089fa:	60a3      	str	r3, [r4, #8]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	db06      	blt.n	8008a0e <_printf_i+0xea>
 8008a00:	2104      	movs	r1, #4
 8008a02:	6822      	ldr	r2, [r4, #0]
 8008a04:	9d03      	ldr	r5, [sp, #12]
 8008a06:	438a      	bics	r2, r1
 8008a08:	6022      	str	r2, [r4, #0]
 8008a0a:	4333      	orrs	r3, r6
 8008a0c:	d00c      	beq.n	8008a28 <_printf_i+0x104>
 8008a0e:	9d03      	ldr	r5, [sp, #12]
 8008a10:	0030      	movs	r0, r6
 8008a12:	0039      	movs	r1, r7
 8008a14:	f7f7 fc22 	bl	800025c <__aeabi_uidivmod>
 8008a18:	9b04      	ldr	r3, [sp, #16]
 8008a1a:	3d01      	subs	r5, #1
 8008a1c:	5c5b      	ldrb	r3, [r3, r1]
 8008a1e:	702b      	strb	r3, [r5, #0]
 8008a20:	0033      	movs	r3, r6
 8008a22:	0006      	movs	r6, r0
 8008a24:	429f      	cmp	r7, r3
 8008a26:	d9f3      	bls.n	8008a10 <_printf_i+0xec>
 8008a28:	2f08      	cmp	r7, #8
 8008a2a:	d109      	bne.n	8008a40 <_printf_i+0x11c>
 8008a2c:	6823      	ldr	r3, [r4, #0]
 8008a2e:	07db      	lsls	r3, r3, #31
 8008a30:	d506      	bpl.n	8008a40 <_printf_i+0x11c>
 8008a32:	6862      	ldr	r2, [r4, #4]
 8008a34:	6923      	ldr	r3, [r4, #16]
 8008a36:	429a      	cmp	r2, r3
 8008a38:	dc02      	bgt.n	8008a40 <_printf_i+0x11c>
 8008a3a:	2330      	movs	r3, #48	@ 0x30
 8008a3c:	3d01      	subs	r5, #1
 8008a3e:	702b      	strb	r3, [r5, #0]
 8008a40:	9b03      	ldr	r3, [sp, #12]
 8008a42:	1b5b      	subs	r3, r3, r5
 8008a44:	6123      	str	r3, [r4, #16]
 8008a46:	9b07      	ldr	r3, [sp, #28]
 8008a48:	0021      	movs	r1, r4
 8008a4a:	9300      	str	r3, [sp, #0]
 8008a4c:	9805      	ldr	r0, [sp, #20]
 8008a4e:	9b06      	ldr	r3, [sp, #24]
 8008a50:	aa09      	add	r2, sp, #36	@ 0x24
 8008a52:	f7ff fef7 	bl	8008844 <_printf_common>
 8008a56:	3001      	adds	r0, #1
 8008a58:	d148      	bne.n	8008aec <_printf_i+0x1c8>
 8008a5a:	2001      	movs	r0, #1
 8008a5c:	4240      	negs	r0, r0
 8008a5e:	b00b      	add	sp, #44	@ 0x2c
 8008a60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a62:	2220      	movs	r2, #32
 8008a64:	6809      	ldr	r1, [r1, #0]
 8008a66:	430a      	orrs	r2, r1
 8008a68:	6022      	str	r2, [r4, #0]
 8008a6a:	2278      	movs	r2, #120	@ 0x78
 8008a6c:	4932      	ldr	r1, [pc, #200]	@ (8008b38 <_printf_i+0x214>)
 8008a6e:	9104      	str	r1, [sp, #16]
 8008a70:	0021      	movs	r1, r4
 8008a72:	3145      	adds	r1, #69	@ 0x45
 8008a74:	700a      	strb	r2, [r1, #0]
 8008a76:	6819      	ldr	r1, [r3, #0]
 8008a78:	6822      	ldr	r2, [r4, #0]
 8008a7a:	c940      	ldmia	r1!, {r6}
 8008a7c:	0610      	lsls	r0, r2, #24
 8008a7e:	d402      	bmi.n	8008a86 <_printf_i+0x162>
 8008a80:	0650      	lsls	r0, r2, #25
 8008a82:	d500      	bpl.n	8008a86 <_printf_i+0x162>
 8008a84:	b2b6      	uxth	r6, r6
 8008a86:	6019      	str	r1, [r3, #0]
 8008a88:	07d3      	lsls	r3, r2, #31
 8008a8a:	d502      	bpl.n	8008a92 <_printf_i+0x16e>
 8008a8c:	2320      	movs	r3, #32
 8008a8e:	4313      	orrs	r3, r2
 8008a90:	6023      	str	r3, [r4, #0]
 8008a92:	2e00      	cmp	r6, #0
 8008a94:	d001      	beq.n	8008a9a <_printf_i+0x176>
 8008a96:	2710      	movs	r7, #16
 8008a98:	e7aa      	b.n	80089f0 <_printf_i+0xcc>
 8008a9a:	2220      	movs	r2, #32
 8008a9c:	6823      	ldr	r3, [r4, #0]
 8008a9e:	4393      	bics	r3, r2
 8008aa0:	6023      	str	r3, [r4, #0]
 8008aa2:	e7f8      	b.n	8008a96 <_printf_i+0x172>
 8008aa4:	681a      	ldr	r2, [r3, #0]
 8008aa6:	680d      	ldr	r5, [r1, #0]
 8008aa8:	1d10      	adds	r0, r2, #4
 8008aaa:	6949      	ldr	r1, [r1, #20]
 8008aac:	6018      	str	r0, [r3, #0]
 8008aae:	6813      	ldr	r3, [r2, #0]
 8008ab0:	062e      	lsls	r6, r5, #24
 8008ab2:	d501      	bpl.n	8008ab8 <_printf_i+0x194>
 8008ab4:	6019      	str	r1, [r3, #0]
 8008ab6:	e002      	b.n	8008abe <_printf_i+0x19a>
 8008ab8:	066d      	lsls	r5, r5, #25
 8008aba:	d5fb      	bpl.n	8008ab4 <_printf_i+0x190>
 8008abc:	8019      	strh	r1, [r3, #0]
 8008abe:	2300      	movs	r3, #0
 8008ac0:	9d03      	ldr	r5, [sp, #12]
 8008ac2:	6123      	str	r3, [r4, #16]
 8008ac4:	e7bf      	b.n	8008a46 <_printf_i+0x122>
 8008ac6:	681a      	ldr	r2, [r3, #0]
 8008ac8:	1d11      	adds	r1, r2, #4
 8008aca:	6019      	str	r1, [r3, #0]
 8008acc:	6815      	ldr	r5, [r2, #0]
 8008ace:	2100      	movs	r1, #0
 8008ad0:	0028      	movs	r0, r5
 8008ad2:	6862      	ldr	r2, [r4, #4]
 8008ad4:	f000 fafd 	bl	80090d2 <memchr>
 8008ad8:	2800      	cmp	r0, #0
 8008ada:	d001      	beq.n	8008ae0 <_printf_i+0x1bc>
 8008adc:	1b40      	subs	r0, r0, r5
 8008ade:	6060      	str	r0, [r4, #4]
 8008ae0:	6863      	ldr	r3, [r4, #4]
 8008ae2:	6123      	str	r3, [r4, #16]
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	9a03      	ldr	r2, [sp, #12]
 8008ae8:	7013      	strb	r3, [r2, #0]
 8008aea:	e7ac      	b.n	8008a46 <_printf_i+0x122>
 8008aec:	002a      	movs	r2, r5
 8008aee:	6923      	ldr	r3, [r4, #16]
 8008af0:	9906      	ldr	r1, [sp, #24]
 8008af2:	9805      	ldr	r0, [sp, #20]
 8008af4:	9d07      	ldr	r5, [sp, #28]
 8008af6:	47a8      	blx	r5
 8008af8:	3001      	adds	r0, #1
 8008afa:	d0ae      	beq.n	8008a5a <_printf_i+0x136>
 8008afc:	6823      	ldr	r3, [r4, #0]
 8008afe:	079b      	lsls	r3, r3, #30
 8008b00:	d415      	bmi.n	8008b2e <_printf_i+0x20a>
 8008b02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b04:	68e0      	ldr	r0, [r4, #12]
 8008b06:	4298      	cmp	r0, r3
 8008b08:	daa9      	bge.n	8008a5e <_printf_i+0x13a>
 8008b0a:	0018      	movs	r0, r3
 8008b0c:	e7a7      	b.n	8008a5e <_printf_i+0x13a>
 8008b0e:	0022      	movs	r2, r4
 8008b10:	2301      	movs	r3, #1
 8008b12:	9906      	ldr	r1, [sp, #24]
 8008b14:	9805      	ldr	r0, [sp, #20]
 8008b16:	9e07      	ldr	r6, [sp, #28]
 8008b18:	3219      	adds	r2, #25
 8008b1a:	47b0      	blx	r6
 8008b1c:	3001      	adds	r0, #1
 8008b1e:	d09c      	beq.n	8008a5a <_printf_i+0x136>
 8008b20:	3501      	adds	r5, #1
 8008b22:	68e3      	ldr	r3, [r4, #12]
 8008b24:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008b26:	1a9b      	subs	r3, r3, r2
 8008b28:	42ab      	cmp	r3, r5
 8008b2a:	dcf0      	bgt.n	8008b0e <_printf_i+0x1ea>
 8008b2c:	e7e9      	b.n	8008b02 <_printf_i+0x1de>
 8008b2e:	2500      	movs	r5, #0
 8008b30:	e7f7      	b.n	8008b22 <_printf_i+0x1fe>
 8008b32:	46c0      	nop			@ (mov r8, r8)
 8008b34:	0800b4b7 	.word	0x0800b4b7
 8008b38:	0800b4c8 	.word	0x0800b4c8

08008b3c <std>:
 8008b3c:	2300      	movs	r3, #0
 8008b3e:	b510      	push	{r4, lr}
 8008b40:	0004      	movs	r4, r0
 8008b42:	6003      	str	r3, [r0, #0]
 8008b44:	6043      	str	r3, [r0, #4]
 8008b46:	6083      	str	r3, [r0, #8]
 8008b48:	8181      	strh	r1, [r0, #12]
 8008b4a:	6643      	str	r3, [r0, #100]	@ 0x64
 8008b4c:	81c2      	strh	r2, [r0, #14]
 8008b4e:	6103      	str	r3, [r0, #16]
 8008b50:	6143      	str	r3, [r0, #20]
 8008b52:	6183      	str	r3, [r0, #24]
 8008b54:	0019      	movs	r1, r3
 8008b56:	2208      	movs	r2, #8
 8008b58:	305c      	adds	r0, #92	@ 0x5c
 8008b5a:	f000 fa21 	bl	8008fa0 <memset>
 8008b5e:	4b0b      	ldr	r3, [pc, #44]	@ (8008b8c <std+0x50>)
 8008b60:	6224      	str	r4, [r4, #32]
 8008b62:	6263      	str	r3, [r4, #36]	@ 0x24
 8008b64:	4b0a      	ldr	r3, [pc, #40]	@ (8008b90 <std+0x54>)
 8008b66:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008b68:	4b0a      	ldr	r3, [pc, #40]	@ (8008b94 <std+0x58>)
 8008b6a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008b6c:	4b0a      	ldr	r3, [pc, #40]	@ (8008b98 <std+0x5c>)
 8008b6e:	6323      	str	r3, [r4, #48]	@ 0x30
 8008b70:	4b0a      	ldr	r3, [pc, #40]	@ (8008b9c <std+0x60>)
 8008b72:	429c      	cmp	r4, r3
 8008b74:	d005      	beq.n	8008b82 <std+0x46>
 8008b76:	4b0a      	ldr	r3, [pc, #40]	@ (8008ba0 <std+0x64>)
 8008b78:	429c      	cmp	r4, r3
 8008b7a:	d002      	beq.n	8008b82 <std+0x46>
 8008b7c:	4b09      	ldr	r3, [pc, #36]	@ (8008ba4 <std+0x68>)
 8008b7e:	429c      	cmp	r4, r3
 8008b80:	d103      	bne.n	8008b8a <std+0x4e>
 8008b82:	0020      	movs	r0, r4
 8008b84:	3058      	adds	r0, #88	@ 0x58
 8008b86:	f000 faa1 	bl	80090cc <__retarget_lock_init_recursive>
 8008b8a:	bd10      	pop	{r4, pc}
 8008b8c:	08008da5 	.word	0x08008da5
 8008b90:	08008dcd 	.word	0x08008dcd
 8008b94:	08008e05 	.word	0x08008e05
 8008b98:	08008e31 	.word	0x08008e31
 8008b9c:	2000046c 	.word	0x2000046c
 8008ba0:	200004d4 	.word	0x200004d4
 8008ba4:	2000053c 	.word	0x2000053c

08008ba8 <stdio_exit_handler>:
 8008ba8:	b510      	push	{r4, lr}
 8008baa:	4a03      	ldr	r2, [pc, #12]	@ (8008bb8 <stdio_exit_handler+0x10>)
 8008bac:	4903      	ldr	r1, [pc, #12]	@ (8008bbc <stdio_exit_handler+0x14>)
 8008bae:	4804      	ldr	r0, [pc, #16]	@ (8008bc0 <stdio_exit_handler+0x18>)
 8008bb0:	f000 f86c 	bl	8008c8c <_fwalk_sglue>
 8008bb4:	bd10      	pop	{r4, pc}
 8008bb6:	46c0      	nop			@ (mov r8, r8)
 8008bb8:	20000010 	.word	0x20000010
 8008bbc:	0800aaad 	.word	0x0800aaad
 8008bc0:	20000020 	.word	0x20000020

08008bc4 <cleanup_stdio>:
 8008bc4:	6841      	ldr	r1, [r0, #4]
 8008bc6:	4b0b      	ldr	r3, [pc, #44]	@ (8008bf4 <cleanup_stdio+0x30>)
 8008bc8:	b510      	push	{r4, lr}
 8008bca:	0004      	movs	r4, r0
 8008bcc:	4299      	cmp	r1, r3
 8008bce:	d001      	beq.n	8008bd4 <cleanup_stdio+0x10>
 8008bd0:	f001 ff6c 	bl	800aaac <_fflush_r>
 8008bd4:	68a1      	ldr	r1, [r4, #8]
 8008bd6:	4b08      	ldr	r3, [pc, #32]	@ (8008bf8 <cleanup_stdio+0x34>)
 8008bd8:	4299      	cmp	r1, r3
 8008bda:	d002      	beq.n	8008be2 <cleanup_stdio+0x1e>
 8008bdc:	0020      	movs	r0, r4
 8008bde:	f001 ff65 	bl	800aaac <_fflush_r>
 8008be2:	68e1      	ldr	r1, [r4, #12]
 8008be4:	4b05      	ldr	r3, [pc, #20]	@ (8008bfc <cleanup_stdio+0x38>)
 8008be6:	4299      	cmp	r1, r3
 8008be8:	d002      	beq.n	8008bf0 <cleanup_stdio+0x2c>
 8008bea:	0020      	movs	r0, r4
 8008bec:	f001 ff5e 	bl	800aaac <_fflush_r>
 8008bf0:	bd10      	pop	{r4, pc}
 8008bf2:	46c0      	nop			@ (mov r8, r8)
 8008bf4:	2000046c 	.word	0x2000046c
 8008bf8:	200004d4 	.word	0x200004d4
 8008bfc:	2000053c 	.word	0x2000053c

08008c00 <global_stdio_init.part.0>:
 8008c00:	b510      	push	{r4, lr}
 8008c02:	4b09      	ldr	r3, [pc, #36]	@ (8008c28 <global_stdio_init.part.0+0x28>)
 8008c04:	4a09      	ldr	r2, [pc, #36]	@ (8008c2c <global_stdio_init.part.0+0x2c>)
 8008c06:	2104      	movs	r1, #4
 8008c08:	601a      	str	r2, [r3, #0]
 8008c0a:	4809      	ldr	r0, [pc, #36]	@ (8008c30 <global_stdio_init.part.0+0x30>)
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	f7ff ff95 	bl	8008b3c <std>
 8008c12:	2201      	movs	r2, #1
 8008c14:	2109      	movs	r1, #9
 8008c16:	4807      	ldr	r0, [pc, #28]	@ (8008c34 <global_stdio_init.part.0+0x34>)
 8008c18:	f7ff ff90 	bl	8008b3c <std>
 8008c1c:	2202      	movs	r2, #2
 8008c1e:	2112      	movs	r1, #18
 8008c20:	4805      	ldr	r0, [pc, #20]	@ (8008c38 <global_stdio_init.part.0+0x38>)
 8008c22:	f7ff ff8b 	bl	8008b3c <std>
 8008c26:	bd10      	pop	{r4, pc}
 8008c28:	200005a4 	.word	0x200005a4
 8008c2c:	08008ba9 	.word	0x08008ba9
 8008c30:	2000046c 	.word	0x2000046c
 8008c34:	200004d4 	.word	0x200004d4
 8008c38:	2000053c 	.word	0x2000053c

08008c3c <__sfp_lock_acquire>:
 8008c3c:	b510      	push	{r4, lr}
 8008c3e:	4802      	ldr	r0, [pc, #8]	@ (8008c48 <__sfp_lock_acquire+0xc>)
 8008c40:	f000 fa45 	bl	80090ce <__retarget_lock_acquire_recursive>
 8008c44:	bd10      	pop	{r4, pc}
 8008c46:	46c0      	nop			@ (mov r8, r8)
 8008c48:	200005ad 	.word	0x200005ad

08008c4c <__sfp_lock_release>:
 8008c4c:	b510      	push	{r4, lr}
 8008c4e:	4802      	ldr	r0, [pc, #8]	@ (8008c58 <__sfp_lock_release+0xc>)
 8008c50:	f000 fa3e 	bl	80090d0 <__retarget_lock_release_recursive>
 8008c54:	bd10      	pop	{r4, pc}
 8008c56:	46c0      	nop			@ (mov r8, r8)
 8008c58:	200005ad 	.word	0x200005ad

08008c5c <__sinit>:
 8008c5c:	b510      	push	{r4, lr}
 8008c5e:	0004      	movs	r4, r0
 8008c60:	f7ff ffec 	bl	8008c3c <__sfp_lock_acquire>
 8008c64:	6a23      	ldr	r3, [r4, #32]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d002      	beq.n	8008c70 <__sinit+0x14>
 8008c6a:	f7ff ffef 	bl	8008c4c <__sfp_lock_release>
 8008c6e:	bd10      	pop	{r4, pc}
 8008c70:	4b04      	ldr	r3, [pc, #16]	@ (8008c84 <__sinit+0x28>)
 8008c72:	6223      	str	r3, [r4, #32]
 8008c74:	4b04      	ldr	r3, [pc, #16]	@ (8008c88 <__sinit+0x2c>)
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d1f6      	bne.n	8008c6a <__sinit+0xe>
 8008c7c:	f7ff ffc0 	bl	8008c00 <global_stdio_init.part.0>
 8008c80:	e7f3      	b.n	8008c6a <__sinit+0xe>
 8008c82:	46c0      	nop			@ (mov r8, r8)
 8008c84:	08008bc5 	.word	0x08008bc5
 8008c88:	200005a4 	.word	0x200005a4

08008c8c <_fwalk_sglue>:
 8008c8c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008c8e:	0014      	movs	r4, r2
 8008c90:	2600      	movs	r6, #0
 8008c92:	9000      	str	r0, [sp, #0]
 8008c94:	9101      	str	r1, [sp, #4]
 8008c96:	68a5      	ldr	r5, [r4, #8]
 8008c98:	6867      	ldr	r7, [r4, #4]
 8008c9a:	3f01      	subs	r7, #1
 8008c9c:	d504      	bpl.n	8008ca8 <_fwalk_sglue+0x1c>
 8008c9e:	6824      	ldr	r4, [r4, #0]
 8008ca0:	2c00      	cmp	r4, #0
 8008ca2:	d1f8      	bne.n	8008c96 <_fwalk_sglue+0xa>
 8008ca4:	0030      	movs	r0, r6
 8008ca6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008ca8:	89ab      	ldrh	r3, [r5, #12]
 8008caa:	2b01      	cmp	r3, #1
 8008cac:	d908      	bls.n	8008cc0 <_fwalk_sglue+0x34>
 8008cae:	220e      	movs	r2, #14
 8008cb0:	5eab      	ldrsh	r3, [r5, r2]
 8008cb2:	3301      	adds	r3, #1
 8008cb4:	d004      	beq.n	8008cc0 <_fwalk_sglue+0x34>
 8008cb6:	0029      	movs	r1, r5
 8008cb8:	9800      	ldr	r0, [sp, #0]
 8008cba:	9b01      	ldr	r3, [sp, #4]
 8008cbc:	4798      	blx	r3
 8008cbe:	4306      	orrs	r6, r0
 8008cc0:	3568      	adds	r5, #104	@ 0x68
 8008cc2:	e7ea      	b.n	8008c9a <_fwalk_sglue+0xe>

08008cc4 <iprintf>:
 8008cc4:	b40f      	push	{r0, r1, r2, r3}
 8008cc6:	b507      	push	{r0, r1, r2, lr}
 8008cc8:	4905      	ldr	r1, [pc, #20]	@ (8008ce0 <iprintf+0x1c>)
 8008cca:	ab04      	add	r3, sp, #16
 8008ccc:	6808      	ldr	r0, [r1, #0]
 8008cce:	cb04      	ldmia	r3!, {r2}
 8008cd0:	6881      	ldr	r1, [r0, #8]
 8008cd2:	9301      	str	r3, [sp, #4]
 8008cd4:	f001 fd48 	bl	800a768 <_vfiprintf_r>
 8008cd8:	b003      	add	sp, #12
 8008cda:	bc08      	pop	{r3}
 8008cdc:	b004      	add	sp, #16
 8008cde:	4718      	bx	r3
 8008ce0:	2000001c 	.word	0x2000001c

08008ce4 <_puts_r>:
 8008ce4:	6a03      	ldr	r3, [r0, #32]
 8008ce6:	b570      	push	{r4, r5, r6, lr}
 8008ce8:	0005      	movs	r5, r0
 8008cea:	000e      	movs	r6, r1
 8008cec:	6884      	ldr	r4, [r0, #8]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d101      	bne.n	8008cf6 <_puts_r+0x12>
 8008cf2:	f7ff ffb3 	bl	8008c5c <__sinit>
 8008cf6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008cf8:	07db      	lsls	r3, r3, #31
 8008cfa:	d405      	bmi.n	8008d08 <_puts_r+0x24>
 8008cfc:	89a3      	ldrh	r3, [r4, #12]
 8008cfe:	059b      	lsls	r3, r3, #22
 8008d00:	d402      	bmi.n	8008d08 <_puts_r+0x24>
 8008d02:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008d04:	f000 f9e3 	bl	80090ce <__retarget_lock_acquire_recursive>
 8008d08:	89a3      	ldrh	r3, [r4, #12]
 8008d0a:	071b      	lsls	r3, r3, #28
 8008d0c:	d502      	bpl.n	8008d14 <_puts_r+0x30>
 8008d0e:	6923      	ldr	r3, [r4, #16]
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d11f      	bne.n	8008d54 <_puts_r+0x70>
 8008d14:	0021      	movs	r1, r4
 8008d16:	0028      	movs	r0, r5
 8008d18:	f000 f8d2 	bl	8008ec0 <__swsetup_r>
 8008d1c:	2800      	cmp	r0, #0
 8008d1e:	d019      	beq.n	8008d54 <_puts_r+0x70>
 8008d20:	2501      	movs	r5, #1
 8008d22:	426d      	negs	r5, r5
 8008d24:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008d26:	07db      	lsls	r3, r3, #31
 8008d28:	d405      	bmi.n	8008d36 <_puts_r+0x52>
 8008d2a:	89a3      	ldrh	r3, [r4, #12]
 8008d2c:	059b      	lsls	r3, r3, #22
 8008d2e:	d402      	bmi.n	8008d36 <_puts_r+0x52>
 8008d30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008d32:	f000 f9cd 	bl	80090d0 <__retarget_lock_release_recursive>
 8008d36:	0028      	movs	r0, r5
 8008d38:	bd70      	pop	{r4, r5, r6, pc}
 8008d3a:	3601      	adds	r6, #1
 8008d3c:	60a3      	str	r3, [r4, #8]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	da04      	bge.n	8008d4c <_puts_r+0x68>
 8008d42:	69a2      	ldr	r2, [r4, #24]
 8008d44:	429a      	cmp	r2, r3
 8008d46:	dc16      	bgt.n	8008d76 <_puts_r+0x92>
 8008d48:	290a      	cmp	r1, #10
 8008d4a:	d014      	beq.n	8008d76 <_puts_r+0x92>
 8008d4c:	6823      	ldr	r3, [r4, #0]
 8008d4e:	1c5a      	adds	r2, r3, #1
 8008d50:	6022      	str	r2, [r4, #0]
 8008d52:	7019      	strb	r1, [r3, #0]
 8008d54:	68a3      	ldr	r3, [r4, #8]
 8008d56:	7831      	ldrb	r1, [r6, #0]
 8008d58:	3b01      	subs	r3, #1
 8008d5a:	2900      	cmp	r1, #0
 8008d5c:	d1ed      	bne.n	8008d3a <_puts_r+0x56>
 8008d5e:	60a3      	str	r3, [r4, #8]
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	da0f      	bge.n	8008d84 <_puts_r+0xa0>
 8008d64:	0022      	movs	r2, r4
 8008d66:	0028      	movs	r0, r5
 8008d68:	310a      	adds	r1, #10
 8008d6a:	f000 f867 	bl	8008e3c <__swbuf_r>
 8008d6e:	3001      	adds	r0, #1
 8008d70:	d0d6      	beq.n	8008d20 <_puts_r+0x3c>
 8008d72:	250a      	movs	r5, #10
 8008d74:	e7d6      	b.n	8008d24 <_puts_r+0x40>
 8008d76:	0022      	movs	r2, r4
 8008d78:	0028      	movs	r0, r5
 8008d7a:	f000 f85f 	bl	8008e3c <__swbuf_r>
 8008d7e:	3001      	adds	r0, #1
 8008d80:	d1e8      	bne.n	8008d54 <_puts_r+0x70>
 8008d82:	e7cd      	b.n	8008d20 <_puts_r+0x3c>
 8008d84:	6823      	ldr	r3, [r4, #0]
 8008d86:	1c5a      	adds	r2, r3, #1
 8008d88:	6022      	str	r2, [r4, #0]
 8008d8a:	220a      	movs	r2, #10
 8008d8c:	701a      	strb	r2, [r3, #0]
 8008d8e:	e7f0      	b.n	8008d72 <_puts_r+0x8e>

08008d90 <puts>:
 8008d90:	b510      	push	{r4, lr}
 8008d92:	4b03      	ldr	r3, [pc, #12]	@ (8008da0 <puts+0x10>)
 8008d94:	0001      	movs	r1, r0
 8008d96:	6818      	ldr	r0, [r3, #0]
 8008d98:	f7ff ffa4 	bl	8008ce4 <_puts_r>
 8008d9c:	bd10      	pop	{r4, pc}
 8008d9e:	46c0      	nop			@ (mov r8, r8)
 8008da0:	2000001c 	.word	0x2000001c

08008da4 <__sread>:
 8008da4:	b570      	push	{r4, r5, r6, lr}
 8008da6:	000c      	movs	r4, r1
 8008da8:	250e      	movs	r5, #14
 8008daa:	5f49      	ldrsh	r1, [r1, r5]
 8008dac:	f000 f93c 	bl	8009028 <_read_r>
 8008db0:	2800      	cmp	r0, #0
 8008db2:	db03      	blt.n	8008dbc <__sread+0x18>
 8008db4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8008db6:	181b      	adds	r3, r3, r0
 8008db8:	6563      	str	r3, [r4, #84]	@ 0x54
 8008dba:	bd70      	pop	{r4, r5, r6, pc}
 8008dbc:	89a3      	ldrh	r3, [r4, #12]
 8008dbe:	4a02      	ldr	r2, [pc, #8]	@ (8008dc8 <__sread+0x24>)
 8008dc0:	4013      	ands	r3, r2
 8008dc2:	81a3      	strh	r3, [r4, #12]
 8008dc4:	e7f9      	b.n	8008dba <__sread+0x16>
 8008dc6:	46c0      	nop			@ (mov r8, r8)
 8008dc8:	ffffefff 	.word	0xffffefff

08008dcc <__swrite>:
 8008dcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dce:	001f      	movs	r7, r3
 8008dd0:	898b      	ldrh	r3, [r1, #12]
 8008dd2:	0005      	movs	r5, r0
 8008dd4:	000c      	movs	r4, r1
 8008dd6:	0016      	movs	r6, r2
 8008dd8:	05db      	lsls	r3, r3, #23
 8008dda:	d505      	bpl.n	8008de8 <__swrite+0x1c>
 8008ddc:	230e      	movs	r3, #14
 8008dde:	5ec9      	ldrsh	r1, [r1, r3]
 8008de0:	2200      	movs	r2, #0
 8008de2:	2302      	movs	r3, #2
 8008de4:	f000 f90c 	bl	8009000 <_lseek_r>
 8008de8:	89a3      	ldrh	r3, [r4, #12]
 8008dea:	4a05      	ldr	r2, [pc, #20]	@ (8008e00 <__swrite+0x34>)
 8008dec:	0028      	movs	r0, r5
 8008dee:	4013      	ands	r3, r2
 8008df0:	81a3      	strh	r3, [r4, #12]
 8008df2:	0032      	movs	r2, r6
 8008df4:	230e      	movs	r3, #14
 8008df6:	5ee1      	ldrsh	r1, [r4, r3]
 8008df8:	003b      	movs	r3, r7
 8008dfa:	f000 f929 	bl	8009050 <_write_r>
 8008dfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e00:	ffffefff 	.word	0xffffefff

08008e04 <__sseek>:
 8008e04:	b570      	push	{r4, r5, r6, lr}
 8008e06:	000c      	movs	r4, r1
 8008e08:	250e      	movs	r5, #14
 8008e0a:	5f49      	ldrsh	r1, [r1, r5]
 8008e0c:	f000 f8f8 	bl	8009000 <_lseek_r>
 8008e10:	89a3      	ldrh	r3, [r4, #12]
 8008e12:	1c42      	adds	r2, r0, #1
 8008e14:	d103      	bne.n	8008e1e <__sseek+0x1a>
 8008e16:	4a05      	ldr	r2, [pc, #20]	@ (8008e2c <__sseek+0x28>)
 8008e18:	4013      	ands	r3, r2
 8008e1a:	81a3      	strh	r3, [r4, #12]
 8008e1c:	bd70      	pop	{r4, r5, r6, pc}
 8008e1e:	2280      	movs	r2, #128	@ 0x80
 8008e20:	0152      	lsls	r2, r2, #5
 8008e22:	4313      	orrs	r3, r2
 8008e24:	81a3      	strh	r3, [r4, #12]
 8008e26:	6560      	str	r0, [r4, #84]	@ 0x54
 8008e28:	e7f8      	b.n	8008e1c <__sseek+0x18>
 8008e2a:	46c0      	nop			@ (mov r8, r8)
 8008e2c:	ffffefff 	.word	0xffffefff

08008e30 <__sclose>:
 8008e30:	b510      	push	{r4, lr}
 8008e32:	230e      	movs	r3, #14
 8008e34:	5ec9      	ldrsh	r1, [r1, r3]
 8008e36:	f000 f8d1 	bl	8008fdc <_close_r>
 8008e3a:	bd10      	pop	{r4, pc}

08008e3c <__swbuf_r>:
 8008e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e3e:	0006      	movs	r6, r0
 8008e40:	000d      	movs	r5, r1
 8008e42:	0014      	movs	r4, r2
 8008e44:	2800      	cmp	r0, #0
 8008e46:	d004      	beq.n	8008e52 <__swbuf_r+0x16>
 8008e48:	6a03      	ldr	r3, [r0, #32]
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d101      	bne.n	8008e52 <__swbuf_r+0x16>
 8008e4e:	f7ff ff05 	bl	8008c5c <__sinit>
 8008e52:	69a3      	ldr	r3, [r4, #24]
 8008e54:	60a3      	str	r3, [r4, #8]
 8008e56:	89a3      	ldrh	r3, [r4, #12]
 8008e58:	071b      	lsls	r3, r3, #28
 8008e5a:	d502      	bpl.n	8008e62 <__swbuf_r+0x26>
 8008e5c:	6923      	ldr	r3, [r4, #16]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d109      	bne.n	8008e76 <__swbuf_r+0x3a>
 8008e62:	0021      	movs	r1, r4
 8008e64:	0030      	movs	r0, r6
 8008e66:	f000 f82b 	bl	8008ec0 <__swsetup_r>
 8008e6a:	2800      	cmp	r0, #0
 8008e6c:	d003      	beq.n	8008e76 <__swbuf_r+0x3a>
 8008e6e:	2501      	movs	r5, #1
 8008e70:	426d      	negs	r5, r5
 8008e72:	0028      	movs	r0, r5
 8008e74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e76:	6923      	ldr	r3, [r4, #16]
 8008e78:	6820      	ldr	r0, [r4, #0]
 8008e7a:	b2ef      	uxtb	r7, r5
 8008e7c:	1ac0      	subs	r0, r0, r3
 8008e7e:	6963      	ldr	r3, [r4, #20]
 8008e80:	b2ed      	uxtb	r5, r5
 8008e82:	4283      	cmp	r3, r0
 8008e84:	dc05      	bgt.n	8008e92 <__swbuf_r+0x56>
 8008e86:	0021      	movs	r1, r4
 8008e88:	0030      	movs	r0, r6
 8008e8a:	f001 fe0f 	bl	800aaac <_fflush_r>
 8008e8e:	2800      	cmp	r0, #0
 8008e90:	d1ed      	bne.n	8008e6e <__swbuf_r+0x32>
 8008e92:	68a3      	ldr	r3, [r4, #8]
 8008e94:	3001      	adds	r0, #1
 8008e96:	3b01      	subs	r3, #1
 8008e98:	60a3      	str	r3, [r4, #8]
 8008e9a:	6823      	ldr	r3, [r4, #0]
 8008e9c:	1c5a      	adds	r2, r3, #1
 8008e9e:	6022      	str	r2, [r4, #0]
 8008ea0:	701f      	strb	r7, [r3, #0]
 8008ea2:	6963      	ldr	r3, [r4, #20]
 8008ea4:	4283      	cmp	r3, r0
 8008ea6:	d004      	beq.n	8008eb2 <__swbuf_r+0x76>
 8008ea8:	89a3      	ldrh	r3, [r4, #12]
 8008eaa:	07db      	lsls	r3, r3, #31
 8008eac:	d5e1      	bpl.n	8008e72 <__swbuf_r+0x36>
 8008eae:	2d0a      	cmp	r5, #10
 8008eb0:	d1df      	bne.n	8008e72 <__swbuf_r+0x36>
 8008eb2:	0021      	movs	r1, r4
 8008eb4:	0030      	movs	r0, r6
 8008eb6:	f001 fdf9 	bl	800aaac <_fflush_r>
 8008eba:	2800      	cmp	r0, #0
 8008ebc:	d0d9      	beq.n	8008e72 <__swbuf_r+0x36>
 8008ebe:	e7d6      	b.n	8008e6e <__swbuf_r+0x32>

08008ec0 <__swsetup_r>:
 8008ec0:	4b2d      	ldr	r3, [pc, #180]	@ (8008f78 <__swsetup_r+0xb8>)
 8008ec2:	b570      	push	{r4, r5, r6, lr}
 8008ec4:	0005      	movs	r5, r0
 8008ec6:	6818      	ldr	r0, [r3, #0]
 8008ec8:	000c      	movs	r4, r1
 8008eca:	2800      	cmp	r0, #0
 8008ecc:	d004      	beq.n	8008ed8 <__swsetup_r+0x18>
 8008ece:	6a03      	ldr	r3, [r0, #32]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d101      	bne.n	8008ed8 <__swsetup_r+0x18>
 8008ed4:	f7ff fec2 	bl	8008c5c <__sinit>
 8008ed8:	220c      	movs	r2, #12
 8008eda:	5ea3      	ldrsh	r3, [r4, r2]
 8008edc:	071a      	lsls	r2, r3, #28
 8008ede:	d423      	bmi.n	8008f28 <__swsetup_r+0x68>
 8008ee0:	06da      	lsls	r2, r3, #27
 8008ee2:	d407      	bmi.n	8008ef4 <__swsetup_r+0x34>
 8008ee4:	2209      	movs	r2, #9
 8008ee6:	602a      	str	r2, [r5, #0]
 8008ee8:	2240      	movs	r2, #64	@ 0x40
 8008eea:	2001      	movs	r0, #1
 8008eec:	4313      	orrs	r3, r2
 8008eee:	81a3      	strh	r3, [r4, #12]
 8008ef0:	4240      	negs	r0, r0
 8008ef2:	e03a      	b.n	8008f6a <__swsetup_r+0xaa>
 8008ef4:	075b      	lsls	r3, r3, #29
 8008ef6:	d513      	bpl.n	8008f20 <__swsetup_r+0x60>
 8008ef8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008efa:	2900      	cmp	r1, #0
 8008efc:	d008      	beq.n	8008f10 <__swsetup_r+0x50>
 8008efe:	0023      	movs	r3, r4
 8008f00:	3344      	adds	r3, #68	@ 0x44
 8008f02:	4299      	cmp	r1, r3
 8008f04:	d002      	beq.n	8008f0c <__swsetup_r+0x4c>
 8008f06:	0028      	movs	r0, r5
 8008f08:	f000 ff64 	bl	8009dd4 <_free_r>
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	6363      	str	r3, [r4, #52]	@ 0x34
 8008f10:	2224      	movs	r2, #36	@ 0x24
 8008f12:	89a3      	ldrh	r3, [r4, #12]
 8008f14:	4393      	bics	r3, r2
 8008f16:	81a3      	strh	r3, [r4, #12]
 8008f18:	2300      	movs	r3, #0
 8008f1a:	6063      	str	r3, [r4, #4]
 8008f1c:	6923      	ldr	r3, [r4, #16]
 8008f1e:	6023      	str	r3, [r4, #0]
 8008f20:	2308      	movs	r3, #8
 8008f22:	89a2      	ldrh	r2, [r4, #12]
 8008f24:	4313      	orrs	r3, r2
 8008f26:	81a3      	strh	r3, [r4, #12]
 8008f28:	6923      	ldr	r3, [r4, #16]
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d10b      	bne.n	8008f46 <__swsetup_r+0x86>
 8008f2e:	21a0      	movs	r1, #160	@ 0xa0
 8008f30:	2280      	movs	r2, #128	@ 0x80
 8008f32:	89a3      	ldrh	r3, [r4, #12]
 8008f34:	0089      	lsls	r1, r1, #2
 8008f36:	0092      	lsls	r2, r2, #2
 8008f38:	400b      	ands	r3, r1
 8008f3a:	4293      	cmp	r3, r2
 8008f3c:	d003      	beq.n	8008f46 <__swsetup_r+0x86>
 8008f3e:	0021      	movs	r1, r4
 8008f40:	0028      	movs	r0, r5
 8008f42:	f001 fe09 	bl	800ab58 <__smakebuf_r>
 8008f46:	220c      	movs	r2, #12
 8008f48:	5ea3      	ldrsh	r3, [r4, r2]
 8008f4a:	2101      	movs	r1, #1
 8008f4c:	001a      	movs	r2, r3
 8008f4e:	400a      	ands	r2, r1
 8008f50:	420b      	tst	r3, r1
 8008f52:	d00b      	beq.n	8008f6c <__swsetup_r+0xac>
 8008f54:	2200      	movs	r2, #0
 8008f56:	60a2      	str	r2, [r4, #8]
 8008f58:	6962      	ldr	r2, [r4, #20]
 8008f5a:	4252      	negs	r2, r2
 8008f5c:	61a2      	str	r2, [r4, #24]
 8008f5e:	2000      	movs	r0, #0
 8008f60:	6922      	ldr	r2, [r4, #16]
 8008f62:	4282      	cmp	r2, r0
 8008f64:	d101      	bne.n	8008f6a <__swsetup_r+0xaa>
 8008f66:	061a      	lsls	r2, r3, #24
 8008f68:	d4be      	bmi.n	8008ee8 <__swsetup_r+0x28>
 8008f6a:	bd70      	pop	{r4, r5, r6, pc}
 8008f6c:	0799      	lsls	r1, r3, #30
 8008f6e:	d400      	bmi.n	8008f72 <__swsetup_r+0xb2>
 8008f70:	6962      	ldr	r2, [r4, #20]
 8008f72:	60a2      	str	r2, [r4, #8]
 8008f74:	e7f3      	b.n	8008f5e <__swsetup_r+0x9e>
 8008f76:	46c0      	nop			@ (mov r8, r8)
 8008f78:	2000001c 	.word	0x2000001c

08008f7c <memmove>:
 8008f7c:	b510      	push	{r4, lr}
 8008f7e:	4288      	cmp	r0, r1
 8008f80:	d902      	bls.n	8008f88 <memmove+0xc>
 8008f82:	188b      	adds	r3, r1, r2
 8008f84:	4298      	cmp	r0, r3
 8008f86:	d308      	bcc.n	8008f9a <memmove+0x1e>
 8008f88:	2300      	movs	r3, #0
 8008f8a:	429a      	cmp	r2, r3
 8008f8c:	d007      	beq.n	8008f9e <memmove+0x22>
 8008f8e:	5ccc      	ldrb	r4, [r1, r3]
 8008f90:	54c4      	strb	r4, [r0, r3]
 8008f92:	3301      	adds	r3, #1
 8008f94:	e7f9      	b.n	8008f8a <memmove+0xe>
 8008f96:	5c8b      	ldrb	r3, [r1, r2]
 8008f98:	5483      	strb	r3, [r0, r2]
 8008f9a:	3a01      	subs	r2, #1
 8008f9c:	d2fb      	bcs.n	8008f96 <memmove+0x1a>
 8008f9e:	bd10      	pop	{r4, pc}

08008fa0 <memset>:
 8008fa0:	0003      	movs	r3, r0
 8008fa2:	1882      	adds	r2, r0, r2
 8008fa4:	4293      	cmp	r3, r2
 8008fa6:	d100      	bne.n	8008faa <memset+0xa>
 8008fa8:	4770      	bx	lr
 8008faa:	7019      	strb	r1, [r3, #0]
 8008fac:	3301      	adds	r3, #1
 8008fae:	e7f9      	b.n	8008fa4 <memset+0x4>

08008fb0 <strncmp>:
 8008fb0:	b530      	push	{r4, r5, lr}
 8008fb2:	0005      	movs	r5, r0
 8008fb4:	1e10      	subs	r0, r2, #0
 8008fb6:	d00b      	beq.n	8008fd0 <strncmp+0x20>
 8008fb8:	2400      	movs	r4, #0
 8008fba:	3a01      	subs	r2, #1
 8008fbc:	5d2b      	ldrb	r3, [r5, r4]
 8008fbe:	5d08      	ldrb	r0, [r1, r4]
 8008fc0:	4283      	cmp	r3, r0
 8008fc2:	d104      	bne.n	8008fce <strncmp+0x1e>
 8008fc4:	4294      	cmp	r4, r2
 8008fc6:	d002      	beq.n	8008fce <strncmp+0x1e>
 8008fc8:	3401      	adds	r4, #1
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d1f6      	bne.n	8008fbc <strncmp+0xc>
 8008fce:	1a18      	subs	r0, r3, r0
 8008fd0:	bd30      	pop	{r4, r5, pc}
	...

08008fd4 <_localeconv_r>:
 8008fd4:	4800      	ldr	r0, [pc, #0]	@ (8008fd8 <_localeconv_r+0x4>)
 8008fd6:	4770      	bx	lr
 8008fd8:	2000015c 	.word	0x2000015c

08008fdc <_close_r>:
 8008fdc:	2300      	movs	r3, #0
 8008fde:	b570      	push	{r4, r5, r6, lr}
 8008fe0:	4d06      	ldr	r5, [pc, #24]	@ (8008ffc <_close_r+0x20>)
 8008fe2:	0004      	movs	r4, r0
 8008fe4:	0008      	movs	r0, r1
 8008fe6:	602b      	str	r3, [r5, #0]
 8008fe8:	f7fb fb48 	bl	800467c <_close>
 8008fec:	1c43      	adds	r3, r0, #1
 8008fee:	d103      	bne.n	8008ff8 <_close_r+0x1c>
 8008ff0:	682b      	ldr	r3, [r5, #0]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d000      	beq.n	8008ff8 <_close_r+0x1c>
 8008ff6:	6023      	str	r3, [r4, #0]
 8008ff8:	bd70      	pop	{r4, r5, r6, pc}
 8008ffa:	46c0      	nop			@ (mov r8, r8)
 8008ffc:	200005a8 	.word	0x200005a8

08009000 <_lseek_r>:
 8009000:	b570      	push	{r4, r5, r6, lr}
 8009002:	0004      	movs	r4, r0
 8009004:	0008      	movs	r0, r1
 8009006:	0011      	movs	r1, r2
 8009008:	001a      	movs	r2, r3
 800900a:	2300      	movs	r3, #0
 800900c:	4d05      	ldr	r5, [pc, #20]	@ (8009024 <_lseek_r+0x24>)
 800900e:	602b      	str	r3, [r5, #0]
 8009010:	f7fb fb55 	bl	80046be <_lseek>
 8009014:	1c43      	adds	r3, r0, #1
 8009016:	d103      	bne.n	8009020 <_lseek_r+0x20>
 8009018:	682b      	ldr	r3, [r5, #0]
 800901a:	2b00      	cmp	r3, #0
 800901c:	d000      	beq.n	8009020 <_lseek_r+0x20>
 800901e:	6023      	str	r3, [r4, #0]
 8009020:	bd70      	pop	{r4, r5, r6, pc}
 8009022:	46c0      	nop			@ (mov r8, r8)
 8009024:	200005a8 	.word	0x200005a8

08009028 <_read_r>:
 8009028:	b570      	push	{r4, r5, r6, lr}
 800902a:	0004      	movs	r4, r0
 800902c:	0008      	movs	r0, r1
 800902e:	0011      	movs	r1, r2
 8009030:	001a      	movs	r2, r3
 8009032:	2300      	movs	r3, #0
 8009034:	4d05      	ldr	r5, [pc, #20]	@ (800904c <_read_r+0x24>)
 8009036:	602b      	str	r3, [r5, #0]
 8009038:	f7fb fae7 	bl	800460a <_read>
 800903c:	1c43      	adds	r3, r0, #1
 800903e:	d103      	bne.n	8009048 <_read_r+0x20>
 8009040:	682b      	ldr	r3, [r5, #0]
 8009042:	2b00      	cmp	r3, #0
 8009044:	d000      	beq.n	8009048 <_read_r+0x20>
 8009046:	6023      	str	r3, [r4, #0]
 8009048:	bd70      	pop	{r4, r5, r6, pc}
 800904a:	46c0      	nop			@ (mov r8, r8)
 800904c:	200005a8 	.word	0x200005a8

08009050 <_write_r>:
 8009050:	b570      	push	{r4, r5, r6, lr}
 8009052:	0004      	movs	r4, r0
 8009054:	0008      	movs	r0, r1
 8009056:	0011      	movs	r1, r2
 8009058:	001a      	movs	r2, r3
 800905a:	2300      	movs	r3, #0
 800905c:	4d05      	ldr	r5, [pc, #20]	@ (8009074 <_write_r+0x24>)
 800905e:	602b      	str	r3, [r5, #0]
 8009060:	f7fb faf0 	bl	8004644 <_write>
 8009064:	1c43      	adds	r3, r0, #1
 8009066:	d103      	bne.n	8009070 <_write_r+0x20>
 8009068:	682b      	ldr	r3, [r5, #0]
 800906a:	2b00      	cmp	r3, #0
 800906c:	d000      	beq.n	8009070 <_write_r+0x20>
 800906e:	6023      	str	r3, [r4, #0]
 8009070:	bd70      	pop	{r4, r5, r6, pc}
 8009072:	46c0      	nop			@ (mov r8, r8)
 8009074:	200005a8 	.word	0x200005a8

08009078 <__errno>:
 8009078:	4b01      	ldr	r3, [pc, #4]	@ (8009080 <__errno+0x8>)
 800907a:	6818      	ldr	r0, [r3, #0]
 800907c:	4770      	bx	lr
 800907e:	46c0      	nop			@ (mov r8, r8)
 8009080:	2000001c 	.word	0x2000001c

08009084 <__libc_init_array>:
 8009084:	b570      	push	{r4, r5, r6, lr}
 8009086:	2600      	movs	r6, #0
 8009088:	4c0c      	ldr	r4, [pc, #48]	@ (80090bc <__libc_init_array+0x38>)
 800908a:	4d0d      	ldr	r5, [pc, #52]	@ (80090c0 <__libc_init_array+0x3c>)
 800908c:	1b64      	subs	r4, r4, r5
 800908e:	10a4      	asrs	r4, r4, #2
 8009090:	42a6      	cmp	r6, r4
 8009092:	d109      	bne.n	80090a8 <__libc_init_array+0x24>
 8009094:	2600      	movs	r6, #0
 8009096:	f001 feab 	bl	800adf0 <_init>
 800909a:	4c0a      	ldr	r4, [pc, #40]	@ (80090c4 <__libc_init_array+0x40>)
 800909c:	4d0a      	ldr	r5, [pc, #40]	@ (80090c8 <__libc_init_array+0x44>)
 800909e:	1b64      	subs	r4, r4, r5
 80090a0:	10a4      	asrs	r4, r4, #2
 80090a2:	42a6      	cmp	r6, r4
 80090a4:	d105      	bne.n	80090b2 <__libc_init_array+0x2e>
 80090a6:	bd70      	pop	{r4, r5, r6, pc}
 80090a8:	00b3      	lsls	r3, r6, #2
 80090aa:	58eb      	ldr	r3, [r5, r3]
 80090ac:	4798      	blx	r3
 80090ae:	3601      	adds	r6, #1
 80090b0:	e7ee      	b.n	8009090 <__libc_init_array+0xc>
 80090b2:	00b3      	lsls	r3, r6, #2
 80090b4:	58eb      	ldr	r3, [r5, r3]
 80090b6:	4798      	blx	r3
 80090b8:	3601      	adds	r6, #1
 80090ba:	e7f2      	b.n	80090a2 <__libc_init_array+0x1e>
 80090bc:	0800b720 	.word	0x0800b720
 80090c0:	0800b720 	.word	0x0800b720
 80090c4:	0800b724 	.word	0x0800b724
 80090c8:	0800b720 	.word	0x0800b720

080090cc <__retarget_lock_init_recursive>:
 80090cc:	4770      	bx	lr

080090ce <__retarget_lock_acquire_recursive>:
 80090ce:	4770      	bx	lr

080090d0 <__retarget_lock_release_recursive>:
 80090d0:	4770      	bx	lr

080090d2 <memchr>:
 80090d2:	b2c9      	uxtb	r1, r1
 80090d4:	1882      	adds	r2, r0, r2
 80090d6:	4290      	cmp	r0, r2
 80090d8:	d101      	bne.n	80090de <memchr+0xc>
 80090da:	2000      	movs	r0, #0
 80090dc:	4770      	bx	lr
 80090de:	7803      	ldrb	r3, [r0, #0]
 80090e0:	428b      	cmp	r3, r1
 80090e2:	d0fb      	beq.n	80090dc <memchr+0xa>
 80090e4:	3001      	adds	r0, #1
 80090e6:	e7f6      	b.n	80090d6 <memchr+0x4>

080090e8 <quorem>:
 80090e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80090ea:	6903      	ldr	r3, [r0, #16]
 80090ec:	690c      	ldr	r4, [r1, #16]
 80090ee:	b089      	sub	sp, #36	@ 0x24
 80090f0:	9003      	str	r0, [sp, #12]
 80090f2:	9106      	str	r1, [sp, #24]
 80090f4:	2000      	movs	r0, #0
 80090f6:	42a3      	cmp	r3, r4
 80090f8:	db63      	blt.n	80091c2 <quorem+0xda>
 80090fa:	000b      	movs	r3, r1
 80090fc:	3c01      	subs	r4, #1
 80090fe:	3314      	adds	r3, #20
 8009100:	00a5      	lsls	r5, r4, #2
 8009102:	9304      	str	r3, [sp, #16]
 8009104:	195b      	adds	r3, r3, r5
 8009106:	9305      	str	r3, [sp, #20]
 8009108:	9b03      	ldr	r3, [sp, #12]
 800910a:	3314      	adds	r3, #20
 800910c:	9301      	str	r3, [sp, #4]
 800910e:	195d      	adds	r5, r3, r5
 8009110:	9b05      	ldr	r3, [sp, #20]
 8009112:	682f      	ldr	r7, [r5, #0]
 8009114:	681e      	ldr	r6, [r3, #0]
 8009116:	0038      	movs	r0, r7
 8009118:	3601      	adds	r6, #1
 800911a:	0031      	movs	r1, r6
 800911c:	f7f7 f818 	bl	8000150 <__udivsi3>
 8009120:	9002      	str	r0, [sp, #8]
 8009122:	42b7      	cmp	r7, r6
 8009124:	d327      	bcc.n	8009176 <quorem+0x8e>
 8009126:	9b04      	ldr	r3, [sp, #16]
 8009128:	2700      	movs	r7, #0
 800912a:	469c      	mov	ip, r3
 800912c:	9e01      	ldr	r6, [sp, #4]
 800912e:	9707      	str	r7, [sp, #28]
 8009130:	4662      	mov	r2, ip
 8009132:	ca08      	ldmia	r2!, {r3}
 8009134:	6830      	ldr	r0, [r6, #0]
 8009136:	4694      	mov	ip, r2
 8009138:	9a02      	ldr	r2, [sp, #8]
 800913a:	b299      	uxth	r1, r3
 800913c:	4351      	muls	r1, r2
 800913e:	0c1b      	lsrs	r3, r3, #16
 8009140:	4353      	muls	r3, r2
 8009142:	19c9      	adds	r1, r1, r7
 8009144:	0c0a      	lsrs	r2, r1, #16
 8009146:	189b      	adds	r3, r3, r2
 8009148:	b289      	uxth	r1, r1
 800914a:	b282      	uxth	r2, r0
 800914c:	1a52      	subs	r2, r2, r1
 800914e:	9907      	ldr	r1, [sp, #28]
 8009150:	0c1f      	lsrs	r7, r3, #16
 8009152:	1852      	adds	r2, r2, r1
 8009154:	0c00      	lsrs	r0, r0, #16
 8009156:	b29b      	uxth	r3, r3
 8009158:	1411      	asrs	r1, r2, #16
 800915a:	1ac3      	subs	r3, r0, r3
 800915c:	185b      	adds	r3, r3, r1
 800915e:	1419      	asrs	r1, r3, #16
 8009160:	b292      	uxth	r2, r2
 8009162:	041b      	lsls	r3, r3, #16
 8009164:	431a      	orrs	r2, r3
 8009166:	9b05      	ldr	r3, [sp, #20]
 8009168:	9107      	str	r1, [sp, #28]
 800916a:	c604      	stmia	r6!, {r2}
 800916c:	4563      	cmp	r3, ip
 800916e:	d2df      	bcs.n	8009130 <quorem+0x48>
 8009170:	682b      	ldr	r3, [r5, #0]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d02b      	beq.n	80091ce <quorem+0xe6>
 8009176:	9906      	ldr	r1, [sp, #24]
 8009178:	9803      	ldr	r0, [sp, #12]
 800917a:	f001 f9b7 	bl	800a4ec <__mcmp>
 800917e:	2800      	cmp	r0, #0
 8009180:	db1e      	blt.n	80091c0 <quorem+0xd8>
 8009182:	2600      	movs	r6, #0
 8009184:	9d01      	ldr	r5, [sp, #4]
 8009186:	9904      	ldr	r1, [sp, #16]
 8009188:	c901      	ldmia	r1!, {r0}
 800918a:	682b      	ldr	r3, [r5, #0]
 800918c:	b287      	uxth	r7, r0
 800918e:	b29a      	uxth	r2, r3
 8009190:	1bd2      	subs	r2, r2, r7
 8009192:	1992      	adds	r2, r2, r6
 8009194:	0c00      	lsrs	r0, r0, #16
 8009196:	0c1b      	lsrs	r3, r3, #16
 8009198:	1a1b      	subs	r3, r3, r0
 800919a:	1410      	asrs	r0, r2, #16
 800919c:	181b      	adds	r3, r3, r0
 800919e:	141e      	asrs	r6, r3, #16
 80091a0:	b292      	uxth	r2, r2
 80091a2:	041b      	lsls	r3, r3, #16
 80091a4:	431a      	orrs	r2, r3
 80091a6:	9b05      	ldr	r3, [sp, #20]
 80091a8:	c504      	stmia	r5!, {r2}
 80091aa:	428b      	cmp	r3, r1
 80091ac:	d2ec      	bcs.n	8009188 <quorem+0xa0>
 80091ae:	9a01      	ldr	r2, [sp, #4]
 80091b0:	00a3      	lsls	r3, r4, #2
 80091b2:	18d3      	adds	r3, r2, r3
 80091b4:	681a      	ldr	r2, [r3, #0]
 80091b6:	2a00      	cmp	r2, #0
 80091b8:	d014      	beq.n	80091e4 <quorem+0xfc>
 80091ba:	9b02      	ldr	r3, [sp, #8]
 80091bc:	3301      	adds	r3, #1
 80091be:	9302      	str	r3, [sp, #8]
 80091c0:	9802      	ldr	r0, [sp, #8]
 80091c2:	b009      	add	sp, #36	@ 0x24
 80091c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80091c6:	682b      	ldr	r3, [r5, #0]
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d104      	bne.n	80091d6 <quorem+0xee>
 80091cc:	3c01      	subs	r4, #1
 80091ce:	9b01      	ldr	r3, [sp, #4]
 80091d0:	3d04      	subs	r5, #4
 80091d2:	42ab      	cmp	r3, r5
 80091d4:	d3f7      	bcc.n	80091c6 <quorem+0xde>
 80091d6:	9b03      	ldr	r3, [sp, #12]
 80091d8:	611c      	str	r4, [r3, #16]
 80091da:	e7cc      	b.n	8009176 <quorem+0x8e>
 80091dc:	681a      	ldr	r2, [r3, #0]
 80091de:	2a00      	cmp	r2, #0
 80091e0:	d104      	bne.n	80091ec <quorem+0x104>
 80091e2:	3c01      	subs	r4, #1
 80091e4:	9a01      	ldr	r2, [sp, #4]
 80091e6:	3b04      	subs	r3, #4
 80091e8:	429a      	cmp	r2, r3
 80091ea:	d3f7      	bcc.n	80091dc <quorem+0xf4>
 80091ec:	9b03      	ldr	r3, [sp, #12]
 80091ee:	611c      	str	r4, [r3, #16]
 80091f0:	e7e3      	b.n	80091ba <quorem+0xd2>
	...

080091f4 <_dtoa_r>:
 80091f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80091f6:	0014      	movs	r4, r2
 80091f8:	001d      	movs	r5, r3
 80091fa:	69c6      	ldr	r6, [r0, #28]
 80091fc:	b09d      	sub	sp, #116	@ 0x74
 80091fe:	940a      	str	r4, [sp, #40]	@ 0x28
 8009200:	950b      	str	r5, [sp, #44]	@ 0x2c
 8009202:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 8009204:	9003      	str	r0, [sp, #12]
 8009206:	2e00      	cmp	r6, #0
 8009208:	d10f      	bne.n	800922a <_dtoa_r+0x36>
 800920a:	2010      	movs	r0, #16
 800920c:	f000 fe2c 	bl	8009e68 <malloc>
 8009210:	9b03      	ldr	r3, [sp, #12]
 8009212:	1e02      	subs	r2, r0, #0
 8009214:	61d8      	str	r0, [r3, #28]
 8009216:	d104      	bne.n	8009222 <_dtoa_r+0x2e>
 8009218:	21ef      	movs	r1, #239	@ 0xef
 800921a:	4bc7      	ldr	r3, [pc, #796]	@ (8009538 <_dtoa_r+0x344>)
 800921c:	48c7      	ldr	r0, [pc, #796]	@ (800953c <_dtoa_r+0x348>)
 800921e:	f001 fd1d 	bl	800ac5c <__assert_func>
 8009222:	6046      	str	r6, [r0, #4]
 8009224:	6086      	str	r6, [r0, #8]
 8009226:	6006      	str	r6, [r0, #0]
 8009228:	60c6      	str	r6, [r0, #12]
 800922a:	9b03      	ldr	r3, [sp, #12]
 800922c:	69db      	ldr	r3, [r3, #28]
 800922e:	6819      	ldr	r1, [r3, #0]
 8009230:	2900      	cmp	r1, #0
 8009232:	d00b      	beq.n	800924c <_dtoa_r+0x58>
 8009234:	685a      	ldr	r2, [r3, #4]
 8009236:	2301      	movs	r3, #1
 8009238:	4093      	lsls	r3, r2
 800923a:	604a      	str	r2, [r1, #4]
 800923c:	608b      	str	r3, [r1, #8]
 800923e:	9803      	ldr	r0, [sp, #12]
 8009240:	f000 ff12 	bl	800a068 <_Bfree>
 8009244:	2200      	movs	r2, #0
 8009246:	9b03      	ldr	r3, [sp, #12]
 8009248:	69db      	ldr	r3, [r3, #28]
 800924a:	601a      	str	r2, [r3, #0]
 800924c:	2d00      	cmp	r5, #0
 800924e:	da1e      	bge.n	800928e <_dtoa_r+0x9a>
 8009250:	2301      	movs	r3, #1
 8009252:	603b      	str	r3, [r7, #0]
 8009254:	006b      	lsls	r3, r5, #1
 8009256:	085b      	lsrs	r3, r3, #1
 8009258:	930b      	str	r3, [sp, #44]	@ 0x2c
 800925a:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800925c:	4bb8      	ldr	r3, [pc, #736]	@ (8009540 <_dtoa_r+0x34c>)
 800925e:	4ab8      	ldr	r2, [pc, #736]	@ (8009540 <_dtoa_r+0x34c>)
 8009260:	403b      	ands	r3, r7
 8009262:	4293      	cmp	r3, r2
 8009264:	d116      	bne.n	8009294 <_dtoa_r+0xa0>
 8009266:	4bb7      	ldr	r3, [pc, #732]	@ (8009544 <_dtoa_r+0x350>)
 8009268:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800926a:	6013      	str	r3, [r2, #0]
 800926c:	033b      	lsls	r3, r7, #12
 800926e:	0b1b      	lsrs	r3, r3, #12
 8009270:	4323      	orrs	r3, r4
 8009272:	d101      	bne.n	8009278 <_dtoa_r+0x84>
 8009274:	f000 fd80 	bl	8009d78 <_dtoa_r+0xb84>
 8009278:	4bb3      	ldr	r3, [pc, #716]	@ (8009548 <_dtoa_r+0x354>)
 800927a:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800927c:	9308      	str	r3, [sp, #32]
 800927e:	2a00      	cmp	r2, #0
 8009280:	d002      	beq.n	8009288 <_dtoa_r+0x94>
 8009282:	4bb2      	ldr	r3, [pc, #712]	@ (800954c <_dtoa_r+0x358>)
 8009284:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8009286:	6013      	str	r3, [r2, #0]
 8009288:	9808      	ldr	r0, [sp, #32]
 800928a:	b01d      	add	sp, #116	@ 0x74
 800928c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800928e:	2300      	movs	r3, #0
 8009290:	603b      	str	r3, [r7, #0]
 8009292:	e7e2      	b.n	800925a <_dtoa_r+0x66>
 8009294:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009296:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009298:	9212      	str	r2, [sp, #72]	@ 0x48
 800929a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800929c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800929e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80092a0:	2200      	movs	r2, #0
 80092a2:	2300      	movs	r3, #0
 80092a4:	f7f7 f8da 	bl	800045c <__aeabi_dcmpeq>
 80092a8:	1e06      	subs	r6, r0, #0
 80092aa:	d00b      	beq.n	80092c4 <_dtoa_r+0xd0>
 80092ac:	2301      	movs	r3, #1
 80092ae:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80092b0:	6013      	str	r3, [r2, #0]
 80092b2:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d002      	beq.n	80092be <_dtoa_r+0xca>
 80092b8:	4ba5      	ldr	r3, [pc, #660]	@ (8009550 <_dtoa_r+0x35c>)
 80092ba:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80092bc:	6013      	str	r3, [r2, #0]
 80092be:	4ba5      	ldr	r3, [pc, #660]	@ (8009554 <_dtoa_r+0x360>)
 80092c0:	9308      	str	r3, [sp, #32]
 80092c2:	e7e1      	b.n	8009288 <_dtoa_r+0x94>
 80092c4:	ab1a      	add	r3, sp, #104	@ 0x68
 80092c6:	9301      	str	r3, [sp, #4]
 80092c8:	ab1b      	add	r3, sp, #108	@ 0x6c
 80092ca:	9300      	str	r3, [sp, #0]
 80092cc:	9803      	ldr	r0, [sp, #12]
 80092ce:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80092d0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80092d2:	f001 f9c1 	bl	800a658 <__d2b>
 80092d6:	007a      	lsls	r2, r7, #1
 80092d8:	9005      	str	r0, [sp, #20]
 80092da:	0d52      	lsrs	r2, r2, #21
 80092dc:	d100      	bne.n	80092e0 <_dtoa_r+0xec>
 80092de:	e07b      	b.n	80093d8 <_dtoa_r+0x1e4>
 80092e0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80092e2:	9618      	str	r6, [sp, #96]	@ 0x60
 80092e4:	0319      	lsls	r1, r3, #12
 80092e6:	4b9c      	ldr	r3, [pc, #624]	@ (8009558 <_dtoa_r+0x364>)
 80092e8:	0b09      	lsrs	r1, r1, #12
 80092ea:	430b      	orrs	r3, r1
 80092ec:	499b      	ldr	r1, [pc, #620]	@ (800955c <_dtoa_r+0x368>)
 80092ee:	1857      	adds	r7, r2, r1
 80092f0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80092f2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80092f4:	0019      	movs	r1, r3
 80092f6:	2200      	movs	r2, #0
 80092f8:	4b99      	ldr	r3, [pc, #612]	@ (8009560 <_dtoa_r+0x36c>)
 80092fa:	f7f8 fcdd 	bl	8001cb8 <__aeabi_dsub>
 80092fe:	4a99      	ldr	r2, [pc, #612]	@ (8009564 <_dtoa_r+0x370>)
 8009300:	4b99      	ldr	r3, [pc, #612]	@ (8009568 <_dtoa_r+0x374>)
 8009302:	f7f8 f9f3 	bl	80016ec <__aeabi_dmul>
 8009306:	4a99      	ldr	r2, [pc, #612]	@ (800956c <_dtoa_r+0x378>)
 8009308:	4b99      	ldr	r3, [pc, #612]	@ (8009570 <_dtoa_r+0x37c>)
 800930a:	f7f7 f9ef 	bl	80006ec <__aeabi_dadd>
 800930e:	0004      	movs	r4, r0
 8009310:	0038      	movs	r0, r7
 8009312:	000d      	movs	r5, r1
 8009314:	f7f9 f938 	bl	8002588 <__aeabi_i2d>
 8009318:	4a96      	ldr	r2, [pc, #600]	@ (8009574 <_dtoa_r+0x380>)
 800931a:	4b97      	ldr	r3, [pc, #604]	@ (8009578 <_dtoa_r+0x384>)
 800931c:	f7f8 f9e6 	bl	80016ec <__aeabi_dmul>
 8009320:	0002      	movs	r2, r0
 8009322:	000b      	movs	r3, r1
 8009324:	0020      	movs	r0, r4
 8009326:	0029      	movs	r1, r5
 8009328:	f7f7 f9e0 	bl	80006ec <__aeabi_dadd>
 800932c:	0004      	movs	r4, r0
 800932e:	000d      	movs	r5, r1
 8009330:	f7f9 f8ee 	bl	8002510 <__aeabi_d2iz>
 8009334:	2200      	movs	r2, #0
 8009336:	9004      	str	r0, [sp, #16]
 8009338:	2300      	movs	r3, #0
 800933a:	0020      	movs	r0, r4
 800933c:	0029      	movs	r1, r5
 800933e:	f7f7 f893 	bl	8000468 <__aeabi_dcmplt>
 8009342:	2800      	cmp	r0, #0
 8009344:	d00b      	beq.n	800935e <_dtoa_r+0x16a>
 8009346:	9804      	ldr	r0, [sp, #16]
 8009348:	f7f9 f91e 	bl	8002588 <__aeabi_i2d>
 800934c:	002b      	movs	r3, r5
 800934e:	0022      	movs	r2, r4
 8009350:	f7f7 f884 	bl	800045c <__aeabi_dcmpeq>
 8009354:	4243      	negs	r3, r0
 8009356:	4158      	adcs	r0, r3
 8009358:	9b04      	ldr	r3, [sp, #16]
 800935a:	1a1b      	subs	r3, r3, r0
 800935c:	9304      	str	r3, [sp, #16]
 800935e:	2301      	movs	r3, #1
 8009360:	9315      	str	r3, [sp, #84]	@ 0x54
 8009362:	9b04      	ldr	r3, [sp, #16]
 8009364:	2b16      	cmp	r3, #22
 8009366:	d810      	bhi.n	800938a <_dtoa_r+0x196>
 8009368:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800936a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800936c:	9a04      	ldr	r2, [sp, #16]
 800936e:	4b83      	ldr	r3, [pc, #524]	@ (800957c <_dtoa_r+0x388>)
 8009370:	00d2      	lsls	r2, r2, #3
 8009372:	189b      	adds	r3, r3, r2
 8009374:	681a      	ldr	r2, [r3, #0]
 8009376:	685b      	ldr	r3, [r3, #4]
 8009378:	f7f7 f876 	bl	8000468 <__aeabi_dcmplt>
 800937c:	2800      	cmp	r0, #0
 800937e:	d047      	beq.n	8009410 <_dtoa_r+0x21c>
 8009380:	9b04      	ldr	r3, [sp, #16]
 8009382:	3b01      	subs	r3, #1
 8009384:	9304      	str	r3, [sp, #16]
 8009386:	2300      	movs	r3, #0
 8009388:	9315      	str	r3, [sp, #84]	@ 0x54
 800938a:	2200      	movs	r2, #0
 800938c:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800938e:	9206      	str	r2, [sp, #24]
 8009390:	1bdb      	subs	r3, r3, r7
 8009392:	1e5a      	subs	r2, r3, #1
 8009394:	d53e      	bpl.n	8009414 <_dtoa_r+0x220>
 8009396:	2201      	movs	r2, #1
 8009398:	1ad3      	subs	r3, r2, r3
 800939a:	9306      	str	r3, [sp, #24]
 800939c:	2300      	movs	r3, #0
 800939e:	930d      	str	r3, [sp, #52]	@ 0x34
 80093a0:	9b04      	ldr	r3, [sp, #16]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	db38      	blt.n	8009418 <_dtoa_r+0x224>
 80093a6:	9a04      	ldr	r2, [sp, #16]
 80093a8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80093aa:	4694      	mov	ip, r2
 80093ac:	4463      	add	r3, ip
 80093ae:	930d      	str	r3, [sp, #52]	@ 0x34
 80093b0:	2300      	movs	r3, #0
 80093b2:	9214      	str	r2, [sp, #80]	@ 0x50
 80093b4:	930f      	str	r3, [sp, #60]	@ 0x3c
 80093b6:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80093b8:	2401      	movs	r4, #1
 80093ba:	2b09      	cmp	r3, #9
 80093bc:	d862      	bhi.n	8009484 <_dtoa_r+0x290>
 80093be:	2b05      	cmp	r3, #5
 80093c0:	dd02      	ble.n	80093c8 <_dtoa_r+0x1d4>
 80093c2:	2400      	movs	r4, #0
 80093c4:	3b04      	subs	r3, #4
 80093c6:	9322      	str	r3, [sp, #136]	@ 0x88
 80093c8:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80093ca:	1e98      	subs	r0, r3, #2
 80093cc:	2803      	cmp	r0, #3
 80093ce:	d863      	bhi.n	8009498 <_dtoa_r+0x2a4>
 80093d0:	f7f6 feaa 	bl	8000128 <__gnu_thumb1_case_uqi>
 80093d4:	2b385654 	.word	0x2b385654
 80093d8:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80093da:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 80093dc:	18f6      	adds	r6, r6, r3
 80093de:	4b68      	ldr	r3, [pc, #416]	@ (8009580 <_dtoa_r+0x38c>)
 80093e0:	18f2      	adds	r2, r6, r3
 80093e2:	2a20      	cmp	r2, #32
 80093e4:	dd0f      	ble.n	8009406 <_dtoa_r+0x212>
 80093e6:	2340      	movs	r3, #64	@ 0x40
 80093e8:	1a9b      	subs	r3, r3, r2
 80093ea:	409f      	lsls	r7, r3
 80093ec:	4b65      	ldr	r3, [pc, #404]	@ (8009584 <_dtoa_r+0x390>)
 80093ee:	0038      	movs	r0, r7
 80093f0:	18f3      	adds	r3, r6, r3
 80093f2:	40dc      	lsrs	r4, r3
 80093f4:	4320      	orrs	r0, r4
 80093f6:	f7f9 f8f5 	bl	80025e4 <__aeabi_ui2d>
 80093fa:	2201      	movs	r2, #1
 80093fc:	4b62      	ldr	r3, [pc, #392]	@ (8009588 <_dtoa_r+0x394>)
 80093fe:	1e77      	subs	r7, r6, #1
 8009400:	18cb      	adds	r3, r1, r3
 8009402:	9218      	str	r2, [sp, #96]	@ 0x60
 8009404:	e776      	b.n	80092f4 <_dtoa_r+0x100>
 8009406:	2320      	movs	r3, #32
 8009408:	0020      	movs	r0, r4
 800940a:	1a9b      	subs	r3, r3, r2
 800940c:	4098      	lsls	r0, r3
 800940e:	e7f2      	b.n	80093f6 <_dtoa_r+0x202>
 8009410:	9015      	str	r0, [sp, #84]	@ 0x54
 8009412:	e7ba      	b.n	800938a <_dtoa_r+0x196>
 8009414:	920d      	str	r2, [sp, #52]	@ 0x34
 8009416:	e7c3      	b.n	80093a0 <_dtoa_r+0x1ac>
 8009418:	9b06      	ldr	r3, [sp, #24]
 800941a:	9a04      	ldr	r2, [sp, #16]
 800941c:	1a9b      	subs	r3, r3, r2
 800941e:	9306      	str	r3, [sp, #24]
 8009420:	4253      	negs	r3, r2
 8009422:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009424:	2300      	movs	r3, #0
 8009426:	9314      	str	r3, [sp, #80]	@ 0x50
 8009428:	e7c5      	b.n	80093b6 <_dtoa_r+0x1c2>
 800942a:	2301      	movs	r3, #1
 800942c:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800942e:	9310      	str	r3, [sp, #64]	@ 0x40
 8009430:	4694      	mov	ip, r2
 8009432:	9b04      	ldr	r3, [sp, #16]
 8009434:	4463      	add	r3, ip
 8009436:	930e      	str	r3, [sp, #56]	@ 0x38
 8009438:	3301      	adds	r3, #1
 800943a:	9309      	str	r3, [sp, #36]	@ 0x24
 800943c:	2b00      	cmp	r3, #0
 800943e:	dc08      	bgt.n	8009452 <_dtoa_r+0x25e>
 8009440:	2301      	movs	r3, #1
 8009442:	e006      	b.n	8009452 <_dtoa_r+0x25e>
 8009444:	2301      	movs	r3, #1
 8009446:	9310      	str	r3, [sp, #64]	@ 0x40
 8009448:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800944a:	2b00      	cmp	r3, #0
 800944c:	dd28      	ble.n	80094a0 <_dtoa_r+0x2ac>
 800944e:	930e      	str	r3, [sp, #56]	@ 0x38
 8009450:	9309      	str	r3, [sp, #36]	@ 0x24
 8009452:	9a03      	ldr	r2, [sp, #12]
 8009454:	2100      	movs	r1, #0
 8009456:	69d0      	ldr	r0, [r2, #28]
 8009458:	2204      	movs	r2, #4
 800945a:	0015      	movs	r5, r2
 800945c:	3514      	adds	r5, #20
 800945e:	429d      	cmp	r5, r3
 8009460:	d923      	bls.n	80094aa <_dtoa_r+0x2b6>
 8009462:	6041      	str	r1, [r0, #4]
 8009464:	9803      	ldr	r0, [sp, #12]
 8009466:	f000 fdbb 	bl	8009fe0 <_Balloc>
 800946a:	9008      	str	r0, [sp, #32]
 800946c:	2800      	cmp	r0, #0
 800946e:	d11f      	bne.n	80094b0 <_dtoa_r+0x2bc>
 8009470:	21b0      	movs	r1, #176	@ 0xb0
 8009472:	4b46      	ldr	r3, [pc, #280]	@ (800958c <_dtoa_r+0x398>)
 8009474:	4831      	ldr	r0, [pc, #196]	@ (800953c <_dtoa_r+0x348>)
 8009476:	9a08      	ldr	r2, [sp, #32]
 8009478:	31ff      	adds	r1, #255	@ 0xff
 800947a:	e6d0      	b.n	800921e <_dtoa_r+0x2a>
 800947c:	2300      	movs	r3, #0
 800947e:	e7e2      	b.n	8009446 <_dtoa_r+0x252>
 8009480:	2300      	movs	r3, #0
 8009482:	e7d3      	b.n	800942c <_dtoa_r+0x238>
 8009484:	2300      	movs	r3, #0
 8009486:	9410      	str	r4, [sp, #64]	@ 0x40
 8009488:	9322      	str	r3, [sp, #136]	@ 0x88
 800948a:	3b01      	subs	r3, #1
 800948c:	2200      	movs	r2, #0
 800948e:	930e      	str	r3, [sp, #56]	@ 0x38
 8009490:	9309      	str	r3, [sp, #36]	@ 0x24
 8009492:	3313      	adds	r3, #19
 8009494:	9223      	str	r2, [sp, #140]	@ 0x8c
 8009496:	e7dc      	b.n	8009452 <_dtoa_r+0x25e>
 8009498:	2301      	movs	r3, #1
 800949a:	9310      	str	r3, [sp, #64]	@ 0x40
 800949c:	3b02      	subs	r3, #2
 800949e:	e7f5      	b.n	800948c <_dtoa_r+0x298>
 80094a0:	2301      	movs	r3, #1
 80094a2:	001a      	movs	r2, r3
 80094a4:	930e      	str	r3, [sp, #56]	@ 0x38
 80094a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80094a8:	e7f4      	b.n	8009494 <_dtoa_r+0x2a0>
 80094aa:	3101      	adds	r1, #1
 80094ac:	0052      	lsls	r2, r2, #1
 80094ae:	e7d4      	b.n	800945a <_dtoa_r+0x266>
 80094b0:	9b03      	ldr	r3, [sp, #12]
 80094b2:	9a08      	ldr	r2, [sp, #32]
 80094b4:	69db      	ldr	r3, [r3, #28]
 80094b6:	601a      	str	r2, [r3, #0]
 80094b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094ba:	2b0e      	cmp	r3, #14
 80094bc:	d900      	bls.n	80094c0 <_dtoa_r+0x2cc>
 80094be:	e0d6      	b.n	800966e <_dtoa_r+0x47a>
 80094c0:	2c00      	cmp	r4, #0
 80094c2:	d100      	bne.n	80094c6 <_dtoa_r+0x2d2>
 80094c4:	e0d3      	b.n	800966e <_dtoa_r+0x47a>
 80094c6:	9b04      	ldr	r3, [sp, #16]
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	dd63      	ble.n	8009594 <_dtoa_r+0x3a0>
 80094cc:	210f      	movs	r1, #15
 80094ce:	9a04      	ldr	r2, [sp, #16]
 80094d0:	4b2a      	ldr	r3, [pc, #168]	@ (800957c <_dtoa_r+0x388>)
 80094d2:	400a      	ands	r2, r1
 80094d4:	00d2      	lsls	r2, r2, #3
 80094d6:	189b      	adds	r3, r3, r2
 80094d8:	681e      	ldr	r6, [r3, #0]
 80094da:	685f      	ldr	r7, [r3, #4]
 80094dc:	9b04      	ldr	r3, [sp, #16]
 80094de:	2402      	movs	r4, #2
 80094e0:	111d      	asrs	r5, r3, #4
 80094e2:	05db      	lsls	r3, r3, #23
 80094e4:	d50a      	bpl.n	80094fc <_dtoa_r+0x308>
 80094e6:	4b2a      	ldr	r3, [pc, #168]	@ (8009590 <_dtoa_r+0x39c>)
 80094e8:	400d      	ands	r5, r1
 80094ea:	6a1a      	ldr	r2, [r3, #32]
 80094ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094ee:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80094f0:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80094f2:	f7f7 fcc1 	bl	8000e78 <__aeabi_ddiv>
 80094f6:	900a      	str	r0, [sp, #40]	@ 0x28
 80094f8:	910b      	str	r1, [sp, #44]	@ 0x2c
 80094fa:	3401      	adds	r4, #1
 80094fc:	4b24      	ldr	r3, [pc, #144]	@ (8009590 <_dtoa_r+0x39c>)
 80094fe:	930c      	str	r3, [sp, #48]	@ 0x30
 8009500:	2d00      	cmp	r5, #0
 8009502:	d108      	bne.n	8009516 <_dtoa_r+0x322>
 8009504:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009506:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009508:	0032      	movs	r2, r6
 800950a:	003b      	movs	r3, r7
 800950c:	f7f7 fcb4 	bl	8000e78 <__aeabi_ddiv>
 8009510:	900a      	str	r0, [sp, #40]	@ 0x28
 8009512:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009514:	e059      	b.n	80095ca <_dtoa_r+0x3d6>
 8009516:	2301      	movs	r3, #1
 8009518:	421d      	tst	r5, r3
 800951a:	d009      	beq.n	8009530 <_dtoa_r+0x33c>
 800951c:	18e4      	adds	r4, r4, r3
 800951e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009520:	0030      	movs	r0, r6
 8009522:	681a      	ldr	r2, [r3, #0]
 8009524:	685b      	ldr	r3, [r3, #4]
 8009526:	0039      	movs	r1, r7
 8009528:	f7f8 f8e0 	bl	80016ec <__aeabi_dmul>
 800952c:	0006      	movs	r6, r0
 800952e:	000f      	movs	r7, r1
 8009530:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009532:	106d      	asrs	r5, r5, #1
 8009534:	3308      	adds	r3, #8
 8009536:	e7e2      	b.n	80094fe <_dtoa_r+0x30a>
 8009538:	0800b4e6 	.word	0x0800b4e6
 800953c:	0800b4fd 	.word	0x0800b4fd
 8009540:	7ff00000 	.word	0x7ff00000
 8009544:	0000270f 	.word	0x0000270f
 8009548:	0800b4e2 	.word	0x0800b4e2
 800954c:	0800b4e5 	.word	0x0800b4e5
 8009550:	0800b4b6 	.word	0x0800b4b6
 8009554:	0800b4b5 	.word	0x0800b4b5
 8009558:	3ff00000 	.word	0x3ff00000
 800955c:	fffffc01 	.word	0xfffffc01
 8009560:	3ff80000 	.word	0x3ff80000
 8009564:	636f4361 	.word	0x636f4361
 8009568:	3fd287a7 	.word	0x3fd287a7
 800956c:	8b60c8b3 	.word	0x8b60c8b3
 8009570:	3fc68a28 	.word	0x3fc68a28
 8009574:	509f79fb 	.word	0x509f79fb
 8009578:	3fd34413 	.word	0x3fd34413
 800957c:	0800b650 	.word	0x0800b650
 8009580:	00000432 	.word	0x00000432
 8009584:	00000412 	.word	0x00000412
 8009588:	fe100000 	.word	0xfe100000
 800958c:	0800b555 	.word	0x0800b555
 8009590:	0800b628 	.word	0x0800b628
 8009594:	9b04      	ldr	r3, [sp, #16]
 8009596:	2402      	movs	r4, #2
 8009598:	2b00      	cmp	r3, #0
 800959a:	d016      	beq.n	80095ca <_dtoa_r+0x3d6>
 800959c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800959e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80095a0:	220f      	movs	r2, #15
 80095a2:	425d      	negs	r5, r3
 80095a4:	402a      	ands	r2, r5
 80095a6:	4bd5      	ldr	r3, [pc, #852]	@ (80098fc <_dtoa_r+0x708>)
 80095a8:	00d2      	lsls	r2, r2, #3
 80095aa:	189b      	adds	r3, r3, r2
 80095ac:	681a      	ldr	r2, [r3, #0]
 80095ae:	685b      	ldr	r3, [r3, #4]
 80095b0:	f7f8 f89c 	bl	80016ec <__aeabi_dmul>
 80095b4:	2701      	movs	r7, #1
 80095b6:	2300      	movs	r3, #0
 80095b8:	900a      	str	r0, [sp, #40]	@ 0x28
 80095ba:	910b      	str	r1, [sp, #44]	@ 0x2c
 80095bc:	4ed0      	ldr	r6, [pc, #832]	@ (8009900 <_dtoa_r+0x70c>)
 80095be:	112d      	asrs	r5, r5, #4
 80095c0:	2d00      	cmp	r5, #0
 80095c2:	d000      	beq.n	80095c6 <_dtoa_r+0x3d2>
 80095c4:	e095      	b.n	80096f2 <_dtoa_r+0x4fe>
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d1a2      	bne.n	8009510 <_dtoa_r+0x31c>
 80095ca:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80095cc:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80095ce:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d100      	bne.n	80095d6 <_dtoa_r+0x3e2>
 80095d4:	e098      	b.n	8009708 <_dtoa_r+0x514>
 80095d6:	2200      	movs	r2, #0
 80095d8:	0030      	movs	r0, r6
 80095da:	0039      	movs	r1, r7
 80095dc:	4bc9      	ldr	r3, [pc, #804]	@ (8009904 <_dtoa_r+0x710>)
 80095de:	f7f6 ff43 	bl	8000468 <__aeabi_dcmplt>
 80095e2:	2800      	cmp	r0, #0
 80095e4:	d100      	bne.n	80095e8 <_dtoa_r+0x3f4>
 80095e6:	e08f      	b.n	8009708 <_dtoa_r+0x514>
 80095e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d100      	bne.n	80095f0 <_dtoa_r+0x3fc>
 80095ee:	e08b      	b.n	8009708 <_dtoa_r+0x514>
 80095f0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	dd37      	ble.n	8009666 <_dtoa_r+0x472>
 80095f6:	9b04      	ldr	r3, [sp, #16]
 80095f8:	2200      	movs	r2, #0
 80095fa:	3b01      	subs	r3, #1
 80095fc:	930c      	str	r3, [sp, #48]	@ 0x30
 80095fe:	0030      	movs	r0, r6
 8009600:	4bc1      	ldr	r3, [pc, #772]	@ (8009908 <_dtoa_r+0x714>)
 8009602:	0039      	movs	r1, r7
 8009604:	f7f8 f872 	bl	80016ec <__aeabi_dmul>
 8009608:	900a      	str	r0, [sp, #40]	@ 0x28
 800960a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800960c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800960e:	3401      	adds	r4, #1
 8009610:	0020      	movs	r0, r4
 8009612:	9311      	str	r3, [sp, #68]	@ 0x44
 8009614:	f7f8 ffb8 	bl	8002588 <__aeabi_i2d>
 8009618:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800961a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800961c:	f7f8 f866 	bl	80016ec <__aeabi_dmul>
 8009620:	4bba      	ldr	r3, [pc, #744]	@ (800990c <_dtoa_r+0x718>)
 8009622:	2200      	movs	r2, #0
 8009624:	f7f7 f862 	bl	80006ec <__aeabi_dadd>
 8009628:	4bb9      	ldr	r3, [pc, #740]	@ (8009910 <_dtoa_r+0x71c>)
 800962a:	0006      	movs	r6, r0
 800962c:	18cf      	adds	r7, r1, r3
 800962e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009630:	2b00      	cmp	r3, #0
 8009632:	d16d      	bne.n	8009710 <_dtoa_r+0x51c>
 8009634:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009636:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009638:	2200      	movs	r2, #0
 800963a:	4bb6      	ldr	r3, [pc, #728]	@ (8009914 <_dtoa_r+0x720>)
 800963c:	f7f8 fb3c 	bl	8001cb8 <__aeabi_dsub>
 8009640:	0032      	movs	r2, r6
 8009642:	003b      	movs	r3, r7
 8009644:	0004      	movs	r4, r0
 8009646:	000d      	movs	r5, r1
 8009648:	f7f6 ff22 	bl	8000490 <__aeabi_dcmpgt>
 800964c:	2800      	cmp	r0, #0
 800964e:	d000      	beq.n	8009652 <_dtoa_r+0x45e>
 8009650:	e2b6      	b.n	8009bc0 <_dtoa_r+0x9cc>
 8009652:	2180      	movs	r1, #128	@ 0x80
 8009654:	0609      	lsls	r1, r1, #24
 8009656:	187b      	adds	r3, r7, r1
 8009658:	0032      	movs	r2, r6
 800965a:	0020      	movs	r0, r4
 800965c:	0029      	movs	r1, r5
 800965e:	f7f6 ff03 	bl	8000468 <__aeabi_dcmplt>
 8009662:	2800      	cmp	r0, #0
 8009664:	d128      	bne.n	80096b8 <_dtoa_r+0x4c4>
 8009666:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009668:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800966a:	930a      	str	r3, [sp, #40]	@ 0x28
 800966c:	940b      	str	r4, [sp, #44]	@ 0x2c
 800966e:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8009670:	2b00      	cmp	r3, #0
 8009672:	da00      	bge.n	8009676 <_dtoa_r+0x482>
 8009674:	e174      	b.n	8009960 <_dtoa_r+0x76c>
 8009676:	9a04      	ldr	r2, [sp, #16]
 8009678:	2a0e      	cmp	r2, #14
 800967a:	dd00      	ble.n	800967e <_dtoa_r+0x48a>
 800967c:	e170      	b.n	8009960 <_dtoa_r+0x76c>
 800967e:	4b9f      	ldr	r3, [pc, #636]	@ (80098fc <_dtoa_r+0x708>)
 8009680:	00d2      	lsls	r2, r2, #3
 8009682:	189b      	adds	r3, r3, r2
 8009684:	685c      	ldr	r4, [r3, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	9306      	str	r3, [sp, #24]
 800968a:	9407      	str	r4, [sp, #28]
 800968c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800968e:	2b00      	cmp	r3, #0
 8009690:	db00      	blt.n	8009694 <_dtoa_r+0x4a0>
 8009692:	e0e7      	b.n	8009864 <_dtoa_r+0x670>
 8009694:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009696:	2b00      	cmp	r3, #0
 8009698:	dd00      	ble.n	800969c <_dtoa_r+0x4a8>
 800969a:	e0e3      	b.n	8009864 <_dtoa_r+0x670>
 800969c:	d10c      	bne.n	80096b8 <_dtoa_r+0x4c4>
 800969e:	9806      	ldr	r0, [sp, #24]
 80096a0:	9907      	ldr	r1, [sp, #28]
 80096a2:	2200      	movs	r2, #0
 80096a4:	4b9b      	ldr	r3, [pc, #620]	@ (8009914 <_dtoa_r+0x720>)
 80096a6:	f7f8 f821 	bl	80016ec <__aeabi_dmul>
 80096aa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80096ac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80096ae:	f7f6 fef9 	bl	80004a4 <__aeabi_dcmpge>
 80096b2:	2800      	cmp	r0, #0
 80096b4:	d100      	bne.n	80096b8 <_dtoa_r+0x4c4>
 80096b6:	e286      	b.n	8009bc6 <_dtoa_r+0x9d2>
 80096b8:	2600      	movs	r6, #0
 80096ba:	0037      	movs	r7, r6
 80096bc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80096be:	9c08      	ldr	r4, [sp, #32]
 80096c0:	43db      	mvns	r3, r3
 80096c2:	930c      	str	r3, [sp, #48]	@ 0x30
 80096c4:	9704      	str	r7, [sp, #16]
 80096c6:	2700      	movs	r7, #0
 80096c8:	0031      	movs	r1, r6
 80096ca:	9803      	ldr	r0, [sp, #12]
 80096cc:	f000 fccc 	bl	800a068 <_Bfree>
 80096d0:	9b04      	ldr	r3, [sp, #16]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d100      	bne.n	80096d8 <_dtoa_r+0x4e4>
 80096d6:	e0bb      	b.n	8009850 <_dtoa_r+0x65c>
 80096d8:	2f00      	cmp	r7, #0
 80096da:	d005      	beq.n	80096e8 <_dtoa_r+0x4f4>
 80096dc:	429f      	cmp	r7, r3
 80096de:	d003      	beq.n	80096e8 <_dtoa_r+0x4f4>
 80096e0:	0039      	movs	r1, r7
 80096e2:	9803      	ldr	r0, [sp, #12]
 80096e4:	f000 fcc0 	bl	800a068 <_Bfree>
 80096e8:	9904      	ldr	r1, [sp, #16]
 80096ea:	9803      	ldr	r0, [sp, #12]
 80096ec:	f000 fcbc 	bl	800a068 <_Bfree>
 80096f0:	e0ae      	b.n	8009850 <_dtoa_r+0x65c>
 80096f2:	423d      	tst	r5, r7
 80096f4:	d005      	beq.n	8009702 <_dtoa_r+0x50e>
 80096f6:	6832      	ldr	r2, [r6, #0]
 80096f8:	6873      	ldr	r3, [r6, #4]
 80096fa:	f7f7 fff7 	bl	80016ec <__aeabi_dmul>
 80096fe:	003b      	movs	r3, r7
 8009700:	3401      	adds	r4, #1
 8009702:	106d      	asrs	r5, r5, #1
 8009704:	3608      	adds	r6, #8
 8009706:	e75b      	b.n	80095c0 <_dtoa_r+0x3cc>
 8009708:	9b04      	ldr	r3, [sp, #16]
 800970a:	930c      	str	r3, [sp, #48]	@ 0x30
 800970c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800970e:	e77f      	b.n	8009610 <_dtoa_r+0x41c>
 8009710:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009712:	4b7a      	ldr	r3, [pc, #488]	@ (80098fc <_dtoa_r+0x708>)
 8009714:	3a01      	subs	r2, #1
 8009716:	00d2      	lsls	r2, r2, #3
 8009718:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800971a:	189b      	adds	r3, r3, r2
 800971c:	681a      	ldr	r2, [r3, #0]
 800971e:	685b      	ldr	r3, [r3, #4]
 8009720:	2900      	cmp	r1, #0
 8009722:	d04c      	beq.n	80097be <_dtoa_r+0x5ca>
 8009724:	2000      	movs	r0, #0
 8009726:	497c      	ldr	r1, [pc, #496]	@ (8009918 <_dtoa_r+0x724>)
 8009728:	f7f7 fba6 	bl	8000e78 <__aeabi_ddiv>
 800972c:	0032      	movs	r2, r6
 800972e:	003b      	movs	r3, r7
 8009730:	f7f8 fac2 	bl	8001cb8 <__aeabi_dsub>
 8009734:	9a08      	ldr	r2, [sp, #32]
 8009736:	0006      	movs	r6, r0
 8009738:	4694      	mov	ip, r2
 800973a:	000f      	movs	r7, r1
 800973c:	9b08      	ldr	r3, [sp, #32]
 800973e:	9316      	str	r3, [sp, #88]	@ 0x58
 8009740:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009742:	4463      	add	r3, ip
 8009744:	9311      	str	r3, [sp, #68]	@ 0x44
 8009746:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009748:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800974a:	f7f8 fee1 	bl	8002510 <__aeabi_d2iz>
 800974e:	0005      	movs	r5, r0
 8009750:	f7f8 ff1a 	bl	8002588 <__aeabi_i2d>
 8009754:	0002      	movs	r2, r0
 8009756:	000b      	movs	r3, r1
 8009758:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800975a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800975c:	f7f8 faac 	bl	8001cb8 <__aeabi_dsub>
 8009760:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009762:	3530      	adds	r5, #48	@ 0x30
 8009764:	1c5c      	adds	r4, r3, #1
 8009766:	701d      	strb	r5, [r3, #0]
 8009768:	0032      	movs	r2, r6
 800976a:	003b      	movs	r3, r7
 800976c:	900a      	str	r0, [sp, #40]	@ 0x28
 800976e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009770:	f7f6 fe7a 	bl	8000468 <__aeabi_dcmplt>
 8009774:	2800      	cmp	r0, #0
 8009776:	d16b      	bne.n	8009850 <_dtoa_r+0x65c>
 8009778:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800977a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800977c:	2000      	movs	r0, #0
 800977e:	4961      	ldr	r1, [pc, #388]	@ (8009904 <_dtoa_r+0x710>)
 8009780:	f7f8 fa9a 	bl	8001cb8 <__aeabi_dsub>
 8009784:	0032      	movs	r2, r6
 8009786:	003b      	movs	r3, r7
 8009788:	f7f6 fe6e 	bl	8000468 <__aeabi_dcmplt>
 800978c:	2800      	cmp	r0, #0
 800978e:	d000      	beq.n	8009792 <_dtoa_r+0x59e>
 8009790:	e0c6      	b.n	8009920 <_dtoa_r+0x72c>
 8009792:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009794:	42a3      	cmp	r3, r4
 8009796:	d100      	bne.n	800979a <_dtoa_r+0x5a6>
 8009798:	e765      	b.n	8009666 <_dtoa_r+0x472>
 800979a:	2200      	movs	r2, #0
 800979c:	0030      	movs	r0, r6
 800979e:	0039      	movs	r1, r7
 80097a0:	4b59      	ldr	r3, [pc, #356]	@ (8009908 <_dtoa_r+0x714>)
 80097a2:	f7f7 ffa3 	bl	80016ec <__aeabi_dmul>
 80097a6:	2200      	movs	r2, #0
 80097a8:	0006      	movs	r6, r0
 80097aa:	000f      	movs	r7, r1
 80097ac:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80097ae:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80097b0:	4b55      	ldr	r3, [pc, #340]	@ (8009908 <_dtoa_r+0x714>)
 80097b2:	f7f7 ff9b 	bl	80016ec <__aeabi_dmul>
 80097b6:	9416      	str	r4, [sp, #88]	@ 0x58
 80097b8:	900a      	str	r0, [sp, #40]	@ 0x28
 80097ba:	910b      	str	r1, [sp, #44]	@ 0x2c
 80097bc:	e7c3      	b.n	8009746 <_dtoa_r+0x552>
 80097be:	0030      	movs	r0, r6
 80097c0:	0039      	movs	r1, r7
 80097c2:	f7f7 ff93 	bl	80016ec <__aeabi_dmul>
 80097c6:	9d08      	ldr	r5, [sp, #32]
 80097c8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80097ca:	002b      	movs	r3, r5
 80097cc:	4694      	mov	ip, r2
 80097ce:	9016      	str	r0, [sp, #88]	@ 0x58
 80097d0:	9117      	str	r1, [sp, #92]	@ 0x5c
 80097d2:	4463      	add	r3, ip
 80097d4:	9319      	str	r3, [sp, #100]	@ 0x64
 80097d6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80097d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80097da:	f7f8 fe99 	bl	8002510 <__aeabi_d2iz>
 80097de:	0004      	movs	r4, r0
 80097e0:	f7f8 fed2 	bl	8002588 <__aeabi_i2d>
 80097e4:	000b      	movs	r3, r1
 80097e6:	0002      	movs	r2, r0
 80097e8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80097ea:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80097ec:	f7f8 fa64 	bl	8001cb8 <__aeabi_dsub>
 80097f0:	3430      	adds	r4, #48	@ 0x30
 80097f2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80097f4:	702c      	strb	r4, [r5, #0]
 80097f6:	3501      	adds	r5, #1
 80097f8:	0006      	movs	r6, r0
 80097fa:	000f      	movs	r7, r1
 80097fc:	42ab      	cmp	r3, r5
 80097fe:	d12a      	bne.n	8009856 <_dtoa_r+0x662>
 8009800:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8009802:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8009804:	9b08      	ldr	r3, [sp, #32]
 8009806:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8009808:	469c      	mov	ip, r3
 800980a:	2200      	movs	r2, #0
 800980c:	4b42      	ldr	r3, [pc, #264]	@ (8009918 <_dtoa_r+0x724>)
 800980e:	4464      	add	r4, ip
 8009810:	f7f6 ff6c 	bl	80006ec <__aeabi_dadd>
 8009814:	0002      	movs	r2, r0
 8009816:	000b      	movs	r3, r1
 8009818:	0030      	movs	r0, r6
 800981a:	0039      	movs	r1, r7
 800981c:	f7f6 fe38 	bl	8000490 <__aeabi_dcmpgt>
 8009820:	2800      	cmp	r0, #0
 8009822:	d000      	beq.n	8009826 <_dtoa_r+0x632>
 8009824:	e07c      	b.n	8009920 <_dtoa_r+0x72c>
 8009826:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009828:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800982a:	2000      	movs	r0, #0
 800982c:	493a      	ldr	r1, [pc, #232]	@ (8009918 <_dtoa_r+0x724>)
 800982e:	f7f8 fa43 	bl	8001cb8 <__aeabi_dsub>
 8009832:	0002      	movs	r2, r0
 8009834:	000b      	movs	r3, r1
 8009836:	0030      	movs	r0, r6
 8009838:	0039      	movs	r1, r7
 800983a:	f7f6 fe15 	bl	8000468 <__aeabi_dcmplt>
 800983e:	2800      	cmp	r0, #0
 8009840:	d100      	bne.n	8009844 <_dtoa_r+0x650>
 8009842:	e710      	b.n	8009666 <_dtoa_r+0x472>
 8009844:	0023      	movs	r3, r4
 8009846:	3c01      	subs	r4, #1
 8009848:	7822      	ldrb	r2, [r4, #0]
 800984a:	2a30      	cmp	r2, #48	@ 0x30
 800984c:	d0fa      	beq.n	8009844 <_dtoa_r+0x650>
 800984e:	001c      	movs	r4, r3
 8009850:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009852:	9304      	str	r3, [sp, #16]
 8009854:	e042      	b.n	80098dc <_dtoa_r+0x6e8>
 8009856:	2200      	movs	r2, #0
 8009858:	4b2b      	ldr	r3, [pc, #172]	@ (8009908 <_dtoa_r+0x714>)
 800985a:	f7f7 ff47 	bl	80016ec <__aeabi_dmul>
 800985e:	900a      	str	r0, [sp, #40]	@ 0x28
 8009860:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009862:	e7b8      	b.n	80097d6 <_dtoa_r+0x5e2>
 8009864:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009866:	9d08      	ldr	r5, [sp, #32]
 8009868:	3b01      	subs	r3, #1
 800986a:	195b      	adds	r3, r3, r5
 800986c:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800986e:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8009870:	930a      	str	r3, [sp, #40]	@ 0x28
 8009872:	9a06      	ldr	r2, [sp, #24]
 8009874:	9b07      	ldr	r3, [sp, #28]
 8009876:	0030      	movs	r0, r6
 8009878:	0039      	movs	r1, r7
 800987a:	f7f7 fafd 	bl	8000e78 <__aeabi_ddiv>
 800987e:	f7f8 fe47 	bl	8002510 <__aeabi_d2iz>
 8009882:	9009      	str	r0, [sp, #36]	@ 0x24
 8009884:	f7f8 fe80 	bl	8002588 <__aeabi_i2d>
 8009888:	9a06      	ldr	r2, [sp, #24]
 800988a:	9b07      	ldr	r3, [sp, #28]
 800988c:	f7f7 ff2e 	bl	80016ec <__aeabi_dmul>
 8009890:	0002      	movs	r2, r0
 8009892:	000b      	movs	r3, r1
 8009894:	0030      	movs	r0, r6
 8009896:	0039      	movs	r1, r7
 8009898:	f7f8 fa0e 	bl	8001cb8 <__aeabi_dsub>
 800989c:	002b      	movs	r3, r5
 800989e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80098a0:	3501      	adds	r5, #1
 80098a2:	3230      	adds	r2, #48	@ 0x30
 80098a4:	701a      	strb	r2, [r3, #0]
 80098a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80098a8:	002c      	movs	r4, r5
 80098aa:	429a      	cmp	r2, r3
 80098ac:	d14b      	bne.n	8009946 <_dtoa_r+0x752>
 80098ae:	0002      	movs	r2, r0
 80098b0:	000b      	movs	r3, r1
 80098b2:	f7f6 ff1b 	bl	80006ec <__aeabi_dadd>
 80098b6:	9a06      	ldr	r2, [sp, #24]
 80098b8:	9b07      	ldr	r3, [sp, #28]
 80098ba:	0006      	movs	r6, r0
 80098bc:	000f      	movs	r7, r1
 80098be:	f7f6 fde7 	bl	8000490 <__aeabi_dcmpgt>
 80098c2:	2800      	cmp	r0, #0
 80098c4:	d12a      	bne.n	800991c <_dtoa_r+0x728>
 80098c6:	9a06      	ldr	r2, [sp, #24]
 80098c8:	9b07      	ldr	r3, [sp, #28]
 80098ca:	0030      	movs	r0, r6
 80098cc:	0039      	movs	r1, r7
 80098ce:	f7f6 fdc5 	bl	800045c <__aeabi_dcmpeq>
 80098d2:	2800      	cmp	r0, #0
 80098d4:	d002      	beq.n	80098dc <_dtoa_r+0x6e8>
 80098d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098d8:	07dd      	lsls	r5, r3, #31
 80098da:	d41f      	bmi.n	800991c <_dtoa_r+0x728>
 80098dc:	9905      	ldr	r1, [sp, #20]
 80098de:	9803      	ldr	r0, [sp, #12]
 80098e0:	f000 fbc2 	bl	800a068 <_Bfree>
 80098e4:	2300      	movs	r3, #0
 80098e6:	7023      	strb	r3, [r4, #0]
 80098e8:	9b04      	ldr	r3, [sp, #16]
 80098ea:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80098ec:	3301      	adds	r3, #1
 80098ee:	6013      	str	r3, [r2, #0]
 80098f0:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d100      	bne.n	80098f8 <_dtoa_r+0x704>
 80098f6:	e4c7      	b.n	8009288 <_dtoa_r+0x94>
 80098f8:	601c      	str	r4, [r3, #0]
 80098fa:	e4c5      	b.n	8009288 <_dtoa_r+0x94>
 80098fc:	0800b650 	.word	0x0800b650
 8009900:	0800b628 	.word	0x0800b628
 8009904:	3ff00000 	.word	0x3ff00000
 8009908:	40240000 	.word	0x40240000
 800990c:	401c0000 	.word	0x401c0000
 8009910:	fcc00000 	.word	0xfcc00000
 8009914:	40140000 	.word	0x40140000
 8009918:	3fe00000 	.word	0x3fe00000
 800991c:	9b04      	ldr	r3, [sp, #16]
 800991e:	930c      	str	r3, [sp, #48]	@ 0x30
 8009920:	0023      	movs	r3, r4
 8009922:	001c      	movs	r4, r3
 8009924:	3b01      	subs	r3, #1
 8009926:	781a      	ldrb	r2, [r3, #0]
 8009928:	2a39      	cmp	r2, #57	@ 0x39
 800992a:	d108      	bne.n	800993e <_dtoa_r+0x74a>
 800992c:	9a08      	ldr	r2, [sp, #32]
 800992e:	429a      	cmp	r2, r3
 8009930:	d1f7      	bne.n	8009922 <_dtoa_r+0x72e>
 8009932:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009934:	9908      	ldr	r1, [sp, #32]
 8009936:	3201      	adds	r2, #1
 8009938:	920c      	str	r2, [sp, #48]	@ 0x30
 800993a:	2230      	movs	r2, #48	@ 0x30
 800993c:	700a      	strb	r2, [r1, #0]
 800993e:	781a      	ldrb	r2, [r3, #0]
 8009940:	3201      	adds	r2, #1
 8009942:	701a      	strb	r2, [r3, #0]
 8009944:	e784      	b.n	8009850 <_dtoa_r+0x65c>
 8009946:	2200      	movs	r2, #0
 8009948:	4bc6      	ldr	r3, [pc, #792]	@ (8009c64 <_dtoa_r+0xa70>)
 800994a:	f7f7 fecf 	bl	80016ec <__aeabi_dmul>
 800994e:	2200      	movs	r2, #0
 8009950:	2300      	movs	r3, #0
 8009952:	0006      	movs	r6, r0
 8009954:	000f      	movs	r7, r1
 8009956:	f7f6 fd81 	bl	800045c <__aeabi_dcmpeq>
 800995a:	2800      	cmp	r0, #0
 800995c:	d089      	beq.n	8009872 <_dtoa_r+0x67e>
 800995e:	e7bd      	b.n	80098dc <_dtoa_r+0x6e8>
 8009960:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8009962:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8009964:	9c06      	ldr	r4, [sp, #24]
 8009966:	2f00      	cmp	r7, #0
 8009968:	d014      	beq.n	8009994 <_dtoa_r+0x7a0>
 800996a:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800996c:	2a01      	cmp	r2, #1
 800996e:	dd00      	ble.n	8009972 <_dtoa_r+0x77e>
 8009970:	e0e4      	b.n	8009b3c <_dtoa_r+0x948>
 8009972:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8009974:	2a00      	cmp	r2, #0
 8009976:	d100      	bne.n	800997a <_dtoa_r+0x786>
 8009978:	e0da      	b.n	8009b30 <_dtoa_r+0x93c>
 800997a:	4abb      	ldr	r2, [pc, #748]	@ (8009c68 <_dtoa_r+0xa74>)
 800997c:	189b      	adds	r3, r3, r2
 800997e:	9a06      	ldr	r2, [sp, #24]
 8009980:	2101      	movs	r1, #1
 8009982:	18d2      	adds	r2, r2, r3
 8009984:	9206      	str	r2, [sp, #24]
 8009986:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009988:	9803      	ldr	r0, [sp, #12]
 800998a:	18d3      	adds	r3, r2, r3
 800998c:	930d      	str	r3, [sp, #52]	@ 0x34
 800998e:	f000 fc23 	bl	800a1d8 <__i2b>
 8009992:	0007      	movs	r7, r0
 8009994:	2c00      	cmp	r4, #0
 8009996:	d00e      	beq.n	80099b6 <_dtoa_r+0x7c2>
 8009998:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800999a:	2b00      	cmp	r3, #0
 800999c:	dd0b      	ble.n	80099b6 <_dtoa_r+0x7c2>
 800999e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80099a0:	0023      	movs	r3, r4
 80099a2:	4294      	cmp	r4, r2
 80099a4:	dd00      	ble.n	80099a8 <_dtoa_r+0x7b4>
 80099a6:	0013      	movs	r3, r2
 80099a8:	9a06      	ldr	r2, [sp, #24]
 80099aa:	1ae4      	subs	r4, r4, r3
 80099ac:	1ad2      	subs	r2, r2, r3
 80099ae:	9206      	str	r2, [sp, #24]
 80099b0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80099b2:	1ad3      	subs	r3, r2, r3
 80099b4:	930d      	str	r3, [sp, #52]	@ 0x34
 80099b6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d021      	beq.n	8009a00 <_dtoa_r+0x80c>
 80099bc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d100      	bne.n	80099c4 <_dtoa_r+0x7d0>
 80099c2:	e0d3      	b.n	8009b6c <_dtoa_r+0x978>
 80099c4:	9e05      	ldr	r6, [sp, #20]
 80099c6:	2d00      	cmp	r5, #0
 80099c8:	d014      	beq.n	80099f4 <_dtoa_r+0x800>
 80099ca:	0039      	movs	r1, r7
 80099cc:	002a      	movs	r2, r5
 80099ce:	9803      	ldr	r0, [sp, #12]
 80099d0:	f000 fcc4 	bl	800a35c <__pow5mult>
 80099d4:	9a05      	ldr	r2, [sp, #20]
 80099d6:	0001      	movs	r1, r0
 80099d8:	0007      	movs	r7, r0
 80099da:	9803      	ldr	r0, [sp, #12]
 80099dc:	f000 fc14 	bl	800a208 <__multiply>
 80099e0:	0006      	movs	r6, r0
 80099e2:	9905      	ldr	r1, [sp, #20]
 80099e4:	9803      	ldr	r0, [sp, #12]
 80099e6:	f000 fb3f 	bl	800a068 <_Bfree>
 80099ea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80099ec:	9605      	str	r6, [sp, #20]
 80099ee:	1b5b      	subs	r3, r3, r5
 80099f0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80099f2:	d005      	beq.n	8009a00 <_dtoa_r+0x80c>
 80099f4:	0031      	movs	r1, r6
 80099f6:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80099f8:	9803      	ldr	r0, [sp, #12]
 80099fa:	f000 fcaf 	bl	800a35c <__pow5mult>
 80099fe:	9005      	str	r0, [sp, #20]
 8009a00:	2101      	movs	r1, #1
 8009a02:	9803      	ldr	r0, [sp, #12]
 8009a04:	f000 fbe8 	bl	800a1d8 <__i2b>
 8009a08:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009a0a:	0006      	movs	r6, r0
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d100      	bne.n	8009a12 <_dtoa_r+0x81e>
 8009a10:	e1bc      	b.n	8009d8c <_dtoa_r+0xb98>
 8009a12:	001a      	movs	r2, r3
 8009a14:	0001      	movs	r1, r0
 8009a16:	9803      	ldr	r0, [sp, #12]
 8009a18:	f000 fca0 	bl	800a35c <__pow5mult>
 8009a1c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8009a1e:	0006      	movs	r6, r0
 8009a20:	2500      	movs	r5, #0
 8009a22:	2b01      	cmp	r3, #1
 8009a24:	dc16      	bgt.n	8009a54 <_dtoa_r+0x860>
 8009a26:	2500      	movs	r5, #0
 8009a28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009a2a:	42ab      	cmp	r3, r5
 8009a2c:	d10e      	bne.n	8009a4c <_dtoa_r+0x858>
 8009a2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009a30:	031b      	lsls	r3, r3, #12
 8009a32:	42ab      	cmp	r3, r5
 8009a34:	d10a      	bne.n	8009a4c <_dtoa_r+0x858>
 8009a36:	4b8d      	ldr	r3, [pc, #564]	@ (8009c6c <_dtoa_r+0xa78>)
 8009a38:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009a3a:	4213      	tst	r3, r2
 8009a3c:	d006      	beq.n	8009a4c <_dtoa_r+0x858>
 8009a3e:	9b06      	ldr	r3, [sp, #24]
 8009a40:	3501      	adds	r5, #1
 8009a42:	3301      	adds	r3, #1
 8009a44:	9306      	str	r3, [sp, #24]
 8009a46:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009a48:	3301      	adds	r3, #1
 8009a4a:	930d      	str	r3, [sp, #52]	@ 0x34
 8009a4c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009a4e:	2001      	movs	r0, #1
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d008      	beq.n	8009a66 <_dtoa_r+0x872>
 8009a54:	6933      	ldr	r3, [r6, #16]
 8009a56:	3303      	adds	r3, #3
 8009a58:	009b      	lsls	r3, r3, #2
 8009a5a:	18f3      	adds	r3, r6, r3
 8009a5c:	6858      	ldr	r0, [r3, #4]
 8009a5e:	f000 fb6b 	bl	800a138 <__hi0bits>
 8009a62:	2320      	movs	r3, #32
 8009a64:	1a18      	subs	r0, r3, r0
 8009a66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009a68:	1818      	adds	r0, r3, r0
 8009a6a:	0002      	movs	r2, r0
 8009a6c:	231f      	movs	r3, #31
 8009a6e:	401a      	ands	r2, r3
 8009a70:	4218      	tst	r0, r3
 8009a72:	d100      	bne.n	8009a76 <_dtoa_r+0x882>
 8009a74:	e081      	b.n	8009b7a <_dtoa_r+0x986>
 8009a76:	3301      	adds	r3, #1
 8009a78:	1a9b      	subs	r3, r3, r2
 8009a7a:	2b04      	cmp	r3, #4
 8009a7c:	dd79      	ble.n	8009b72 <_dtoa_r+0x97e>
 8009a7e:	231c      	movs	r3, #28
 8009a80:	1a9b      	subs	r3, r3, r2
 8009a82:	9a06      	ldr	r2, [sp, #24]
 8009a84:	18e4      	adds	r4, r4, r3
 8009a86:	18d2      	adds	r2, r2, r3
 8009a88:	9206      	str	r2, [sp, #24]
 8009a8a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009a8c:	18d3      	adds	r3, r2, r3
 8009a8e:	930d      	str	r3, [sp, #52]	@ 0x34
 8009a90:	9b06      	ldr	r3, [sp, #24]
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	dd05      	ble.n	8009aa2 <_dtoa_r+0x8ae>
 8009a96:	001a      	movs	r2, r3
 8009a98:	9905      	ldr	r1, [sp, #20]
 8009a9a:	9803      	ldr	r0, [sp, #12]
 8009a9c:	f000 fcba 	bl	800a414 <__lshift>
 8009aa0:	9005      	str	r0, [sp, #20]
 8009aa2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	dd05      	ble.n	8009ab4 <_dtoa_r+0x8c0>
 8009aa8:	0031      	movs	r1, r6
 8009aaa:	001a      	movs	r2, r3
 8009aac:	9803      	ldr	r0, [sp, #12]
 8009aae:	f000 fcb1 	bl	800a414 <__lshift>
 8009ab2:	0006      	movs	r6, r0
 8009ab4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d061      	beq.n	8009b7e <_dtoa_r+0x98a>
 8009aba:	0031      	movs	r1, r6
 8009abc:	9805      	ldr	r0, [sp, #20]
 8009abe:	f000 fd15 	bl	800a4ec <__mcmp>
 8009ac2:	2800      	cmp	r0, #0
 8009ac4:	da5b      	bge.n	8009b7e <_dtoa_r+0x98a>
 8009ac6:	9b04      	ldr	r3, [sp, #16]
 8009ac8:	220a      	movs	r2, #10
 8009aca:	3b01      	subs	r3, #1
 8009acc:	930c      	str	r3, [sp, #48]	@ 0x30
 8009ace:	9905      	ldr	r1, [sp, #20]
 8009ad0:	2300      	movs	r3, #0
 8009ad2:	9803      	ldr	r0, [sp, #12]
 8009ad4:	f000 faec 	bl	800a0b0 <__multadd>
 8009ad8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009ada:	9005      	str	r0, [sp, #20]
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d100      	bne.n	8009ae2 <_dtoa_r+0x8ee>
 8009ae0:	e15b      	b.n	8009d9a <_dtoa_r+0xba6>
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	0039      	movs	r1, r7
 8009ae6:	220a      	movs	r2, #10
 8009ae8:	9803      	ldr	r0, [sp, #12]
 8009aea:	f000 fae1 	bl	800a0b0 <__multadd>
 8009aee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009af0:	0007      	movs	r7, r0
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	dc4d      	bgt.n	8009b92 <_dtoa_r+0x99e>
 8009af6:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8009af8:	2b02      	cmp	r3, #2
 8009afa:	dd46      	ble.n	8009b8a <_dtoa_r+0x996>
 8009afc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d000      	beq.n	8009b04 <_dtoa_r+0x910>
 8009b02:	e5db      	b.n	80096bc <_dtoa_r+0x4c8>
 8009b04:	0031      	movs	r1, r6
 8009b06:	2205      	movs	r2, #5
 8009b08:	9803      	ldr	r0, [sp, #12]
 8009b0a:	f000 fad1 	bl	800a0b0 <__multadd>
 8009b0e:	0006      	movs	r6, r0
 8009b10:	0001      	movs	r1, r0
 8009b12:	9805      	ldr	r0, [sp, #20]
 8009b14:	f000 fcea 	bl	800a4ec <__mcmp>
 8009b18:	2800      	cmp	r0, #0
 8009b1a:	dc00      	bgt.n	8009b1e <_dtoa_r+0x92a>
 8009b1c:	e5ce      	b.n	80096bc <_dtoa_r+0x4c8>
 8009b1e:	9b08      	ldr	r3, [sp, #32]
 8009b20:	9a08      	ldr	r2, [sp, #32]
 8009b22:	1c5c      	adds	r4, r3, #1
 8009b24:	2331      	movs	r3, #49	@ 0x31
 8009b26:	7013      	strb	r3, [r2, #0]
 8009b28:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009b2a:	3301      	adds	r3, #1
 8009b2c:	930c      	str	r3, [sp, #48]	@ 0x30
 8009b2e:	e5c9      	b.n	80096c4 <_dtoa_r+0x4d0>
 8009b30:	2336      	movs	r3, #54	@ 0x36
 8009b32:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009b34:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8009b36:	1a9b      	subs	r3, r3, r2
 8009b38:	9c06      	ldr	r4, [sp, #24]
 8009b3a:	e720      	b.n	800997e <_dtoa_r+0x78a>
 8009b3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b3e:	1e5d      	subs	r5, r3, #1
 8009b40:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b42:	42ab      	cmp	r3, r5
 8009b44:	db08      	blt.n	8009b58 <_dtoa_r+0x964>
 8009b46:	1b5d      	subs	r5, r3, r5
 8009b48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	daf4      	bge.n	8009b38 <_dtoa_r+0x944>
 8009b4e:	9b06      	ldr	r3, [sp, #24]
 8009b50:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009b52:	1a9c      	subs	r4, r3, r2
 8009b54:	2300      	movs	r3, #0
 8009b56:	e712      	b.n	800997e <_dtoa_r+0x78a>
 8009b58:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b5a:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8009b5c:	1aeb      	subs	r3, r5, r3
 8009b5e:	18d3      	adds	r3, r2, r3
 8009b60:	9314      	str	r3, [sp, #80]	@ 0x50
 8009b62:	950f      	str	r5, [sp, #60]	@ 0x3c
 8009b64:	9c06      	ldr	r4, [sp, #24]
 8009b66:	2500      	movs	r5, #0
 8009b68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b6a:	e708      	b.n	800997e <_dtoa_r+0x78a>
 8009b6c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009b6e:	9905      	ldr	r1, [sp, #20]
 8009b70:	e742      	b.n	80099f8 <_dtoa_r+0x804>
 8009b72:	2b04      	cmp	r3, #4
 8009b74:	d08c      	beq.n	8009a90 <_dtoa_r+0x89c>
 8009b76:	331c      	adds	r3, #28
 8009b78:	e783      	b.n	8009a82 <_dtoa_r+0x88e>
 8009b7a:	0013      	movs	r3, r2
 8009b7c:	e7fb      	b.n	8009b76 <_dtoa_r+0x982>
 8009b7e:	9b04      	ldr	r3, [sp, #16]
 8009b80:	930c      	str	r3, [sp, #48]	@ 0x30
 8009b82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b84:	930e      	str	r3, [sp, #56]	@ 0x38
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	ddb5      	ble.n	8009af6 <_dtoa_r+0x902>
 8009b8a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d100      	bne.n	8009b92 <_dtoa_r+0x99e>
 8009b90:	e107      	b.n	8009da2 <_dtoa_r+0xbae>
 8009b92:	2c00      	cmp	r4, #0
 8009b94:	dd05      	ble.n	8009ba2 <_dtoa_r+0x9ae>
 8009b96:	0039      	movs	r1, r7
 8009b98:	0022      	movs	r2, r4
 8009b9a:	9803      	ldr	r0, [sp, #12]
 8009b9c:	f000 fc3a 	bl	800a414 <__lshift>
 8009ba0:	0007      	movs	r7, r0
 8009ba2:	9704      	str	r7, [sp, #16]
 8009ba4:	2d00      	cmp	r5, #0
 8009ba6:	d020      	beq.n	8009bea <_dtoa_r+0x9f6>
 8009ba8:	6879      	ldr	r1, [r7, #4]
 8009baa:	9803      	ldr	r0, [sp, #12]
 8009bac:	f000 fa18 	bl	8009fe0 <_Balloc>
 8009bb0:	1e04      	subs	r4, r0, #0
 8009bb2:	d10c      	bne.n	8009bce <_dtoa_r+0x9da>
 8009bb4:	0022      	movs	r2, r4
 8009bb6:	4b2e      	ldr	r3, [pc, #184]	@ (8009c70 <_dtoa_r+0xa7c>)
 8009bb8:	482e      	ldr	r0, [pc, #184]	@ (8009c74 <_dtoa_r+0xa80>)
 8009bba:	492f      	ldr	r1, [pc, #188]	@ (8009c78 <_dtoa_r+0xa84>)
 8009bbc:	f7ff fb2f 	bl	800921e <_dtoa_r+0x2a>
 8009bc0:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8009bc2:	0037      	movs	r7, r6
 8009bc4:	e7ab      	b.n	8009b1e <_dtoa_r+0x92a>
 8009bc6:	9b04      	ldr	r3, [sp, #16]
 8009bc8:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8009bca:	930c      	str	r3, [sp, #48]	@ 0x30
 8009bcc:	e7f9      	b.n	8009bc2 <_dtoa_r+0x9ce>
 8009bce:	0039      	movs	r1, r7
 8009bd0:	693a      	ldr	r2, [r7, #16]
 8009bd2:	310c      	adds	r1, #12
 8009bd4:	3202      	adds	r2, #2
 8009bd6:	0092      	lsls	r2, r2, #2
 8009bd8:	300c      	adds	r0, #12
 8009bda:	f001 f835 	bl	800ac48 <memcpy>
 8009bde:	2201      	movs	r2, #1
 8009be0:	0021      	movs	r1, r4
 8009be2:	9803      	ldr	r0, [sp, #12]
 8009be4:	f000 fc16 	bl	800a414 <__lshift>
 8009be8:	9004      	str	r0, [sp, #16]
 8009bea:	9b08      	ldr	r3, [sp, #32]
 8009bec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009bee:	9306      	str	r3, [sp, #24]
 8009bf0:	3b01      	subs	r3, #1
 8009bf2:	189b      	adds	r3, r3, r2
 8009bf4:	2201      	movs	r2, #1
 8009bf6:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009bf8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009bfa:	4013      	ands	r3, r2
 8009bfc:	930e      	str	r3, [sp, #56]	@ 0x38
 8009bfe:	0031      	movs	r1, r6
 8009c00:	9805      	ldr	r0, [sp, #20]
 8009c02:	f7ff fa71 	bl	80090e8 <quorem>
 8009c06:	0039      	movs	r1, r7
 8009c08:	0005      	movs	r5, r0
 8009c0a:	900a      	str	r0, [sp, #40]	@ 0x28
 8009c0c:	9805      	ldr	r0, [sp, #20]
 8009c0e:	f000 fc6d 	bl	800a4ec <__mcmp>
 8009c12:	9a04      	ldr	r2, [sp, #16]
 8009c14:	900d      	str	r0, [sp, #52]	@ 0x34
 8009c16:	0031      	movs	r1, r6
 8009c18:	9803      	ldr	r0, [sp, #12]
 8009c1a:	f000 fc83 	bl	800a524 <__mdiff>
 8009c1e:	2201      	movs	r2, #1
 8009c20:	68c3      	ldr	r3, [r0, #12]
 8009c22:	0004      	movs	r4, r0
 8009c24:	3530      	adds	r5, #48	@ 0x30
 8009c26:	9209      	str	r2, [sp, #36]	@ 0x24
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d104      	bne.n	8009c36 <_dtoa_r+0xa42>
 8009c2c:	0001      	movs	r1, r0
 8009c2e:	9805      	ldr	r0, [sp, #20]
 8009c30:	f000 fc5c 	bl	800a4ec <__mcmp>
 8009c34:	9009      	str	r0, [sp, #36]	@ 0x24
 8009c36:	0021      	movs	r1, r4
 8009c38:	9803      	ldr	r0, [sp, #12]
 8009c3a:	f000 fa15 	bl	800a068 <_Bfree>
 8009c3e:	9b06      	ldr	r3, [sp, #24]
 8009c40:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8009c42:	1c5c      	adds	r4, r3, #1
 8009c44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c46:	4313      	orrs	r3, r2
 8009c48:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009c4a:	4313      	orrs	r3, r2
 8009c4c:	d116      	bne.n	8009c7c <_dtoa_r+0xa88>
 8009c4e:	2d39      	cmp	r5, #57	@ 0x39
 8009c50:	d02f      	beq.n	8009cb2 <_dtoa_r+0xabe>
 8009c52:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	dd01      	ble.n	8009c5c <_dtoa_r+0xa68>
 8009c58:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8009c5a:	3531      	adds	r5, #49	@ 0x31
 8009c5c:	9b06      	ldr	r3, [sp, #24]
 8009c5e:	701d      	strb	r5, [r3, #0]
 8009c60:	e532      	b.n	80096c8 <_dtoa_r+0x4d4>
 8009c62:	46c0      	nop			@ (mov r8, r8)
 8009c64:	40240000 	.word	0x40240000
 8009c68:	00000433 	.word	0x00000433
 8009c6c:	7ff00000 	.word	0x7ff00000
 8009c70:	0800b555 	.word	0x0800b555
 8009c74:	0800b4fd 	.word	0x0800b4fd
 8009c78:	000002ef 	.word	0x000002ef
 8009c7c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	db04      	blt.n	8009c8c <_dtoa_r+0xa98>
 8009c82:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8009c84:	4313      	orrs	r3, r2
 8009c86:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009c88:	4313      	orrs	r3, r2
 8009c8a:	d11e      	bne.n	8009cca <_dtoa_r+0xad6>
 8009c8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	dde4      	ble.n	8009c5c <_dtoa_r+0xa68>
 8009c92:	9905      	ldr	r1, [sp, #20]
 8009c94:	2201      	movs	r2, #1
 8009c96:	9803      	ldr	r0, [sp, #12]
 8009c98:	f000 fbbc 	bl	800a414 <__lshift>
 8009c9c:	0031      	movs	r1, r6
 8009c9e:	9005      	str	r0, [sp, #20]
 8009ca0:	f000 fc24 	bl	800a4ec <__mcmp>
 8009ca4:	2800      	cmp	r0, #0
 8009ca6:	dc02      	bgt.n	8009cae <_dtoa_r+0xaba>
 8009ca8:	d1d8      	bne.n	8009c5c <_dtoa_r+0xa68>
 8009caa:	07eb      	lsls	r3, r5, #31
 8009cac:	d5d6      	bpl.n	8009c5c <_dtoa_r+0xa68>
 8009cae:	2d39      	cmp	r5, #57	@ 0x39
 8009cb0:	d1d2      	bne.n	8009c58 <_dtoa_r+0xa64>
 8009cb2:	2339      	movs	r3, #57	@ 0x39
 8009cb4:	9a06      	ldr	r2, [sp, #24]
 8009cb6:	7013      	strb	r3, [r2, #0]
 8009cb8:	0023      	movs	r3, r4
 8009cba:	001c      	movs	r4, r3
 8009cbc:	3b01      	subs	r3, #1
 8009cbe:	781a      	ldrb	r2, [r3, #0]
 8009cc0:	2a39      	cmp	r2, #57	@ 0x39
 8009cc2:	d050      	beq.n	8009d66 <_dtoa_r+0xb72>
 8009cc4:	3201      	adds	r2, #1
 8009cc6:	701a      	strb	r2, [r3, #0]
 8009cc8:	e4fe      	b.n	80096c8 <_dtoa_r+0x4d4>
 8009cca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	dd03      	ble.n	8009cd8 <_dtoa_r+0xae4>
 8009cd0:	2d39      	cmp	r5, #57	@ 0x39
 8009cd2:	d0ee      	beq.n	8009cb2 <_dtoa_r+0xabe>
 8009cd4:	3501      	adds	r5, #1
 8009cd6:	e7c1      	b.n	8009c5c <_dtoa_r+0xa68>
 8009cd8:	9b06      	ldr	r3, [sp, #24]
 8009cda:	9a06      	ldr	r2, [sp, #24]
 8009cdc:	701d      	strb	r5, [r3, #0]
 8009cde:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009ce0:	4293      	cmp	r3, r2
 8009ce2:	d02b      	beq.n	8009d3c <_dtoa_r+0xb48>
 8009ce4:	2300      	movs	r3, #0
 8009ce6:	220a      	movs	r2, #10
 8009ce8:	9905      	ldr	r1, [sp, #20]
 8009cea:	9803      	ldr	r0, [sp, #12]
 8009cec:	f000 f9e0 	bl	800a0b0 <__multadd>
 8009cf0:	9b04      	ldr	r3, [sp, #16]
 8009cf2:	9005      	str	r0, [sp, #20]
 8009cf4:	429f      	cmp	r7, r3
 8009cf6:	d109      	bne.n	8009d0c <_dtoa_r+0xb18>
 8009cf8:	0039      	movs	r1, r7
 8009cfa:	2300      	movs	r3, #0
 8009cfc:	220a      	movs	r2, #10
 8009cfe:	9803      	ldr	r0, [sp, #12]
 8009d00:	f000 f9d6 	bl	800a0b0 <__multadd>
 8009d04:	0007      	movs	r7, r0
 8009d06:	9004      	str	r0, [sp, #16]
 8009d08:	9406      	str	r4, [sp, #24]
 8009d0a:	e778      	b.n	8009bfe <_dtoa_r+0xa0a>
 8009d0c:	0039      	movs	r1, r7
 8009d0e:	2300      	movs	r3, #0
 8009d10:	220a      	movs	r2, #10
 8009d12:	9803      	ldr	r0, [sp, #12]
 8009d14:	f000 f9cc 	bl	800a0b0 <__multadd>
 8009d18:	2300      	movs	r3, #0
 8009d1a:	0007      	movs	r7, r0
 8009d1c:	220a      	movs	r2, #10
 8009d1e:	9904      	ldr	r1, [sp, #16]
 8009d20:	9803      	ldr	r0, [sp, #12]
 8009d22:	f000 f9c5 	bl	800a0b0 <__multadd>
 8009d26:	9004      	str	r0, [sp, #16]
 8009d28:	e7ee      	b.n	8009d08 <_dtoa_r+0xb14>
 8009d2a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009d2c:	2401      	movs	r4, #1
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	dd00      	ble.n	8009d34 <_dtoa_r+0xb40>
 8009d32:	001c      	movs	r4, r3
 8009d34:	9704      	str	r7, [sp, #16]
 8009d36:	2700      	movs	r7, #0
 8009d38:	9b08      	ldr	r3, [sp, #32]
 8009d3a:	191c      	adds	r4, r3, r4
 8009d3c:	9905      	ldr	r1, [sp, #20]
 8009d3e:	2201      	movs	r2, #1
 8009d40:	9803      	ldr	r0, [sp, #12]
 8009d42:	f000 fb67 	bl	800a414 <__lshift>
 8009d46:	0031      	movs	r1, r6
 8009d48:	9005      	str	r0, [sp, #20]
 8009d4a:	f000 fbcf 	bl	800a4ec <__mcmp>
 8009d4e:	2800      	cmp	r0, #0
 8009d50:	dcb2      	bgt.n	8009cb8 <_dtoa_r+0xac4>
 8009d52:	d101      	bne.n	8009d58 <_dtoa_r+0xb64>
 8009d54:	07ed      	lsls	r5, r5, #31
 8009d56:	d4af      	bmi.n	8009cb8 <_dtoa_r+0xac4>
 8009d58:	0023      	movs	r3, r4
 8009d5a:	001c      	movs	r4, r3
 8009d5c:	3b01      	subs	r3, #1
 8009d5e:	781a      	ldrb	r2, [r3, #0]
 8009d60:	2a30      	cmp	r2, #48	@ 0x30
 8009d62:	d0fa      	beq.n	8009d5a <_dtoa_r+0xb66>
 8009d64:	e4b0      	b.n	80096c8 <_dtoa_r+0x4d4>
 8009d66:	9a08      	ldr	r2, [sp, #32]
 8009d68:	429a      	cmp	r2, r3
 8009d6a:	d1a6      	bne.n	8009cba <_dtoa_r+0xac6>
 8009d6c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009d6e:	3301      	adds	r3, #1
 8009d70:	930c      	str	r3, [sp, #48]	@ 0x30
 8009d72:	2331      	movs	r3, #49	@ 0x31
 8009d74:	7013      	strb	r3, [r2, #0]
 8009d76:	e4a7      	b.n	80096c8 <_dtoa_r+0x4d4>
 8009d78:	4b14      	ldr	r3, [pc, #80]	@ (8009dcc <_dtoa_r+0xbd8>)
 8009d7a:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8009d7c:	9308      	str	r3, [sp, #32]
 8009d7e:	4b14      	ldr	r3, [pc, #80]	@ (8009dd0 <_dtoa_r+0xbdc>)
 8009d80:	2a00      	cmp	r2, #0
 8009d82:	d001      	beq.n	8009d88 <_dtoa_r+0xb94>
 8009d84:	f7ff fa7e 	bl	8009284 <_dtoa_r+0x90>
 8009d88:	f7ff fa7e 	bl	8009288 <_dtoa_r+0x94>
 8009d8c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8009d8e:	2b01      	cmp	r3, #1
 8009d90:	dc00      	bgt.n	8009d94 <_dtoa_r+0xba0>
 8009d92:	e648      	b.n	8009a26 <_dtoa_r+0x832>
 8009d94:	2001      	movs	r0, #1
 8009d96:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8009d98:	e665      	b.n	8009a66 <_dtoa_r+0x872>
 8009d9a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	dc00      	bgt.n	8009da2 <_dtoa_r+0xbae>
 8009da0:	e6a9      	b.n	8009af6 <_dtoa_r+0x902>
 8009da2:	2400      	movs	r4, #0
 8009da4:	0031      	movs	r1, r6
 8009da6:	9805      	ldr	r0, [sp, #20]
 8009da8:	f7ff f99e 	bl	80090e8 <quorem>
 8009dac:	9b08      	ldr	r3, [sp, #32]
 8009dae:	3030      	adds	r0, #48	@ 0x30
 8009db0:	5518      	strb	r0, [r3, r4]
 8009db2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009db4:	3401      	adds	r4, #1
 8009db6:	0005      	movs	r5, r0
 8009db8:	42a3      	cmp	r3, r4
 8009dba:	ddb6      	ble.n	8009d2a <_dtoa_r+0xb36>
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	220a      	movs	r2, #10
 8009dc0:	9905      	ldr	r1, [sp, #20]
 8009dc2:	9803      	ldr	r0, [sp, #12]
 8009dc4:	f000 f974 	bl	800a0b0 <__multadd>
 8009dc8:	9005      	str	r0, [sp, #20]
 8009dca:	e7eb      	b.n	8009da4 <_dtoa_r+0xbb0>
 8009dcc:	0800b4d9 	.word	0x0800b4d9
 8009dd0:	0800b4e1 	.word	0x0800b4e1

08009dd4 <_free_r>:
 8009dd4:	b570      	push	{r4, r5, r6, lr}
 8009dd6:	0005      	movs	r5, r0
 8009dd8:	1e0c      	subs	r4, r1, #0
 8009dda:	d010      	beq.n	8009dfe <_free_r+0x2a>
 8009ddc:	3c04      	subs	r4, #4
 8009dde:	6823      	ldr	r3, [r4, #0]
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	da00      	bge.n	8009de6 <_free_r+0x12>
 8009de4:	18e4      	adds	r4, r4, r3
 8009de6:	0028      	movs	r0, r5
 8009de8:	f000 f8ea 	bl	8009fc0 <__malloc_lock>
 8009dec:	4a1d      	ldr	r2, [pc, #116]	@ (8009e64 <_free_r+0x90>)
 8009dee:	6813      	ldr	r3, [r2, #0]
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d105      	bne.n	8009e00 <_free_r+0x2c>
 8009df4:	6063      	str	r3, [r4, #4]
 8009df6:	6014      	str	r4, [r2, #0]
 8009df8:	0028      	movs	r0, r5
 8009dfa:	f000 f8e9 	bl	8009fd0 <__malloc_unlock>
 8009dfe:	bd70      	pop	{r4, r5, r6, pc}
 8009e00:	42a3      	cmp	r3, r4
 8009e02:	d908      	bls.n	8009e16 <_free_r+0x42>
 8009e04:	6820      	ldr	r0, [r4, #0]
 8009e06:	1821      	adds	r1, r4, r0
 8009e08:	428b      	cmp	r3, r1
 8009e0a:	d1f3      	bne.n	8009df4 <_free_r+0x20>
 8009e0c:	6819      	ldr	r1, [r3, #0]
 8009e0e:	685b      	ldr	r3, [r3, #4]
 8009e10:	1809      	adds	r1, r1, r0
 8009e12:	6021      	str	r1, [r4, #0]
 8009e14:	e7ee      	b.n	8009df4 <_free_r+0x20>
 8009e16:	001a      	movs	r2, r3
 8009e18:	685b      	ldr	r3, [r3, #4]
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d001      	beq.n	8009e22 <_free_r+0x4e>
 8009e1e:	42a3      	cmp	r3, r4
 8009e20:	d9f9      	bls.n	8009e16 <_free_r+0x42>
 8009e22:	6811      	ldr	r1, [r2, #0]
 8009e24:	1850      	adds	r0, r2, r1
 8009e26:	42a0      	cmp	r0, r4
 8009e28:	d10b      	bne.n	8009e42 <_free_r+0x6e>
 8009e2a:	6820      	ldr	r0, [r4, #0]
 8009e2c:	1809      	adds	r1, r1, r0
 8009e2e:	1850      	adds	r0, r2, r1
 8009e30:	6011      	str	r1, [r2, #0]
 8009e32:	4283      	cmp	r3, r0
 8009e34:	d1e0      	bne.n	8009df8 <_free_r+0x24>
 8009e36:	6818      	ldr	r0, [r3, #0]
 8009e38:	685b      	ldr	r3, [r3, #4]
 8009e3a:	1841      	adds	r1, r0, r1
 8009e3c:	6011      	str	r1, [r2, #0]
 8009e3e:	6053      	str	r3, [r2, #4]
 8009e40:	e7da      	b.n	8009df8 <_free_r+0x24>
 8009e42:	42a0      	cmp	r0, r4
 8009e44:	d902      	bls.n	8009e4c <_free_r+0x78>
 8009e46:	230c      	movs	r3, #12
 8009e48:	602b      	str	r3, [r5, #0]
 8009e4a:	e7d5      	b.n	8009df8 <_free_r+0x24>
 8009e4c:	6820      	ldr	r0, [r4, #0]
 8009e4e:	1821      	adds	r1, r4, r0
 8009e50:	428b      	cmp	r3, r1
 8009e52:	d103      	bne.n	8009e5c <_free_r+0x88>
 8009e54:	6819      	ldr	r1, [r3, #0]
 8009e56:	685b      	ldr	r3, [r3, #4]
 8009e58:	1809      	adds	r1, r1, r0
 8009e5a:	6021      	str	r1, [r4, #0]
 8009e5c:	6063      	str	r3, [r4, #4]
 8009e5e:	6054      	str	r4, [r2, #4]
 8009e60:	e7ca      	b.n	8009df8 <_free_r+0x24>
 8009e62:	46c0      	nop			@ (mov r8, r8)
 8009e64:	200005b4 	.word	0x200005b4

08009e68 <malloc>:
 8009e68:	b510      	push	{r4, lr}
 8009e6a:	4b03      	ldr	r3, [pc, #12]	@ (8009e78 <malloc+0x10>)
 8009e6c:	0001      	movs	r1, r0
 8009e6e:	6818      	ldr	r0, [r3, #0]
 8009e70:	f000 f826 	bl	8009ec0 <_malloc_r>
 8009e74:	bd10      	pop	{r4, pc}
 8009e76:	46c0      	nop			@ (mov r8, r8)
 8009e78:	2000001c 	.word	0x2000001c

08009e7c <sbrk_aligned>:
 8009e7c:	b570      	push	{r4, r5, r6, lr}
 8009e7e:	4e0f      	ldr	r6, [pc, #60]	@ (8009ebc <sbrk_aligned+0x40>)
 8009e80:	000d      	movs	r5, r1
 8009e82:	6831      	ldr	r1, [r6, #0]
 8009e84:	0004      	movs	r4, r0
 8009e86:	2900      	cmp	r1, #0
 8009e88:	d102      	bne.n	8009e90 <sbrk_aligned+0x14>
 8009e8a:	f000 fecb 	bl	800ac24 <_sbrk_r>
 8009e8e:	6030      	str	r0, [r6, #0]
 8009e90:	0029      	movs	r1, r5
 8009e92:	0020      	movs	r0, r4
 8009e94:	f000 fec6 	bl	800ac24 <_sbrk_r>
 8009e98:	1c43      	adds	r3, r0, #1
 8009e9a:	d103      	bne.n	8009ea4 <sbrk_aligned+0x28>
 8009e9c:	2501      	movs	r5, #1
 8009e9e:	426d      	negs	r5, r5
 8009ea0:	0028      	movs	r0, r5
 8009ea2:	bd70      	pop	{r4, r5, r6, pc}
 8009ea4:	2303      	movs	r3, #3
 8009ea6:	1cc5      	adds	r5, r0, #3
 8009ea8:	439d      	bics	r5, r3
 8009eaa:	42a8      	cmp	r0, r5
 8009eac:	d0f8      	beq.n	8009ea0 <sbrk_aligned+0x24>
 8009eae:	1a29      	subs	r1, r5, r0
 8009eb0:	0020      	movs	r0, r4
 8009eb2:	f000 feb7 	bl	800ac24 <_sbrk_r>
 8009eb6:	3001      	adds	r0, #1
 8009eb8:	d1f2      	bne.n	8009ea0 <sbrk_aligned+0x24>
 8009eba:	e7ef      	b.n	8009e9c <sbrk_aligned+0x20>
 8009ebc:	200005b0 	.word	0x200005b0

08009ec0 <_malloc_r>:
 8009ec0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009ec2:	2203      	movs	r2, #3
 8009ec4:	1ccb      	adds	r3, r1, #3
 8009ec6:	4393      	bics	r3, r2
 8009ec8:	3308      	adds	r3, #8
 8009eca:	0005      	movs	r5, r0
 8009ecc:	001f      	movs	r7, r3
 8009ece:	2b0c      	cmp	r3, #12
 8009ed0:	d234      	bcs.n	8009f3c <_malloc_r+0x7c>
 8009ed2:	270c      	movs	r7, #12
 8009ed4:	42b9      	cmp	r1, r7
 8009ed6:	d833      	bhi.n	8009f40 <_malloc_r+0x80>
 8009ed8:	0028      	movs	r0, r5
 8009eda:	f000 f871 	bl	8009fc0 <__malloc_lock>
 8009ede:	4e37      	ldr	r6, [pc, #220]	@ (8009fbc <_malloc_r+0xfc>)
 8009ee0:	6833      	ldr	r3, [r6, #0]
 8009ee2:	001c      	movs	r4, r3
 8009ee4:	2c00      	cmp	r4, #0
 8009ee6:	d12f      	bne.n	8009f48 <_malloc_r+0x88>
 8009ee8:	0039      	movs	r1, r7
 8009eea:	0028      	movs	r0, r5
 8009eec:	f7ff ffc6 	bl	8009e7c <sbrk_aligned>
 8009ef0:	0004      	movs	r4, r0
 8009ef2:	1c43      	adds	r3, r0, #1
 8009ef4:	d15f      	bne.n	8009fb6 <_malloc_r+0xf6>
 8009ef6:	6834      	ldr	r4, [r6, #0]
 8009ef8:	9400      	str	r4, [sp, #0]
 8009efa:	9b00      	ldr	r3, [sp, #0]
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d14a      	bne.n	8009f96 <_malloc_r+0xd6>
 8009f00:	2c00      	cmp	r4, #0
 8009f02:	d052      	beq.n	8009faa <_malloc_r+0xea>
 8009f04:	6823      	ldr	r3, [r4, #0]
 8009f06:	0028      	movs	r0, r5
 8009f08:	18e3      	adds	r3, r4, r3
 8009f0a:	9900      	ldr	r1, [sp, #0]
 8009f0c:	9301      	str	r3, [sp, #4]
 8009f0e:	f000 fe89 	bl	800ac24 <_sbrk_r>
 8009f12:	9b01      	ldr	r3, [sp, #4]
 8009f14:	4283      	cmp	r3, r0
 8009f16:	d148      	bne.n	8009faa <_malloc_r+0xea>
 8009f18:	6823      	ldr	r3, [r4, #0]
 8009f1a:	0028      	movs	r0, r5
 8009f1c:	1aff      	subs	r7, r7, r3
 8009f1e:	0039      	movs	r1, r7
 8009f20:	f7ff ffac 	bl	8009e7c <sbrk_aligned>
 8009f24:	3001      	adds	r0, #1
 8009f26:	d040      	beq.n	8009faa <_malloc_r+0xea>
 8009f28:	6823      	ldr	r3, [r4, #0]
 8009f2a:	19db      	adds	r3, r3, r7
 8009f2c:	6023      	str	r3, [r4, #0]
 8009f2e:	6833      	ldr	r3, [r6, #0]
 8009f30:	685a      	ldr	r2, [r3, #4]
 8009f32:	2a00      	cmp	r2, #0
 8009f34:	d133      	bne.n	8009f9e <_malloc_r+0xde>
 8009f36:	9b00      	ldr	r3, [sp, #0]
 8009f38:	6033      	str	r3, [r6, #0]
 8009f3a:	e019      	b.n	8009f70 <_malloc_r+0xb0>
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	dac9      	bge.n	8009ed4 <_malloc_r+0x14>
 8009f40:	230c      	movs	r3, #12
 8009f42:	602b      	str	r3, [r5, #0]
 8009f44:	2000      	movs	r0, #0
 8009f46:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009f48:	6821      	ldr	r1, [r4, #0]
 8009f4a:	1bc9      	subs	r1, r1, r7
 8009f4c:	d420      	bmi.n	8009f90 <_malloc_r+0xd0>
 8009f4e:	290b      	cmp	r1, #11
 8009f50:	d90a      	bls.n	8009f68 <_malloc_r+0xa8>
 8009f52:	19e2      	adds	r2, r4, r7
 8009f54:	6027      	str	r7, [r4, #0]
 8009f56:	42a3      	cmp	r3, r4
 8009f58:	d104      	bne.n	8009f64 <_malloc_r+0xa4>
 8009f5a:	6032      	str	r2, [r6, #0]
 8009f5c:	6863      	ldr	r3, [r4, #4]
 8009f5e:	6011      	str	r1, [r2, #0]
 8009f60:	6053      	str	r3, [r2, #4]
 8009f62:	e005      	b.n	8009f70 <_malloc_r+0xb0>
 8009f64:	605a      	str	r2, [r3, #4]
 8009f66:	e7f9      	b.n	8009f5c <_malloc_r+0x9c>
 8009f68:	6862      	ldr	r2, [r4, #4]
 8009f6a:	42a3      	cmp	r3, r4
 8009f6c:	d10e      	bne.n	8009f8c <_malloc_r+0xcc>
 8009f6e:	6032      	str	r2, [r6, #0]
 8009f70:	0028      	movs	r0, r5
 8009f72:	f000 f82d 	bl	8009fd0 <__malloc_unlock>
 8009f76:	0020      	movs	r0, r4
 8009f78:	2207      	movs	r2, #7
 8009f7a:	300b      	adds	r0, #11
 8009f7c:	1d23      	adds	r3, r4, #4
 8009f7e:	4390      	bics	r0, r2
 8009f80:	1ac2      	subs	r2, r0, r3
 8009f82:	4298      	cmp	r0, r3
 8009f84:	d0df      	beq.n	8009f46 <_malloc_r+0x86>
 8009f86:	1a1b      	subs	r3, r3, r0
 8009f88:	50a3      	str	r3, [r4, r2]
 8009f8a:	e7dc      	b.n	8009f46 <_malloc_r+0x86>
 8009f8c:	605a      	str	r2, [r3, #4]
 8009f8e:	e7ef      	b.n	8009f70 <_malloc_r+0xb0>
 8009f90:	0023      	movs	r3, r4
 8009f92:	6864      	ldr	r4, [r4, #4]
 8009f94:	e7a6      	b.n	8009ee4 <_malloc_r+0x24>
 8009f96:	9c00      	ldr	r4, [sp, #0]
 8009f98:	6863      	ldr	r3, [r4, #4]
 8009f9a:	9300      	str	r3, [sp, #0]
 8009f9c:	e7ad      	b.n	8009efa <_malloc_r+0x3a>
 8009f9e:	001a      	movs	r2, r3
 8009fa0:	685b      	ldr	r3, [r3, #4]
 8009fa2:	42a3      	cmp	r3, r4
 8009fa4:	d1fb      	bne.n	8009f9e <_malloc_r+0xde>
 8009fa6:	2300      	movs	r3, #0
 8009fa8:	e7da      	b.n	8009f60 <_malloc_r+0xa0>
 8009faa:	230c      	movs	r3, #12
 8009fac:	0028      	movs	r0, r5
 8009fae:	602b      	str	r3, [r5, #0]
 8009fb0:	f000 f80e 	bl	8009fd0 <__malloc_unlock>
 8009fb4:	e7c6      	b.n	8009f44 <_malloc_r+0x84>
 8009fb6:	6007      	str	r7, [r0, #0]
 8009fb8:	e7da      	b.n	8009f70 <_malloc_r+0xb0>
 8009fba:	46c0      	nop			@ (mov r8, r8)
 8009fbc:	200005b4 	.word	0x200005b4

08009fc0 <__malloc_lock>:
 8009fc0:	b510      	push	{r4, lr}
 8009fc2:	4802      	ldr	r0, [pc, #8]	@ (8009fcc <__malloc_lock+0xc>)
 8009fc4:	f7ff f883 	bl	80090ce <__retarget_lock_acquire_recursive>
 8009fc8:	bd10      	pop	{r4, pc}
 8009fca:	46c0      	nop			@ (mov r8, r8)
 8009fcc:	200005ac 	.word	0x200005ac

08009fd0 <__malloc_unlock>:
 8009fd0:	b510      	push	{r4, lr}
 8009fd2:	4802      	ldr	r0, [pc, #8]	@ (8009fdc <__malloc_unlock+0xc>)
 8009fd4:	f7ff f87c 	bl	80090d0 <__retarget_lock_release_recursive>
 8009fd8:	bd10      	pop	{r4, pc}
 8009fda:	46c0      	nop			@ (mov r8, r8)
 8009fdc:	200005ac 	.word	0x200005ac

08009fe0 <_Balloc>:
 8009fe0:	b570      	push	{r4, r5, r6, lr}
 8009fe2:	69c5      	ldr	r5, [r0, #28]
 8009fe4:	0006      	movs	r6, r0
 8009fe6:	000c      	movs	r4, r1
 8009fe8:	2d00      	cmp	r5, #0
 8009fea:	d10e      	bne.n	800a00a <_Balloc+0x2a>
 8009fec:	2010      	movs	r0, #16
 8009fee:	f7ff ff3b 	bl	8009e68 <malloc>
 8009ff2:	1e02      	subs	r2, r0, #0
 8009ff4:	61f0      	str	r0, [r6, #28]
 8009ff6:	d104      	bne.n	800a002 <_Balloc+0x22>
 8009ff8:	216b      	movs	r1, #107	@ 0x6b
 8009ffa:	4b19      	ldr	r3, [pc, #100]	@ (800a060 <_Balloc+0x80>)
 8009ffc:	4819      	ldr	r0, [pc, #100]	@ (800a064 <_Balloc+0x84>)
 8009ffe:	f000 fe2d 	bl	800ac5c <__assert_func>
 800a002:	6045      	str	r5, [r0, #4]
 800a004:	6085      	str	r5, [r0, #8]
 800a006:	6005      	str	r5, [r0, #0]
 800a008:	60c5      	str	r5, [r0, #12]
 800a00a:	69f5      	ldr	r5, [r6, #28]
 800a00c:	68eb      	ldr	r3, [r5, #12]
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d013      	beq.n	800a03a <_Balloc+0x5a>
 800a012:	69f3      	ldr	r3, [r6, #28]
 800a014:	00a2      	lsls	r2, r4, #2
 800a016:	68db      	ldr	r3, [r3, #12]
 800a018:	189b      	adds	r3, r3, r2
 800a01a:	6818      	ldr	r0, [r3, #0]
 800a01c:	2800      	cmp	r0, #0
 800a01e:	d118      	bne.n	800a052 <_Balloc+0x72>
 800a020:	2101      	movs	r1, #1
 800a022:	000d      	movs	r5, r1
 800a024:	40a5      	lsls	r5, r4
 800a026:	1d6a      	adds	r2, r5, #5
 800a028:	0030      	movs	r0, r6
 800a02a:	0092      	lsls	r2, r2, #2
 800a02c:	f000 fe34 	bl	800ac98 <_calloc_r>
 800a030:	2800      	cmp	r0, #0
 800a032:	d00c      	beq.n	800a04e <_Balloc+0x6e>
 800a034:	6044      	str	r4, [r0, #4]
 800a036:	6085      	str	r5, [r0, #8]
 800a038:	e00d      	b.n	800a056 <_Balloc+0x76>
 800a03a:	2221      	movs	r2, #33	@ 0x21
 800a03c:	2104      	movs	r1, #4
 800a03e:	0030      	movs	r0, r6
 800a040:	f000 fe2a 	bl	800ac98 <_calloc_r>
 800a044:	69f3      	ldr	r3, [r6, #28]
 800a046:	60e8      	str	r0, [r5, #12]
 800a048:	68db      	ldr	r3, [r3, #12]
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d1e1      	bne.n	800a012 <_Balloc+0x32>
 800a04e:	2000      	movs	r0, #0
 800a050:	bd70      	pop	{r4, r5, r6, pc}
 800a052:	6802      	ldr	r2, [r0, #0]
 800a054:	601a      	str	r2, [r3, #0]
 800a056:	2300      	movs	r3, #0
 800a058:	6103      	str	r3, [r0, #16]
 800a05a:	60c3      	str	r3, [r0, #12]
 800a05c:	e7f8      	b.n	800a050 <_Balloc+0x70>
 800a05e:	46c0      	nop			@ (mov r8, r8)
 800a060:	0800b4e6 	.word	0x0800b4e6
 800a064:	0800b566 	.word	0x0800b566

0800a068 <_Bfree>:
 800a068:	b570      	push	{r4, r5, r6, lr}
 800a06a:	69c6      	ldr	r6, [r0, #28]
 800a06c:	0005      	movs	r5, r0
 800a06e:	000c      	movs	r4, r1
 800a070:	2e00      	cmp	r6, #0
 800a072:	d10e      	bne.n	800a092 <_Bfree+0x2a>
 800a074:	2010      	movs	r0, #16
 800a076:	f7ff fef7 	bl	8009e68 <malloc>
 800a07a:	1e02      	subs	r2, r0, #0
 800a07c:	61e8      	str	r0, [r5, #28]
 800a07e:	d104      	bne.n	800a08a <_Bfree+0x22>
 800a080:	218f      	movs	r1, #143	@ 0x8f
 800a082:	4b09      	ldr	r3, [pc, #36]	@ (800a0a8 <_Bfree+0x40>)
 800a084:	4809      	ldr	r0, [pc, #36]	@ (800a0ac <_Bfree+0x44>)
 800a086:	f000 fde9 	bl	800ac5c <__assert_func>
 800a08a:	6046      	str	r6, [r0, #4]
 800a08c:	6086      	str	r6, [r0, #8]
 800a08e:	6006      	str	r6, [r0, #0]
 800a090:	60c6      	str	r6, [r0, #12]
 800a092:	2c00      	cmp	r4, #0
 800a094:	d007      	beq.n	800a0a6 <_Bfree+0x3e>
 800a096:	69eb      	ldr	r3, [r5, #28]
 800a098:	6862      	ldr	r2, [r4, #4]
 800a09a:	68db      	ldr	r3, [r3, #12]
 800a09c:	0092      	lsls	r2, r2, #2
 800a09e:	189b      	adds	r3, r3, r2
 800a0a0:	681a      	ldr	r2, [r3, #0]
 800a0a2:	6022      	str	r2, [r4, #0]
 800a0a4:	601c      	str	r4, [r3, #0]
 800a0a6:	bd70      	pop	{r4, r5, r6, pc}
 800a0a8:	0800b4e6 	.word	0x0800b4e6
 800a0ac:	0800b566 	.word	0x0800b566

0800a0b0 <__multadd>:
 800a0b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a0b2:	000f      	movs	r7, r1
 800a0b4:	9001      	str	r0, [sp, #4]
 800a0b6:	000c      	movs	r4, r1
 800a0b8:	001e      	movs	r6, r3
 800a0ba:	2000      	movs	r0, #0
 800a0bc:	690d      	ldr	r5, [r1, #16]
 800a0be:	3714      	adds	r7, #20
 800a0c0:	683b      	ldr	r3, [r7, #0]
 800a0c2:	3001      	adds	r0, #1
 800a0c4:	b299      	uxth	r1, r3
 800a0c6:	4351      	muls	r1, r2
 800a0c8:	0c1b      	lsrs	r3, r3, #16
 800a0ca:	4353      	muls	r3, r2
 800a0cc:	1989      	adds	r1, r1, r6
 800a0ce:	0c0e      	lsrs	r6, r1, #16
 800a0d0:	199b      	adds	r3, r3, r6
 800a0d2:	0c1e      	lsrs	r6, r3, #16
 800a0d4:	b289      	uxth	r1, r1
 800a0d6:	041b      	lsls	r3, r3, #16
 800a0d8:	185b      	adds	r3, r3, r1
 800a0da:	c708      	stmia	r7!, {r3}
 800a0dc:	4285      	cmp	r5, r0
 800a0de:	dcef      	bgt.n	800a0c0 <__multadd+0x10>
 800a0e0:	2e00      	cmp	r6, #0
 800a0e2:	d022      	beq.n	800a12a <__multadd+0x7a>
 800a0e4:	68a3      	ldr	r3, [r4, #8]
 800a0e6:	42ab      	cmp	r3, r5
 800a0e8:	dc19      	bgt.n	800a11e <__multadd+0x6e>
 800a0ea:	6861      	ldr	r1, [r4, #4]
 800a0ec:	9801      	ldr	r0, [sp, #4]
 800a0ee:	3101      	adds	r1, #1
 800a0f0:	f7ff ff76 	bl	8009fe0 <_Balloc>
 800a0f4:	1e07      	subs	r7, r0, #0
 800a0f6:	d105      	bne.n	800a104 <__multadd+0x54>
 800a0f8:	003a      	movs	r2, r7
 800a0fa:	21ba      	movs	r1, #186	@ 0xba
 800a0fc:	4b0c      	ldr	r3, [pc, #48]	@ (800a130 <__multadd+0x80>)
 800a0fe:	480d      	ldr	r0, [pc, #52]	@ (800a134 <__multadd+0x84>)
 800a100:	f000 fdac 	bl	800ac5c <__assert_func>
 800a104:	0021      	movs	r1, r4
 800a106:	6922      	ldr	r2, [r4, #16]
 800a108:	310c      	adds	r1, #12
 800a10a:	3202      	adds	r2, #2
 800a10c:	0092      	lsls	r2, r2, #2
 800a10e:	300c      	adds	r0, #12
 800a110:	f000 fd9a 	bl	800ac48 <memcpy>
 800a114:	0021      	movs	r1, r4
 800a116:	9801      	ldr	r0, [sp, #4]
 800a118:	f7ff ffa6 	bl	800a068 <_Bfree>
 800a11c:	003c      	movs	r4, r7
 800a11e:	1d2b      	adds	r3, r5, #4
 800a120:	009b      	lsls	r3, r3, #2
 800a122:	18e3      	adds	r3, r4, r3
 800a124:	3501      	adds	r5, #1
 800a126:	605e      	str	r6, [r3, #4]
 800a128:	6125      	str	r5, [r4, #16]
 800a12a:	0020      	movs	r0, r4
 800a12c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a12e:	46c0      	nop			@ (mov r8, r8)
 800a130:	0800b555 	.word	0x0800b555
 800a134:	0800b566 	.word	0x0800b566

0800a138 <__hi0bits>:
 800a138:	2280      	movs	r2, #128	@ 0x80
 800a13a:	0003      	movs	r3, r0
 800a13c:	0252      	lsls	r2, r2, #9
 800a13e:	2000      	movs	r0, #0
 800a140:	4293      	cmp	r3, r2
 800a142:	d201      	bcs.n	800a148 <__hi0bits+0x10>
 800a144:	041b      	lsls	r3, r3, #16
 800a146:	3010      	adds	r0, #16
 800a148:	2280      	movs	r2, #128	@ 0x80
 800a14a:	0452      	lsls	r2, r2, #17
 800a14c:	4293      	cmp	r3, r2
 800a14e:	d201      	bcs.n	800a154 <__hi0bits+0x1c>
 800a150:	3008      	adds	r0, #8
 800a152:	021b      	lsls	r3, r3, #8
 800a154:	2280      	movs	r2, #128	@ 0x80
 800a156:	0552      	lsls	r2, r2, #21
 800a158:	4293      	cmp	r3, r2
 800a15a:	d201      	bcs.n	800a160 <__hi0bits+0x28>
 800a15c:	3004      	adds	r0, #4
 800a15e:	011b      	lsls	r3, r3, #4
 800a160:	2280      	movs	r2, #128	@ 0x80
 800a162:	05d2      	lsls	r2, r2, #23
 800a164:	4293      	cmp	r3, r2
 800a166:	d201      	bcs.n	800a16c <__hi0bits+0x34>
 800a168:	3002      	adds	r0, #2
 800a16a:	009b      	lsls	r3, r3, #2
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	db03      	blt.n	800a178 <__hi0bits+0x40>
 800a170:	3001      	adds	r0, #1
 800a172:	4213      	tst	r3, r2
 800a174:	d100      	bne.n	800a178 <__hi0bits+0x40>
 800a176:	2020      	movs	r0, #32
 800a178:	4770      	bx	lr

0800a17a <__lo0bits>:
 800a17a:	6803      	ldr	r3, [r0, #0]
 800a17c:	0001      	movs	r1, r0
 800a17e:	2207      	movs	r2, #7
 800a180:	0018      	movs	r0, r3
 800a182:	4010      	ands	r0, r2
 800a184:	4213      	tst	r3, r2
 800a186:	d00d      	beq.n	800a1a4 <__lo0bits+0x2a>
 800a188:	3a06      	subs	r2, #6
 800a18a:	2000      	movs	r0, #0
 800a18c:	4213      	tst	r3, r2
 800a18e:	d105      	bne.n	800a19c <__lo0bits+0x22>
 800a190:	3002      	adds	r0, #2
 800a192:	4203      	tst	r3, r0
 800a194:	d003      	beq.n	800a19e <__lo0bits+0x24>
 800a196:	40d3      	lsrs	r3, r2
 800a198:	0010      	movs	r0, r2
 800a19a:	600b      	str	r3, [r1, #0]
 800a19c:	4770      	bx	lr
 800a19e:	089b      	lsrs	r3, r3, #2
 800a1a0:	600b      	str	r3, [r1, #0]
 800a1a2:	e7fb      	b.n	800a19c <__lo0bits+0x22>
 800a1a4:	b29a      	uxth	r2, r3
 800a1a6:	2a00      	cmp	r2, #0
 800a1a8:	d101      	bne.n	800a1ae <__lo0bits+0x34>
 800a1aa:	2010      	movs	r0, #16
 800a1ac:	0c1b      	lsrs	r3, r3, #16
 800a1ae:	b2da      	uxtb	r2, r3
 800a1b0:	2a00      	cmp	r2, #0
 800a1b2:	d101      	bne.n	800a1b8 <__lo0bits+0x3e>
 800a1b4:	3008      	adds	r0, #8
 800a1b6:	0a1b      	lsrs	r3, r3, #8
 800a1b8:	071a      	lsls	r2, r3, #28
 800a1ba:	d101      	bne.n	800a1c0 <__lo0bits+0x46>
 800a1bc:	3004      	adds	r0, #4
 800a1be:	091b      	lsrs	r3, r3, #4
 800a1c0:	079a      	lsls	r2, r3, #30
 800a1c2:	d101      	bne.n	800a1c8 <__lo0bits+0x4e>
 800a1c4:	3002      	adds	r0, #2
 800a1c6:	089b      	lsrs	r3, r3, #2
 800a1c8:	07da      	lsls	r2, r3, #31
 800a1ca:	d4e9      	bmi.n	800a1a0 <__lo0bits+0x26>
 800a1cc:	3001      	adds	r0, #1
 800a1ce:	085b      	lsrs	r3, r3, #1
 800a1d0:	d1e6      	bne.n	800a1a0 <__lo0bits+0x26>
 800a1d2:	2020      	movs	r0, #32
 800a1d4:	e7e2      	b.n	800a19c <__lo0bits+0x22>
	...

0800a1d8 <__i2b>:
 800a1d8:	b510      	push	{r4, lr}
 800a1da:	000c      	movs	r4, r1
 800a1dc:	2101      	movs	r1, #1
 800a1de:	f7ff feff 	bl	8009fe0 <_Balloc>
 800a1e2:	2800      	cmp	r0, #0
 800a1e4:	d107      	bne.n	800a1f6 <__i2b+0x1e>
 800a1e6:	2146      	movs	r1, #70	@ 0x46
 800a1e8:	4c05      	ldr	r4, [pc, #20]	@ (800a200 <__i2b+0x28>)
 800a1ea:	0002      	movs	r2, r0
 800a1ec:	4b05      	ldr	r3, [pc, #20]	@ (800a204 <__i2b+0x2c>)
 800a1ee:	0020      	movs	r0, r4
 800a1f0:	31ff      	adds	r1, #255	@ 0xff
 800a1f2:	f000 fd33 	bl	800ac5c <__assert_func>
 800a1f6:	2301      	movs	r3, #1
 800a1f8:	6144      	str	r4, [r0, #20]
 800a1fa:	6103      	str	r3, [r0, #16]
 800a1fc:	bd10      	pop	{r4, pc}
 800a1fe:	46c0      	nop			@ (mov r8, r8)
 800a200:	0800b566 	.word	0x0800b566
 800a204:	0800b555 	.word	0x0800b555

0800a208 <__multiply>:
 800a208:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a20a:	0014      	movs	r4, r2
 800a20c:	690a      	ldr	r2, [r1, #16]
 800a20e:	6923      	ldr	r3, [r4, #16]
 800a210:	000d      	movs	r5, r1
 800a212:	b089      	sub	sp, #36	@ 0x24
 800a214:	429a      	cmp	r2, r3
 800a216:	db02      	blt.n	800a21e <__multiply+0x16>
 800a218:	0023      	movs	r3, r4
 800a21a:	000c      	movs	r4, r1
 800a21c:	001d      	movs	r5, r3
 800a21e:	6927      	ldr	r7, [r4, #16]
 800a220:	692e      	ldr	r6, [r5, #16]
 800a222:	6861      	ldr	r1, [r4, #4]
 800a224:	19bb      	adds	r3, r7, r6
 800a226:	9300      	str	r3, [sp, #0]
 800a228:	68a3      	ldr	r3, [r4, #8]
 800a22a:	19ba      	adds	r2, r7, r6
 800a22c:	4293      	cmp	r3, r2
 800a22e:	da00      	bge.n	800a232 <__multiply+0x2a>
 800a230:	3101      	adds	r1, #1
 800a232:	f7ff fed5 	bl	8009fe0 <_Balloc>
 800a236:	4684      	mov	ip, r0
 800a238:	2800      	cmp	r0, #0
 800a23a:	d106      	bne.n	800a24a <__multiply+0x42>
 800a23c:	21b1      	movs	r1, #177	@ 0xb1
 800a23e:	4662      	mov	r2, ip
 800a240:	4b44      	ldr	r3, [pc, #272]	@ (800a354 <__multiply+0x14c>)
 800a242:	4845      	ldr	r0, [pc, #276]	@ (800a358 <__multiply+0x150>)
 800a244:	0049      	lsls	r1, r1, #1
 800a246:	f000 fd09 	bl	800ac5c <__assert_func>
 800a24a:	0002      	movs	r2, r0
 800a24c:	19bb      	adds	r3, r7, r6
 800a24e:	3214      	adds	r2, #20
 800a250:	009b      	lsls	r3, r3, #2
 800a252:	18d3      	adds	r3, r2, r3
 800a254:	9301      	str	r3, [sp, #4]
 800a256:	2100      	movs	r1, #0
 800a258:	0013      	movs	r3, r2
 800a25a:	9801      	ldr	r0, [sp, #4]
 800a25c:	4283      	cmp	r3, r0
 800a25e:	d328      	bcc.n	800a2b2 <__multiply+0xaa>
 800a260:	0023      	movs	r3, r4
 800a262:	00bf      	lsls	r7, r7, #2
 800a264:	3314      	adds	r3, #20
 800a266:	9304      	str	r3, [sp, #16]
 800a268:	3514      	adds	r5, #20
 800a26a:	19db      	adds	r3, r3, r7
 800a26c:	00b6      	lsls	r6, r6, #2
 800a26e:	9302      	str	r3, [sp, #8]
 800a270:	19ab      	adds	r3, r5, r6
 800a272:	9307      	str	r3, [sp, #28]
 800a274:	2304      	movs	r3, #4
 800a276:	9305      	str	r3, [sp, #20]
 800a278:	0023      	movs	r3, r4
 800a27a:	9902      	ldr	r1, [sp, #8]
 800a27c:	3315      	adds	r3, #21
 800a27e:	4299      	cmp	r1, r3
 800a280:	d305      	bcc.n	800a28e <__multiply+0x86>
 800a282:	1b0c      	subs	r4, r1, r4
 800a284:	3c15      	subs	r4, #21
 800a286:	08a4      	lsrs	r4, r4, #2
 800a288:	3401      	adds	r4, #1
 800a28a:	00a3      	lsls	r3, r4, #2
 800a28c:	9305      	str	r3, [sp, #20]
 800a28e:	9b07      	ldr	r3, [sp, #28]
 800a290:	429d      	cmp	r5, r3
 800a292:	d310      	bcc.n	800a2b6 <__multiply+0xae>
 800a294:	9b00      	ldr	r3, [sp, #0]
 800a296:	2b00      	cmp	r3, #0
 800a298:	dd05      	ble.n	800a2a6 <__multiply+0x9e>
 800a29a:	9b01      	ldr	r3, [sp, #4]
 800a29c:	3b04      	subs	r3, #4
 800a29e:	9301      	str	r3, [sp, #4]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d052      	beq.n	800a34c <__multiply+0x144>
 800a2a6:	4663      	mov	r3, ip
 800a2a8:	4660      	mov	r0, ip
 800a2aa:	9a00      	ldr	r2, [sp, #0]
 800a2ac:	611a      	str	r2, [r3, #16]
 800a2ae:	b009      	add	sp, #36	@ 0x24
 800a2b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a2b2:	c302      	stmia	r3!, {r1}
 800a2b4:	e7d1      	b.n	800a25a <__multiply+0x52>
 800a2b6:	682c      	ldr	r4, [r5, #0]
 800a2b8:	b2a4      	uxth	r4, r4
 800a2ba:	2c00      	cmp	r4, #0
 800a2bc:	d01f      	beq.n	800a2fe <__multiply+0xf6>
 800a2be:	2300      	movs	r3, #0
 800a2c0:	0017      	movs	r7, r2
 800a2c2:	9e04      	ldr	r6, [sp, #16]
 800a2c4:	9303      	str	r3, [sp, #12]
 800a2c6:	ce08      	ldmia	r6!, {r3}
 800a2c8:	6839      	ldr	r1, [r7, #0]
 800a2ca:	9306      	str	r3, [sp, #24]
 800a2cc:	466b      	mov	r3, sp
 800a2ce:	8b1b      	ldrh	r3, [r3, #24]
 800a2d0:	b288      	uxth	r0, r1
 800a2d2:	4363      	muls	r3, r4
 800a2d4:	181b      	adds	r3, r3, r0
 800a2d6:	9803      	ldr	r0, [sp, #12]
 800a2d8:	0c09      	lsrs	r1, r1, #16
 800a2da:	181b      	adds	r3, r3, r0
 800a2dc:	9806      	ldr	r0, [sp, #24]
 800a2de:	0c00      	lsrs	r0, r0, #16
 800a2e0:	4360      	muls	r0, r4
 800a2e2:	1840      	adds	r0, r0, r1
 800a2e4:	0c19      	lsrs	r1, r3, #16
 800a2e6:	1841      	adds	r1, r0, r1
 800a2e8:	0c08      	lsrs	r0, r1, #16
 800a2ea:	b29b      	uxth	r3, r3
 800a2ec:	0409      	lsls	r1, r1, #16
 800a2ee:	4319      	orrs	r1, r3
 800a2f0:	9b02      	ldr	r3, [sp, #8]
 800a2f2:	9003      	str	r0, [sp, #12]
 800a2f4:	c702      	stmia	r7!, {r1}
 800a2f6:	42b3      	cmp	r3, r6
 800a2f8:	d8e5      	bhi.n	800a2c6 <__multiply+0xbe>
 800a2fa:	9b05      	ldr	r3, [sp, #20]
 800a2fc:	50d0      	str	r0, [r2, r3]
 800a2fe:	682c      	ldr	r4, [r5, #0]
 800a300:	0c24      	lsrs	r4, r4, #16
 800a302:	d020      	beq.n	800a346 <__multiply+0x13e>
 800a304:	2100      	movs	r1, #0
 800a306:	0010      	movs	r0, r2
 800a308:	6813      	ldr	r3, [r2, #0]
 800a30a:	9e04      	ldr	r6, [sp, #16]
 800a30c:	9103      	str	r1, [sp, #12]
 800a30e:	6831      	ldr	r1, [r6, #0]
 800a310:	6807      	ldr	r7, [r0, #0]
 800a312:	b289      	uxth	r1, r1
 800a314:	4361      	muls	r1, r4
 800a316:	0c3f      	lsrs	r7, r7, #16
 800a318:	19c9      	adds	r1, r1, r7
 800a31a:	9f03      	ldr	r7, [sp, #12]
 800a31c:	b29b      	uxth	r3, r3
 800a31e:	19c9      	adds	r1, r1, r7
 800a320:	040f      	lsls	r7, r1, #16
 800a322:	431f      	orrs	r7, r3
 800a324:	6007      	str	r7, [r0, #0]
 800a326:	ce80      	ldmia	r6!, {r7}
 800a328:	6843      	ldr	r3, [r0, #4]
 800a32a:	0c3f      	lsrs	r7, r7, #16
 800a32c:	4367      	muls	r7, r4
 800a32e:	b29b      	uxth	r3, r3
 800a330:	0c09      	lsrs	r1, r1, #16
 800a332:	18fb      	adds	r3, r7, r3
 800a334:	185b      	adds	r3, r3, r1
 800a336:	0c19      	lsrs	r1, r3, #16
 800a338:	9103      	str	r1, [sp, #12]
 800a33a:	9902      	ldr	r1, [sp, #8]
 800a33c:	3004      	adds	r0, #4
 800a33e:	42b1      	cmp	r1, r6
 800a340:	d8e5      	bhi.n	800a30e <__multiply+0x106>
 800a342:	9905      	ldr	r1, [sp, #20]
 800a344:	5053      	str	r3, [r2, r1]
 800a346:	3504      	adds	r5, #4
 800a348:	3204      	adds	r2, #4
 800a34a:	e7a0      	b.n	800a28e <__multiply+0x86>
 800a34c:	9b00      	ldr	r3, [sp, #0]
 800a34e:	3b01      	subs	r3, #1
 800a350:	9300      	str	r3, [sp, #0]
 800a352:	e79f      	b.n	800a294 <__multiply+0x8c>
 800a354:	0800b555 	.word	0x0800b555
 800a358:	0800b566 	.word	0x0800b566

0800a35c <__pow5mult>:
 800a35c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a35e:	2303      	movs	r3, #3
 800a360:	0015      	movs	r5, r2
 800a362:	0007      	movs	r7, r0
 800a364:	000e      	movs	r6, r1
 800a366:	401a      	ands	r2, r3
 800a368:	421d      	tst	r5, r3
 800a36a:	d008      	beq.n	800a37e <__pow5mult+0x22>
 800a36c:	4925      	ldr	r1, [pc, #148]	@ (800a404 <__pow5mult+0xa8>)
 800a36e:	3a01      	subs	r2, #1
 800a370:	0092      	lsls	r2, r2, #2
 800a372:	5852      	ldr	r2, [r2, r1]
 800a374:	2300      	movs	r3, #0
 800a376:	0031      	movs	r1, r6
 800a378:	f7ff fe9a 	bl	800a0b0 <__multadd>
 800a37c:	0006      	movs	r6, r0
 800a37e:	10ad      	asrs	r5, r5, #2
 800a380:	d03d      	beq.n	800a3fe <__pow5mult+0xa2>
 800a382:	69fc      	ldr	r4, [r7, #28]
 800a384:	2c00      	cmp	r4, #0
 800a386:	d10f      	bne.n	800a3a8 <__pow5mult+0x4c>
 800a388:	2010      	movs	r0, #16
 800a38a:	f7ff fd6d 	bl	8009e68 <malloc>
 800a38e:	1e02      	subs	r2, r0, #0
 800a390:	61f8      	str	r0, [r7, #28]
 800a392:	d105      	bne.n	800a3a0 <__pow5mult+0x44>
 800a394:	21b4      	movs	r1, #180	@ 0xb4
 800a396:	4b1c      	ldr	r3, [pc, #112]	@ (800a408 <__pow5mult+0xac>)
 800a398:	481c      	ldr	r0, [pc, #112]	@ (800a40c <__pow5mult+0xb0>)
 800a39a:	31ff      	adds	r1, #255	@ 0xff
 800a39c:	f000 fc5e 	bl	800ac5c <__assert_func>
 800a3a0:	6044      	str	r4, [r0, #4]
 800a3a2:	6084      	str	r4, [r0, #8]
 800a3a4:	6004      	str	r4, [r0, #0]
 800a3a6:	60c4      	str	r4, [r0, #12]
 800a3a8:	69fb      	ldr	r3, [r7, #28]
 800a3aa:	689c      	ldr	r4, [r3, #8]
 800a3ac:	9301      	str	r3, [sp, #4]
 800a3ae:	2c00      	cmp	r4, #0
 800a3b0:	d108      	bne.n	800a3c4 <__pow5mult+0x68>
 800a3b2:	0038      	movs	r0, r7
 800a3b4:	4916      	ldr	r1, [pc, #88]	@ (800a410 <__pow5mult+0xb4>)
 800a3b6:	f7ff ff0f 	bl	800a1d8 <__i2b>
 800a3ba:	9b01      	ldr	r3, [sp, #4]
 800a3bc:	0004      	movs	r4, r0
 800a3be:	6098      	str	r0, [r3, #8]
 800a3c0:	2300      	movs	r3, #0
 800a3c2:	6003      	str	r3, [r0, #0]
 800a3c4:	2301      	movs	r3, #1
 800a3c6:	421d      	tst	r5, r3
 800a3c8:	d00a      	beq.n	800a3e0 <__pow5mult+0x84>
 800a3ca:	0031      	movs	r1, r6
 800a3cc:	0022      	movs	r2, r4
 800a3ce:	0038      	movs	r0, r7
 800a3d0:	f7ff ff1a 	bl	800a208 <__multiply>
 800a3d4:	0031      	movs	r1, r6
 800a3d6:	9001      	str	r0, [sp, #4]
 800a3d8:	0038      	movs	r0, r7
 800a3da:	f7ff fe45 	bl	800a068 <_Bfree>
 800a3de:	9e01      	ldr	r6, [sp, #4]
 800a3e0:	106d      	asrs	r5, r5, #1
 800a3e2:	d00c      	beq.n	800a3fe <__pow5mult+0xa2>
 800a3e4:	6820      	ldr	r0, [r4, #0]
 800a3e6:	2800      	cmp	r0, #0
 800a3e8:	d107      	bne.n	800a3fa <__pow5mult+0x9e>
 800a3ea:	0022      	movs	r2, r4
 800a3ec:	0021      	movs	r1, r4
 800a3ee:	0038      	movs	r0, r7
 800a3f0:	f7ff ff0a 	bl	800a208 <__multiply>
 800a3f4:	2300      	movs	r3, #0
 800a3f6:	6020      	str	r0, [r4, #0]
 800a3f8:	6003      	str	r3, [r0, #0]
 800a3fa:	0004      	movs	r4, r0
 800a3fc:	e7e2      	b.n	800a3c4 <__pow5mult+0x68>
 800a3fe:	0030      	movs	r0, r6
 800a400:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a402:	46c0      	nop			@ (mov r8, r8)
 800a404:	0800b618 	.word	0x0800b618
 800a408:	0800b4e6 	.word	0x0800b4e6
 800a40c:	0800b566 	.word	0x0800b566
 800a410:	00000271 	.word	0x00000271

0800a414 <__lshift>:
 800a414:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a416:	000c      	movs	r4, r1
 800a418:	0016      	movs	r6, r2
 800a41a:	6923      	ldr	r3, [r4, #16]
 800a41c:	1157      	asrs	r7, r2, #5
 800a41e:	b085      	sub	sp, #20
 800a420:	18fb      	adds	r3, r7, r3
 800a422:	9301      	str	r3, [sp, #4]
 800a424:	3301      	adds	r3, #1
 800a426:	9300      	str	r3, [sp, #0]
 800a428:	6849      	ldr	r1, [r1, #4]
 800a42a:	68a3      	ldr	r3, [r4, #8]
 800a42c:	9002      	str	r0, [sp, #8]
 800a42e:	9a00      	ldr	r2, [sp, #0]
 800a430:	4293      	cmp	r3, r2
 800a432:	db10      	blt.n	800a456 <__lshift+0x42>
 800a434:	9802      	ldr	r0, [sp, #8]
 800a436:	f7ff fdd3 	bl	8009fe0 <_Balloc>
 800a43a:	2300      	movs	r3, #0
 800a43c:	0001      	movs	r1, r0
 800a43e:	0005      	movs	r5, r0
 800a440:	001a      	movs	r2, r3
 800a442:	3114      	adds	r1, #20
 800a444:	4298      	cmp	r0, r3
 800a446:	d10c      	bne.n	800a462 <__lshift+0x4e>
 800a448:	21ef      	movs	r1, #239	@ 0xef
 800a44a:	002a      	movs	r2, r5
 800a44c:	4b25      	ldr	r3, [pc, #148]	@ (800a4e4 <__lshift+0xd0>)
 800a44e:	4826      	ldr	r0, [pc, #152]	@ (800a4e8 <__lshift+0xd4>)
 800a450:	0049      	lsls	r1, r1, #1
 800a452:	f000 fc03 	bl	800ac5c <__assert_func>
 800a456:	3101      	adds	r1, #1
 800a458:	005b      	lsls	r3, r3, #1
 800a45a:	e7e8      	b.n	800a42e <__lshift+0x1a>
 800a45c:	0098      	lsls	r0, r3, #2
 800a45e:	500a      	str	r2, [r1, r0]
 800a460:	3301      	adds	r3, #1
 800a462:	42bb      	cmp	r3, r7
 800a464:	dbfa      	blt.n	800a45c <__lshift+0x48>
 800a466:	43fb      	mvns	r3, r7
 800a468:	17db      	asrs	r3, r3, #31
 800a46a:	401f      	ands	r7, r3
 800a46c:	00bf      	lsls	r7, r7, #2
 800a46e:	0023      	movs	r3, r4
 800a470:	201f      	movs	r0, #31
 800a472:	19c9      	adds	r1, r1, r7
 800a474:	0037      	movs	r7, r6
 800a476:	6922      	ldr	r2, [r4, #16]
 800a478:	3314      	adds	r3, #20
 800a47a:	0092      	lsls	r2, r2, #2
 800a47c:	189a      	adds	r2, r3, r2
 800a47e:	4007      	ands	r7, r0
 800a480:	4206      	tst	r6, r0
 800a482:	d029      	beq.n	800a4d8 <__lshift+0xc4>
 800a484:	3001      	adds	r0, #1
 800a486:	1bc0      	subs	r0, r0, r7
 800a488:	9003      	str	r0, [sp, #12]
 800a48a:	468c      	mov	ip, r1
 800a48c:	2000      	movs	r0, #0
 800a48e:	681e      	ldr	r6, [r3, #0]
 800a490:	40be      	lsls	r6, r7
 800a492:	4306      	orrs	r6, r0
 800a494:	4660      	mov	r0, ip
 800a496:	c040      	stmia	r0!, {r6}
 800a498:	4684      	mov	ip, r0
 800a49a:	9e03      	ldr	r6, [sp, #12]
 800a49c:	cb01      	ldmia	r3!, {r0}
 800a49e:	40f0      	lsrs	r0, r6
 800a4a0:	429a      	cmp	r2, r3
 800a4a2:	d8f4      	bhi.n	800a48e <__lshift+0x7a>
 800a4a4:	0026      	movs	r6, r4
 800a4a6:	3615      	adds	r6, #21
 800a4a8:	2304      	movs	r3, #4
 800a4aa:	42b2      	cmp	r2, r6
 800a4ac:	d304      	bcc.n	800a4b8 <__lshift+0xa4>
 800a4ae:	1b13      	subs	r3, r2, r4
 800a4b0:	3b15      	subs	r3, #21
 800a4b2:	089b      	lsrs	r3, r3, #2
 800a4b4:	3301      	adds	r3, #1
 800a4b6:	009b      	lsls	r3, r3, #2
 800a4b8:	50c8      	str	r0, [r1, r3]
 800a4ba:	2800      	cmp	r0, #0
 800a4bc:	d002      	beq.n	800a4c4 <__lshift+0xb0>
 800a4be:	9b01      	ldr	r3, [sp, #4]
 800a4c0:	3302      	adds	r3, #2
 800a4c2:	9300      	str	r3, [sp, #0]
 800a4c4:	9b00      	ldr	r3, [sp, #0]
 800a4c6:	9802      	ldr	r0, [sp, #8]
 800a4c8:	3b01      	subs	r3, #1
 800a4ca:	0021      	movs	r1, r4
 800a4cc:	612b      	str	r3, [r5, #16]
 800a4ce:	f7ff fdcb 	bl	800a068 <_Bfree>
 800a4d2:	0028      	movs	r0, r5
 800a4d4:	b005      	add	sp, #20
 800a4d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a4d8:	cb01      	ldmia	r3!, {r0}
 800a4da:	c101      	stmia	r1!, {r0}
 800a4dc:	429a      	cmp	r2, r3
 800a4de:	d8fb      	bhi.n	800a4d8 <__lshift+0xc4>
 800a4e0:	e7f0      	b.n	800a4c4 <__lshift+0xb0>
 800a4e2:	46c0      	nop			@ (mov r8, r8)
 800a4e4:	0800b555 	.word	0x0800b555
 800a4e8:	0800b566 	.word	0x0800b566

0800a4ec <__mcmp>:
 800a4ec:	b530      	push	{r4, r5, lr}
 800a4ee:	690b      	ldr	r3, [r1, #16]
 800a4f0:	6904      	ldr	r4, [r0, #16]
 800a4f2:	0002      	movs	r2, r0
 800a4f4:	1ae0      	subs	r0, r4, r3
 800a4f6:	429c      	cmp	r4, r3
 800a4f8:	d10f      	bne.n	800a51a <__mcmp+0x2e>
 800a4fa:	3214      	adds	r2, #20
 800a4fc:	009b      	lsls	r3, r3, #2
 800a4fe:	3114      	adds	r1, #20
 800a500:	0014      	movs	r4, r2
 800a502:	18c9      	adds	r1, r1, r3
 800a504:	18d2      	adds	r2, r2, r3
 800a506:	3a04      	subs	r2, #4
 800a508:	3904      	subs	r1, #4
 800a50a:	6815      	ldr	r5, [r2, #0]
 800a50c:	680b      	ldr	r3, [r1, #0]
 800a50e:	429d      	cmp	r5, r3
 800a510:	d004      	beq.n	800a51c <__mcmp+0x30>
 800a512:	2001      	movs	r0, #1
 800a514:	429d      	cmp	r5, r3
 800a516:	d200      	bcs.n	800a51a <__mcmp+0x2e>
 800a518:	3802      	subs	r0, #2
 800a51a:	bd30      	pop	{r4, r5, pc}
 800a51c:	4294      	cmp	r4, r2
 800a51e:	d3f2      	bcc.n	800a506 <__mcmp+0x1a>
 800a520:	e7fb      	b.n	800a51a <__mcmp+0x2e>
	...

0800a524 <__mdiff>:
 800a524:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a526:	000c      	movs	r4, r1
 800a528:	b087      	sub	sp, #28
 800a52a:	9000      	str	r0, [sp, #0]
 800a52c:	0011      	movs	r1, r2
 800a52e:	0020      	movs	r0, r4
 800a530:	0017      	movs	r7, r2
 800a532:	f7ff ffdb 	bl	800a4ec <__mcmp>
 800a536:	1e05      	subs	r5, r0, #0
 800a538:	d110      	bne.n	800a55c <__mdiff+0x38>
 800a53a:	0001      	movs	r1, r0
 800a53c:	9800      	ldr	r0, [sp, #0]
 800a53e:	f7ff fd4f 	bl	8009fe0 <_Balloc>
 800a542:	1e02      	subs	r2, r0, #0
 800a544:	d104      	bne.n	800a550 <__mdiff+0x2c>
 800a546:	4b40      	ldr	r3, [pc, #256]	@ (800a648 <__mdiff+0x124>)
 800a548:	4840      	ldr	r0, [pc, #256]	@ (800a64c <__mdiff+0x128>)
 800a54a:	4941      	ldr	r1, [pc, #260]	@ (800a650 <__mdiff+0x12c>)
 800a54c:	f000 fb86 	bl	800ac5c <__assert_func>
 800a550:	2301      	movs	r3, #1
 800a552:	6145      	str	r5, [r0, #20]
 800a554:	6103      	str	r3, [r0, #16]
 800a556:	0010      	movs	r0, r2
 800a558:	b007      	add	sp, #28
 800a55a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a55c:	2600      	movs	r6, #0
 800a55e:	42b0      	cmp	r0, r6
 800a560:	da03      	bge.n	800a56a <__mdiff+0x46>
 800a562:	0023      	movs	r3, r4
 800a564:	003c      	movs	r4, r7
 800a566:	001f      	movs	r7, r3
 800a568:	3601      	adds	r6, #1
 800a56a:	6861      	ldr	r1, [r4, #4]
 800a56c:	9800      	ldr	r0, [sp, #0]
 800a56e:	f7ff fd37 	bl	8009fe0 <_Balloc>
 800a572:	1e02      	subs	r2, r0, #0
 800a574:	d103      	bne.n	800a57e <__mdiff+0x5a>
 800a576:	4b34      	ldr	r3, [pc, #208]	@ (800a648 <__mdiff+0x124>)
 800a578:	4834      	ldr	r0, [pc, #208]	@ (800a64c <__mdiff+0x128>)
 800a57a:	4936      	ldr	r1, [pc, #216]	@ (800a654 <__mdiff+0x130>)
 800a57c:	e7e6      	b.n	800a54c <__mdiff+0x28>
 800a57e:	6923      	ldr	r3, [r4, #16]
 800a580:	3414      	adds	r4, #20
 800a582:	9300      	str	r3, [sp, #0]
 800a584:	009b      	lsls	r3, r3, #2
 800a586:	18e3      	adds	r3, r4, r3
 800a588:	0021      	movs	r1, r4
 800a58a:	9401      	str	r4, [sp, #4]
 800a58c:	003c      	movs	r4, r7
 800a58e:	9302      	str	r3, [sp, #8]
 800a590:	693b      	ldr	r3, [r7, #16]
 800a592:	3414      	adds	r4, #20
 800a594:	009b      	lsls	r3, r3, #2
 800a596:	18e3      	adds	r3, r4, r3
 800a598:	9303      	str	r3, [sp, #12]
 800a59a:	0003      	movs	r3, r0
 800a59c:	60c6      	str	r6, [r0, #12]
 800a59e:	468c      	mov	ip, r1
 800a5a0:	2000      	movs	r0, #0
 800a5a2:	3314      	adds	r3, #20
 800a5a4:	9304      	str	r3, [sp, #16]
 800a5a6:	9305      	str	r3, [sp, #20]
 800a5a8:	4663      	mov	r3, ip
 800a5aa:	cb20      	ldmia	r3!, {r5}
 800a5ac:	b2a9      	uxth	r1, r5
 800a5ae:	000e      	movs	r6, r1
 800a5b0:	469c      	mov	ip, r3
 800a5b2:	cc08      	ldmia	r4!, {r3}
 800a5b4:	0c2d      	lsrs	r5, r5, #16
 800a5b6:	b299      	uxth	r1, r3
 800a5b8:	1a71      	subs	r1, r6, r1
 800a5ba:	1809      	adds	r1, r1, r0
 800a5bc:	0c1b      	lsrs	r3, r3, #16
 800a5be:	1408      	asrs	r0, r1, #16
 800a5c0:	1aeb      	subs	r3, r5, r3
 800a5c2:	181b      	adds	r3, r3, r0
 800a5c4:	1418      	asrs	r0, r3, #16
 800a5c6:	b289      	uxth	r1, r1
 800a5c8:	041b      	lsls	r3, r3, #16
 800a5ca:	4319      	orrs	r1, r3
 800a5cc:	9b05      	ldr	r3, [sp, #20]
 800a5ce:	c302      	stmia	r3!, {r1}
 800a5d0:	9305      	str	r3, [sp, #20]
 800a5d2:	9b03      	ldr	r3, [sp, #12]
 800a5d4:	42a3      	cmp	r3, r4
 800a5d6:	d8e7      	bhi.n	800a5a8 <__mdiff+0x84>
 800a5d8:	0039      	movs	r1, r7
 800a5da:	9c03      	ldr	r4, [sp, #12]
 800a5dc:	3115      	adds	r1, #21
 800a5de:	2304      	movs	r3, #4
 800a5e0:	428c      	cmp	r4, r1
 800a5e2:	d304      	bcc.n	800a5ee <__mdiff+0xca>
 800a5e4:	1be3      	subs	r3, r4, r7
 800a5e6:	3b15      	subs	r3, #21
 800a5e8:	089b      	lsrs	r3, r3, #2
 800a5ea:	3301      	adds	r3, #1
 800a5ec:	009b      	lsls	r3, r3, #2
 800a5ee:	9901      	ldr	r1, [sp, #4]
 800a5f0:	18cd      	adds	r5, r1, r3
 800a5f2:	9904      	ldr	r1, [sp, #16]
 800a5f4:	002e      	movs	r6, r5
 800a5f6:	18cb      	adds	r3, r1, r3
 800a5f8:	001f      	movs	r7, r3
 800a5fa:	9902      	ldr	r1, [sp, #8]
 800a5fc:	428e      	cmp	r6, r1
 800a5fe:	d311      	bcc.n	800a624 <__mdiff+0x100>
 800a600:	9c02      	ldr	r4, [sp, #8]
 800a602:	1ee9      	subs	r1, r5, #3
 800a604:	2000      	movs	r0, #0
 800a606:	428c      	cmp	r4, r1
 800a608:	d304      	bcc.n	800a614 <__mdiff+0xf0>
 800a60a:	0021      	movs	r1, r4
 800a60c:	3103      	adds	r1, #3
 800a60e:	1b49      	subs	r1, r1, r5
 800a610:	0889      	lsrs	r1, r1, #2
 800a612:	0088      	lsls	r0, r1, #2
 800a614:	181b      	adds	r3, r3, r0
 800a616:	3b04      	subs	r3, #4
 800a618:	6819      	ldr	r1, [r3, #0]
 800a61a:	2900      	cmp	r1, #0
 800a61c:	d010      	beq.n	800a640 <__mdiff+0x11c>
 800a61e:	9b00      	ldr	r3, [sp, #0]
 800a620:	6113      	str	r3, [r2, #16]
 800a622:	e798      	b.n	800a556 <__mdiff+0x32>
 800a624:	4684      	mov	ip, r0
 800a626:	ce02      	ldmia	r6!, {r1}
 800a628:	b288      	uxth	r0, r1
 800a62a:	4460      	add	r0, ip
 800a62c:	1400      	asrs	r0, r0, #16
 800a62e:	0c0c      	lsrs	r4, r1, #16
 800a630:	1904      	adds	r4, r0, r4
 800a632:	4461      	add	r1, ip
 800a634:	1420      	asrs	r0, r4, #16
 800a636:	b289      	uxth	r1, r1
 800a638:	0424      	lsls	r4, r4, #16
 800a63a:	4321      	orrs	r1, r4
 800a63c:	c702      	stmia	r7!, {r1}
 800a63e:	e7dc      	b.n	800a5fa <__mdiff+0xd6>
 800a640:	9900      	ldr	r1, [sp, #0]
 800a642:	3901      	subs	r1, #1
 800a644:	9100      	str	r1, [sp, #0]
 800a646:	e7e6      	b.n	800a616 <__mdiff+0xf2>
 800a648:	0800b555 	.word	0x0800b555
 800a64c:	0800b566 	.word	0x0800b566
 800a650:	00000237 	.word	0x00000237
 800a654:	00000245 	.word	0x00000245

0800a658 <__d2b>:
 800a658:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a65a:	2101      	movs	r1, #1
 800a65c:	0016      	movs	r6, r2
 800a65e:	001f      	movs	r7, r3
 800a660:	f7ff fcbe 	bl	8009fe0 <_Balloc>
 800a664:	1e04      	subs	r4, r0, #0
 800a666:	d105      	bne.n	800a674 <__d2b+0x1c>
 800a668:	0022      	movs	r2, r4
 800a66a:	4b25      	ldr	r3, [pc, #148]	@ (800a700 <__d2b+0xa8>)
 800a66c:	4825      	ldr	r0, [pc, #148]	@ (800a704 <__d2b+0xac>)
 800a66e:	4926      	ldr	r1, [pc, #152]	@ (800a708 <__d2b+0xb0>)
 800a670:	f000 faf4 	bl	800ac5c <__assert_func>
 800a674:	033b      	lsls	r3, r7, #12
 800a676:	007d      	lsls	r5, r7, #1
 800a678:	0b1b      	lsrs	r3, r3, #12
 800a67a:	0d6d      	lsrs	r5, r5, #21
 800a67c:	d002      	beq.n	800a684 <__d2b+0x2c>
 800a67e:	2280      	movs	r2, #128	@ 0x80
 800a680:	0352      	lsls	r2, r2, #13
 800a682:	4313      	orrs	r3, r2
 800a684:	9301      	str	r3, [sp, #4]
 800a686:	2e00      	cmp	r6, #0
 800a688:	d025      	beq.n	800a6d6 <__d2b+0x7e>
 800a68a:	4668      	mov	r0, sp
 800a68c:	9600      	str	r6, [sp, #0]
 800a68e:	f7ff fd74 	bl	800a17a <__lo0bits>
 800a692:	9b01      	ldr	r3, [sp, #4]
 800a694:	9900      	ldr	r1, [sp, #0]
 800a696:	2800      	cmp	r0, #0
 800a698:	d01b      	beq.n	800a6d2 <__d2b+0x7a>
 800a69a:	2220      	movs	r2, #32
 800a69c:	001e      	movs	r6, r3
 800a69e:	1a12      	subs	r2, r2, r0
 800a6a0:	4096      	lsls	r6, r2
 800a6a2:	0032      	movs	r2, r6
 800a6a4:	40c3      	lsrs	r3, r0
 800a6a6:	430a      	orrs	r2, r1
 800a6a8:	6162      	str	r2, [r4, #20]
 800a6aa:	9301      	str	r3, [sp, #4]
 800a6ac:	9e01      	ldr	r6, [sp, #4]
 800a6ae:	61a6      	str	r6, [r4, #24]
 800a6b0:	1e73      	subs	r3, r6, #1
 800a6b2:	419e      	sbcs	r6, r3
 800a6b4:	3601      	adds	r6, #1
 800a6b6:	6126      	str	r6, [r4, #16]
 800a6b8:	2d00      	cmp	r5, #0
 800a6ba:	d014      	beq.n	800a6e6 <__d2b+0x8e>
 800a6bc:	2635      	movs	r6, #53	@ 0x35
 800a6be:	4b13      	ldr	r3, [pc, #76]	@ (800a70c <__d2b+0xb4>)
 800a6c0:	18ed      	adds	r5, r5, r3
 800a6c2:	9b08      	ldr	r3, [sp, #32]
 800a6c4:	182d      	adds	r5, r5, r0
 800a6c6:	601d      	str	r5, [r3, #0]
 800a6c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6ca:	1a36      	subs	r6, r6, r0
 800a6cc:	601e      	str	r6, [r3, #0]
 800a6ce:	0020      	movs	r0, r4
 800a6d0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a6d2:	6161      	str	r1, [r4, #20]
 800a6d4:	e7ea      	b.n	800a6ac <__d2b+0x54>
 800a6d6:	a801      	add	r0, sp, #4
 800a6d8:	f7ff fd4f 	bl	800a17a <__lo0bits>
 800a6dc:	9b01      	ldr	r3, [sp, #4]
 800a6de:	2601      	movs	r6, #1
 800a6e0:	6163      	str	r3, [r4, #20]
 800a6e2:	3020      	adds	r0, #32
 800a6e4:	e7e7      	b.n	800a6b6 <__d2b+0x5e>
 800a6e6:	4b0a      	ldr	r3, [pc, #40]	@ (800a710 <__d2b+0xb8>)
 800a6e8:	18c0      	adds	r0, r0, r3
 800a6ea:	9b08      	ldr	r3, [sp, #32]
 800a6ec:	6018      	str	r0, [r3, #0]
 800a6ee:	4b09      	ldr	r3, [pc, #36]	@ (800a714 <__d2b+0xbc>)
 800a6f0:	18f3      	adds	r3, r6, r3
 800a6f2:	009b      	lsls	r3, r3, #2
 800a6f4:	18e3      	adds	r3, r4, r3
 800a6f6:	6958      	ldr	r0, [r3, #20]
 800a6f8:	f7ff fd1e 	bl	800a138 <__hi0bits>
 800a6fc:	0176      	lsls	r6, r6, #5
 800a6fe:	e7e3      	b.n	800a6c8 <__d2b+0x70>
 800a700:	0800b555 	.word	0x0800b555
 800a704:	0800b566 	.word	0x0800b566
 800a708:	0000030f 	.word	0x0000030f
 800a70c:	fffffbcd 	.word	0xfffffbcd
 800a710:	fffffbce 	.word	0xfffffbce
 800a714:	3fffffff 	.word	0x3fffffff

0800a718 <__sfputc_r>:
 800a718:	6893      	ldr	r3, [r2, #8]
 800a71a:	b510      	push	{r4, lr}
 800a71c:	3b01      	subs	r3, #1
 800a71e:	6093      	str	r3, [r2, #8]
 800a720:	2b00      	cmp	r3, #0
 800a722:	da04      	bge.n	800a72e <__sfputc_r+0x16>
 800a724:	6994      	ldr	r4, [r2, #24]
 800a726:	42a3      	cmp	r3, r4
 800a728:	db07      	blt.n	800a73a <__sfputc_r+0x22>
 800a72a:	290a      	cmp	r1, #10
 800a72c:	d005      	beq.n	800a73a <__sfputc_r+0x22>
 800a72e:	6813      	ldr	r3, [r2, #0]
 800a730:	1c58      	adds	r0, r3, #1
 800a732:	6010      	str	r0, [r2, #0]
 800a734:	7019      	strb	r1, [r3, #0]
 800a736:	0008      	movs	r0, r1
 800a738:	bd10      	pop	{r4, pc}
 800a73a:	f7fe fb7f 	bl	8008e3c <__swbuf_r>
 800a73e:	0001      	movs	r1, r0
 800a740:	e7f9      	b.n	800a736 <__sfputc_r+0x1e>

0800a742 <__sfputs_r>:
 800a742:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a744:	0006      	movs	r6, r0
 800a746:	000f      	movs	r7, r1
 800a748:	0014      	movs	r4, r2
 800a74a:	18d5      	adds	r5, r2, r3
 800a74c:	42ac      	cmp	r4, r5
 800a74e:	d101      	bne.n	800a754 <__sfputs_r+0x12>
 800a750:	2000      	movs	r0, #0
 800a752:	e007      	b.n	800a764 <__sfputs_r+0x22>
 800a754:	7821      	ldrb	r1, [r4, #0]
 800a756:	003a      	movs	r2, r7
 800a758:	0030      	movs	r0, r6
 800a75a:	f7ff ffdd 	bl	800a718 <__sfputc_r>
 800a75e:	3401      	adds	r4, #1
 800a760:	1c43      	adds	r3, r0, #1
 800a762:	d1f3      	bne.n	800a74c <__sfputs_r+0xa>
 800a764:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a768 <_vfiprintf_r>:
 800a768:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a76a:	b0a1      	sub	sp, #132	@ 0x84
 800a76c:	000f      	movs	r7, r1
 800a76e:	0015      	movs	r5, r2
 800a770:	001e      	movs	r6, r3
 800a772:	9003      	str	r0, [sp, #12]
 800a774:	2800      	cmp	r0, #0
 800a776:	d004      	beq.n	800a782 <_vfiprintf_r+0x1a>
 800a778:	6a03      	ldr	r3, [r0, #32]
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d101      	bne.n	800a782 <_vfiprintf_r+0x1a>
 800a77e:	f7fe fa6d 	bl	8008c5c <__sinit>
 800a782:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a784:	07db      	lsls	r3, r3, #31
 800a786:	d405      	bmi.n	800a794 <_vfiprintf_r+0x2c>
 800a788:	89bb      	ldrh	r3, [r7, #12]
 800a78a:	059b      	lsls	r3, r3, #22
 800a78c:	d402      	bmi.n	800a794 <_vfiprintf_r+0x2c>
 800a78e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800a790:	f7fe fc9d 	bl	80090ce <__retarget_lock_acquire_recursive>
 800a794:	89bb      	ldrh	r3, [r7, #12]
 800a796:	071b      	lsls	r3, r3, #28
 800a798:	d502      	bpl.n	800a7a0 <_vfiprintf_r+0x38>
 800a79a:	693b      	ldr	r3, [r7, #16]
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d113      	bne.n	800a7c8 <_vfiprintf_r+0x60>
 800a7a0:	0039      	movs	r1, r7
 800a7a2:	9803      	ldr	r0, [sp, #12]
 800a7a4:	f7fe fb8c 	bl	8008ec0 <__swsetup_r>
 800a7a8:	2800      	cmp	r0, #0
 800a7aa:	d00d      	beq.n	800a7c8 <_vfiprintf_r+0x60>
 800a7ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a7ae:	07db      	lsls	r3, r3, #31
 800a7b0:	d503      	bpl.n	800a7ba <_vfiprintf_r+0x52>
 800a7b2:	2001      	movs	r0, #1
 800a7b4:	4240      	negs	r0, r0
 800a7b6:	b021      	add	sp, #132	@ 0x84
 800a7b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a7ba:	89bb      	ldrh	r3, [r7, #12]
 800a7bc:	059b      	lsls	r3, r3, #22
 800a7be:	d4f8      	bmi.n	800a7b2 <_vfiprintf_r+0x4a>
 800a7c0:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800a7c2:	f7fe fc85 	bl	80090d0 <__retarget_lock_release_recursive>
 800a7c6:	e7f4      	b.n	800a7b2 <_vfiprintf_r+0x4a>
 800a7c8:	2300      	movs	r3, #0
 800a7ca:	ac08      	add	r4, sp, #32
 800a7cc:	6163      	str	r3, [r4, #20]
 800a7ce:	3320      	adds	r3, #32
 800a7d0:	7663      	strb	r3, [r4, #25]
 800a7d2:	3310      	adds	r3, #16
 800a7d4:	76a3      	strb	r3, [r4, #26]
 800a7d6:	9607      	str	r6, [sp, #28]
 800a7d8:	002e      	movs	r6, r5
 800a7da:	7833      	ldrb	r3, [r6, #0]
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d001      	beq.n	800a7e4 <_vfiprintf_r+0x7c>
 800a7e0:	2b25      	cmp	r3, #37	@ 0x25
 800a7e2:	d148      	bne.n	800a876 <_vfiprintf_r+0x10e>
 800a7e4:	1b73      	subs	r3, r6, r5
 800a7e6:	9305      	str	r3, [sp, #20]
 800a7e8:	42ae      	cmp	r6, r5
 800a7ea:	d00b      	beq.n	800a804 <_vfiprintf_r+0x9c>
 800a7ec:	002a      	movs	r2, r5
 800a7ee:	0039      	movs	r1, r7
 800a7f0:	9803      	ldr	r0, [sp, #12]
 800a7f2:	f7ff ffa6 	bl	800a742 <__sfputs_r>
 800a7f6:	3001      	adds	r0, #1
 800a7f8:	d100      	bne.n	800a7fc <_vfiprintf_r+0x94>
 800a7fa:	e0ae      	b.n	800a95a <_vfiprintf_r+0x1f2>
 800a7fc:	6963      	ldr	r3, [r4, #20]
 800a7fe:	9a05      	ldr	r2, [sp, #20]
 800a800:	189b      	adds	r3, r3, r2
 800a802:	6163      	str	r3, [r4, #20]
 800a804:	7833      	ldrb	r3, [r6, #0]
 800a806:	2b00      	cmp	r3, #0
 800a808:	d100      	bne.n	800a80c <_vfiprintf_r+0xa4>
 800a80a:	e0a6      	b.n	800a95a <_vfiprintf_r+0x1f2>
 800a80c:	2201      	movs	r2, #1
 800a80e:	2300      	movs	r3, #0
 800a810:	4252      	negs	r2, r2
 800a812:	6062      	str	r2, [r4, #4]
 800a814:	a904      	add	r1, sp, #16
 800a816:	3254      	adds	r2, #84	@ 0x54
 800a818:	1852      	adds	r2, r2, r1
 800a81a:	1c75      	adds	r5, r6, #1
 800a81c:	6023      	str	r3, [r4, #0]
 800a81e:	60e3      	str	r3, [r4, #12]
 800a820:	60a3      	str	r3, [r4, #8]
 800a822:	7013      	strb	r3, [r2, #0]
 800a824:	65a3      	str	r3, [r4, #88]	@ 0x58
 800a826:	4b59      	ldr	r3, [pc, #356]	@ (800a98c <_vfiprintf_r+0x224>)
 800a828:	2205      	movs	r2, #5
 800a82a:	0018      	movs	r0, r3
 800a82c:	7829      	ldrb	r1, [r5, #0]
 800a82e:	9305      	str	r3, [sp, #20]
 800a830:	f7fe fc4f 	bl	80090d2 <memchr>
 800a834:	1c6e      	adds	r6, r5, #1
 800a836:	2800      	cmp	r0, #0
 800a838:	d11f      	bne.n	800a87a <_vfiprintf_r+0x112>
 800a83a:	6822      	ldr	r2, [r4, #0]
 800a83c:	06d3      	lsls	r3, r2, #27
 800a83e:	d504      	bpl.n	800a84a <_vfiprintf_r+0xe2>
 800a840:	2353      	movs	r3, #83	@ 0x53
 800a842:	a904      	add	r1, sp, #16
 800a844:	185b      	adds	r3, r3, r1
 800a846:	2120      	movs	r1, #32
 800a848:	7019      	strb	r1, [r3, #0]
 800a84a:	0713      	lsls	r3, r2, #28
 800a84c:	d504      	bpl.n	800a858 <_vfiprintf_r+0xf0>
 800a84e:	2353      	movs	r3, #83	@ 0x53
 800a850:	a904      	add	r1, sp, #16
 800a852:	185b      	adds	r3, r3, r1
 800a854:	212b      	movs	r1, #43	@ 0x2b
 800a856:	7019      	strb	r1, [r3, #0]
 800a858:	782b      	ldrb	r3, [r5, #0]
 800a85a:	2b2a      	cmp	r3, #42	@ 0x2a
 800a85c:	d016      	beq.n	800a88c <_vfiprintf_r+0x124>
 800a85e:	002e      	movs	r6, r5
 800a860:	2100      	movs	r1, #0
 800a862:	200a      	movs	r0, #10
 800a864:	68e3      	ldr	r3, [r4, #12]
 800a866:	7832      	ldrb	r2, [r6, #0]
 800a868:	1c75      	adds	r5, r6, #1
 800a86a:	3a30      	subs	r2, #48	@ 0x30
 800a86c:	2a09      	cmp	r2, #9
 800a86e:	d950      	bls.n	800a912 <_vfiprintf_r+0x1aa>
 800a870:	2900      	cmp	r1, #0
 800a872:	d111      	bne.n	800a898 <_vfiprintf_r+0x130>
 800a874:	e017      	b.n	800a8a6 <_vfiprintf_r+0x13e>
 800a876:	3601      	adds	r6, #1
 800a878:	e7af      	b.n	800a7da <_vfiprintf_r+0x72>
 800a87a:	9b05      	ldr	r3, [sp, #20]
 800a87c:	6822      	ldr	r2, [r4, #0]
 800a87e:	1ac0      	subs	r0, r0, r3
 800a880:	2301      	movs	r3, #1
 800a882:	4083      	lsls	r3, r0
 800a884:	4313      	orrs	r3, r2
 800a886:	0035      	movs	r5, r6
 800a888:	6023      	str	r3, [r4, #0]
 800a88a:	e7cc      	b.n	800a826 <_vfiprintf_r+0xbe>
 800a88c:	9b07      	ldr	r3, [sp, #28]
 800a88e:	1d19      	adds	r1, r3, #4
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	9107      	str	r1, [sp, #28]
 800a894:	2b00      	cmp	r3, #0
 800a896:	db01      	blt.n	800a89c <_vfiprintf_r+0x134>
 800a898:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a89a:	e004      	b.n	800a8a6 <_vfiprintf_r+0x13e>
 800a89c:	425b      	negs	r3, r3
 800a89e:	60e3      	str	r3, [r4, #12]
 800a8a0:	2302      	movs	r3, #2
 800a8a2:	4313      	orrs	r3, r2
 800a8a4:	6023      	str	r3, [r4, #0]
 800a8a6:	7833      	ldrb	r3, [r6, #0]
 800a8a8:	2b2e      	cmp	r3, #46	@ 0x2e
 800a8aa:	d10c      	bne.n	800a8c6 <_vfiprintf_r+0x15e>
 800a8ac:	7873      	ldrb	r3, [r6, #1]
 800a8ae:	2b2a      	cmp	r3, #42	@ 0x2a
 800a8b0:	d134      	bne.n	800a91c <_vfiprintf_r+0x1b4>
 800a8b2:	9b07      	ldr	r3, [sp, #28]
 800a8b4:	3602      	adds	r6, #2
 800a8b6:	1d1a      	adds	r2, r3, #4
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	9207      	str	r2, [sp, #28]
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	da01      	bge.n	800a8c4 <_vfiprintf_r+0x15c>
 800a8c0:	2301      	movs	r3, #1
 800a8c2:	425b      	negs	r3, r3
 800a8c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a8c6:	4d32      	ldr	r5, [pc, #200]	@ (800a990 <_vfiprintf_r+0x228>)
 800a8c8:	2203      	movs	r2, #3
 800a8ca:	0028      	movs	r0, r5
 800a8cc:	7831      	ldrb	r1, [r6, #0]
 800a8ce:	f7fe fc00 	bl	80090d2 <memchr>
 800a8d2:	2800      	cmp	r0, #0
 800a8d4:	d006      	beq.n	800a8e4 <_vfiprintf_r+0x17c>
 800a8d6:	2340      	movs	r3, #64	@ 0x40
 800a8d8:	1b40      	subs	r0, r0, r5
 800a8da:	4083      	lsls	r3, r0
 800a8dc:	6822      	ldr	r2, [r4, #0]
 800a8de:	3601      	adds	r6, #1
 800a8e0:	4313      	orrs	r3, r2
 800a8e2:	6023      	str	r3, [r4, #0]
 800a8e4:	7831      	ldrb	r1, [r6, #0]
 800a8e6:	2206      	movs	r2, #6
 800a8e8:	482a      	ldr	r0, [pc, #168]	@ (800a994 <_vfiprintf_r+0x22c>)
 800a8ea:	1c75      	adds	r5, r6, #1
 800a8ec:	7621      	strb	r1, [r4, #24]
 800a8ee:	f7fe fbf0 	bl	80090d2 <memchr>
 800a8f2:	2800      	cmp	r0, #0
 800a8f4:	d040      	beq.n	800a978 <_vfiprintf_r+0x210>
 800a8f6:	4b28      	ldr	r3, [pc, #160]	@ (800a998 <_vfiprintf_r+0x230>)
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d122      	bne.n	800a942 <_vfiprintf_r+0x1da>
 800a8fc:	2207      	movs	r2, #7
 800a8fe:	9b07      	ldr	r3, [sp, #28]
 800a900:	3307      	adds	r3, #7
 800a902:	4393      	bics	r3, r2
 800a904:	3308      	adds	r3, #8
 800a906:	9307      	str	r3, [sp, #28]
 800a908:	6963      	ldr	r3, [r4, #20]
 800a90a:	9a04      	ldr	r2, [sp, #16]
 800a90c:	189b      	adds	r3, r3, r2
 800a90e:	6163      	str	r3, [r4, #20]
 800a910:	e762      	b.n	800a7d8 <_vfiprintf_r+0x70>
 800a912:	4343      	muls	r3, r0
 800a914:	002e      	movs	r6, r5
 800a916:	2101      	movs	r1, #1
 800a918:	189b      	adds	r3, r3, r2
 800a91a:	e7a4      	b.n	800a866 <_vfiprintf_r+0xfe>
 800a91c:	2300      	movs	r3, #0
 800a91e:	200a      	movs	r0, #10
 800a920:	0019      	movs	r1, r3
 800a922:	3601      	adds	r6, #1
 800a924:	6063      	str	r3, [r4, #4]
 800a926:	7832      	ldrb	r2, [r6, #0]
 800a928:	1c75      	adds	r5, r6, #1
 800a92a:	3a30      	subs	r2, #48	@ 0x30
 800a92c:	2a09      	cmp	r2, #9
 800a92e:	d903      	bls.n	800a938 <_vfiprintf_r+0x1d0>
 800a930:	2b00      	cmp	r3, #0
 800a932:	d0c8      	beq.n	800a8c6 <_vfiprintf_r+0x15e>
 800a934:	9109      	str	r1, [sp, #36]	@ 0x24
 800a936:	e7c6      	b.n	800a8c6 <_vfiprintf_r+0x15e>
 800a938:	4341      	muls	r1, r0
 800a93a:	002e      	movs	r6, r5
 800a93c:	2301      	movs	r3, #1
 800a93e:	1889      	adds	r1, r1, r2
 800a940:	e7f1      	b.n	800a926 <_vfiprintf_r+0x1be>
 800a942:	aa07      	add	r2, sp, #28
 800a944:	9200      	str	r2, [sp, #0]
 800a946:	0021      	movs	r1, r4
 800a948:	003a      	movs	r2, r7
 800a94a:	4b14      	ldr	r3, [pc, #80]	@ (800a99c <_vfiprintf_r+0x234>)
 800a94c:	9803      	ldr	r0, [sp, #12]
 800a94e:	f7fd fd3b 	bl	80083c8 <_printf_float>
 800a952:	9004      	str	r0, [sp, #16]
 800a954:	9b04      	ldr	r3, [sp, #16]
 800a956:	3301      	adds	r3, #1
 800a958:	d1d6      	bne.n	800a908 <_vfiprintf_r+0x1a0>
 800a95a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a95c:	07db      	lsls	r3, r3, #31
 800a95e:	d405      	bmi.n	800a96c <_vfiprintf_r+0x204>
 800a960:	89bb      	ldrh	r3, [r7, #12]
 800a962:	059b      	lsls	r3, r3, #22
 800a964:	d402      	bmi.n	800a96c <_vfiprintf_r+0x204>
 800a966:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800a968:	f7fe fbb2 	bl	80090d0 <__retarget_lock_release_recursive>
 800a96c:	89bb      	ldrh	r3, [r7, #12]
 800a96e:	065b      	lsls	r3, r3, #25
 800a970:	d500      	bpl.n	800a974 <_vfiprintf_r+0x20c>
 800a972:	e71e      	b.n	800a7b2 <_vfiprintf_r+0x4a>
 800a974:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800a976:	e71e      	b.n	800a7b6 <_vfiprintf_r+0x4e>
 800a978:	aa07      	add	r2, sp, #28
 800a97a:	9200      	str	r2, [sp, #0]
 800a97c:	0021      	movs	r1, r4
 800a97e:	003a      	movs	r2, r7
 800a980:	4b06      	ldr	r3, [pc, #24]	@ (800a99c <_vfiprintf_r+0x234>)
 800a982:	9803      	ldr	r0, [sp, #12]
 800a984:	f7fd ffce 	bl	8008924 <_printf_i>
 800a988:	e7e3      	b.n	800a952 <_vfiprintf_r+0x1ea>
 800a98a:	46c0      	nop			@ (mov r8, r8)
 800a98c:	0800b5bf 	.word	0x0800b5bf
 800a990:	0800b5c5 	.word	0x0800b5c5
 800a994:	0800b5c9 	.word	0x0800b5c9
 800a998:	080083c9 	.word	0x080083c9
 800a99c:	0800a743 	.word	0x0800a743

0800a9a0 <__sflush_r>:
 800a9a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a9a2:	220c      	movs	r2, #12
 800a9a4:	5e8b      	ldrsh	r3, [r1, r2]
 800a9a6:	0005      	movs	r5, r0
 800a9a8:	000c      	movs	r4, r1
 800a9aa:	071a      	lsls	r2, r3, #28
 800a9ac:	d456      	bmi.n	800aa5c <__sflush_r+0xbc>
 800a9ae:	684a      	ldr	r2, [r1, #4]
 800a9b0:	2a00      	cmp	r2, #0
 800a9b2:	dc02      	bgt.n	800a9ba <__sflush_r+0x1a>
 800a9b4:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800a9b6:	2a00      	cmp	r2, #0
 800a9b8:	dd4e      	ble.n	800aa58 <__sflush_r+0xb8>
 800a9ba:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800a9bc:	2f00      	cmp	r7, #0
 800a9be:	d04b      	beq.n	800aa58 <__sflush_r+0xb8>
 800a9c0:	2200      	movs	r2, #0
 800a9c2:	2080      	movs	r0, #128	@ 0x80
 800a9c4:	682e      	ldr	r6, [r5, #0]
 800a9c6:	602a      	str	r2, [r5, #0]
 800a9c8:	001a      	movs	r2, r3
 800a9ca:	0140      	lsls	r0, r0, #5
 800a9cc:	6a21      	ldr	r1, [r4, #32]
 800a9ce:	4002      	ands	r2, r0
 800a9d0:	4203      	tst	r3, r0
 800a9d2:	d033      	beq.n	800aa3c <__sflush_r+0x9c>
 800a9d4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a9d6:	89a3      	ldrh	r3, [r4, #12]
 800a9d8:	075b      	lsls	r3, r3, #29
 800a9da:	d506      	bpl.n	800a9ea <__sflush_r+0x4a>
 800a9dc:	6863      	ldr	r3, [r4, #4]
 800a9de:	1ad2      	subs	r2, r2, r3
 800a9e0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d001      	beq.n	800a9ea <__sflush_r+0x4a>
 800a9e6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a9e8:	1ad2      	subs	r2, r2, r3
 800a9ea:	2300      	movs	r3, #0
 800a9ec:	0028      	movs	r0, r5
 800a9ee:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800a9f0:	6a21      	ldr	r1, [r4, #32]
 800a9f2:	47b8      	blx	r7
 800a9f4:	89a2      	ldrh	r2, [r4, #12]
 800a9f6:	1c43      	adds	r3, r0, #1
 800a9f8:	d106      	bne.n	800aa08 <__sflush_r+0x68>
 800a9fa:	6829      	ldr	r1, [r5, #0]
 800a9fc:	291d      	cmp	r1, #29
 800a9fe:	d846      	bhi.n	800aa8e <__sflush_r+0xee>
 800aa00:	4b29      	ldr	r3, [pc, #164]	@ (800aaa8 <__sflush_r+0x108>)
 800aa02:	40cb      	lsrs	r3, r1
 800aa04:	07db      	lsls	r3, r3, #31
 800aa06:	d542      	bpl.n	800aa8e <__sflush_r+0xee>
 800aa08:	2300      	movs	r3, #0
 800aa0a:	6063      	str	r3, [r4, #4]
 800aa0c:	6923      	ldr	r3, [r4, #16]
 800aa0e:	6023      	str	r3, [r4, #0]
 800aa10:	04d2      	lsls	r2, r2, #19
 800aa12:	d505      	bpl.n	800aa20 <__sflush_r+0x80>
 800aa14:	1c43      	adds	r3, r0, #1
 800aa16:	d102      	bne.n	800aa1e <__sflush_r+0x7e>
 800aa18:	682b      	ldr	r3, [r5, #0]
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d100      	bne.n	800aa20 <__sflush_r+0x80>
 800aa1e:	6560      	str	r0, [r4, #84]	@ 0x54
 800aa20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aa22:	602e      	str	r6, [r5, #0]
 800aa24:	2900      	cmp	r1, #0
 800aa26:	d017      	beq.n	800aa58 <__sflush_r+0xb8>
 800aa28:	0023      	movs	r3, r4
 800aa2a:	3344      	adds	r3, #68	@ 0x44
 800aa2c:	4299      	cmp	r1, r3
 800aa2e:	d002      	beq.n	800aa36 <__sflush_r+0x96>
 800aa30:	0028      	movs	r0, r5
 800aa32:	f7ff f9cf 	bl	8009dd4 <_free_r>
 800aa36:	2300      	movs	r3, #0
 800aa38:	6363      	str	r3, [r4, #52]	@ 0x34
 800aa3a:	e00d      	b.n	800aa58 <__sflush_r+0xb8>
 800aa3c:	2301      	movs	r3, #1
 800aa3e:	0028      	movs	r0, r5
 800aa40:	47b8      	blx	r7
 800aa42:	0002      	movs	r2, r0
 800aa44:	1c43      	adds	r3, r0, #1
 800aa46:	d1c6      	bne.n	800a9d6 <__sflush_r+0x36>
 800aa48:	682b      	ldr	r3, [r5, #0]
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d0c3      	beq.n	800a9d6 <__sflush_r+0x36>
 800aa4e:	2b1d      	cmp	r3, #29
 800aa50:	d001      	beq.n	800aa56 <__sflush_r+0xb6>
 800aa52:	2b16      	cmp	r3, #22
 800aa54:	d11a      	bne.n	800aa8c <__sflush_r+0xec>
 800aa56:	602e      	str	r6, [r5, #0]
 800aa58:	2000      	movs	r0, #0
 800aa5a:	e01e      	b.n	800aa9a <__sflush_r+0xfa>
 800aa5c:	690e      	ldr	r6, [r1, #16]
 800aa5e:	2e00      	cmp	r6, #0
 800aa60:	d0fa      	beq.n	800aa58 <__sflush_r+0xb8>
 800aa62:	680f      	ldr	r7, [r1, #0]
 800aa64:	600e      	str	r6, [r1, #0]
 800aa66:	1bba      	subs	r2, r7, r6
 800aa68:	9201      	str	r2, [sp, #4]
 800aa6a:	2200      	movs	r2, #0
 800aa6c:	079b      	lsls	r3, r3, #30
 800aa6e:	d100      	bne.n	800aa72 <__sflush_r+0xd2>
 800aa70:	694a      	ldr	r2, [r1, #20]
 800aa72:	60a2      	str	r2, [r4, #8]
 800aa74:	9b01      	ldr	r3, [sp, #4]
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	ddee      	ble.n	800aa58 <__sflush_r+0xb8>
 800aa7a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800aa7c:	0032      	movs	r2, r6
 800aa7e:	001f      	movs	r7, r3
 800aa80:	0028      	movs	r0, r5
 800aa82:	9b01      	ldr	r3, [sp, #4]
 800aa84:	6a21      	ldr	r1, [r4, #32]
 800aa86:	47b8      	blx	r7
 800aa88:	2800      	cmp	r0, #0
 800aa8a:	dc07      	bgt.n	800aa9c <__sflush_r+0xfc>
 800aa8c:	89a2      	ldrh	r2, [r4, #12]
 800aa8e:	2340      	movs	r3, #64	@ 0x40
 800aa90:	2001      	movs	r0, #1
 800aa92:	4313      	orrs	r3, r2
 800aa94:	b21b      	sxth	r3, r3
 800aa96:	81a3      	strh	r3, [r4, #12]
 800aa98:	4240      	negs	r0, r0
 800aa9a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800aa9c:	9b01      	ldr	r3, [sp, #4]
 800aa9e:	1836      	adds	r6, r6, r0
 800aaa0:	1a1b      	subs	r3, r3, r0
 800aaa2:	9301      	str	r3, [sp, #4]
 800aaa4:	e7e6      	b.n	800aa74 <__sflush_r+0xd4>
 800aaa6:	46c0      	nop			@ (mov r8, r8)
 800aaa8:	20400001 	.word	0x20400001

0800aaac <_fflush_r>:
 800aaac:	690b      	ldr	r3, [r1, #16]
 800aaae:	b570      	push	{r4, r5, r6, lr}
 800aab0:	0005      	movs	r5, r0
 800aab2:	000c      	movs	r4, r1
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d102      	bne.n	800aabe <_fflush_r+0x12>
 800aab8:	2500      	movs	r5, #0
 800aaba:	0028      	movs	r0, r5
 800aabc:	bd70      	pop	{r4, r5, r6, pc}
 800aabe:	2800      	cmp	r0, #0
 800aac0:	d004      	beq.n	800aacc <_fflush_r+0x20>
 800aac2:	6a03      	ldr	r3, [r0, #32]
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d101      	bne.n	800aacc <_fflush_r+0x20>
 800aac8:	f7fe f8c8 	bl	8008c5c <__sinit>
 800aacc:	220c      	movs	r2, #12
 800aace:	5ea3      	ldrsh	r3, [r4, r2]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d0f1      	beq.n	800aab8 <_fflush_r+0xc>
 800aad4:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800aad6:	07d2      	lsls	r2, r2, #31
 800aad8:	d404      	bmi.n	800aae4 <_fflush_r+0x38>
 800aada:	059b      	lsls	r3, r3, #22
 800aadc:	d402      	bmi.n	800aae4 <_fflush_r+0x38>
 800aade:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aae0:	f7fe faf5 	bl	80090ce <__retarget_lock_acquire_recursive>
 800aae4:	0028      	movs	r0, r5
 800aae6:	0021      	movs	r1, r4
 800aae8:	f7ff ff5a 	bl	800a9a0 <__sflush_r>
 800aaec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aaee:	0005      	movs	r5, r0
 800aaf0:	07db      	lsls	r3, r3, #31
 800aaf2:	d4e2      	bmi.n	800aaba <_fflush_r+0xe>
 800aaf4:	89a3      	ldrh	r3, [r4, #12]
 800aaf6:	059b      	lsls	r3, r3, #22
 800aaf8:	d4df      	bmi.n	800aaba <_fflush_r+0xe>
 800aafa:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aafc:	f7fe fae8 	bl	80090d0 <__retarget_lock_release_recursive>
 800ab00:	e7db      	b.n	800aaba <_fflush_r+0xe>
	...

0800ab04 <__swhatbuf_r>:
 800ab04:	b570      	push	{r4, r5, r6, lr}
 800ab06:	000e      	movs	r6, r1
 800ab08:	001d      	movs	r5, r3
 800ab0a:	230e      	movs	r3, #14
 800ab0c:	5ec9      	ldrsh	r1, [r1, r3]
 800ab0e:	0014      	movs	r4, r2
 800ab10:	b096      	sub	sp, #88	@ 0x58
 800ab12:	2900      	cmp	r1, #0
 800ab14:	da0c      	bge.n	800ab30 <__swhatbuf_r+0x2c>
 800ab16:	89b2      	ldrh	r2, [r6, #12]
 800ab18:	2380      	movs	r3, #128	@ 0x80
 800ab1a:	0011      	movs	r1, r2
 800ab1c:	4019      	ands	r1, r3
 800ab1e:	421a      	tst	r2, r3
 800ab20:	d114      	bne.n	800ab4c <__swhatbuf_r+0x48>
 800ab22:	2380      	movs	r3, #128	@ 0x80
 800ab24:	00db      	lsls	r3, r3, #3
 800ab26:	2000      	movs	r0, #0
 800ab28:	6029      	str	r1, [r5, #0]
 800ab2a:	6023      	str	r3, [r4, #0]
 800ab2c:	b016      	add	sp, #88	@ 0x58
 800ab2e:	bd70      	pop	{r4, r5, r6, pc}
 800ab30:	466a      	mov	r2, sp
 800ab32:	f000 f853 	bl	800abdc <_fstat_r>
 800ab36:	2800      	cmp	r0, #0
 800ab38:	dbed      	blt.n	800ab16 <__swhatbuf_r+0x12>
 800ab3a:	23f0      	movs	r3, #240	@ 0xf0
 800ab3c:	9901      	ldr	r1, [sp, #4]
 800ab3e:	021b      	lsls	r3, r3, #8
 800ab40:	4019      	ands	r1, r3
 800ab42:	4b04      	ldr	r3, [pc, #16]	@ (800ab54 <__swhatbuf_r+0x50>)
 800ab44:	18c9      	adds	r1, r1, r3
 800ab46:	424b      	negs	r3, r1
 800ab48:	4159      	adcs	r1, r3
 800ab4a:	e7ea      	b.n	800ab22 <__swhatbuf_r+0x1e>
 800ab4c:	2100      	movs	r1, #0
 800ab4e:	2340      	movs	r3, #64	@ 0x40
 800ab50:	e7e9      	b.n	800ab26 <__swhatbuf_r+0x22>
 800ab52:	46c0      	nop			@ (mov r8, r8)
 800ab54:	ffffe000 	.word	0xffffe000

0800ab58 <__smakebuf_r>:
 800ab58:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ab5a:	2602      	movs	r6, #2
 800ab5c:	898b      	ldrh	r3, [r1, #12]
 800ab5e:	0005      	movs	r5, r0
 800ab60:	000c      	movs	r4, r1
 800ab62:	b085      	sub	sp, #20
 800ab64:	4233      	tst	r3, r6
 800ab66:	d007      	beq.n	800ab78 <__smakebuf_r+0x20>
 800ab68:	0023      	movs	r3, r4
 800ab6a:	3347      	adds	r3, #71	@ 0x47
 800ab6c:	6023      	str	r3, [r4, #0]
 800ab6e:	6123      	str	r3, [r4, #16]
 800ab70:	2301      	movs	r3, #1
 800ab72:	6163      	str	r3, [r4, #20]
 800ab74:	b005      	add	sp, #20
 800ab76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab78:	ab03      	add	r3, sp, #12
 800ab7a:	aa02      	add	r2, sp, #8
 800ab7c:	f7ff ffc2 	bl	800ab04 <__swhatbuf_r>
 800ab80:	9f02      	ldr	r7, [sp, #8]
 800ab82:	9001      	str	r0, [sp, #4]
 800ab84:	0039      	movs	r1, r7
 800ab86:	0028      	movs	r0, r5
 800ab88:	f7ff f99a 	bl	8009ec0 <_malloc_r>
 800ab8c:	2800      	cmp	r0, #0
 800ab8e:	d108      	bne.n	800aba2 <__smakebuf_r+0x4a>
 800ab90:	220c      	movs	r2, #12
 800ab92:	5ea3      	ldrsh	r3, [r4, r2]
 800ab94:	059a      	lsls	r2, r3, #22
 800ab96:	d4ed      	bmi.n	800ab74 <__smakebuf_r+0x1c>
 800ab98:	2203      	movs	r2, #3
 800ab9a:	4393      	bics	r3, r2
 800ab9c:	431e      	orrs	r6, r3
 800ab9e:	81a6      	strh	r6, [r4, #12]
 800aba0:	e7e2      	b.n	800ab68 <__smakebuf_r+0x10>
 800aba2:	2380      	movs	r3, #128	@ 0x80
 800aba4:	89a2      	ldrh	r2, [r4, #12]
 800aba6:	6020      	str	r0, [r4, #0]
 800aba8:	4313      	orrs	r3, r2
 800abaa:	81a3      	strh	r3, [r4, #12]
 800abac:	9b03      	ldr	r3, [sp, #12]
 800abae:	6120      	str	r0, [r4, #16]
 800abb0:	6167      	str	r7, [r4, #20]
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d00c      	beq.n	800abd0 <__smakebuf_r+0x78>
 800abb6:	0028      	movs	r0, r5
 800abb8:	230e      	movs	r3, #14
 800abba:	5ee1      	ldrsh	r1, [r4, r3]
 800abbc:	f000 f820 	bl	800ac00 <_isatty_r>
 800abc0:	2800      	cmp	r0, #0
 800abc2:	d005      	beq.n	800abd0 <__smakebuf_r+0x78>
 800abc4:	2303      	movs	r3, #3
 800abc6:	89a2      	ldrh	r2, [r4, #12]
 800abc8:	439a      	bics	r2, r3
 800abca:	3b02      	subs	r3, #2
 800abcc:	4313      	orrs	r3, r2
 800abce:	81a3      	strh	r3, [r4, #12]
 800abd0:	89a3      	ldrh	r3, [r4, #12]
 800abd2:	9a01      	ldr	r2, [sp, #4]
 800abd4:	4313      	orrs	r3, r2
 800abd6:	81a3      	strh	r3, [r4, #12]
 800abd8:	e7cc      	b.n	800ab74 <__smakebuf_r+0x1c>
	...

0800abdc <_fstat_r>:
 800abdc:	2300      	movs	r3, #0
 800abde:	b570      	push	{r4, r5, r6, lr}
 800abe0:	4d06      	ldr	r5, [pc, #24]	@ (800abfc <_fstat_r+0x20>)
 800abe2:	0004      	movs	r4, r0
 800abe4:	0008      	movs	r0, r1
 800abe6:	0011      	movs	r1, r2
 800abe8:	602b      	str	r3, [r5, #0]
 800abea:	f7f9 fd51 	bl	8004690 <_fstat>
 800abee:	1c43      	adds	r3, r0, #1
 800abf0:	d103      	bne.n	800abfa <_fstat_r+0x1e>
 800abf2:	682b      	ldr	r3, [r5, #0]
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d000      	beq.n	800abfa <_fstat_r+0x1e>
 800abf8:	6023      	str	r3, [r4, #0]
 800abfa:	bd70      	pop	{r4, r5, r6, pc}
 800abfc:	200005a8 	.word	0x200005a8

0800ac00 <_isatty_r>:
 800ac00:	2300      	movs	r3, #0
 800ac02:	b570      	push	{r4, r5, r6, lr}
 800ac04:	4d06      	ldr	r5, [pc, #24]	@ (800ac20 <_isatty_r+0x20>)
 800ac06:	0004      	movs	r4, r0
 800ac08:	0008      	movs	r0, r1
 800ac0a:	602b      	str	r3, [r5, #0]
 800ac0c:	f7f9 fd4e 	bl	80046ac <_isatty>
 800ac10:	1c43      	adds	r3, r0, #1
 800ac12:	d103      	bne.n	800ac1c <_isatty_r+0x1c>
 800ac14:	682b      	ldr	r3, [r5, #0]
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d000      	beq.n	800ac1c <_isatty_r+0x1c>
 800ac1a:	6023      	str	r3, [r4, #0]
 800ac1c:	bd70      	pop	{r4, r5, r6, pc}
 800ac1e:	46c0      	nop			@ (mov r8, r8)
 800ac20:	200005a8 	.word	0x200005a8

0800ac24 <_sbrk_r>:
 800ac24:	2300      	movs	r3, #0
 800ac26:	b570      	push	{r4, r5, r6, lr}
 800ac28:	4d06      	ldr	r5, [pc, #24]	@ (800ac44 <_sbrk_r+0x20>)
 800ac2a:	0004      	movs	r4, r0
 800ac2c:	0008      	movs	r0, r1
 800ac2e:	602b      	str	r3, [r5, #0]
 800ac30:	f7f9 fd50 	bl	80046d4 <_sbrk>
 800ac34:	1c43      	adds	r3, r0, #1
 800ac36:	d103      	bne.n	800ac40 <_sbrk_r+0x1c>
 800ac38:	682b      	ldr	r3, [r5, #0]
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d000      	beq.n	800ac40 <_sbrk_r+0x1c>
 800ac3e:	6023      	str	r3, [r4, #0]
 800ac40:	bd70      	pop	{r4, r5, r6, pc}
 800ac42:	46c0      	nop			@ (mov r8, r8)
 800ac44:	200005a8 	.word	0x200005a8

0800ac48 <memcpy>:
 800ac48:	2300      	movs	r3, #0
 800ac4a:	b510      	push	{r4, lr}
 800ac4c:	429a      	cmp	r2, r3
 800ac4e:	d100      	bne.n	800ac52 <memcpy+0xa>
 800ac50:	bd10      	pop	{r4, pc}
 800ac52:	5ccc      	ldrb	r4, [r1, r3]
 800ac54:	54c4      	strb	r4, [r0, r3]
 800ac56:	3301      	adds	r3, #1
 800ac58:	e7f8      	b.n	800ac4c <memcpy+0x4>
	...

0800ac5c <__assert_func>:
 800ac5c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800ac5e:	0014      	movs	r4, r2
 800ac60:	001a      	movs	r2, r3
 800ac62:	4b09      	ldr	r3, [pc, #36]	@ (800ac88 <__assert_func+0x2c>)
 800ac64:	0005      	movs	r5, r0
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	000e      	movs	r6, r1
 800ac6a:	68d8      	ldr	r0, [r3, #12]
 800ac6c:	4b07      	ldr	r3, [pc, #28]	@ (800ac8c <__assert_func+0x30>)
 800ac6e:	2c00      	cmp	r4, #0
 800ac70:	d101      	bne.n	800ac76 <__assert_func+0x1a>
 800ac72:	4b07      	ldr	r3, [pc, #28]	@ (800ac90 <__assert_func+0x34>)
 800ac74:	001c      	movs	r4, r3
 800ac76:	4907      	ldr	r1, [pc, #28]	@ (800ac94 <__assert_func+0x38>)
 800ac78:	9301      	str	r3, [sp, #4]
 800ac7a:	9402      	str	r4, [sp, #8]
 800ac7c:	002b      	movs	r3, r5
 800ac7e:	9600      	str	r6, [sp, #0]
 800ac80:	f000 f856 	bl	800ad30 <fiprintf>
 800ac84:	f000 f864 	bl	800ad50 <abort>
 800ac88:	2000001c 	.word	0x2000001c
 800ac8c:	0800b5da 	.word	0x0800b5da
 800ac90:	0800b615 	.word	0x0800b615
 800ac94:	0800b5e7 	.word	0x0800b5e7

0800ac98 <_calloc_r>:
 800ac98:	b570      	push	{r4, r5, r6, lr}
 800ac9a:	0c0b      	lsrs	r3, r1, #16
 800ac9c:	0c15      	lsrs	r5, r2, #16
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d11e      	bne.n	800ace0 <_calloc_r+0x48>
 800aca2:	2d00      	cmp	r5, #0
 800aca4:	d10c      	bne.n	800acc0 <_calloc_r+0x28>
 800aca6:	b289      	uxth	r1, r1
 800aca8:	b294      	uxth	r4, r2
 800acaa:	434c      	muls	r4, r1
 800acac:	0021      	movs	r1, r4
 800acae:	f7ff f907 	bl	8009ec0 <_malloc_r>
 800acb2:	1e05      	subs	r5, r0, #0
 800acb4:	d01b      	beq.n	800acee <_calloc_r+0x56>
 800acb6:	0022      	movs	r2, r4
 800acb8:	2100      	movs	r1, #0
 800acba:	f7fe f971 	bl	8008fa0 <memset>
 800acbe:	e016      	b.n	800acee <_calloc_r+0x56>
 800acc0:	1c2b      	adds	r3, r5, #0
 800acc2:	1c0c      	adds	r4, r1, #0
 800acc4:	b289      	uxth	r1, r1
 800acc6:	b292      	uxth	r2, r2
 800acc8:	434a      	muls	r2, r1
 800acca:	b29b      	uxth	r3, r3
 800accc:	b2a1      	uxth	r1, r4
 800acce:	4359      	muls	r1, r3
 800acd0:	0c14      	lsrs	r4, r2, #16
 800acd2:	190c      	adds	r4, r1, r4
 800acd4:	0c23      	lsrs	r3, r4, #16
 800acd6:	d107      	bne.n	800ace8 <_calloc_r+0x50>
 800acd8:	0424      	lsls	r4, r4, #16
 800acda:	b292      	uxth	r2, r2
 800acdc:	4314      	orrs	r4, r2
 800acde:	e7e5      	b.n	800acac <_calloc_r+0x14>
 800ace0:	2d00      	cmp	r5, #0
 800ace2:	d101      	bne.n	800ace8 <_calloc_r+0x50>
 800ace4:	1c14      	adds	r4, r2, #0
 800ace6:	e7ed      	b.n	800acc4 <_calloc_r+0x2c>
 800ace8:	230c      	movs	r3, #12
 800acea:	2500      	movs	r5, #0
 800acec:	6003      	str	r3, [r0, #0]
 800acee:	0028      	movs	r0, r5
 800acf0:	bd70      	pop	{r4, r5, r6, pc}

0800acf2 <__ascii_mbtowc>:
 800acf2:	b082      	sub	sp, #8
 800acf4:	2900      	cmp	r1, #0
 800acf6:	d100      	bne.n	800acfa <__ascii_mbtowc+0x8>
 800acf8:	a901      	add	r1, sp, #4
 800acfa:	1e10      	subs	r0, r2, #0
 800acfc:	d006      	beq.n	800ad0c <__ascii_mbtowc+0x1a>
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d006      	beq.n	800ad10 <__ascii_mbtowc+0x1e>
 800ad02:	7813      	ldrb	r3, [r2, #0]
 800ad04:	600b      	str	r3, [r1, #0]
 800ad06:	7810      	ldrb	r0, [r2, #0]
 800ad08:	1e43      	subs	r3, r0, #1
 800ad0a:	4198      	sbcs	r0, r3
 800ad0c:	b002      	add	sp, #8
 800ad0e:	4770      	bx	lr
 800ad10:	2002      	movs	r0, #2
 800ad12:	4240      	negs	r0, r0
 800ad14:	e7fa      	b.n	800ad0c <__ascii_mbtowc+0x1a>

0800ad16 <__ascii_wctomb>:
 800ad16:	0003      	movs	r3, r0
 800ad18:	1e08      	subs	r0, r1, #0
 800ad1a:	d005      	beq.n	800ad28 <__ascii_wctomb+0x12>
 800ad1c:	2aff      	cmp	r2, #255	@ 0xff
 800ad1e:	d904      	bls.n	800ad2a <__ascii_wctomb+0x14>
 800ad20:	228a      	movs	r2, #138	@ 0x8a
 800ad22:	2001      	movs	r0, #1
 800ad24:	601a      	str	r2, [r3, #0]
 800ad26:	4240      	negs	r0, r0
 800ad28:	4770      	bx	lr
 800ad2a:	2001      	movs	r0, #1
 800ad2c:	700a      	strb	r2, [r1, #0]
 800ad2e:	e7fb      	b.n	800ad28 <__ascii_wctomb+0x12>

0800ad30 <fiprintf>:
 800ad30:	b40e      	push	{r1, r2, r3}
 800ad32:	b517      	push	{r0, r1, r2, r4, lr}
 800ad34:	4c05      	ldr	r4, [pc, #20]	@ (800ad4c <fiprintf+0x1c>)
 800ad36:	ab05      	add	r3, sp, #20
 800ad38:	cb04      	ldmia	r3!, {r2}
 800ad3a:	0001      	movs	r1, r0
 800ad3c:	6820      	ldr	r0, [r4, #0]
 800ad3e:	9301      	str	r3, [sp, #4]
 800ad40:	f7ff fd12 	bl	800a768 <_vfiprintf_r>
 800ad44:	bc1e      	pop	{r1, r2, r3, r4}
 800ad46:	bc08      	pop	{r3}
 800ad48:	b003      	add	sp, #12
 800ad4a:	4718      	bx	r3
 800ad4c:	2000001c 	.word	0x2000001c

0800ad50 <abort>:
 800ad50:	2006      	movs	r0, #6
 800ad52:	b510      	push	{r4, lr}
 800ad54:	f000 f82c 	bl	800adb0 <raise>
 800ad58:	2001      	movs	r0, #1
 800ad5a:	f7f9 fc49 	bl	80045f0 <_exit>

0800ad5e <_raise_r>:
 800ad5e:	b570      	push	{r4, r5, r6, lr}
 800ad60:	0004      	movs	r4, r0
 800ad62:	000d      	movs	r5, r1
 800ad64:	291f      	cmp	r1, #31
 800ad66:	d904      	bls.n	800ad72 <_raise_r+0x14>
 800ad68:	2316      	movs	r3, #22
 800ad6a:	6003      	str	r3, [r0, #0]
 800ad6c:	2001      	movs	r0, #1
 800ad6e:	4240      	negs	r0, r0
 800ad70:	bd70      	pop	{r4, r5, r6, pc}
 800ad72:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d004      	beq.n	800ad82 <_raise_r+0x24>
 800ad78:	008a      	lsls	r2, r1, #2
 800ad7a:	189b      	adds	r3, r3, r2
 800ad7c:	681a      	ldr	r2, [r3, #0]
 800ad7e:	2a00      	cmp	r2, #0
 800ad80:	d108      	bne.n	800ad94 <_raise_r+0x36>
 800ad82:	0020      	movs	r0, r4
 800ad84:	f000 f830 	bl	800ade8 <_getpid_r>
 800ad88:	002a      	movs	r2, r5
 800ad8a:	0001      	movs	r1, r0
 800ad8c:	0020      	movs	r0, r4
 800ad8e:	f000 f819 	bl	800adc4 <_kill_r>
 800ad92:	e7ed      	b.n	800ad70 <_raise_r+0x12>
 800ad94:	2a01      	cmp	r2, #1
 800ad96:	d009      	beq.n	800adac <_raise_r+0x4e>
 800ad98:	1c51      	adds	r1, r2, #1
 800ad9a:	d103      	bne.n	800ada4 <_raise_r+0x46>
 800ad9c:	2316      	movs	r3, #22
 800ad9e:	6003      	str	r3, [r0, #0]
 800ada0:	2001      	movs	r0, #1
 800ada2:	e7e5      	b.n	800ad70 <_raise_r+0x12>
 800ada4:	2100      	movs	r1, #0
 800ada6:	0028      	movs	r0, r5
 800ada8:	6019      	str	r1, [r3, #0]
 800adaa:	4790      	blx	r2
 800adac:	2000      	movs	r0, #0
 800adae:	e7df      	b.n	800ad70 <_raise_r+0x12>

0800adb0 <raise>:
 800adb0:	b510      	push	{r4, lr}
 800adb2:	4b03      	ldr	r3, [pc, #12]	@ (800adc0 <raise+0x10>)
 800adb4:	0001      	movs	r1, r0
 800adb6:	6818      	ldr	r0, [r3, #0]
 800adb8:	f7ff ffd1 	bl	800ad5e <_raise_r>
 800adbc:	bd10      	pop	{r4, pc}
 800adbe:	46c0      	nop			@ (mov r8, r8)
 800adc0:	2000001c 	.word	0x2000001c

0800adc4 <_kill_r>:
 800adc4:	2300      	movs	r3, #0
 800adc6:	b570      	push	{r4, r5, r6, lr}
 800adc8:	4d06      	ldr	r5, [pc, #24]	@ (800ade4 <_kill_r+0x20>)
 800adca:	0004      	movs	r4, r0
 800adcc:	0008      	movs	r0, r1
 800adce:	0011      	movs	r1, r2
 800add0:	602b      	str	r3, [r5, #0]
 800add2:	f7f9 fbfd 	bl	80045d0 <_kill>
 800add6:	1c43      	adds	r3, r0, #1
 800add8:	d103      	bne.n	800ade2 <_kill_r+0x1e>
 800adda:	682b      	ldr	r3, [r5, #0]
 800addc:	2b00      	cmp	r3, #0
 800adde:	d000      	beq.n	800ade2 <_kill_r+0x1e>
 800ade0:	6023      	str	r3, [r4, #0]
 800ade2:	bd70      	pop	{r4, r5, r6, pc}
 800ade4:	200005a8 	.word	0x200005a8

0800ade8 <_getpid_r>:
 800ade8:	b510      	push	{r4, lr}
 800adea:	f7f9 fbeb 	bl	80045c4 <_getpid>
 800adee:	bd10      	pop	{r4, pc}

0800adf0 <_init>:
 800adf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adf2:	46c0      	nop			@ (mov r8, r8)
 800adf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800adf6:	bc08      	pop	{r3}
 800adf8:	469e      	mov	lr, r3
 800adfa:	4770      	bx	lr

0800adfc <_fini>:
 800adfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adfe:	46c0      	nop			@ (mov r8, r8)
 800ae00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae02:	bc08      	pop	{r3}
 800ae04:	469e      	mov	lr, r3
 800ae06:	4770      	bx	lr
