<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="" id="TOP_CTRL">
  
  
  <register acronym="PID" description=" PID register " id="PID" offset="0x0" width="32">
    
  <bitfield begin="31" description="" end="16" id="" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="" end="11" id="" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description="" end="8" id="" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="7" description="" end="6" id="" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="" end="0" id="" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="MDO_CTRL" description="" id="MDO_CTRL" offset="0x4" width="32">
    
  <bitfield begin="4" description="Select the source IP of LVDS Data 0: Aurora on LVDS 1: CBUFF on LVDS" end="4" id="SRC_SELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Select the TPIU source to TOP_AURORATX IP 0:Measurement Data 1: Trace Data" end="0" id="AURORATX_SRC_SELECT" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="PROBE_BUS_SEL0" description="" id="PROBE_BUS_SEL0" offset="0x8" width="32">
    
  <bitfield begin="31" description="Probe Bus 0 Mux Select" end="0" id="sel" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="PROBE_BUS_SEL1" description="" id="PROBE_BUS_SEL1" offset="0xC" width="32">
    
  <bitfield begin="31" description="Probe Bus 1 Mux Select" end="0" id="sel" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_DIEID0" description="" id="EFUSE_DIEID0" offset="0x200" width="32">
    
  <bitfield begin="31" description="EFUSE DieID[31:0]" end="0" id="val" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_DIEID1" description="" id="EFUSE_DIEID1" offset="0x204" width="32">
    
  <bitfield begin="31" description="EFUSE DieID[63:32]" end="0" id="val" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_DIEID2" description="" id="EFUSE_DIEID2" offset="0x208" width="32">
    
  <bitfield begin="31" description="EFUSE DieID[95:64]" end="0" id="val" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_DIEID3" description="" id="EFUSE_DIEID3" offset="0x20C" width="32">
    
  <bitfield begin="31" description="EFUSE DieID[127:96]" end="0" id="val" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_UID0" description="" id="EFUSE_UID0" offset="0x210" width="32">
    
  <bitfield begin="31" description="EFUSE UID[31:0]" end="0" id="val" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_UID1" description="" id="EFUSE_UID1" offset="0x214" width="32">
    
  <bitfield begin="31" description="EFUSE UID[63:32]" end="0" id="val" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_UID2" description="" id="EFUSE_UID2" offset="0x218" width="32">
    
  <bitfield begin="31" description="EFUSE UID[95:64]" end="0" id="val" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_UID3" description="" id="EFUSE_UID3" offset="0x21C" width="32">
    
  <bitfield begin="23" description="EFUSE UID[120:96]" end="0" id="val" rwaccess="R" width="24"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_DEVICE_TYPE" description="" id="EFUSE_DEVICE_TYPE" offset="0x220" width="32">
    
  <bitfield begin="15" description="EFUSE Device Type" end="0" id="val" rwaccess="R" width="16"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_FROM0_CHECKSUM" description="" id="EFUSE_FROM0_CHECKSUM" offset="0x224" width="32">
    
  <bitfield begin="31" description="32 bit FROM0 Checksum" end="0" id="val" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_ROM_SEQ_UPDATE0" description="" id="EFUSE_ROM_SEQ_UPDATE0" offset="0x228" width="32">
    
  <bitfield begin="31" description="EFUSE ROM Seq Update [31:0]" end="0" id="val" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_ROM_SEQ_UPDATE1" description="" id="EFUSE_ROM_SEQ_UPDATE1" offset="0x22C" width="32">
    
  <bitfield begin="31" description="EFUSE ROM Seq Update[63:32]" end="0" id="val" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_ROM_SEQ_UPDATE2" description="" id="EFUSE_ROM_SEQ_UPDATE2" offset="0x230" width="32">
    
  <bitfield begin="31" description="EFUSE ROM Seq Update[95:64]" end="0" id="val" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_ROM_SEQ_UPDATE3" description="" id="EFUSE_ROM_SEQ_UPDATE3" offset="0x234" width="32">
    
  <bitfield begin="31" description="EFUSE ROM Seq Update[127:96" end="0" id="val" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_ROM_SEQ_UPDATE4" description="" id="EFUSE_ROM_SEQ_UPDATE4" offset="0x238" width="32">
    
  <bitfield begin="31" description="EFUSE ROM Seq Update[159:128]" end="0" id="val" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_ROM_SEQ_UPDATE5" description="" id="EFUSE_ROM_SEQ_UPDATE5" offset="0x23C" width="32">
    
  <bitfield begin="31" description="EFUSE ROM Seq Update[191:160]" end="0" id="val" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_ROM_SEQ_UPDATE6" description="" id="EFUSE_ROM_SEQ_UPDATE6" offset="0x240" width="32">
    
  <bitfield begin="31" description="EFUSE ROM Seq Update[223:192]" end="0" id="val" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_ROM_SEQ_UPDATE7" description="" id="EFUSE_ROM_SEQ_UPDATE7" offset="0x244" width="32">
    
  <bitfield begin="31" description="EFUSE ROM Seq Update[255:224]" end="0" id="val" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_ROM_SEQ_UPDATE8" description="" id="EFUSE_ROM_SEQ_UPDATE8" offset="0x248" width="32">
    
  <bitfield begin="31" description="EFUSE ROM Seq Update[287:256]" end="0" id="val" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="EFUSE0_ROW_61" description="" id="EFUSE0_ROW_61" offset="0x400" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE0_ROW_61" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE0_ROW_62" description="" id="EFUSE0_ROW_62" offset="0x404" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE0_ROW_62" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE0_ROW_63" description="" id="EFUSE0_ROW_63" offset="0x408" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE0_ROW_63" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_5" description="" id="EFUSE1_ROW_5" offset="0x40C" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_5" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_6" description="" id="EFUSE1_ROW_6" offset="0x410" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_6" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_7" description="" id="EFUSE1_ROW_7" offset="0x414" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_7" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_8" description="" id="EFUSE1_ROW_8" offset="0x418" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_8" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_9" description="" id="EFUSE1_ROW_9" offset="0x41C" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_9" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_10" description="" id="EFUSE1_ROW_10" offset="0x420" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_10" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_11" description="" id="EFUSE1_ROW_11" offset="0x424" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_11" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_12" description="" id="EFUSE1_ROW_12" offset="0x428" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_12" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_13" description="" id="EFUSE1_ROW_13" offset="0x42C" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_13" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_14" description="" id="EFUSE1_ROW_14" offset="0x430" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_14" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_15" description="" id="EFUSE1_ROW_15" offset="0x434" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_15" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_16" description="" id="EFUSE1_ROW_16" offset="0x438" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_16" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_17" description="" id="EFUSE1_ROW_17" offset="0x43C" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_17" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_18" description="" id="EFUSE1_ROW_18" offset="0x440" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_18" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_19" description="" id="EFUSE1_ROW_19" offset="0x444" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_19" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_20" description="" id="EFUSE1_ROW_20" offset="0x448" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_20" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_21" description="" id="EFUSE1_ROW_21" offset="0x44C" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_21" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_22" description="" id="EFUSE1_ROW_22" offset="0x450" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_22" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_23" description="" id="EFUSE1_ROW_23" offset="0x454" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_23" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_24" description="" id="EFUSE1_ROW_24" offset="0x458" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_24" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_25" description="" id="EFUSE1_ROW_25" offset="0x45C" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_25" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_26" description="" id="EFUSE1_ROW_26" offset="0x460" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_26" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_27" description="" id="EFUSE1_ROW_27" offset="0x464" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_27" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_28" description="" id="EFUSE1_ROW_28" offset="0x468" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_28" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_29" description="" id="EFUSE1_ROW_29" offset="0x46C" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_29" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_30" description="" id="EFUSE1_ROW_30" offset="0x470" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_30" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_31" description="" id="EFUSE1_ROW_31" offset="0x474" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_31" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_32" description="" id="EFUSE1_ROW_32" offset="0x478" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_32" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_33" description="" id="EFUSE1_ROW_33" offset="0x47C" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_33" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_34" description="" id="EFUSE1_ROW_34" offset="0x480" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_34" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_35" description="" id="EFUSE1_ROW_35" offset="0x484" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_35" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_36" description="" id="EFUSE1_ROW_36" offset="0x488" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_36" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_37" description="" id="EFUSE1_ROW_37" offset="0x48C" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_37" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_38" description="" id="EFUSE1_ROW_38" offset="0x490" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_38" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_39" description="" id="EFUSE1_ROW_39" offset="0x494" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_39" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_40" description="" id="EFUSE1_ROW_40" offset="0x498" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_40" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_41" description="" id="EFUSE1_ROW_41" offset="0x49C" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_41" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_42" description="" id="EFUSE1_ROW_42" offset="0x4A0" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_42" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE1_ROW_43" description="" id="EFUSE1_ROW_43" offset="0x4A4" width="32">
    
  <bitfield begin="25" description="Captures the EFUSE Value. Refer to EFUSE Mapping XLS for more details" end="0" id="EFUSE1_ROW_43" rwaccess="R" width="26"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_OVERRIDE_HSM_HALT_ON_ROM_ECC_ERR_EN" description="" id="EFUSE_OVERRIDE_HSM_HALT_ON_ROM_ECC_ERR_EN" offset="0x800" width="32">
    
  <bitfield begin="4" description="Override MMR value" end="4" id="override_val" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Override EFUSE Value with SW Value  Write 3'b000 : EFUSE Value Write 3'b111 : MMR Value" end="0" id="override" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_OVERRIDE_MEM_MARGINCTRL" description="" id="EFUSE_OVERRIDE_MEM_MARGINCTRL" offset="0x804" width="32">
    
  <bitfield begin="29" description="Override MMR value" end="28" id="brg_margin" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="26" description="Override EFUSE Value with SW Value  Write 3'b000 : EFUSE Value Write 3'b111 : MMR Value" end="24" id="brg_margin_override" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="21" description="Override MMR value" end="20" id="byg_margin" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="18" description="Override EFUSE Value with SW Value  Write 3'b000 : EFUSE Value Write 3'b111 : MMR Value" end="16" id="byg_margin_override" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description="Override MMR value" end="12" id="gwg_margin" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="10" description="Override EFUSE Value with SW Value  Write 3'b000 : EFUSE Value Write 3'b111 : MMR Value" end="8" id="gwg_margin_override" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="5" description="Override MMR value" end="4" id="glg_margin" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="2" description="Override EFUSE Value with SW Value  Write 3'b000 : EFUSE Value Write 3'b111 : MMR Value" end="0" id="glg_margin_override" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_OVERRIDE_LVDS_BGAP_TRIM" description="" id="EFUSE_OVERRIDE_LVDS_BGAP_TRIM" offset="0x808" width="32">
    
  <bitfield begin="9" description="Override MMR value" end="4" id="override_val" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="2" description="Override EFUSE Value with SW Value  Write 3'b000 : EFUSE Value Write 3'b111 : MMR Value" end="0" id="override" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_OVERRIDE_XTAL_STABLIZATION_WAIT" description="" id="EFUSE_OVERRIDE_XTAL_STABLIZATION_WAIT" offset="0x80C" width="32">
    
  <bitfield begin="2" description="Override EFUSE Value with SW Value  Write 3'b000 : EFUSE Value Write 3'b111 : MMR Value . Refer to the ANAREG in TOP_RCM for the override value" end="0" id="override" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_OVERRIDE_SLICER_BIAS_RTRIM" description="" id="EFUSE_OVERRIDE_SLICER_BIAS_RTRIM" offset="0x810" width="32">
    
  <bitfield begin="2" description="Override EFUSE Value with SW Value  Write 3'b000 : EFUSE Value Write 3'b111 : MMR Value . Refer to the ANAREG in TOP_RCM for the override value" end="0" id="override" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_OVERRIDE_XO_OUTPUT_DRIVE" description="" id="EFUSE_OVERRIDE_XO_OUTPUT_DRIVE" offset="0x814" width="32">
    
  <bitfield begin="2" description="Override EFUSE Value with SW Value  Write 3'b000 : EFUSE Value Write 3'b111 : MMR Value . Refer to the ANAREG in TOP_RCM for the override value" end="0" id="override" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_OVERRIDE_RCOSC_TRIM_CODE" description="" id="EFUSE_OVERRIDE_RCOSC_TRIM_CODE" offset="0x818" width="32">
    
  <bitfield begin="2" description="Override EFUSE Value with SW Value  Write 3'b000 : EFUSE Value Write 3'b111 : MMR Value . Refer to the ANAREG in TOP_RCM for the override value" end="0" id="override" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_OVERRIDE_IP1_BG1_RTRIM" description="" id="EFUSE_OVERRIDE_IP1_BG1_RTRIM" offset="0x81C" width="32">
    
  <bitfield begin="2" description="Override EFUSE Value with SW Value  Write 3'b000 : EFUSE Value Write 3'b111 : MMR Value. Refer to the ANAREG in TOP_RCM for the override value" end="0" id="override" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_OVERRIDE_IP1_BG1_SLOPE" description="" id="EFUSE_OVERRIDE_IP1_BG1_SLOPE" offset="0x820" width="32">
    
  <bitfield begin="2" description="Override EFUSE Value with SW Value  Write 3'b000 : EFUSE Value Write 3'b111 : MMR Value. Refer to the ANAREG in TOP_RCM for the override value" end="0" id="override" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_OVERRIDE_IP1_BG1_MAG" description="" id="EFUSE_OVERRIDE_IP1_BG1_MAG" offset="0x824" width="32">
    
  <bitfield begin="2" description="Override EFUSE Value with SW Value  Write 3'b000 : EFUSE Value Write 3'b111 : MMR Value. Refer to the ANAREG in TOP_RCM for the override value" end="0" id="override" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_OVERRIDE_RS232_CLKMODE" description="" id="EFUSE_OVERRIDE_RS232_CLKMODE" offset="0x828" width="32">
    
  <bitfield begin="4" description="Override value for RS232 Clock Mode 0 : Autobaud 1 : Fixed Interval" end="4" id="override_val" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Override EFUSE Value with SW Value  Write 3'b000 : EFUSE Value Write 3'b111 : MMR Value." end="0" id="override" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_OVERRIDE_VMON_VDD_OV_UV_TRIM" description="" id="EFUSE_OVERRIDE_VMON_VDD_OV_UV_TRIM" offset="0x82C" width="32">
    
  <bitfield begin="2" description="Override EFUSE Value with SW Value  Write 3'b000 : EFUSE Value Write 3'b111 : MMR Value. Refer to the ANAREG in TOP_RCM for the override value" end="0" id="override" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_OVERRIDE_VMON_VDDS_3P3_UV_TRIM" description="" id="EFUSE_OVERRIDE_VMON_VDDS_3P3_UV_TRIM" offset="0x830" width="32">
    
  <bitfield begin="2" description="Override EFUSE Value with SW Value  Write 3'b000 : EFUSE Value Write 3'b111 : MMR Value. Refer to the ANAREG in TOP_RCM for the override value" end="0" id="override" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_OVERRIDE_VMON_VDDA_OSC_TRIM" description="" id="EFUSE_OVERRIDE_VMON_VDDA_OSC_TRIM" offset="0x834" width="32">
    
  <bitfield begin="2" description="Override EFUSE Value with SW Value  Write 3'b000 : EFUSE Value Write 3'b111 : MMR Value. Refer to the ANAREG in TOP_RCM for the override value" end="0" id="override" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_OVERRIDE_VDD_VT_DET" description="" id="EFUSE_OVERRIDE_VDD_VT_DET" offset="0x838" width="32">
    
  <bitfield begin="2" description="Override EFUSE Value with SW Value  Write 3'b000 : EFUSE Value Write 3'b111 : MMR Value. Refer to the ANAREG in TOP_RCM for the override value" end="0" id="override" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_OVERRIDE_MASK_CPU_CLK_OUT_CTRL_LOWV_VAL" description="" id="EFUSE_OVERRIDE_MASK_CPU_CLK_OUT_CTRL_LOWV_VAL" offset="0x83C" width="32">
    
  <bitfield begin="2" description="Override EFUSE Value with SW Value  Write 3'b000 : EFUSE Value Write 3'b111 : MMR Value. Refer to the ANAREG in TOP_RCM for the override value" end="0" id="override" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_OVERRIDE_MASK_CPU_CLK_OUT_CTRL_LOWV_SEL" description="" id="EFUSE_OVERRIDE_MASK_CPU_CLK_OUT_CTRL_LOWV_SEL" offset="0x840" width="32">
    
  <bitfield begin="2" description="Override EFUSE Value with SW Value  Write 3'b000 : EFUSE Value Write 3'b111 : MMR Value. Refer to the ANAREG in TOP_RCM for the override value" end="0" id="override" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_OVERRIDE_EN_VOL_MON_FUNC" description="" id="EFUSE_OVERRIDE_EN_VOL_MON_FUNC" offset="0x844" width="32">
    
  <bitfield begin="2" description="Override EFUSE Value with SW Value  Write 3'b000 : EFUSE Value Write 3'b111 : MMR Value. Refer to the ANAREG in TOP_RCM for the override value" end="0" id="override" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="EFUSE_OVERRIDE_BYPASS_HOLDBUFFER_ENABLE" description="" id="EFUSE_OVERRIDE_BYPASS_HOLDBUFFER_ENABLE" offset="0x848" width="32">
    
  <bitfield begin="4" description="Override value for Hold Buffer Enable 0 : Disabled 1 : Enabled" end="4" id="override_val" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Override EFUSE Value with SW Value  Write 3'b000 : EFUSE Value Write 3'b111 : MMR Value." end="0" id="override" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RW0" description="" id="HW_SPARE_RW0" offset="0xFD0" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_rw0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RW1" description="" id="HW_SPARE_RW1" offset="0xFD4" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_rw1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RW2" description="" id="HW_SPARE_RW2" offset="0xFD8" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_rw2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RW3" description="" id="HW_SPARE_RW3" offset="0xFDC" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_rw3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RO0" description="" id="HW_SPARE_RO0" offset="0xFE0" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_ro0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RO1" description="" id="HW_SPARE_RO1" offset="0xFE4" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_ro1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RO2" description="" id="HW_SPARE_RO2" offset="0xFE8" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_ro2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RO3" description="" id="HW_SPARE_RO3" offset="0xFEC" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_ro3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_WPH" description="" id="HW_SPARE_WPH" offset="0xFF0" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_wph" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_REC" description="" id="HW_SPARE_REC" offset="0xFF4" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="31" id="hw_spare_rec31" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Reserved for HW R&amp;D" end="30" id="hw_spare_rec30" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Reserved for HW R&amp;D" end="29" id="hw_spare_rec29" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Reserved for HW R&amp;D" end="28" id="hw_spare_rec28" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Reserved for HW R&amp;D" end="27" id="hw_spare_rec27" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="Reserved for HW R&amp;D" end="26" id="hw_spare_rec26" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Reserved for HW R&amp;D" end="25" id="hw_spare_rec25" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Reserved for HW R&amp;D" end="24" id="hw_spare_rec24" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Reserved for HW R&amp;D" end="23" id="hw_spare_rec23" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Reserved for HW R&amp;D" end="22" id="hw_spare_rec22" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Reserved for HW R&amp;D" end="21" id="hw_spare_rec21" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Reserved for HW R&amp;D" end="20" id="hw_spare_rec20" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Reserved for HW R&amp;D" end="19" id="hw_spare_rec19" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Reserved for HW R&amp;D" end="18" id="hw_spare_rec18" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Reserved for HW R&amp;D" end="17" id="hw_spare_rec17" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Reserved for HW R&amp;D" end="16" id="hw_spare_rec16" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Reserved for HW R&amp;D" end="15" id="hw_spare_rec15" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Reserved for HW R&amp;D" end="14" id="hw_spare_rec14" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Reserved for HW R&amp;D" end="13" id="hw_spare_rec13" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Reserved for HW R&amp;D" end="12" id="hw_spare_rec12" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Reserved for HW R&amp;D" end="11" id="hw_spare_rec11" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Reserved for HW R&amp;D" end="10" id="hw_spare_rec10" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Reserved for HW R&amp;D" end="9" id="hw_spare_rec9" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Reserved for HW R&amp;D" end="8" id="hw_spare_rec8" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Reserved for HW R&amp;D" end="7" id="hw_spare_rec7" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Reserved for HW R&amp;D" end="6" id="hw_spare_rec6" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Reserved for HW R&amp;D" end="5" id="hw_spare_rec5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Reserved for HW R&amp;D" end="4" id="hw_spare_rec4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Reserved for HW R&amp;D" end="3" id="hw_spare_rec3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Reserved for HW R&amp;D" end="2" id="hw_spare_rec2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Reserved for HW R&amp;D" end="1" id="hw_spare_rec1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Reserved for HW R&amp;D" end="0" id="hw_spare_rec0" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="LOCK0_KICK0" description="  - KICK0 component " id="LOCK0_KICK0" offset="0x1008" width="32">
    
  <bitfield begin="31" description=" - KICK0 component" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="LOCK0_KICK1" description="  - KICK1 component " id="LOCK0_KICK1" offset="0x100C" width="32">
    
  <bitfield begin="31" description=" - KICK1 component" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="intr_raw_status" description=" Interrupt Raw Status/Set Register " id="intr_raw_status" offset="0x1010" width="32">
    
  <bitfield begin="3" description="Proxy0 access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Kick access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="intr_enabled_status_clear" description=" Interrupt Enabled Status/Clear register " id="intr_enabled_status_clear" offset="0x1014" width="32">
    
  <bitfield begin="3" description="Proxy0 access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Kick access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="intr_enable" description=" Interrupt Enable register " id="intr_enable" offset="0x1018" width="32">
    
  <bitfield begin="3" description="Proxy0 access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Kick access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="intr_enable_clear" description=" Interrupt Enable Clear register " id="intr_enable_clear" offset="0x101C" width="32">
    
  <bitfield begin="3" description="Proxy0 access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Kick access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Addressing violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Protection violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="eoi" description=" EOI register " id="eoi" offset="0x1020" width="32">
    
  <bitfield begin="7" description="EOI vector value. Write this with interrupt distribution value in the chip." end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="fault_address" description=" Fault Address register " id="fault_address" offset="0x1024" width="32">
    
  <bitfield begin="31" description="Fault Address." end="0" id="" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="fault_type_status" description=" Fault Type Status register " id="fault_type_status" offset="0x1028" width="32">
    
  <bitfield begin="6" description="Non-secure access." end="6" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="Fault Type   10_0000 = Supervisor read  fault  - priv = 1 dir = 1 dtype != 1    01_0000 = Supervisor write fault  - priv = 1 dir = 0   00_1000 = Supervisor execute fault - priv = 1 dir = 1 dtype = 1   00_0100 = User read  fault - priv = 0 dir = 1 dtype = 1   00_0010 = User write fault - priv = 0 dir = 0   00_0001 = User execute fault - priv = 0 dir = 1 dtype = 1   00_0000 = No fault" end="0" id="" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="fault_attr_status" description=" Fault Attribute Status register " id="fault_attr_status" offset="0x102C" width="32">
    
  <bitfield begin="31" description="XID." end="20" id="" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="Route ID." end="8" id="" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="7" description="Privilege ID." end="0" id="" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="fault_clear" description=" Fault Clear register " id="fault_clear" offset="0x1030" width="32">
    
  <bitfield begin="0" description="Fault clear. Writing a 1 clears the current fault. Writing a 0 has no effect." end="0" id="" rwaccess="W" width="1"></bitfield>
  </register>
</module>
