/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  reg [5:0] _04_;
  wire [19:0] _05_;
  wire [5:0] _06_;
  wire [2:0] _07_;
  wire [4:0] celloutsig_0_0z;
  wire [20:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [17:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [7:0] celloutsig_0_26z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [11:0] celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = ~(celloutsig_1_5z & _00_);
  assign celloutsig_1_19z = ~(celloutsig_1_3z & celloutsig_1_16z);
  assign celloutsig_0_9z = ~(celloutsig_0_3z & celloutsig_0_1z);
  assign celloutsig_0_15z = ~(celloutsig_0_8z & celloutsig_0_7z);
  assign celloutsig_0_16z = ~(_01_ & _02_);
  assign celloutsig_0_34z = ~(celloutsig_0_32z & celloutsig_0_8z);
  assign celloutsig_0_3z = ~in_data[90];
  assign celloutsig_1_4z = ~_03_;
  assign celloutsig_0_23z = ~celloutsig_0_1z;
  assign celloutsig_0_8z = celloutsig_0_1z ^ celloutsig_0_5z[2];
  assign celloutsig_0_1z = in_data[89] ^ celloutsig_0_0z[2];
  assign celloutsig_0_39z = ~(celloutsig_0_9z ^ celloutsig_0_20z);
  assign celloutsig_0_4z = ~(celloutsig_0_0z[3] ^ celloutsig_0_3z);
  assign celloutsig_0_11z = ~(celloutsig_0_8z ^ in_data[33]);
  assign celloutsig_0_20z = ~(celloutsig_0_16z ^ celloutsig_0_8z);
  assign celloutsig_0_32z = ~(celloutsig_0_0z[4] ^ celloutsig_0_26z[7]);
  always_ff @(posedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _04_ <= 6'h00;
    else _04_ <= in_data[183:178];
  reg [19:0] _25_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _25_ <= 20'h00000;
    else _25_ <= in_data[166:147];
  assign { _05_[19:7], _03_, _05_[5:0] } = _25_;
  reg [5:0] _26_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _26_ <= 6'h00;
    else _26_ <= { celloutsig_1_8z[1:0], celloutsig_1_8z };
  assign { _06_[5], _00_, _06_[3:0] } = _26_;
  reg [2:0] _27_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _27_ <= 3'h0;
    else _27_ <= celloutsig_0_0z[3:1];
  assign { _07_[2], _01_, _02_ } = _27_;
  assign celloutsig_0_35z = { celloutsig_0_18z[13:11], celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_32z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_23z, celloutsig_0_34z } / { 1'h1, celloutsig_0_10z[15:5] };
  assign celloutsig_1_0z = in_data[122:117] / { 1'h1, in_data[161:157] };
  assign celloutsig_1_18z = celloutsig_1_0z[3:1] / { 1'h1, _05_[7], _03_ };
  assign celloutsig_0_38z = { celloutsig_0_18z[16:1], _07_[2], _01_, _02_, celloutsig_0_14z } >= { celloutsig_0_35z[11:1], celloutsig_0_11z, celloutsig_0_2z };
  assign celloutsig_0_14z = { in_data[71:67], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_3z } > { celloutsig_0_10z[19:1], celloutsig_0_12z };
  assign celloutsig_0_22z = celloutsig_0_5z > celloutsig_0_2z[4:2];
  assign celloutsig_1_8z = { _05_[7], _03_, _05_[5:4] } % { 1'h1, in_data[176], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_26z = { celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_22z } % { 1'h1, celloutsig_0_2z[6:2], celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_5z = { celloutsig_0_2z[7:6], celloutsig_0_4z } * in_data[74:72];
  assign celloutsig_0_10z = { celloutsig_0_2z[4:1], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_9z } | { in_data[64:59], _07_[2], _01_, _02_, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_2z = { celloutsig_0_0z[2:0], celloutsig_0_0z } | in_data[26:19];
  assign celloutsig_1_3z = | { _05_[3:1], celloutsig_1_0z };
  assign celloutsig_1_5z = | { _04_, in_data[184] };
  assign celloutsig_0_7z = | celloutsig_0_0z[2:0];
  assign celloutsig_0_13z = | { celloutsig_0_2z[5:2], celloutsig_0_0z };
  assign celloutsig_0_17z = | celloutsig_0_10z[7:2];
  assign celloutsig_0_0z = in_data[82:78] - in_data[95:91];
  assign celloutsig_0_12z = { celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_4z } - celloutsig_0_10z[13:11];
  assign celloutsig_0_18z = { celloutsig_0_10z[14:7], celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_2z } - { in_data[32:23], celloutsig_0_8z, celloutsig_0_11z, _07_[2], _01_, _02_, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_4z };
  assign _05_[6] = _03_;
  assign _06_[4] = _00_;
  assign _07_[1:0] = { _01_, _02_ };
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
