Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sat May 18 22:02:04 2024
| Host         : cadence28 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vga_basys3_timing_summary_routed.rpt -pb top_vga_basys3_timing_summary_routed.pb -rpx top_vga_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vga_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.113        0.000                      0                  614        0.118        0.000                      0                  614        3.000        0.000                       0                   419  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clk                    {0.000 5.000}      10.000          100.000         
  clk100Mhz_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk40Mhz_clk_wiz_0   {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk100Mhz_clk_wiz_0        4.646        0.000                      0                  461        0.122        0.000                      0                  461        4.500        0.000                       0                   275  
  clk40Mhz_clk_wiz_0        16.957        0.000                      0                  130        0.160        0.000                      0                  130       11.520        0.000                       0                   140  
  clkfbout_clk_wiz_0                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk100Mhz_clk_wiz_0  clk40Mhz_clk_wiz_0         2.113        0.000                      0                   23        0.118        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               clk100Mhz_clk_wiz_0                       
(none)               clk40Mhz_clk_wiz_0                        
(none)               clkfbout_clk_wiz_0                        
(none)                                    clk100Mhz_clk_wiz_0  
(none)                                    clk40Mhz_clk_wiz_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100Mhz_clk_wiz_0
  To Clock:  clk100Mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.646ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_inc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100Mhz_clk_wiz_0 rise@10.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 2.689ns (50.371%)  route 2.649ns (49.629%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.561    -0.951    u_top_vga/u_MouseCtl/CLK
    SLICE_X12Y33         FDCE                                         r  u_top_vga/u_MouseCtl/x_inc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDCE (Prop_fdce_C_Q)         0.478    -0.473 r  u_top_vga/u_MouseCtl/x_inc_reg[2]/Q
                         net (fo=2, routed)           0.994     0.522    u_top_vga/u_MouseCtl/x_inc[2]
    SLICE_X8Y31          LUT3 (Prop_lut3_I2_O)        0.295     0.817 r  u_top_vga/u_MouseCtl/x_pos[3]_i_4/O
                         net (fo=1, routed)           0.000     0.817    u_top_vga/u_MouseCtl/x_pos[3]_i_4_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.197 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.197    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.314 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.314    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.637 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.690     2.327    u_top_vga/u_MouseCtl/plusOp4[9]
    SLICE_X10Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.633 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.633    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.091 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.965     4.056    u_top_vga/u_MouseCtl/gtOp
    SLICE_X7Y32          LUT5 (Prop_lut5_I3_O)        0.332     4.388 r  u_top_vga/u_MouseCtl/x_pos[7]_i_1/O
                         net (fo=1, routed)           0.000     4.388    u_top_vga/u_MouseCtl/x_pos[7]_i_1_n_0
    SLICE_X7Y32          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.509     8.514    u_top_vga/u_MouseCtl/CLK
    SLICE_X7Y32          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[7]/C
                         clock pessimism              0.564     9.077    
                         clock uncertainty           -0.074     9.003    
    SLICE_X7Y32          FDRE (Setup_fdre_C_D)        0.031     9.034    u_top_vga/u_MouseCtl/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          9.034    
                         arrival time                          -4.388    
  -------------------------------------------------------------------
                         slack                                  4.646    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/periodic_check_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100Mhz_clk_wiz_0 rise@10.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.126ns  (logic 1.444ns (28.169%)  route 3.682ns (71.831%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.621    -0.891    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y28          FDRE                                         r  u_top_vga/u_MouseCtl/periodic_check_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.419    -0.472 f  u_top_vga/u_MouseCtl/periodic_check_cnt_reg[25]/Q
                         net (fo=2, routed)           1.180     0.709    u_top_vga/u_MouseCtl/periodic_check_cnt_reg_n_0_[25]
    SLICE_X4Y24          LUT4 (Prop_lut4_I2_O)        0.327     1.036 r  u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_7/O
                         net (fo=1, routed)           0.474     1.509    u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_7_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.326     1.835 r  u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_4/O
                         net (fo=1, routed)           0.430     2.265    u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_4_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I5_O)        0.124     2.389 f  u_top_vga/u_MouseCtl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          0.827     3.217    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[31]_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.124     3.341 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[0]_i_4/O
                         net (fo=1, routed)           0.771     4.112    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[0]_i_4_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I4_O)        0.124     4.236 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.236    u_top_vga/u_MouseCtl/Inst_Ps2Interface_n_39
    SLICE_X12Y30         FDPE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.439     8.444    u_top_vga/u_MouseCtl/CLK
    SLICE_X12Y30         FDPE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.564     9.007    
                         clock uncertainty           -0.074     8.933    
    SLICE_X12Y30         FDPE (Setup_fdpe_C_D)        0.077     9.010    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.010    
                         arrival time                          -4.236    
  -------------------------------------------------------------------
                         slack                                  4.774    

Slack (MET) :             4.829ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_inc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100Mhz_clk_wiz_0 rise@10.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 2.689ns (52.174%)  route 2.465ns (47.826%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.561    -0.951    u_top_vga/u_MouseCtl/CLK
    SLICE_X12Y33         FDCE                                         r  u_top_vga/u_MouseCtl/x_inc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDCE (Prop_fdce_C_Q)         0.478    -0.473 r  u_top_vga/u_MouseCtl/x_inc_reg[2]/Q
                         net (fo=2, routed)           0.994     0.522    u_top_vga/u_MouseCtl/x_inc[2]
    SLICE_X8Y31          LUT3 (Prop_lut3_I2_O)        0.295     0.817 r  u_top_vga/u_MouseCtl/x_pos[3]_i_4/O
                         net (fo=1, routed)           0.000     0.817    u_top_vga/u_MouseCtl/x_pos[3]_i_4_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.197 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.197    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.314 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.314    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.637 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.690     2.327    u_top_vga/u_MouseCtl/plusOp4[9]
    SLICE_X10Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.633 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.633    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.091 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.780     3.871    u_top_vga/u_MouseCtl/gtOp
    SLICE_X7Y32          LUT5 (Prop_lut5_I3_O)        0.332     4.203 r  u_top_vga/u_MouseCtl/x_pos[5]_i_1/O
                         net (fo=1, routed)           0.000     4.203    u_top_vga/u_MouseCtl/x_pos[5]_i_1_n_0
    SLICE_X7Y32          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.509     8.514    u_top_vga/u_MouseCtl/CLK
    SLICE_X7Y32          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[5]/C
                         clock pessimism              0.564     9.077    
                         clock uncertainty           -0.074     9.003    
    SLICE_X7Y32          FDRE (Setup_fdre_C_D)        0.029     9.032    u_top_vga/u_MouseCtl/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          9.032    
                         arrival time                          -4.203    
  -------------------------------------------------------------------
                         slack                                  4.829    

Slack (MET) :             4.834ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_inc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100Mhz_clk_wiz_0 rise@10.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 2.689ns (52.204%)  route 2.462ns (47.796%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.561    -0.951    u_top_vga/u_MouseCtl/CLK
    SLICE_X12Y33         FDCE                                         r  u_top_vga/u_MouseCtl/x_inc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDCE (Prop_fdce_C_Q)         0.478    -0.473 r  u_top_vga/u_MouseCtl/x_inc_reg[2]/Q
                         net (fo=2, routed)           0.994     0.522    u_top_vga/u_MouseCtl/x_inc[2]
    SLICE_X8Y31          LUT3 (Prop_lut3_I2_O)        0.295     0.817 r  u_top_vga/u_MouseCtl/x_pos[3]_i_4/O
                         net (fo=1, routed)           0.000     0.817    u_top_vga/u_MouseCtl/x_pos[3]_i_4_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.197 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.197    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.314 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.314    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.637 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.690     2.327    u_top_vga/u_MouseCtl/plusOp4[9]
    SLICE_X10Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.633 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.633    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.091 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.777     3.868    u_top_vga/u_MouseCtl/gtOp
    SLICE_X7Y32          LUT5 (Prop_lut5_I3_O)        0.332     4.200 r  u_top_vga/u_MouseCtl/x_pos[6]_i_1/O
                         net (fo=1, routed)           0.000     4.200    u_top_vga/u_MouseCtl/x_pos[6]_i_1_n_0
    SLICE_X7Y32          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.509     8.514    u_top_vga/u_MouseCtl/CLK
    SLICE_X7Y32          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[6]/C
                         clock pessimism              0.564     9.077    
                         clock uncertainty           -0.074     9.003    
    SLICE_X7Y32          FDRE (Setup_fdre_C_D)        0.031     9.034    u_top_vga/u_MouseCtl/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          9.034    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                  4.834    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_inc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100Mhz_clk_wiz_0 rise@10.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 2.689ns (52.748%)  route 2.409ns (47.252%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.561    -0.951    u_top_vga/u_MouseCtl/CLK
    SLICE_X12Y33         FDCE                                         r  u_top_vga/u_MouseCtl/x_inc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDCE (Prop_fdce_C_Q)         0.478    -0.473 r  u_top_vga/u_MouseCtl/x_inc_reg[2]/Q
                         net (fo=2, routed)           0.994     0.522    u_top_vga/u_MouseCtl/x_inc[2]
    SLICE_X8Y31          LUT3 (Prop_lut3_I2_O)        0.295     0.817 r  u_top_vga/u_MouseCtl/x_pos[3]_i_4/O
                         net (fo=1, routed)           0.000     0.817    u_top_vga/u_MouseCtl/x_pos[3]_i_4_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.197 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.197    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.314 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.314    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.637 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.690     2.327    u_top_vga/u_MouseCtl/plusOp4[9]
    SLICE_X10Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.633 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.633    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.091 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.724     3.815    u_top_vga/u_MouseCtl/gtOp
    SLICE_X8Y30          LUT5 (Prop_lut5_I3_O)        0.332     4.147 r  u_top_vga/u_MouseCtl/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000     4.147    u_top_vga/u_MouseCtl/x_pos[1]_i_1_n_0
    SLICE_X8Y30          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.439     8.444    u_top_vga/u_MouseCtl/CLK
    SLICE_X8Y30          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[1]/C
                         clock pessimism              0.564     9.007    
                         clock uncertainty           -0.074     8.933    
    SLICE_X8Y30          FDRE (Setup_fdre_C_D)        0.077     9.010    u_top_vga/u_MouseCtl/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          9.010    
                         arrival time                          -4.147    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.869ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_inc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100Mhz_clk_wiz_0 rise@10.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.094ns  (logic 2.689ns (52.789%)  route 2.405ns (47.211%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.561    -0.951    u_top_vga/u_MouseCtl/CLK
    SLICE_X12Y33         FDCE                                         r  u_top_vga/u_MouseCtl/x_inc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDCE (Prop_fdce_C_Q)         0.478    -0.473 r  u_top_vga/u_MouseCtl/x_inc_reg[2]/Q
                         net (fo=2, routed)           0.994     0.522    u_top_vga/u_MouseCtl/x_inc[2]
    SLICE_X8Y31          LUT3 (Prop_lut3_I2_O)        0.295     0.817 r  u_top_vga/u_MouseCtl/x_pos[3]_i_4/O
                         net (fo=1, routed)           0.000     0.817    u_top_vga/u_MouseCtl/x_pos[3]_i_4_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.197 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.197    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.314 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.314    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.637 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.690     2.327    u_top_vga/u_MouseCtl/plusOp4[9]
    SLICE_X10Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.633 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.633    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.091 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.720     3.811    u_top_vga/u_MouseCtl/gtOp
    SLICE_X8Y30          LUT5 (Prop_lut5_I3_O)        0.332     4.143 r  u_top_vga/u_MouseCtl/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000     4.143    u_top_vga/u_MouseCtl/x_pos[3]_i_1_n_0
    SLICE_X8Y30          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.439     8.444    u_top_vga/u_MouseCtl/CLK
    SLICE_X8Y30          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[3]/C
                         clock pessimism              0.564     9.007    
                         clock uncertainty           -0.074     8.933    
    SLICE_X8Y30          FDRE (Setup_fdre_C_D)        0.079     9.012    u_top_vga/u_MouseCtl/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          9.012    
                         arrival time                          -4.143    
  -------------------------------------------------------------------
                         slack                                  4.869    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_inc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100Mhz_clk_wiz_0 rise@10.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 2.689ns (52.779%)  route 2.406ns (47.221%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.561    -0.951    u_top_vga/u_MouseCtl/CLK
    SLICE_X12Y33         FDCE                                         r  u_top_vga/u_MouseCtl/x_inc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDCE (Prop_fdce_C_Q)         0.478    -0.473 r  u_top_vga/u_MouseCtl/x_inc_reg[2]/Q
                         net (fo=2, routed)           0.994     0.522    u_top_vga/u_MouseCtl/x_inc[2]
    SLICE_X8Y31          LUT3 (Prop_lut3_I2_O)        0.295     0.817 r  u_top_vga/u_MouseCtl/x_pos[3]_i_4/O
                         net (fo=1, routed)           0.000     0.817    u_top_vga/u_MouseCtl/x_pos[3]_i_4_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.197 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.197    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.314 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.314    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.637 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.690     2.327    u_top_vga/u_MouseCtl/plusOp4[9]
    SLICE_X10Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.633 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.633    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.091 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.721     3.812    u_top_vga/u_MouseCtl/gtOp
    SLICE_X8Y30          LUT5 (Prop_lut5_I3_O)        0.332     4.144 r  u_top_vga/u_MouseCtl/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000     4.144    u_top_vga/u_MouseCtl/x_pos[2]_i_1_n_0
    SLICE_X8Y30          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.439     8.444    u_top_vga/u_MouseCtl/CLK
    SLICE_X8Y30          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[2]/C
                         clock pessimism              0.564     9.007    
                         clock uncertainty           -0.074     8.933    
    SLICE_X8Y30          FDRE (Setup_fdre_C_D)        0.081     9.014    u_top_vga/u_MouseCtl/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                          -4.144    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.871ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_inc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100Mhz_clk_wiz_0 rise@10.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 2.689ns (53.340%)  route 2.352ns (46.660%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.561    -0.951    u_top_vga/u_MouseCtl/CLK
    SLICE_X12Y33         FDCE                                         r  u_top_vga/u_MouseCtl/x_inc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDCE (Prop_fdce_C_Q)         0.478    -0.473 r  u_top_vga/u_MouseCtl/x_inc_reg[2]/Q
                         net (fo=2, routed)           0.994     0.522    u_top_vga/u_MouseCtl/x_inc[2]
    SLICE_X8Y31          LUT3 (Prop_lut3_I2_O)        0.295     0.817 r  u_top_vga/u_MouseCtl/x_pos[3]_i_4/O
                         net (fo=1, routed)           0.000     0.817    u_top_vga/u_MouseCtl/x_pos[3]_i_4_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.197 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.197    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.314 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.314    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.637 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.690     2.327    u_top_vga/u_MouseCtl/plusOp4[9]
    SLICE_X10Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.633 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.633    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.091 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.668     3.759    u_top_vga/u_MouseCtl/gtOp
    SLICE_X9Y30          LUT5 (Prop_lut5_I3_O)        0.332     4.091 r  u_top_vga/u_MouseCtl/x_pos[0]_i_1/O
                         net (fo=1, routed)           0.000     4.091    u_top_vga/u_MouseCtl/x_pos[0]_i_1_n_0
    SLICE_X9Y30          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.439     8.444    u_top_vga/u_MouseCtl/CLK
    SLICE_X9Y30          FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[0]/C
                         clock pessimism              0.564     9.007    
                         clock uncertainty           -0.074     8.933    
    SLICE_X9Y30          FDRE (Setup_fdre_C_D)        0.029     8.962    u_top_vga/u_MouseCtl/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          8.962    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                  4.871    

Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_inc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100Mhz_clk_wiz_0 rise@10.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 2.689ns (54.739%)  route 2.223ns (45.261%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.561    -0.951    u_top_vga/u_MouseCtl/CLK
    SLICE_X12Y33         FDCE                                         r  u_top_vga/u_MouseCtl/x_inc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDCE (Prop_fdce_C_Q)         0.478    -0.473 r  u_top_vga/u_MouseCtl/x_inc_reg[2]/Q
                         net (fo=2, routed)           0.994     0.522    u_top_vga/u_MouseCtl/x_inc[2]
    SLICE_X8Y31          LUT3 (Prop_lut3_I2_O)        0.295     0.817 r  u_top_vga/u_MouseCtl/x_pos[3]_i_4/O
                         net (fo=1, routed)           0.000     0.817    u_top_vga/u_MouseCtl/x_pos[3]_i_4_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.197 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.197    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.314 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.314    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.637 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.690     2.327    u_top_vga/u_MouseCtl/plusOp4[9]
    SLICE_X10Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.633 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.633    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.091 r  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.539     3.630    u_top_vga/u_MouseCtl/gtOp
    SLICE_X10Y33         LUT5 (Prop_lut5_I3_O)        0.332     3.962 r  u_top_vga/u_MouseCtl/x_pos[10]_i_1/O
                         net (fo=1, routed)           0.000     3.962    u_top_vga/u_MouseCtl/x_pos[10]_i_1_n_0
    SLICE_X10Y33         FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.444     8.449    u_top_vga/u_MouseCtl/CLK
    SLICE_X10Y33         FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[10]/C
                         clock pessimism              0.564     9.012    
                         clock uncertainty           -0.074     8.938    
    SLICE_X10Y33         FDRE (Setup_fdre_C_D)        0.077     9.015    u_top_vga/u_MouseCtl/x_pos_reg[10]
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                          -3.962    
  -------------------------------------------------------------------
                         slack                                  5.053    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/x_inc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/x_pos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100Mhz_clk_wiz_0 rise@10.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.908ns  (logic 2.689ns (54.784%)  route 2.219ns (45.216%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.561    -0.951    u_top_vga/u_MouseCtl/CLK
    SLICE_X12Y33         FDCE                                         r  u_top_vga/u_MouseCtl/x_inc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDCE (Prop_fdce_C_Q)         0.478    -0.473 r  u_top_vga/u_MouseCtl/x_inc_reg[2]/Q
                         net (fo=2, routed)           0.994     0.522    u_top_vga/u_MouseCtl/x_inc[2]
    SLICE_X8Y31          LUT3 (Prop_lut3_I2_O)        0.295     0.817 r  u_top_vga/u_MouseCtl/x_pos[3]_i_4/O
                         net (fo=1, routed)           0.000     0.817    u_top_vga/u_MouseCtl/x_pos[3]_i_4_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.197 r  u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.197    u_top_vga/u_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.314 r  u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.314    u_top_vga/u_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.637 f  u_top_vga/u_MouseCtl/gtOp_carry_i_1/O[1]
                         net (fo=3, routed)           0.690     2.327    u_top_vga/u_MouseCtl/plusOp4[9]
    SLICE_X10Y34         LUT2 (Prop_lut2_I1_O)        0.306     2.633 r  u_top_vga/u_MouseCtl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.633    u_top_vga/u_MouseCtl/gtOp_carry_i_4_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     3.091 f  u_top_vga/u_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.535     3.626    u_top_vga/u_MouseCtl/gtOp
    SLICE_X10Y33         LUT5 (Prop_lut5_I4_O)        0.332     3.958 r  u_top_vga/u_MouseCtl/x_pos[8]_i_1/O
                         net (fo=1, routed)           0.000     3.958    u_top_vga/u_MouseCtl/x_pos[8]_i_1_n_0
    SLICE_X10Y33         FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.444     8.449    u_top_vga/u_MouseCtl/CLK
    SLICE_X10Y33         FDRE                                         r  u_top_vga/u_MouseCtl/x_pos_reg[8]/C
                         clock pessimism              0.564     9.012    
                         clock uncertainty           -0.074     8.938    
    SLICE_X10Y33         FDRE (Setup_fdre_C_D)        0.079     9.017    u_top_vga/u_MouseCtl/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          9.017    
                         arrival time                          -3.958    
  -------------------------------------------------------------------
                         slack                                  5.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    inst/clk100Mhz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    inst/clk100Mhz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    inst/seq_reg1[0]
    SLICE_X35Y46         FDRE                                         r  inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    inst/clk100Mhz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    inst/clk100Mhz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075    -0.960    inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.557    -0.624    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X11Y29         FDPE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDPE (Prop_fdpe_C_Q)         0.141    -0.483 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[0]/Q
                         net (fo=9, routed)           0.123    -0.361    u_top_vga/u_MouseCtl/Inst_Ps2Interface/reset_bit_count
    SLICE_X10Y29         LUT6 (Prop_lut6_I5_O)        0.045    -0.316 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_inv_i_2/O
                         net (fo=1, routed)           0.000    -0.316    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_inv_i_1_n_0
    SLICE_X10Y29         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.825    -0.865    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X10Y29         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                         clock pessimism              0.253    -0.611    
    SLICE_X10Y29         FDRE (Hold_fdre_C_D)         0.120    -0.491    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.553    -0.628    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X13Y24         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[6]/Q
                         net (fo=7, routed)           0.132    -0.356    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[6]
    SLICE_X12Y24         LUT5 (Prop_lut5_I1_O)        0.048    -0.308 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    u_top_vga/u_MouseCtl/Inst_Ps2Interface/plusOp__0[9]
    SLICE_X12Y24         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.820    -0.870    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X12Y24         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[9]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X12Y24         FDRE (Hold_fdre_C_D)         0.131    -0.484    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.556    -0.625    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X8Y27          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.073    -0.388    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]
    SLICE_X9Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.343 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.343    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[2]_i_1_n_0
    SLICE_X9Y27          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.823    -0.867    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X9Y27          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/C
                         clock pessimism              0.254    -0.612    
    SLICE_X9Y27          FDRE (Hold_fdre_C_D)         0.091    -0.521    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.512%)  route 0.127ns (40.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.557    -0.624    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X11Y29         FDPE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDPE (Prop_fdpe_C_Q)         0.141    -0.483 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[0]/Q
                         net (fo=9, routed)           0.127    -0.357    u_top_vga/u_MouseCtl/Inst_Ps2Interface/reset_bit_count
    SLICE_X10Y29         LUT6 (Prop_lut6_I0_O)        0.045    -0.312 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_inv_i_2/O
                         net (fo=1, routed)           0.000    -0.312    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_inv_i_1_n_0
    SLICE_X10Y29         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.825    -0.865    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X10Y29         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                         clock pessimism              0.253    -0.611    
    SLICE_X10Y29         FDRE (Hold_fdre_C_D)         0.121    -0.490    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.617%)  route 0.131ns (41.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.556    -0.625    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X9Y27          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/Q
                         net (fo=5, routed)           0.131    -0.353    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]
    SLICE_X8Y27          LUT6 (Prop_lut6_I3_O)        0.045    -0.308 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[1]_i_1_n_0
    SLICE_X8Y27          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.823    -0.867    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X8Y27          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/C
                         clock pessimism              0.254    -0.612    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.120    -0.492    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.553    -0.628    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X13Y24         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[6]/Q
                         net (fo=7, routed)           0.132    -0.356    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[6]
    SLICE_X12Y24         LUT4 (Prop_lut4_I2_O)        0.045    -0.311 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    u_top_vga/u_MouseCtl/Inst_Ps2Interface/plusOp__0[8]
    SLICE_X12Y24         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.820    -0.870    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X12Y24         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[8]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X12Y24         FDRE (Hold_fdre_C_D)         0.120    -0.495    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.898%)  route 0.143ns (43.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.553    -0.628    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X13Y25         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_done_reg/Q
                         net (fo=2, routed)           0.143    -0.344    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_done
    SLICE_X12Y26         LUT2 (Prop_lut2_I1_O)        0.048    -0.296 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.296    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[8]_i_1__0_n_0
    SLICE_X12Y26         FDCE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.821    -0.869    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X12Y26         FDCE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[8]/C
                         clock pessimism              0.254    -0.614    
    SLICE_X12Y26         FDCE (Hold_fdce_C_D)         0.131    -0.483    u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.887%)  route 0.135ns (42.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.556    -0.625    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X9Y27          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/Q
                         net (fo=5, routed)           0.135    -0.349    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]
    SLICE_X8Y27          LUT6 (Prop_lut6_I4_O)        0.045    -0.304 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[3]_i_1_n_0
    SLICE_X8Y27          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.823    -0.867    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X8Y27          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]/C
                         clock pessimism              0.254    -0.612    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.121    -0.491    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.553    -0.628    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X13Y24         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[6]/Q
                         net (fo=7, routed)           0.136    -0.352    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[6]
    SLICE_X12Y24         LUT6 (Prop_lut6_I3_O)        0.045    -0.307 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.307    u_top_vga/u_MouseCtl/Inst_Ps2Interface/plusOp__0[10]
    SLICE_X12Y24         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.820    -0.870    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X12Y24         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[10]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X12Y24         FDRE (Hold_fdre_C_D)         0.121    -0.494    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100Mhz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     inst/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     inst/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     inst/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk40Mhz_clk_wiz_0
  To Clock:  clk40Mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.957ns  (required time - arrival time)
  Source:                 u_top_vga/u_hold/yposout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDSE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40Mhz_clk_wiz_0 rise@25.000ns - clk40Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.855ns  (logic 2.510ns (31.953%)  route 5.345ns (68.047%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 23.451 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.564    -0.948    u_top_vga/u_hold/clk40Mhz
    SLICE_X15Y35         FDRE                                         r  u_top_vga/u_hold/yposout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  u_top_vga/u_hold/yposout_reg[3]/Q
                         net (fo=8, routed)           0.617     0.126    u_top_vga/u_hold/yposout[3]
    SLICE_X11Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.782 r  u_top_vga/u_hold/i__carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     0.782    u_top_vga/u_hold/i__carry_i_5__2_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.116 r  u_top_vga/u_hold/i__carry__0_i_5__0/O[1]
                         net (fo=1, routed)           0.827     1.943    u_top_vga/u_draw_rect/_inferred__2/i__carry__1[1]
    SLICE_X10Y38         LUT2 (Prop_lut2_I1_O)        0.303     2.246 r  u_top_vga/u_draw_rect/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     2.246    u_top_vga/u_draw_mouse/inst/rgb_out_reg[11]_2[0]
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.759 r  u_top_vga/u_draw_mouse/inst/_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           1.238     3.996    u_top_vga/u_draw_rect/rgb_out_reg[11]_2[0]
    SLICE_X7Y35          LUT5 (Prop_lut5_I0_O)        0.124     4.120 r  u_top_vga/u_draw_rect/rgb_out[11]_i_7/O
                         net (fo=6, routed)           1.352     5.472    u_top_vga/u_draw_rect/rgb_out[11]_i_7_n_0
    SLICE_X10Y39         LUT6 (Prop_lut6_I2_O)        0.124     5.596 r  u_top_vga/u_draw_rect/rgb_out[2]_i_1/O
                         net (fo=3, routed)           1.311     6.908    u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]_0
    SLICE_X10Y36         FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.446    23.451    u_top_vga/u_draw_mouse/inst/clk40Mhz
    SLICE_X10Y36         FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]_lopt_replica_2/C
                         clock pessimism              0.564    24.014    
                         clock uncertainty           -0.087    23.927    
    SLICE_X10Y36         FDSE (Setup_fdse_C_D)       -0.063    23.864    u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         23.864    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                 16.957    

Slack (MET) :             16.976ns  (required time - arrival time)
  Source:                 u_top_vga/u_hold/yposout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40Mhz_clk_wiz_0 rise@25.000ns - clk40Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.838ns  (logic 2.510ns (32.023%)  route 5.328ns (67.977%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 23.451 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.564    -0.948    u_top_vga/u_hold/clk40Mhz
    SLICE_X15Y35         FDRE                                         r  u_top_vga/u_hold/yposout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  u_top_vga/u_hold/yposout_reg[3]/Q
                         net (fo=8, routed)           0.617     0.126    u_top_vga/u_hold/yposout[3]
    SLICE_X11Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.782 r  u_top_vga/u_hold/i__carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     0.782    u_top_vga/u_hold/i__carry_i_5__2_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.116 r  u_top_vga/u_hold/i__carry__0_i_5__0/O[1]
                         net (fo=1, routed)           0.827     1.943    u_top_vga/u_draw_rect/_inferred__2/i__carry__1[1]
    SLICE_X10Y38         LUT2 (Prop_lut2_I1_O)        0.303     2.246 r  u_top_vga/u_draw_rect/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     2.246    u_top_vga/u_draw_mouse/inst/rgb_out_reg[11]_2[0]
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.759 r  u_top_vga/u_draw_mouse/inst/_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           1.238     3.996    u_top_vga/u_draw_rect/rgb_out_reg[11]_2[0]
    SLICE_X7Y35          LUT5 (Prop_lut5_I0_O)        0.124     4.120 r  u_top_vga/u_draw_rect/rgb_out[11]_i_7/O
                         net (fo=6, routed)           1.352     5.472    u_top_vga/u_draw_rect/rgb_out[11]_i_7_n_0
    SLICE_X10Y39         LUT6 (Prop_lut6_I2_O)        0.124     5.596 r  u_top_vga/u_draw_rect/rgb_out[2]_i_1/O
                         net (fo=3, routed)           1.294     6.891    u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]_0
    SLICE_X10Y36         FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.446    23.451    u_top_vga/u_draw_mouse/inst/clk40Mhz
    SLICE_X10Y36         FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]_lopt_replica/C
                         clock pessimism              0.564    24.014    
                         clock uncertainty           -0.087    23.927    
    SLICE_X10Y36         FDSE (Setup_fdse_C_D)       -0.061    23.866    u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         23.866    
                         arrival time                          -6.891    
  -------------------------------------------------------------------
                         slack                                 16.976    

Slack (MET) :             16.979ns  (required time - arrival time)
  Source:                 u_top_vga/u_hold/yposout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/inst/rgb_out_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40Mhz_clk_wiz_0 rise@25.000ns - clk40Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.843ns  (logic 2.510ns (32.004%)  route 5.333ns (67.996%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 23.452 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.564    -0.948    u_top_vga/u_hold/clk40Mhz
    SLICE_X15Y35         FDRE                                         r  u_top_vga/u_hold/yposout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  u_top_vga/u_hold/yposout_reg[3]/Q
                         net (fo=8, routed)           0.617     0.126    u_top_vga/u_hold/yposout[3]
    SLICE_X11Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.782 r  u_top_vga/u_hold/i__carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     0.782    u_top_vga/u_hold/i__carry_i_5__2_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.116 r  u_top_vga/u_hold/i__carry__0_i_5__0/O[1]
                         net (fo=1, routed)           0.827     1.943    u_top_vga/u_draw_rect/_inferred__2/i__carry__1[1]
    SLICE_X10Y38         LUT2 (Prop_lut2_I1_O)        0.303     2.246 r  u_top_vga/u_draw_rect/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     2.246    u_top_vga/u_draw_mouse/inst/rgb_out_reg[11]_2[0]
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.759 r  u_top_vga/u_draw_mouse/inst/_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           1.238     3.996    u_top_vga/u_draw_rect/rgb_out_reg[11]_2[0]
    SLICE_X7Y35          LUT5 (Prop_lut5_I0_O)        0.124     4.120 r  u_top_vga/u_draw_rect/rgb_out[11]_i_7/O
                         net (fo=6, routed)           1.549     5.670    u_top_vga/u_draw_rect/rgb_out[11]_i_7_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I2_O)        0.124     5.794 r  u_top_vga/u_draw_rect/rgb_out[10]_i_1/O
                         net (fo=3, routed)           1.102     6.895    u_top_vga/u_draw_mouse/inst/rgb_out_reg[10]_0
    SLICE_X10Y37         FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.447    23.452    u_top_vga/u_draw_mouse/inst/clk40Mhz
    SLICE_X10Y37         FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[10]/C
                         clock pessimism              0.564    24.015    
                         clock uncertainty           -0.087    23.928    
    SLICE_X10Y37         FDSE (Setup_fdse_C_D)       -0.054    23.874    u_top_vga/u_draw_mouse/inst/rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                         23.874    
                         arrival time                          -6.895    
  -------------------------------------------------------------------
                         slack                                 16.979    

Slack (MET) :             17.147ns  (required time - arrival time)
  Source:                 u_top_vga/u_hold/yposout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/inst/rgb_out_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40Mhz_clk_wiz_0 rise@25.000ns - clk40Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.668ns  (logic 2.510ns (32.735%)  route 5.158ns (67.265%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 23.452 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.564    -0.948    u_top_vga/u_hold/clk40Mhz
    SLICE_X15Y35         FDRE                                         r  u_top_vga/u_hold/yposout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  u_top_vga/u_hold/yposout_reg[3]/Q
                         net (fo=8, routed)           0.617     0.126    u_top_vga/u_hold/yposout[3]
    SLICE_X11Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.782 r  u_top_vga/u_hold/i__carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     0.782    u_top_vga/u_hold/i__carry_i_5__2_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.116 r  u_top_vga/u_hold/i__carry__0_i_5__0/O[1]
                         net (fo=1, routed)           0.827     1.943    u_top_vga/u_draw_rect/_inferred__2/i__carry__1[1]
    SLICE_X10Y38         LUT2 (Prop_lut2_I1_O)        0.303     2.246 r  u_top_vga/u_draw_rect/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     2.246    u_top_vga/u_draw_mouse/inst/rgb_out_reg[11]_2[0]
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.759 r  u_top_vga/u_draw_mouse/inst/_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           1.238     3.996    u_top_vga/u_draw_rect/rgb_out_reg[11]_2[0]
    SLICE_X7Y35          LUT5 (Prop_lut5_I0_O)        0.124     4.120 r  u_top_vga/u_draw_rect/rgb_out[11]_i_7/O
                         net (fo=6, routed)           1.503     5.623    u_top_vga/u_draw_rect/rgb_out[11]_i_7_n_0
    SLICE_X10Y39         LUT6 (Prop_lut6_I2_O)        0.124     5.747 r  u_top_vga/u_draw_rect/rgb_out[6]_i_1/O
                         net (fo=3, routed)           0.973     6.720    u_top_vga/u_draw_mouse/inst/rgb_out_reg[6]_0
    SLICE_X10Y37         FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.447    23.452    u_top_vga/u_draw_mouse/inst/clk40Mhz
    SLICE_X10Y37         FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[6]_lopt_replica/C
                         clock pessimism              0.564    24.015    
                         clock uncertainty           -0.087    23.928    
    SLICE_X10Y37         FDSE (Setup_fdse_C_D)       -0.061    23.867    u_top_vga/u_draw_mouse/inst/rgb_out_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         23.867    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                 17.147    

Slack (MET) :             17.274ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/vga_tim\\.hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/vga_bg_out\\.vsync_reg_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40Mhz_clk_wiz_0 rise@25.000ns - clk40Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.577ns  (logic 1.499ns (19.783%)  route 6.078ns (80.217%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 23.514 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.634    -0.878    u_top_vga/u_vga_timing/clk40Mhz
    SLICE_X2Y37          FDRE                                         r  u_top_vga/u_vga_timing/vga_tim\\.hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.478    -0.400 r  u_top_vga/u_vga_timing/vga_tim\\.hcount_reg[5]/Q
                         net (fo=29, routed)          1.668     1.268    u_top_vga/u_vga_timing/Q[5]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.323     1.591 r  u_top_vga/u_vga_timing/vga_tim\\.vcount[7]_i_4/O
                         net (fo=1, routed)           0.436     2.028    u_top_vga/u_vga_timing/vga_tim\\.vcount[7]_i_4_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.326     2.354 r  u_top_vga/u_vga_timing/vga_tim\\.vcount[7]_i_2/O
                         net (fo=9, routed)           1.355     3.709    u_top_vga/u_vga_timing/vga_tim\\.vcount[7]_i_2_n_0
    SLICE_X9Y41          LUT4 (Prop_lut4_I0_O)        0.124     3.833 r  u_top_vga/u_vga_timing/vga_tim\\.vcount[6]_i_2/O
                         net (fo=2, routed)           0.827     4.660    u_top_vga/u_vga_timing/vga_tim\\.vcount[6]_i_1_n_0
    SLICE_X9Y40          LUT4 (Prop_lut4_I0_O)        0.124     4.784 f  u_top_vga/u_vga_timing/vga_tim\\.vblnk_i_3/O
                         net (fo=2, routed)           0.820     5.604    u_top_vga/u_vga_timing/vga_tim\\.vblnk_i_3_n_0
    SLICE_X8Y41          LUT4 (Prop_lut4_I3_O)        0.124     5.728 r  u_top_vga/u_vga_timing/vga_bg_out\\.vsync_reg_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r_i_1/O
                         net (fo=1, routed)           0.972     6.700    u_top_vga/u_draw_bg/vsync_nxt
    SLICE_X2Y31          SRL16E                                       r  u_top_vga/u_draw_bg/vga_bg_out\\.vsync_reg_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.509    23.514    u_top_vga/u_draw_bg/clk40Mhz
    SLICE_X2Y31          SRL16E                                       r  u_top_vga/u_draw_bg/vga_bg_out\\.vsync_reg_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/CLK
                         clock pessimism              0.578    24.091    
                         clock uncertainty           -0.087    24.004    
    SLICE_X2Y31          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    23.974    u_top_vga/u_draw_bg/vga_bg_out\\.vsync_reg_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r
  -------------------------------------------------------------------
                         required time                         23.974    
                         arrival time                          -6.700    
  -------------------------------------------------------------------
                         slack                                 17.274    

Slack (MET) :             17.381ns  (required time - arrival time)
  Source:                 u_top_vga/u_hold/yposout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40Mhz_clk_wiz_0 rise@25.000ns - clk40Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.436ns  (logic 2.510ns (33.754%)  route 4.926ns (66.246%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 23.451 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.564    -0.948    u_top_vga/u_hold/clk40Mhz
    SLICE_X15Y35         FDRE                                         r  u_top_vga/u_hold/yposout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  u_top_vga/u_hold/yposout_reg[3]/Q
                         net (fo=8, routed)           0.617     0.126    u_top_vga/u_hold/yposout[3]
    SLICE_X11Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.782 r  u_top_vga/u_hold/i__carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     0.782    u_top_vga/u_hold/i__carry_i_5__2_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.116 r  u_top_vga/u_hold/i__carry__0_i_5__0/O[1]
                         net (fo=1, routed)           0.827     1.943    u_top_vga/u_draw_rect/_inferred__2/i__carry__1[1]
    SLICE_X10Y38         LUT2 (Prop_lut2_I1_O)        0.303     2.246 r  u_top_vga/u_draw_rect/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     2.246    u_top_vga/u_draw_mouse/inst/rgb_out_reg[11]_2[0]
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.759 r  u_top_vga/u_draw_mouse/inst/_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           1.238     3.996    u_top_vga/u_draw_rect/rgb_out_reg[11]_2[0]
    SLICE_X7Y35          LUT5 (Prop_lut5_I0_O)        0.124     4.120 r  u_top_vga/u_draw_rect/rgb_out[11]_i_7/O
                         net (fo=6, routed)           1.352     5.472    u_top_vga/u_draw_rect/rgb_out[11]_i_7_n_0
    SLICE_X10Y39         LUT6 (Prop_lut6_I2_O)        0.124     5.596 r  u_top_vga/u_draw_rect/rgb_out[2]_i_1/O
                         net (fo=3, routed)           0.892     6.489    u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]_0
    SLICE_X10Y36         FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.446    23.451    u_top_vga/u_draw_mouse/inst/clk40Mhz
    SLICE_X10Y36         FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]/C
                         clock pessimism              0.564    24.014    
                         clock uncertainty           -0.087    23.927    
    SLICE_X10Y36         FDSE (Setup_fdse_C_D)       -0.058    23.869    u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]
  -------------------------------------------------------------------
                         required time                         23.869    
                         arrival time                          -6.489    
  -------------------------------------------------------------------
                         slack                                 17.381    

Slack (MET) :             17.528ns  (required time - arrival time)
  Source:                 u_top_vga/u_hold/yposout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/inst/rgb_out_reg[10]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40Mhz_clk_wiz_0 rise@25.000ns - clk40Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.333ns  (logic 2.510ns (34.230%)  route 4.823ns (65.770%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 23.453 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.564    -0.948    u_top_vga/u_hold/clk40Mhz
    SLICE_X15Y35         FDRE                                         r  u_top_vga/u_hold/yposout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  u_top_vga/u_hold/yposout_reg[3]/Q
                         net (fo=8, routed)           0.617     0.126    u_top_vga/u_hold/yposout[3]
    SLICE_X11Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.782 r  u_top_vga/u_hold/i__carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     0.782    u_top_vga/u_hold/i__carry_i_5__2_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.116 r  u_top_vga/u_hold/i__carry__0_i_5__0/O[1]
                         net (fo=1, routed)           0.827     1.943    u_top_vga/u_draw_rect/_inferred__2/i__carry__1[1]
    SLICE_X10Y38         LUT2 (Prop_lut2_I1_O)        0.303     2.246 r  u_top_vga/u_draw_rect/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     2.246    u_top_vga/u_draw_mouse/inst/rgb_out_reg[11]_2[0]
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.759 r  u_top_vga/u_draw_mouse/inst/_inferred__2/i__carry__1/CO[3]
                         net (fo=2, routed)           1.238     3.996    u_top_vga/u_draw_rect/rgb_out_reg[11]_2[0]
    SLICE_X7Y35          LUT5 (Prop_lut5_I0_O)        0.124     4.120 r  u_top_vga/u_draw_rect/rgb_out[11]_i_7/O
                         net (fo=6, routed)           1.549     5.670    u_top_vga/u_draw_rect/rgb_out[11]_i_7_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I2_O)        0.124     5.794 r  u_top_vga/u_draw_rect/rgb_out[10]_i_1/O
                         net (fo=3, routed)           0.591     6.385    u_top_vga/u_draw_mouse/inst/rgb_out_reg[10]_0
    SLICE_X8Y39          FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.448    23.453    u_top_vga/u_draw_mouse/inst/clk40Mhz
    SLICE_X8Y39          FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[10]_lopt_replica/C
                         clock pessimism              0.564    24.016    
                         clock uncertainty           -0.087    23.929    
    SLICE_X8Y39          FDSE (Setup_fdse_C_D)       -0.016    23.913    u_top_vga/u_draw_mouse/inst/rgb_out_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                         23.913    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                 17.528    

Slack (MET) :             17.668ns  (required time - arrival time)
  Source:                 u_top_vga/u_hold/xposout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/inst/rgb_out_reg[10]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40Mhz_clk_wiz_0 rise@25.000ns - clk40Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.621ns  (logic 2.382ns (35.974%)  route 4.239ns (64.026%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 23.453 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.627    -0.885    u_top_vga/u_hold/clk40Mhz
    SLICE_X6Y33          FDRE                                         r  u_top_vga/u_hold/xposout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  u_top_vga/u_hold/xposout_reg[6]/Q
                         net (fo=6, routed)           1.039     0.673    u_top_vga/u_hold/xposout[6]
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.198 r  u_top_vga/u_hold/i__carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     1.198    u_top_vga/u_hold/i__carry_i_5__1_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.437 r  u_top_vga/u_hold/i__carry__0_i_5/O[2]
                         net (fo=1, routed)           0.793     2.229    u_top_vga/u_draw_rect/_inferred__1/i__carry__1[2]
    SLICE_X1Y33          LUT2 (Prop_lut2_I1_O)        0.302     2.531 r  u_top_vga/u_draw_rect/i__carry__1_i_3__1/O
                         net (fo=1, routed)           0.000     2.531    u_top_vga/u_draw_mouse/inst/rgb_out[11]_i_5[1]
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.081 f  u_top_vga/u_draw_mouse/inst/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           1.082     4.163    u_top_vga/u_draw_rect/CO[0]
    SLICE_X10Y39         LUT2 (Prop_lut2_I0_O)        0.124     4.287 f  u_top_vga/u_draw_rect/rgb_out[11]_i_5/O
                         net (fo=7, routed)           0.639     4.926    u_top_vga/u_draw_rect/rgb_out[11]_i_5_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I3_O)        0.124     5.050 r  u_top_vga/u_draw_rect/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.687     5.737    u_top_vga/u_draw_mouse/inst/SS[0]
    SLICE_X8Y39          FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[10]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.448    23.453    u_top_vga/u_draw_mouse/inst/clk40Mhz
    SLICE_X8Y39          FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[10]_lopt_replica/C
                         clock pessimism              0.564    24.016    
                         clock uncertainty           -0.087    23.929    
    SLICE_X8Y39          FDSE (Setup_fdse_C_S)       -0.524    23.405    u_top_vga/u_draw_mouse/inst/rgb_out_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                         23.405    
                         arrival time                          -5.737    
  -------------------------------------------------------------------
                         slack                                 17.668    

Slack (MET) :             17.668ns  (required time - arrival time)
  Source:                 u_top_vga/u_hold/xposout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/inst/rgb_out_reg[10]_lopt_replica_2/S
                            (rising edge-triggered cell FDSE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40Mhz_clk_wiz_0 rise@25.000ns - clk40Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.621ns  (logic 2.382ns (35.974%)  route 4.239ns (64.026%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 23.453 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.627    -0.885    u_top_vga/u_hold/clk40Mhz
    SLICE_X6Y33          FDRE                                         r  u_top_vga/u_hold/xposout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  u_top_vga/u_hold/xposout_reg[6]/Q
                         net (fo=6, routed)           1.039     0.673    u_top_vga/u_hold/xposout[6]
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.198 r  u_top_vga/u_hold/i__carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     1.198    u_top_vga/u_hold/i__carry_i_5__1_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.437 r  u_top_vga/u_hold/i__carry__0_i_5/O[2]
                         net (fo=1, routed)           0.793     2.229    u_top_vga/u_draw_rect/_inferred__1/i__carry__1[2]
    SLICE_X1Y33          LUT2 (Prop_lut2_I1_O)        0.302     2.531 r  u_top_vga/u_draw_rect/i__carry__1_i_3__1/O
                         net (fo=1, routed)           0.000     2.531    u_top_vga/u_draw_mouse/inst/rgb_out[11]_i_5[1]
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.081 f  u_top_vga/u_draw_mouse/inst/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           1.082     4.163    u_top_vga/u_draw_rect/CO[0]
    SLICE_X10Y39         LUT2 (Prop_lut2_I0_O)        0.124     4.287 f  u_top_vga/u_draw_rect/rgb_out[11]_i_5/O
                         net (fo=7, routed)           0.639     4.926    u_top_vga/u_draw_rect/rgb_out[11]_i_5_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I3_O)        0.124     5.050 r  u_top_vga/u_draw_rect/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.687     5.737    u_top_vga/u_draw_mouse/inst/SS[0]
    SLICE_X8Y39          FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[10]_lopt_replica_2/S
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.448    23.453    u_top_vga/u_draw_mouse/inst/clk40Mhz
    SLICE_X8Y39          FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[10]_lopt_replica_2/C
                         clock pessimism              0.564    24.016    
                         clock uncertainty           -0.087    23.929    
    SLICE_X8Y39          FDSE (Setup_fdse_C_S)       -0.524    23.405    u_top_vga/u_draw_mouse/inst/rgb_out_reg[10]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         23.405    
                         arrival time                          -5.737    
  -------------------------------------------------------------------
                         slack                                 17.668    

Slack (MET) :             17.668ns  (required time - arrival time)
  Source:                 u_top_vga/u_hold/xposout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_mouse/inst/rgb_out_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40Mhz_clk_wiz_0 rise@25.000ns - clk40Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.621ns  (logic 2.382ns (35.974%)  route 4.239ns (64.026%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 23.453 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.627    -0.885    u_top_vga/u_hold/clk40Mhz
    SLICE_X6Y33          FDRE                                         r  u_top_vga/u_hold/xposout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  u_top_vga/u_hold/xposout_reg[6]/Q
                         net (fo=6, routed)           1.039     0.673    u_top_vga/u_hold/xposout[6]
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.198 r  u_top_vga/u_hold/i__carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     1.198    u_top_vga/u_hold/i__carry_i_5__1_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.437 r  u_top_vga/u_hold/i__carry__0_i_5/O[2]
                         net (fo=1, routed)           0.793     2.229    u_top_vga/u_draw_rect/_inferred__1/i__carry__1[2]
    SLICE_X1Y33          LUT2 (Prop_lut2_I1_O)        0.302     2.531 r  u_top_vga/u_draw_rect/i__carry__1_i_3__1/O
                         net (fo=1, routed)           0.000     2.531    u_top_vga/u_draw_mouse/inst/rgb_out[11]_i_5[1]
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.081 f  u_top_vga/u_draw_mouse/inst/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           1.082     4.163    u_top_vga/u_draw_rect/CO[0]
    SLICE_X10Y39         LUT2 (Prop_lut2_I0_O)        0.124     4.287 f  u_top_vga/u_draw_rect/rgb_out[11]_i_5/O
                         net (fo=7, routed)           0.639     4.926    u_top_vga/u_draw_rect/rgb_out[11]_i_5_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I3_O)        0.124     5.050 r  u_top_vga/u_draw_rect/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.687     5.737    u_top_vga/u_draw_mouse/inst/SS[0]
    SLICE_X8Y39          FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.448    23.453    u_top_vga/u_draw_mouse/inst/clk40Mhz
    SLICE_X8Y39          FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[11]/C
                         clock pessimism              0.564    24.016    
                         clock uncertainty           -0.087    23.929    
    SLICE_X8Y39          FDSE (Setup_fdse_C_S)       -0.524    23.405    u_top_vga/u_draw_mouse/inst/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                         23.405    
                         arrival time                          -5.737    
  -------------------------------------------------------------------
                         slack                                 17.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40Mhz_clk_wiz_0 rise@0.000ns - clk40Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    inst/clk40Mhz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    inst/clk40Mhz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.871 r  inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.815    inst/seq_reg2[0]
    SLICE_X34Y46         FDRE                                         r  inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    inst/clk40Mhz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    inst/clk40Mhz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  inst/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060    -0.975    inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/vga_tim\\.vblnk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/vga_bg_out\\.vblnk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40Mhz_clk_wiz_0 rise@0.000ns - clk40Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.565    -0.616    u_top_vga/u_vga_timing/clk40Mhz
    SLICE_X8Y41          FDRE                                         r  u_top_vga/u_vga_timing/vga_tim\\.vblnk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  u_top_vga/u_vga_timing/vga_tim\\.vblnk_reg/Q
                         net (fo=6, routed)           0.068    -0.384    u_top_vga/u_draw_bg/vga_tim\\.vblnk
    SLICE_X8Y41          FDRE                                         r  u_top_vga/u_draw_bg/vga_bg_out\\.vblnk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.835    -0.855    u_top_vga/u_draw_bg/clk40Mhz
    SLICE_X8Y41          FDRE                                         r  u_top_vga/u_draw_bg/vga_bg_out\\.vblnk_reg/C
                         clock pessimism              0.238    -0.616    
    SLICE_X8Y41          FDRE (Hold_fdre_C_D)         0.060    -0.556    u_top_vga/u_draw_bg/vga_bg_out\\.vblnk_reg
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40Mhz_clk_wiz_0 rise@0.000ns - clk40Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    inst/clk40Mhz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    inst/clk40Mhz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.887 r  inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.831    inst/seq_reg2[6]
    SLICE_X34Y46         FDRE                                         r  inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    inst/clk40Mhz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    inst/clk40Mhz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  inst/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023    -1.012    inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.012    
                         arrival time                          -0.831    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect/vga_rect_out\\.rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40Mhz_clk_wiz_0 rise@0.000ns - clk40Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.482%)  route 0.110ns (34.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.591    -0.590    u_top_vga/u_draw_bg/clk40Mhz
    SLICE_X6Y39          FDRE                                         r  u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[7]/Q
                         net (fo=1, routed)           0.110    -0.316    u_top_vga/u_draw_rect/vga_rect_out\\.rgb_reg[11]_1[3]
    SLICE_X6Y38          LUT5 (Prop_lut5_I0_O)        0.045    -0.271 r  u_top_vga/u_draw_rect/vga_rect_out\\.rgb[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    u_top_vga/u_draw_rect/p_1_in[7]
    SLICE_X6Y38          FDRE                                         r  u_top_vga/u_draw_rect/vga_rect_out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.862    -0.828    u_top_vga/u_draw_rect/clk40Mhz
    SLICE_X6Y38          FDRE                                         r  u_top_vga/u_draw_rect/vga_rect_out\\.rgb_reg[7]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X6Y38          FDRE (Hold_fdre_C_D)         0.121    -0.453    u_top_vga/u_draw_rect/vga_rect_out\\.rgb_reg[7]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect/vga_rect_out\\.rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40Mhz_clk_wiz_0 rise@0.000ns - clk40Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.482%)  route 0.110ns (34.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.591    -0.590    u_top_vga/u_draw_bg/clk40Mhz
    SLICE_X6Y39          FDRE                                         r  u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.316    u_top_vga/u_draw_rect/vga_rect_out\\.rgb_reg[11]_1[0]
    SLICE_X6Y38          LUT5 (Prop_lut5_I0_O)        0.045    -0.271 r  u_top_vga/u_draw_rect/vga_rect_out\\.rgb[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    u_top_vga/u_draw_rect/p_1_in[2]
    SLICE_X6Y38          FDRE                                         r  u_top_vga/u_draw_rect/vga_rect_out\\.rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.862    -0.828    u_top_vga/u_draw_rect/clk40Mhz
    SLICE_X6Y38          FDRE                                         r  u_top_vga/u_draw_rect/vga_rect_out\\.rgb_reg[2]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X6Y38          FDRE (Hold_fdre_C_D)         0.120    -0.454    u_top_vga/u_draw_rect/vga_rect_out\\.rgb_reg[2]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_bg_out\\.vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect/vga_rect_out\\.vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40Mhz_clk_wiz_0 rise@0.000ns - clk40Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.401%)  route 0.128ns (47.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.563    -0.618    u_top_vga/u_draw_bg/clk40Mhz
    SLICE_X9Y37          FDRE                                         r  u_top_vga/u_draw_bg/vga_bg_out\\.vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  u_top_vga/u_draw_bg/vga_bg_out\\.vcount_reg[4]/Q
                         net (fo=5, routed)           0.128    -0.349    u_top_vga/u_draw_rect/D[4]
    SLICE_X9Y37          FDRE                                         r  u_top_vga/u_draw_rect/vga_rect_out\\.vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.832    -0.858    u_top_vga/u_draw_rect/clk40Mhz
    SLICE_X9Y37          FDRE                                         r  u_top_vga/u_draw_rect/vga_rect_out\\.vcount_reg[4]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X9Y37          FDRE (Hold_fdre_C_D)         0.072    -0.546    u_top_vga/u_draw_rect/vga_rect_out\\.vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_bg_out\\.vcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect/vga_rect_out\\.vcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40Mhz_clk_wiz_0 rise@0.000ns - clk40Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.092%)  route 0.128ns (43.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.565    -0.616    u_top_vga/u_draw_bg/clk40Mhz
    SLICE_X10Y40         FDRE                                         r  u_top_vga/u_draw_bg/vga_bg_out\\.vcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  u_top_vga/u_draw_bg/vga_bg_out\\.vcount_reg[10]/Q
                         net (fo=5, routed)           0.128    -0.324    u_top_vga/u_draw_rect/D[10]
    SLICE_X11Y38         FDRE                                         r  u_top_vga/u_draw_rect/vga_rect_out\\.vcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.834    -0.856    u_top_vga/u_draw_rect/clk40Mhz
    SLICE_X11Y38         FDRE                                         r  u_top_vga/u_draw_rect/vga_rect_out\\.vcount_reg[10]/C
                         clock pessimism              0.254    -0.601    
    SLICE_X11Y38         FDRE (Hold_fdre_C_D)         0.070    -0.531    u_top_vga/u_draw_rect/vga_rect_out\\.vcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_bg_out\\.vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect/vga_rect_out\\.vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40Mhz_clk_wiz_0 rise@0.000ns - clk40Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.472%)  route 0.183ns (56.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.564    -0.617    u_top_vga/u_draw_bg/clk40Mhz
    SLICE_X9Y38          FDRE                                         r  u_top_vga/u_draw_bg/vga_bg_out\\.vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  u_top_vga/u_draw_bg/vga_bg_out\\.vcount_reg[8]/Q
                         net (fo=5, routed)           0.183    -0.293    u_top_vga/u_draw_rect/D[8]
    SLICE_X11Y38         FDRE                                         r  u_top_vga/u_draw_rect/vga_rect_out\\.vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.834    -0.856    u_top_vga/u_draw_rect/clk40Mhz
    SLICE_X11Y38         FDRE                                         r  u_top_vga/u_draw_rect/vga_rect_out\\.vcount_reg[8]/C
                         clock pessimism              0.274    -0.581    
    SLICE_X11Y38         FDRE (Hold_fdre_C_D)         0.066    -0.515    u_top_vga/u_draw_rect/vga_rect_out\\.vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_bg_out\\.vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect/vga_rect_out\\.vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40Mhz_clk_wiz_0 rise@0.000ns - clk40Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.755%)  route 0.130ns (44.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.563    -0.618    u_top_vga/u_draw_bg/clk40Mhz
    SLICE_X8Y37          FDRE                                         r  u_top_vga/u_draw_bg/vga_bg_out\\.vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  u_top_vga/u_draw_bg/vga_bg_out\\.vcount_reg[0]/Q
                         net (fo=5, routed)           0.130    -0.324    u_top_vga/u_draw_rect/D[0]
    SLICE_X8Y37          FDRE                                         r  u_top_vga/u_draw_rect/vga_rect_out\\.vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.832    -0.858    u_top_vga/u_draw_rect/clk40Mhz
    SLICE_X8Y37          FDRE                                         r  u_top_vga/u_draw_rect/vga_rect_out\\.vcount_reg[0]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X8Y37          FDRE (Hold_fdre_C_D)         0.063    -0.555    u_top_vga/u_draw_rect/vga_rect_out\\.vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_bg_out\\.vsync_reg_r/C
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect/vga_rect_out\\.vsync_reg_r/D
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40Mhz_clk_wiz_0 rise@0.000ns - clk40Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.588    -0.593    u_top_vga/u_draw_bg/clk40Mhz
    SLICE_X1Y31          FDRE                                         r  u_top_vga/u_draw_bg/vga_bg_out\\.vsync_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  u_top_vga/u_draw_bg/vga_bg_out\\.vsync_reg_r/Q
                         net (fo=1, routed)           0.158    -0.294    u_top_vga/u_draw_rect/vga_rect_out\\.vsync_reg_r_0
    SLICE_X1Y31          FDRE                                         r  u_top_vga/u_draw_rect/vga_rect_out\\.vsync_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.857    -0.833    u_top_vga/u_draw_rect/clk40Mhz
    SLICE_X1Y31          FDRE                                         r  u_top_vga/u_draw_rect/vga_rect_out\\.vsync_reg_r/C
                         clock pessimism              0.239    -0.593    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.061    -0.532    u_top_vga/u_draw_rect/vga_rect_out\\.vsync_reg_r
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40Mhz_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y1      inst/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     inst/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     inst/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     inst/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     inst/seq_reg2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     inst/seq_reg2_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y31      u_top_vga/u_draw_bg/vga_bg_out\\.hsync_reg_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y31      u_top_vga/u_draw_bg/vga_bg_out\\.hsync_reg_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y31      u_top_vga/u_draw_bg/vga_bg_out\\.vsync_reg_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y31      u_top_vga/u_draw_bg/vga_bg_out\\.vsync_reg_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     inst/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     inst/seq_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     inst/seq_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y31      u_top_vga/u_draw_bg/vga_bg_out\\.hsync_reg_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y31      u_top_vga/u_draw_bg/vga_bg_out\\.hsync_reg_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y31      u_top_vga/u_draw_bg/vga_bg_out\\.vsync_reg_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X2Y31      u_top_vga/u_draw_bg/vga_bg_out\\.vsync_reg_srl2___u_top_vga_u_draw_bg_vga_bg_out\\.vsync_reg_r/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     inst/seq_reg2_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk100Mhz_clk_wiz_0
  To Clock:  clk40Mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_hold/xposout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40Mhz_clk_wiz_0 rise@25.000ns - clk100Mhz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.449ns  (logic 0.456ns (18.618%)  route 1.993ns (81.382%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 23.515 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 19.115 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.627    19.115    u_top_vga/u_MouseCtl/CLK
    SLICE_X7Y33          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.456    19.571 r  u_top_vga/u_MouseCtl/xpos_reg[7]/Q
                         net (fo=1, routed)           1.993    21.565    u_top_vga/u_hold/xpos[7]
    SLICE_X6Y33          FDRE                                         r  u_top_vga/u_hold/xposout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.510    23.515    u_top_vga/u_hold/clk40Mhz
    SLICE_X6Y33          FDRE                                         r  u_top_vga/u_hold/xposout_reg[7]/C
                         clock pessimism              0.398    23.913    
                         clock uncertainty           -0.207    23.706    
    SLICE_X6Y33          FDRE (Setup_fdre_C_D)       -0.028    23.678    u_top_vga/u_hold/xposout_reg[7]
  -------------------------------------------------------------------
                         required time                         23.678    
                         arrival time                         -21.565    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.252ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_hold/yposout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40Mhz_clk_wiz_0 rise@25.000ns - clk100Mhz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.231ns  (logic 0.518ns (23.214%)  route 1.713ns (76.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 23.450 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 19.052 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.564    19.052    u_top_vga/u_MouseCtl/CLK
    SLICE_X14Y35         FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.518    19.570 r  u_top_vga/u_MouseCtl/ypos_reg[4]/Q
                         net (fo=1, routed)           1.713    21.284    u_top_vga/u_hold/ypos[4]
    SLICE_X15Y35         FDRE                                         r  u_top_vga/u_hold/yposout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.445    23.450    u_top_vga/u_hold/clk40Mhz
    SLICE_X15Y35         FDRE                                         r  u_top_vga/u_hold/yposout_reg[4]/C
                         clock pessimism              0.398    23.848    
                         clock uncertainty           -0.207    23.641    
    SLICE_X15Y35         FDRE (Setup_fdre_C_D)       -0.105    23.536    u_top_vga/u_hold/yposout_reg[4]
  -------------------------------------------------------------------
                         required time                         23.536    
                         arrival time                         -21.284    
  -------------------------------------------------------------------
                         slack                                  2.252    

Slack (MET) :             2.291ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_hold/yposout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40Mhz_clk_wiz_0 rise@25.000ns - clk100Mhz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.188ns  (logic 0.518ns (23.670%)  route 1.670ns (76.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 23.450 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 19.052 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.564    19.052    u_top_vga/u_MouseCtl/CLK
    SLICE_X14Y35         FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.518    19.570 r  u_top_vga/u_MouseCtl/ypos_reg[7]/Q
                         net (fo=1, routed)           1.670    21.241    u_top_vga/u_hold/ypos[7]
    SLICE_X15Y35         FDRE                                         r  u_top_vga/u_hold/yposout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.445    23.450    u_top_vga/u_hold/clk40Mhz
    SLICE_X15Y35         FDRE                                         r  u_top_vga/u_hold/yposout_reg[7]/C
                         clock pessimism              0.398    23.848    
                         clock uncertainty           -0.207    23.641    
    SLICE_X15Y35         FDRE (Setup_fdre_C_D)       -0.109    23.532    u_top_vga/u_hold/yposout_reg[7]
  -------------------------------------------------------------------
                         required time                         23.532    
                         arrival time                         -21.241    
  -------------------------------------------------------------------
                         slack                                  2.291    

Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_hold/yposout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40Mhz_clk_wiz_0 rise@25.000ns - clk100Mhz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.185ns  (logic 0.518ns (23.710%)  route 1.667ns (76.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 23.450 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 19.052 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.564    19.052    u_top_vga/u_MouseCtl/CLK
    SLICE_X14Y35         FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.518    19.570 r  u_top_vga/u_MouseCtl/ypos_reg[3]/Q
                         net (fo=1, routed)           1.667    21.237    u_top_vga/u_hold/ypos[3]
    SLICE_X15Y35         FDRE                                         r  u_top_vga/u_hold/yposout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.445    23.450    u_top_vga/u_hold/clk40Mhz
    SLICE_X15Y35         FDRE                                         r  u_top_vga/u_hold/yposout_reg[3]/C
                         clock pessimism              0.398    23.848    
                         clock uncertainty           -0.207    23.641    
    SLICE_X15Y35         FDRE (Setup_fdre_C_D)       -0.105    23.536    u_top_vga/u_hold/yposout_reg[3]
  -------------------------------------------------------------------
                         required time                         23.536    
                         arrival time                         -21.237    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_hold/yposout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40Mhz_clk_wiz_0 rise@25.000ns - clk100Mhz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.180ns  (logic 0.518ns (23.758%)  route 1.662ns (76.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 23.450 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 19.052 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.564    19.052    u_top_vga/u_MouseCtl/CLK
    SLICE_X10Y35         FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518    19.570 r  u_top_vga/u_MouseCtl/ypos_reg[1]/Q
                         net (fo=1, routed)           1.662    21.233    u_top_vga/u_hold/ypos[1]
    SLICE_X9Y35          FDRE                                         r  u_top_vga/u_hold/yposout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.445    23.450    u_top_vga/u_hold/clk40Mhz
    SLICE_X9Y35          FDRE                                         r  u_top_vga/u_hold/yposout_reg[1]/C
                         clock pessimism              0.398    23.848    
                         clock uncertainty           -0.207    23.641    
    SLICE_X9Y35          FDRE (Setup_fdre_C_D)       -0.067    23.574    u_top_vga/u_hold/yposout_reg[1]
  -------------------------------------------------------------------
                         required time                         23.574    
                         arrival time                         -21.233    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_hold/yposout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40Mhz_clk_wiz_0 rise@25.000ns - clk100Mhz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.085ns  (logic 0.518ns (24.844%)  route 1.567ns (75.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 23.450 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 19.052 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.564    19.052    u_top_vga/u_MouseCtl/CLK
    SLICE_X14Y36         FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.518    19.570 r  u_top_vga/u_MouseCtl/ypos_reg[9]/Q
                         net (fo=1, routed)           1.567    21.138    u_top_vga/u_hold/ypos[9]
    SLICE_X15Y36         FDRE                                         r  u_top_vga/u_hold/yposout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.445    23.450    u_top_vga/u_hold/clk40Mhz
    SLICE_X15Y36         FDRE                                         r  u_top_vga/u_hold/yposout_reg[9]/C
                         clock pessimism              0.398    23.848    
                         clock uncertainty           -0.207    23.641    
    SLICE_X15Y36         FDRE (Setup_fdre_C_D)       -0.109    23.532    u_top_vga/u_hold/yposout_reg[9]
  -------------------------------------------------------------------
                         required time                         23.532    
                         arrival time                         -21.138    
  -------------------------------------------------------------------
                         slack                                  2.394    

Slack (MET) :             2.433ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_hold/yposout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40Mhz_clk_wiz_0 rise@25.000ns - clk100Mhz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.096ns  (logic 0.518ns (24.716%)  route 1.578ns (75.284%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 23.453 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.946ns = ( 19.054 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.566    19.054    u_top_vga/u_MouseCtl/CLK
    SLICE_X10Y38         FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.518    19.572 r  u_top_vga/u_MouseCtl/ypos_reg[6]/Q
                         net (fo=1, routed)           1.578    21.150    u_top_vga/u_hold/ypos[6]
    SLICE_X11Y38         FDRE                                         r  u_top_vga/u_hold/yposout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.448    23.453    u_top_vga/u_hold/clk40Mhz
    SLICE_X11Y38         FDRE                                         r  u_top_vga/u_hold/yposout_reg[6]/C
                         clock pessimism              0.398    23.851    
                         clock uncertainty           -0.207    23.644    
    SLICE_X11Y38         FDRE (Setup_fdre_C_D)       -0.061    23.583    u_top_vga/u_hold/yposout_reg[6]
  -------------------------------------------------------------------
                         required time                         23.583    
                         arrival time                         -21.150    
  -------------------------------------------------------------------
                         slack                                  2.433    

Slack (MET) :             2.440ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_hold/yposout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40Mhz_clk_wiz_0 rise@25.000ns - clk100Mhz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.044ns  (logic 0.518ns (25.346%)  route 1.526ns (74.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 23.450 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 19.052 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.564    19.052    u_top_vga/u_MouseCtl/CLK
    SLICE_X14Y36         FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.518    19.570 r  u_top_vga/u_MouseCtl/ypos_reg[10]/Q
                         net (fo=1, routed)           1.526    21.096    u_top_vga/u_hold/ypos[10]
    SLICE_X15Y36         FDRE                                         r  u_top_vga/u_hold/yposout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.445    23.450    u_top_vga/u_hold/clk40Mhz
    SLICE_X15Y36         FDRE                                         r  u_top_vga/u_hold/yposout_reg[10]/C
                         clock pessimism              0.398    23.848    
                         clock uncertainty           -0.207    23.641    
    SLICE_X15Y36         FDRE (Setup_fdre_C_D)       -0.105    23.536    u_top_vga/u_hold/yposout_reg[10]
  -------------------------------------------------------------------
                         required time                         23.536    
                         arrival time                         -21.096    
  -------------------------------------------------------------------
                         slack                                  2.440    

Slack (MET) :             2.445ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_hold/xposout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40Mhz_clk_wiz_0 rise@25.000ns - clk100Mhz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.155ns  (logic 0.518ns (24.042%)  route 1.637ns (75.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 23.516 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 19.049 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.561    19.049    u_top_vga/u_MouseCtl/CLK
    SLICE_X8Y33          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.518    19.567 r  u_top_vga/u_MouseCtl/xpos_reg[9]/Q
                         net (fo=1, routed)           1.637    21.204    u_top_vga/u_hold/xpos[9]
    SLICE_X7Y34          FDRE                                         r  u_top_vga/u_hold/xposout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.511    23.516    u_top_vga/u_hold/clk40Mhz
    SLICE_X7Y34          FDRE                                         r  u_top_vga/u_hold/xposout_reg[9]/C
                         clock pessimism              0.398    23.914    
                         clock uncertainty           -0.207    23.707    
    SLICE_X7Y34          FDRE (Setup_fdre_C_D)       -0.058    23.649    u_top_vga/u_hold/xposout_reg[9]
  -------------------------------------------------------------------
                         required time                         23.649    
                         arrival time                         -21.204    
  -------------------------------------------------------------------
                         slack                                  2.445    

Slack (MET) :             2.457ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_hold/xposout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40Mhz_clk_wiz_0 rise@25.000ns - clk100Mhz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.088ns  (logic 0.456ns (21.837%)  route 1.632ns (78.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 23.515 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 19.115 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.627    19.115    u_top_vga/u_MouseCtl/CLK
    SLICE_X7Y33          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.456    19.571 r  u_top_vga/u_MouseCtl/xpos_reg[6]/Q
                         net (fo=1, routed)           1.632    21.204    u_top_vga/u_hold/xpos[6]
    SLICE_X6Y33          FDRE                                         r  u_top_vga/u_hold/xposout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.510    23.515    u_top_vga/u_hold/clk40Mhz
    SLICE_X6Y33          FDRE                                         r  u_top_vga/u_hold/xposout_reg[6]/C
                         clock pessimism              0.398    23.913    
                         clock uncertainty           -0.207    23.706    
    SLICE_X6Y33          FDRE (Setup_fdre_C_D)       -0.045    23.661    u_top_vga/u_hold/xposout_reg[6]
  -------------------------------------------------------------------
                         required time                         23.661    
                         arrival time                         -21.204    
  -------------------------------------------------------------------
                         slack                                  2.457    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_hold/yposout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.164ns (23.353%)  route 0.538ns (76.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.562    -0.619    u_top_vga/u_MouseCtl/CLK
    SLICE_X14Y36         FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  u_top_vga/u_MouseCtl/ypos_reg[8]/Q
                         net (fo=1, routed)           0.538     0.083    u_top_vga/u_hold/ypos[8]
    SLICE_X15Y36         FDRE                                         r  u_top_vga/u_hold/yposout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.831    -0.859    u_top_vga/u_hold/clk40Mhz
    SLICE_X15Y36         FDRE                                         r  u_top_vga/u_hold/yposout_reg[8]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.207    -0.096    
    SLICE_X15Y36         FDRE (Hold_fdre_C_D)         0.061    -0.035    u_top_vga/u_hold/yposout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_hold/yposout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.164ns (22.866%)  route 0.553ns (77.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.562    -0.619    u_top_vga/u_MouseCtl/CLK
    SLICE_X14Y35         FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  u_top_vga/u_MouseCtl/ypos_reg[5]/Q
                         net (fo=1, routed)           0.553     0.098    u_top_vga/u_hold/ypos[5]
    SLICE_X11Y35         FDRE                                         r  u_top_vga/u_hold/yposout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.831    -0.859    u_top_vga/u_hold/clk40Mhz
    SLICE_X11Y35         FDRE                                         r  u_top_vga/u_hold/yposout_reg[5]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.207    -0.096    
    SLICE_X11Y35         FDRE (Hold_fdre_C_D)         0.059    -0.037    u_top_vga/u_hold/yposout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_hold/yposout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.164ns (21.502%)  route 0.599ns (78.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.562    -0.619    u_top_vga/u_MouseCtl/CLK
    SLICE_X14Y36         FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  u_top_vga/u_MouseCtl/ypos_reg[10]/Q
                         net (fo=1, routed)           0.599     0.143    u_top_vga/u_hold/ypos[10]
    SLICE_X15Y36         FDRE                                         r  u_top_vga/u_hold/yposout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.831    -0.859    u_top_vga/u_hold/clk40Mhz
    SLICE_X15Y36         FDRE                                         r  u_top_vga/u_hold/yposout_reg[10]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.207    -0.096    
    SLICE_X15Y36         FDRE (Hold_fdre_C_D)         0.061    -0.035    u_top_vga/u_hold/yposout_reg[10]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_hold/yposout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.164ns (21.522%)  route 0.598ns (78.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.562    -0.619    u_top_vga/u_MouseCtl/CLK
    SLICE_X8Y34          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  u_top_vga/u_MouseCtl/ypos_reg[0]/Q
                         net (fo=1, routed)           0.598     0.143    u_top_vga/u_hold/ypos[0]
    SLICE_X8Y35          FDRE                                         r  u_top_vga/u_hold/yposout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.831    -0.859    u_top_vga/u_hold/clk40Mhz
    SLICE_X8Y35          FDRE                                         r  u_top_vga/u_hold/yposout_reg[0]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.207    -0.096    
    SLICE_X8Y35          FDRE (Hold_fdre_C_D)         0.059    -0.037    u_top_vga/u_hold/yposout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_hold/yposout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.164ns (21.057%)  route 0.615ns (78.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.564    -0.617    u_top_vga/u_MouseCtl/CLK
    SLICE_X10Y38         FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  u_top_vga/u_MouseCtl/ypos_reg[6]/Q
                         net (fo=1, routed)           0.615     0.161    u_top_vga/u_hold/ypos[6]
    SLICE_X11Y38         FDRE                                         r  u_top_vga/u_hold/yposout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.834    -0.856    u_top_vga/u_hold/clk40Mhz
    SLICE_X11Y38         FDRE                                         r  u_top_vga/u_hold/yposout_reg[6]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.207    -0.093    
    SLICE_X11Y38         FDRE (Hold_fdre_C_D)         0.070    -0.023    u_top_vga/u_hold/yposout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_hold/yposout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.164ns (21.353%)  route 0.604ns (78.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.562    -0.619    u_top_vga/u_MouseCtl/CLK
    SLICE_X14Y36         FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  u_top_vga/u_MouseCtl/ypos_reg[9]/Q
                         net (fo=1, routed)           0.604     0.149    u_top_vga/u_hold/ypos[9]
    SLICE_X15Y36         FDRE                                         r  u_top_vga/u_hold/yposout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.831    -0.859    u_top_vga/u_hold/clk40Mhz
    SLICE_X15Y36         FDRE                                         r  u_top_vga/u_hold/yposout_reg[9]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.207    -0.096    
    SLICE_X15Y36         FDRE (Hold_fdre_C_D)         0.058    -0.038    u_top_vga/u_hold/yposout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_hold/xposout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.141ns (18.287%)  route 0.630ns (81.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.587    -0.594    u_top_vga/u_MouseCtl/CLK
    SLICE_X5Y32          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  u_top_vga/u_MouseCtl/xpos_reg[4]/Q
                         net (fo=1, routed)           0.630     0.177    u_top_vga/u_hold/xpos[4]
    SLICE_X6Y32          FDRE                                         r  u_top_vga/u_hold/xposout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.856    -0.834    u_top_vga/u_hold/clk40Mhz
    SLICE_X6Y32          FDRE                                         r  u_top_vga/u_hold/xposout_reg[4]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.207    -0.071    
    SLICE_X6Y32          FDRE (Hold_fdre_C_D)         0.052    -0.019    u_top_vga/u_hold/xposout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_hold/xposout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.141ns (17.570%)  route 0.662ns (82.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.585    -0.596    u_top_vga/u_MouseCtl/CLK
    SLICE_X5Y30          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u_top_vga/u_MouseCtl/xpos_reg[3]/Q
                         net (fo=1, routed)           0.662     0.206    u_top_vga/u_hold/xpos[3]
    SLICE_X5Y31          FDRE                                         r  u_top_vga/u_hold/xposout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.855    -0.835    u_top_vga/u_hold/clk40Mhz
    SLICE_X5Y31          FDRE                                         r  u_top_vga/u_hold/xposout_reg[3]/C
                         clock pessimism              0.555    -0.280    
                         clock uncertainty            0.207    -0.072    
    SLICE_X5Y31          FDRE (Hold_fdre_C_D)         0.070    -0.002    u_top_vga/u_hold/xposout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_hold/yposout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.164ns (20.661%)  route 0.630ns (79.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.562    -0.619    u_top_vga/u_MouseCtl/CLK
    SLICE_X14Y35         FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  u_top_vga/u_MouseCtl/ypos_reg[3]/Q
                         net (fo=1, routed)           0.630     0.174    u_top_vga/u_hold/ypos[3]
    SLICE_X15Y35         FDRE                                         r  u_top_vga/u_hold/yposout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.831    -0.859    u_top_vga/u_hold/clk40Mhz
    SLICE_X15Y35         FDRE                                         r  u_top_vga/u_hold/yposout_reg[3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.207    -0.096    
    SLICE_X15Y35         FDRE (Hold_fdre_C_D)         0.061    -0.035    u_top_vga/u_hold/yposout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_hold/xposout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.141ns (17.765%)  route 0.653ns (82.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.589    -0.592    u_top_vga/u_MouseCtl/CLK
    SLICE_X5Y34          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  u_top_vga/u_MouseCtl/xpos_reg[11]/Q
                         net (fo=1, routed)           0.653     0.201    u_top_vga/u_hold/xpos[11]
    SLICE_X6Y34          FDRE                                         r  u_top_vga/u_hold/xposout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.858    -0.832    u_top_vga/u_hold/clk40Mhz
    SLICE_X6Y34          FDRE                                         r  u_top_vga/u_hold/xposout_reg[11]/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.207    -0.069    
    SLICE_X6Y34          FDRE (Hold_fdre_C_D)         0.059    -0.010    u_top_vga/u_hold/xposout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.212    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100Mhz_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.291ns  (logic 4.040ns (43.485%)  route 5.251ns (56.515%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.556    -0.956    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X10Y29         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           5.251     4.813    PS2Data_IOBUF_inst/T
    B17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.522     8.335 r  PS2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.335    PS2Data
    B17                                                               r  PS2Data (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.014ns  (logic 4.037ns (50.368%)  route 3.978ns (49.632%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.556    -0.956    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X10Y29         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           3.978     3.540    PS2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.519     7.059 r  PS2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.059    PS2Clk
    C17                                                               r  PS2Clk (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.521ns  (logic 0.988ns (39.198%)  route 1.533ns (60.802%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.557    -0.624    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X10Y29         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           1.533     1.072    PS2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.896 r  PS2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.896    PS2Clk
    C17                                                               r  PS2Clk (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.266ns  (logic 0.988ns (30.254%)  route 2.278ns (69.746%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.557    -0.624    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X10Y29         FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           2.278     1.817    PS2Data_IOBUF_inst/T
    B17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.641 r  PS2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.641    PS2Data
    B17                                                               r  PS2Data (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk40Mhz_clk_wiz_0
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk_oddr/C
                            (falling edge-triggered cell ODDR clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.978ns  (logic 3.977ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  inst/clkout2_buf/O
                         net (fo=129, routed)         1.666    11.654    clk40Mhz
    OLOGIC_X1Y93         ODDR                                         f  pclk_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.472    12.126 r  pclk_oddr/Q
                         net (fo=1, routed)           0.001    12.127    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    15.632 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000    15.632    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/inst/rgb_out_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.334ns  (logic 4.020ns (63.471%)  route 2.314ns (36.529%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.567    -0.945    u_top_vga/u_draw_mouse/inst/clk40Mhz
    SLICE_X8Y39          FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.518    -0.427 r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[11]/Q
                         net (fo=1, routed)           2.314     1.887    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502     5.390 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.390    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/inst/rgb_out_reg[10]_lopt_replica_2/C
                            (rising edge-triggered cell FDSE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.304ns  (logic 4.174ns (66.214%)  route 2.130ns (33.786%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.567    -0.945    u_top_vga/u_draw_mouse/inst/clk40Mhz
    SLICE_X8Y39          FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[10]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.478    -0.467 r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[10]_lopt_replica_2/Q
                         net (fo=1, routed)           2.130     1.663    lopt_7
    H19                  OBUF (Prop_obuf_I_O)         3.696     5.360 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.360    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/inst/rgb_out_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.252ns  (logic 4.173ns (66.741%)  route 2.079ns (33.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.567    -0.945    u_top_vga/u_draw_mouse/inst/clk40Mhz
    SLICE_X8Y39          FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.478    -0.467 r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           2.079     1.613    lopt_6
    G19                  OBUF (Prop_obuf_I_O)         3.695     5.308 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.308    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/inst/rgb_out_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.220ns  (logic 4.048ns (65.087%)  route 2.172ns (34.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.567    -0.945    u_top_vga/u_draw_mouse/inst/clk40Mhz
    SLICE_X8Y39          FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.518    -0.427 r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[7]/Q
                         net (fo=1, routed)           2.172     1.745    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530     5.276 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.276    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.172ns  (logic 4.037ns (65.405%)  route 2.135ns (34.595%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.564    -0.948    u_top_vga/u_draw_mouse/inst/clk40Mhz
    SLICE_X10Y36         FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDSE (Prop_fdse_C_Q)         0.518    -0.430 r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]/Q
                         net (fo=1, routed)           2.135     1.706    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519     5.224 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.224    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.126ns  (logic 4.013ns (65.517%)  route 2.112ns (34.483%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.564    -0.948    u_top_vga/u_draw_mouse/inst/clk40Mhz
    SLICE_X10Y36         FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDSE (Prop_fdse_C_Q)         0.518    -0.430 r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.112     1.683    lopt
    N18                  OBUF (Prop_obuf_I_O)         3.495     5.178 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.178    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/inst/rgb_out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.122ns  (logic 4.039ns (65.976%)  route 2.083ns (34.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.565    -0.947    u_top_vga/u_draw_mouse/inst/clk40Mhz
    SLICE_X10Y37         FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDSE (Prop_fdse_C_Q)         0.518    -0.429 r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           2.083     1.654    lopt_3
    J17                  OBUF (Prop_obuf_I_O)         3.521     5.175 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.175    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/inst/rgb_out_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.984ns  (logic 4.042ns (67.545%)  route 1.942ns (32.455%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.565    -0.947    u_top_vga/u_draw_mouse/inst/clk40Mhz
    SLICE_X10Y37         FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDSE (Prop_fdse_C_Q)         0.518    -0.429 r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[10]/Q
                         net (fo=1, routed)           1.942     1.514    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524     5.038 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.038    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/vga_mouse_out\\.vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.909ns  (logic 4.097ns (69.336%)  route 1.812ns (30.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.627    -0.885    u_top_vga/u_draw_mouse/clk40Mhz
    SLICE_X0Y31          FDRE                                         r  u_top_vga/u_draw_mouse/vga_mouse_out\\.vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  u_top_vga/u_draw_mouse/vga_mouse_out\\.vsync_reg/Q
                         net (fo=1, routed)           1.812     1.347    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.678     5.025 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.025    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk_oddr/C
                            (rising edge-triggered cell ODDR clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.384ns  (logic 1.383ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.585    -0.596    clk40Mhz
    OLOGIC_X1Y93         ODDR                                         r  pclk_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.177    -0.419 r  pclk_oddr/Q
                         net (fo=1, routed)           0.001    -0.418    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     0.788 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000     0.788    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/vga_mouse_out\\.hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.679ns  (logic 1.339ns (79.748%)  route 0.340ns (20.252%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.588    -0.593    u_top_vga/u_draw_mouse/clk40Mhz
    SLICE_X0Y31          FDRE                                         r  u_top_vga/u_draw_mouse/vga_mouse_out\\.hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  u_top_vga/u_draw_mouse/vga_mouse_out\\.hsync_reg/Q
                         net (fo=1, routed)           0.340    -0.112    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.085 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.085    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/vga_mouse_out\\.vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.782ns  (logic 1.386ns (77.825%)  route 0.395ns (22.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.588    -0.593    u_top_vga/u_draw_mouse/clk40Mhz
    SLICE_X0Y31          FDRE                                         r  u_top_vga/u_draw_mouse/vga_mouse_out\\.vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  u_top_vga/u_draw_mouse/vga_mouse_out\\.vsync_reg/Q
                         net (fo=1, routed)           0.395    -0.070    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.258     1.188 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.188    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/inst/rgb_out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.367ns (74.163%)  route 0.476ns (25.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.562    -0.619    u_top_vga/u_draw_mouse/inst/clk40Mhz
    SLICE_X9Y36          FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDSE (Prop_fdse_C_Q)         0.141    -0.478 r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[3]/Q
                         net (fo=1, routed)           0.476    -0.002    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.223 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.223    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/inst/rgb_out_reg[6]_lopt_replica_2/C
                            (rising edge-triggered cell FDSE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.371ns (74.396%)  route 0.472ns (25.604%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.564    -0.617    u_top_vga/u_draw_mouse/inst/clk40Mhz
    SLICE_X8Y39          FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[6]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.164    -0.453 r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[6]_lopt_replica_2/Q
                         net (fo=1, routed)           0.472     0.018    lopt_4
    H17                  OBUF (Prop_obuf_I_O)         1.207     1.225 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.225    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]_lopt_replica_2/C
                            (rising edge-triggered cell FDSE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.861ns  (logic 1.369ns (73.533%)  route 0.493ns (26.467%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.562    -0.619    u_top_vga/u_draw_mouse/inst/clk40Mhz
    SLICE_X10Y36         FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDSE (Prop_fdse_C_Q)         0.164    -0.455 r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]_lopt_replica_2/Q
                         net (fo=1, routed)           0.493     0.037    lopt_1
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.242 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.242    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/inst/rgb_out_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.871ns  (logic 1.394ns (74.502%)  route 0.477ns (25.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.564    -0.617    u_top_vga/u_draw_mouse/inst/clk40Mhz
    SLICE_X8Y39          FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.164    -0.453 r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[6]/Q
                         net (fo=1, routed)           0.477     0.024    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.254 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.254    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/inst/rgb_out_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.884ns  (logic 1.389ns (73.719%)  route 0.495ns (26.281%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.563    -0.618    u_top_vga/u_draw_mouse/inst/clk40Mhz
    SLICE_X10Y37         FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDSE (Prop_fdse_C_Q)         0.164    -0.454 r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[10]/Q
                         net (fo=1, routed)           0.495     0.041    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.266 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.266    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.919ns  (logic 1.361ns (70.905%)  route 0.558ns (29.095%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.562    -0.619    u_top_vga/u_draw_mouse/inst/clk40Mhz
    SLICE_X10Y36         FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDSE (Prop_fdse_C_Q)         0.164    -0.455 r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.558     0.103    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.299 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.299    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/inst/rgb_out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.926ns  (logic 1.386ns (71.967%)  route 0.540ns (28.033%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.563    -0.618    u_top_vga/u_draw_mouse/inst/clk40Mhz
    SLICE_X10Y37         FDSE                                         r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDSE (Prop_fdse_C_Q)         0.164    -0.454 r  u_top_vga/u_draw_mouse/inst/rgb_out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.540     0.085    lopt_3
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.307 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.307    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    inst/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100Mhz_clk_wiz_0

Max Delay           106 Endpoints
Min Delay           106 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.357ns  (logic 1.565ns (21.277%)  route 5.792ns (78.723%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=187, routed)         5.256     6.698    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X15Y30         LUT6 (Prop_lut6_I5_O)        0.124     6.822 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.535     7.357    u_top_vga/u_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X15Y32         FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.442    -1.553    u_top_vga/u_MouseCtl/CLK
    SLICE_X15Y32         FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.357ns  (logic 1.565ns (21.277%)  route 5.792ns (78.723%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=187, routed)         5.256     6.698    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X15Y30         LUT6 (Prop_lut6_I5_O)        0.124     6.822 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.535     7.357    u_top_vga/u_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X15Y32         FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.442    -1.553    u_top_vga/u_MouseCtl/CLK
    SLICE_X15Y32         FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.313ns  (logic 1.565ns (21.406%)  route 5.747ns (78.594%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=187, routed)         5.256     6.698    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X15Y30         LUT6 (Prop_lut6_I5_O)        0.124     6.822 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.491     7.313    u_top_vga/u_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X13Y30         FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.439    -1.556    u_top_vga/u_MouseCtl/CLK
    SLICE_X13Y30         FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.313ns  (logic 1.565ns (21.406%)  route 5.747ns (78.594%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=187, routed)         5.256     6.698    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X15Y30         LUT6 (Prop_lut6_I5_O)        0.124     6.822 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.491     7.313    u_top_vga/u_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X13Y30         FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.439    -1.556    u_top_vga/u_MouseCtl/CLK
    SLICE_X13Y30         FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.313ns  (logic 1.565ns (21.406%)  route 5.747ns (78.594%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=187, routed)         5.256     6.698    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X15Y30         LUT6 (Prop_lut6_I5_O)        0.124     6.822 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.491     7.313    u_top_vga/u_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X13Y30         FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.439    -1.556    u_top_vga/u_MouseCtl/CLK
    SLICE_X13Y30         FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.313ns  (logic 1.565ns (21.406%)  route 5.747ns (78.594%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=187, routed)         5.256     6.698    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X15Y30         LUT6 (Prop_lut6_I5_O)        0.124     6.822 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.491     7.313    u_top_vga/u_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X13Y30         FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.439    -1.556    u_top_vga/u_MouseCtl/CLK
    SLICE_X13Y30         FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.313ns  (logic 1.565ns (21.406%)  route 5.747ns (78.594%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=187, routed)         5.256     6.698    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X15Y30         LUT6 (Prop_lut6_I5_O)        0.124     6.822 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.491     7.313    u_top_vga/u_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X13Y30         FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.439    -1.556    u_top_vga/u_MouseCtl/CLK
    SLICE_X13Y30         FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.313ns  (logic 1.565ns (21.406%)  route 5.747ns (78.594%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=187, routed)         5.256     6.698    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X15Y30         LUT6 (Prop_lut6_I5_O)        0.124     6.822 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.491     7.313    u_top_vga/u_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X13Y30         FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.439    -1.556    u_top_vga/u_MouseCtl/CLK
    SLICE_X13Y30         FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/write_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.745ns  (logic 1.565ns (23.205%)  route 5.180ns (76.795%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=187, routed)         4.530     5.971    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X10Y29         LUT1 (Prop_lut1_I0_O)        0.124     6.095 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.650     6.745    u_top_vga/u_MouseCtl/Inst_Ps2Interface_n_0
    SLICE_X15Y30         FDRE                                         r  u_top_vga/u_MouseCtl/write_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.439    -1.556    u_top_vga/u_MouseCtl/CLK
    SLICE_X15Y30         FDRE                                         r  u_top_vga/u_MouseCtl/write_data_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.741ns  (logic 1.441ns (21.380%)  route 5.300ns (78.620%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=187, routed)         5.300     6.741    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X11Y29         FDPE                                         f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  inst/clkout1_buf/O
                         net (fo=264, routed)         1.440    -1.555    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X11Y29         FDPE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/x_overflow_reg/CLR
                            (removal check against rising-edge clock clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.378ns  (logic 0.210ns (15.207%)  route 1.168ns (84.793%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=187, routed)         1.168     1.378    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X9Y32          FDCE                                         f  u_top_vga/u_MouseCtl/x_overflow_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.828    -0.862    u_top_vga/u_MouseCtl/CLK
    SLICE_X9Y32          FDCE                                         r  u_top_vga/u_MouseCtl/x_overflow_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/x_sign_reg/CLR
                            (removal check against rising-edge clock clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.210ns (14.333%)  route 1.252ns (85.667%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=187, routed)         1.252     1.462    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X11Y33         FDCE                                         f  u_top_vga/u_MouseCtl/x_sign_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.829    -0.861    u_top_vga/u_MouseCtl/CLK
    SLICE_X11Y33         FDCE                                         r  u_top_vga/u_MouseCtl/x_sign_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/y_overflow_reg/CLR
                            (removal check against rising-edge clock clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.210ns (14.333%)  route 1.252ns (85.667%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=187, routed)         1.252     1.462    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X11Y33         FDCE                                         f  u_top_vga/u_MouseCtl/y_overflow_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.829    -0.861    u_top_vga/u_MouseCtl/CLK
    SLICE_X11Y33         FDCE                                         r  u_top_vga/u_MouseCtl/y_overflow_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/y_sign_reg/CLR
                            (removal check against rising-edge clock clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.210ns (14.333%)  route 1.252ns (85.667%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=187, routed)         1.252     1.462    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X11Y33         FDCE                                         f  u_top_vga/u_MouseCtl/y_sign_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.829    -0.861    u_top_vga/u_MouseCtl/CLK
    SLICE_X11Y33         FDCE                                         r  u_top_vga/u_MouseCtl/y_sign_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/x_inc_reg[0]/CLR
                            (removal check against rising-edge clock clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.624ns  (logic 0.210ns (12.906%)  route 1.414ns (87.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=187, routed)         1.414     1.624    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X12Y33         FDCE                                         f  u_top_vga/u_MouseCtl/x_inc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.829    -0.861    u_top_vga/u_MouseCtl/CLK
    SLICE_X12Y33         FDCE                                         r  u_top_vga/u_MouseCtl/x_inc_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/x_inc_reg[1]/CLR
                            (removal check against rising-edge clock clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.624ns  (logic 0.210ns (12.906%)  route 1.414ns (87.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=187, routed)         1.414     1.624    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X12Y33         FDCE                                         f  u_top_vga/u_MouseCtl/x_inc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.829    -0.861    u_top_vga/u_MouseCtl/CLK
    SLICE_X12Y33         FDCE                                         r  u_top_vga/u_MouseCtl/x_inc_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/x_inc_reg[2]/CLR
                            (removal check against rising-edge clock clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.624ns  (logic 0.210ns (12.906%)  route 1.414ns (87.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=187, routed)         1.414     1.624    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X12Y33         FDCE                                         f  u_top_vga/u_MouseCtl/x_inc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.829    -0.861    u_top_vga/u_MouseCtl/CLK
    SLICE_X12Y33         FDCE                                         r  u_top_vga/u_MouseCtl/x_inc_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/y_inc_reg[0]/CLR
                            (removal check against rising-edge clock clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.624ns  (logic 0.210ns (12.906%)  route 1.414ns (87.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=187, routed)         1.414     1.624    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X13Y33         FDCE                                         f  u_top_vga/u_MouseCtl/y_inc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.829    -0.861    u_top_vga/u_MouseCtl/CLK
    SLICE_X13Y33         FDCE                                         r  u_top_vga/u_MouseCtl/y_inc_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/y_inc_reg[1]/CLR
                            (removal check against rising-edge clock clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.624ns  (logic 0.210ns (12.906%)  route 1.414ns (87.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=187, routed)         1.414     1.624    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X13Y33         FDCE                                         f  u_top_vga/u_MouseCtl/y_inc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.829    -0.861    u_top_vga/u_MouseCtl/CLK
    SLICE_X13Y33         FDCE                                         r  u_top_vga/u_MouseCtl/y_inc_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/y_inc_reg[2]/CLR
                            (removal check against rising-edge clock clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.624ns  (logic 0.210ns (12.906%)  route 1.414ns (87.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=187, routed)         1.414     1.624    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X13Y33         FDCE                                         f  u_top_vga/u_MouseCtl/y_inc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout1_buf/O
                         net (fo=264, routed)         0.829    -0.861    u_top_vga/u_MouseCtl/CLK
    SLICE_X13Y33         FDCE                                         r  u_top_vga/u_MouseCtl/y_inc_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk40Mhz_clk_wiz_0

Max Delay           112 Endpoints
Min Delay           112 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.938ns  (logic 2.063ns (29.739%)  route 4.875ns (70.261%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=187, routed)         3.619     5.061    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X6Y39          LUT3 (Prop_lut3_I0_O)        0.150     5.211 f  u_top_vga/u_vga_timing/vga_bg_out\\.rgb[7]_i_2/O
                         net (fo=2, routed)           0.304     5.515    u_top_vga/u_vga_timing/vga_bg_out\\.rgb[7]_i_2_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I5_O)        0.348     5.863 r  u_top_vga/u_vga_timing/vga_bg_out\\.rgb[6]_i_1/O
                         net (fo=2, routed)           0.951     6.814    u_top_vga/u_vga_timing/D[2]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.124     6.938 r  u_top_vga/u_vga_timing/vga_bg_out\\.rgb[7]_i_1/O
                         net (fo=1, routed)           0.000     6.938    u_top_vga/u_draw_bg/D[3]
    SLICE_X6Y39          FDRE                                         r  u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.515    -1.480    u_top_vga/u_draw_bg/clk40Mhz
    SLICE_X6Y39          FDRE                                         r  u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.343ns  (logic 1.939ns (30.574%)  route 4.404ns (69.426%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=187, routed)         3.619     5.061    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X6Y39          LUT3 (Prop_lut3_I0_O)        0.150     5.211 f  u_top_vga/u_vga_timing/vga_bg_out\\.rgb[7]_i_2/O
                         net (fo=2, routed)           0.304     5.515    u_top_vga/u_vga_timing/vga_bg_out\\.rgb[7]_i_2_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I5_O)        0.348     5.863 r  u_top_vga/u_vga_timing/vga_bg_out\\.rgb[6]_i_1/O
                         net (fo=2, routed)           0.480     6.343    u_top_vga/u_draw_bg/D[2]
    SLICE_X7Y39          FDRE                                         r  u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.515    -1.480    u_top_vga/u_draw_bg/clk40Mhz
    SLICE_X7Y39          FDRE                                         r  u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/vga_rect_out\\.rgb_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.290ns  (logic 1.565ns (24.886%)  route 4.725ns (75.114%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=187, routed)         3.750     5.191    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X8Y40          LUT3 (Prop_lut3_I2_O)        0.124     5.315 r  u_top_vga/u_draw_bg/vga_rect_out\\.rgb[11]_i_1/O
                         net (fo=6, routed)           0.975     6.290    u_top_vga/u_draw_rect/SR[0]
    SLICE_X6Y38          FDRE                                         r  u_top_vga/u_draw_rect/vga_rect_out\\.rgb_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.514    -1.481    u_top_vga/u_draw_rect/clk40Mhz
    SLICE_X6Y38          FDRE                                         r  u_top_vga/u_draw_rect/vga_rect_out\\.rgb_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/vga_rect_out\\.rgb_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.290ns  (logic 1.565ns (24.886%)  route 4.725ns (75.114%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=187, routed)         3.750     5.191    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X8Y40          LUT3 (Prop_lut3_I2_O)        0.124     5.315 r  u_top_vga/u_draw_bg/vga_rect_out\\.rgb[11]_i_1/O
                         net (fo=6, routed)           0.975     6.290    u_top_vga/u_draw_rect/SR[0]
    SLICE_X6Y38          FDRE                                         r  u_top_vga/u_draw_rect/vga_rect_out\\.rgb_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.514    -1.481    u_top_vga/u_draw_rect/clk40Mhz
    SLICE_X6Y38          FDRE                                         r  u_top_vga/u_draw_rect/vga_rect_out\\.rgb_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/vga_rect_out\\.rgb_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.223ns  (logic 1.565ns (25.152%)  route 4.658ns (74.848%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=187, routed)         3.750     5.191    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X8Y40          LUT3 (Prop_lut3_I2_O)        0.124     5.315 r  u_top_vga/u_draw_bg/vga_rect_out\\.rgb[11]_i_1/O
                         net (fo=6, routed)           0.908     6.223    u_top_vga/u_draw_rect/SR[0]
    SLICE_X10Y39         FDRE                                         r  u_top_vga/u_draw_rect/vga_rect_out\\.rgb_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.449    -1.546    u_top_vga/u_draw_rect/clk40Mhz
    SLICE_X10Y39         FDRE                                         r  u_top_vga/u_draw_rect/vga_rect_out\\.rgb_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_hold/yposout_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.053ns  (logic 1.441ns (23.810%)  route 4.612ns (76.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=187, routed)         4.612     6.053    u_top_vga/u_hold/btnC_IBUF
    SLICE_X15Y36         FDRE                                         r  u_top_vga/u_hold/yposout_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.445    -1.550    u_top_vga/u_hold/clk40Mhz
    SLICE_X15Y36         FDRE                                         r  u_top_vga/u_hold/yposout_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_hold/yposout_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.053ns  (logic 1.441ns (23.810%)  route 4.612ns (76.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=187, routed)         4.612     6.053    u_top_vga/u_hold/btnC_IBUF
    SLICE_X15Y36         FDRE                                         r  u_top_vga/u_hold/yposout_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.445    -1.550    u_top_vga/u_hold/clk40Mhz
    SLICE_X15Y36         FDRE                                         r  u_top_vga/u_hold/yposout_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_hold/yposout_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.053ns  (logic 1.441ns (23.810%)  route 4.612ns (76.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=187, routed)         4.612     6.053    u_top_vga/u_hold/btnC_IBUF
    SLICE_X15Y36         FDRE                                         r  u_top_vga/u_hold/yposout_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.445    -1.550    u_top_vga/u_hold/clk40Mhz
    SLICE_X15Y36         FDRE                                         r  u_top_vga/u_hold/yposout_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/vga_rect_out\\.rgb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.923ns  (logic 1.565ns (26.428%)  route 4.358ns (73.572%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=187, routed)         3.750     5.191    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X8Y40          LUT3 (Prop_lut3_I2_O)        0.124     5.315 r  u_top_vga/u_draw_bg/vga_rect_out\\.rgb[11]_i_1/O
                         net (fo=6, routed)           0.608     5.923    u_top_vga/u_draw_rect/SR[0]
    SLICE_X9Y39          FDRE                                         r  u_top_vga/u_draw_rect/vga_rect_out\\.rgb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.448    -1.547    u_top_vga/u_draw_rect/clk40Mhz
    SLICE_X9Y39          FDRE                                         r  u_top_vga/u_draw_rect/vga_rect_out\\.rgb_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/vga_rect_out\\.rgb_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.923ns  (logic 1.565ns (26.428%)  route 4.358ns (73.572%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=187, routed)         3.750     5.191    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X8Y40          LUT3 (Prop_lut3_I2_O)        0.124     5.315 r  u_top_vga/u_draw_bg/vga_rect_out\\.rgb[11]_i_1/O
                         net (fo=6, routed)           0.608     5.923    u_top_vga/u_draw_rect/SR[0]
    SLICE_X9Y39          FDRE                                         r  u_top_vga/u_draw_rect/vga_rect_out\\.rgb_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  inst/clkout2_buf/O
                         net (fo=129, routed)         1.448    -1.547    u_top_vga/u_draw_rect/clk40Mhz
    SLICE_X9Y39          FDRE                                         r  u_top_vga/u_draw_rect/vga_rect_out\\.rgb_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/vga_bg_out\\.vsync_reg_r/R
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.210ns (22.506%)  route 0.721ns (77.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=187, routed)         0.721     0.931    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X1Y31          FDRE                                         r  u_top_vga/u_draw_bg/vga_bg_out\\.vsync_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.857    -0.833    u_top_vga/u_draw_bg/clk40Mhz
    SLICE_X1Y31          FDRE                                         r  u_top_vga/u_draw_bg/vga_bg_out\\.vsync_reg_r/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/vga_rect_out\\.vsync_reg_r/R
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.210ns (22.506%)  route 0.721ns (77.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=187, routed)         0.721     0.931    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X1Y31          FDRE                                         r  u_top_vga/u_draw_rect/vga_rect_out\\.vsync_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.857    -0.833    u_top_vga/u_draw_rect/clk40Mhz
    SLICE_X1Y31          FDRE                                         r  u_top_vga/u_draw_rect/vga_rect_out\\.vsync_reg_r/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_tim\\.vsync_reg_r/R
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.210ns (22.506%)  route 0.721ns (77.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=187, routed)         0.721     0.931    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X1Y31          FDRE                                         r  u_top_vga/u_vga_timing/vga_tim\\.vsync_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.857    -0.833    u_top_vga/u_vga_timing/clk40Mhz
    SLICE_X1Y31          FDRE                                         r  u_top_vga/u_vga_timing/vga_tim\\.vsync_reg_r/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/vga_mouse_out\\.hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.210ns (22.402%)  route 0.726ns (77.598%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=187, routed)         0.726     0.935    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X0Y31          FDRE                                         r  u_top_vga/u_draw_mouse/vga_mouse_out\\.hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.857    -0.833    u_top_vga/u_draw_mouse/clk40Mhz
    SLICE_X0Y31          FDRE                                         r  u_top_vga/u_draw_mouse/vga_mouse_out\\.hsync_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/vga_mouse_out\\.vsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.210ns (22.402%)  route 0.726ns (77.598%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=187, routed)         0.726     0.935    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X0Y31          FDRE                                         r  u_top_vga/u_draw_mouse/vga_mouse_out\\.vsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.857    -0.833    u_top_vga/u_draw_mouse/clk40Mhz
    SLICE_X0Y31          FDRE                                         r  u_top_vga/u_draw_mouse/vga_mouse_out\\.vsync_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_hold/xposout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.056ns  (logic 0.210ns (19.849%)  route 0.846ns (80.151%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=187, routed)         0.846     1.056    u_top_vga/u_hold/btnC_IBUF
    SLICE_X5Y31          FDRE                                         r  u_top_vga/u_hold/xposout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.855    -0.835    u_top_vga/u_hold/clk40Mhz
    SLICE_X5Y31          FDRE                                         r  u_top_vga/u_hold/xposout_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_hold/xposout_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.056ns  (logic 0.210ns (19.849%)  route 0.846ns (80.151%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=187, routed)         0.846     1.056    u_top_vga/u_hold/btnC_IBUF
    SLICE_X5Y31          FDRE                                         r  u_top_vga/u_hold/xposout_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.855    -0.835    u_top_vga/u_hold/clk40Mhz
    SLICE_X5Y31          FDRE                                         r  u_top_vga/u_hold/xposout_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_hold/xposout_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.056ns  (logic 0.210ns (19.849%)  route 0.846ns (80.151%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=187, routed)         0.846     1.056    u_top_vga/u_hold/btnC_IBUF
    SLICE_X5Y31          FDRE                                         r  u_top_vga/u_hold/xposout_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.855    -0.835    u_top_vga/u_hold/clk40Mhz
    SLICE_X5Y31          FDRE                                         r  u_top_vga/u_hold/xposout_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_hold/xposout_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.056ns  (logic 0.210ns (19.849%)  route 0.846ns (80.151%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=187, routed)         0.846     1.056    u_top_vga/u_hold/btnC_IBUF
    SLICE_X5Y31          FDRE                                         r  u_top_vga/u_hold/xposout_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.855    -0.835    u_top_vga/u_hold/clk40Mhz
    SLICE_X5Y31          FDRE                                         r  u_top_vga/u_hold/xposout_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/vga_rect_out\\.hcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40Mhz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.123ns  (logic 0.210ns (18.654%)  route 0.914ns (81.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=187, routed)         0.914     1.123    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X4Y32          FDRE                                         r  u_top_vga/u_draw_rect/vga_rect_out\\.hcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    inst/clk40Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  inst/clkout2_buf/O
                         net (fo=129, routed)         0.856    -0.834    u_top_vga/u_draw_rect/clk40Mhz
    SLICE_X4Y32          FDRE                                         r  u_top_vga/u_draw_rect/vga_rect_out\\.hcount_reg[1]/C





