{"Source Block": ["oh/mio/hdl/mio_if.v@75:85@HdlStmAssign", "   assign access_out    = rx_access_in;\n   assign tx_access_out = access_in;\n   assign wait_out      = tx_wait_in;\n   \n   // adapter for PW-->MPW width (MPW>=PW)\n   assign tx_packet_out[MPW-1:0] = packet_in[PW-1:0];\n\n   //#################################################\n   // TRANSACTION FOR CORE (FROM RX)\n   //#################################################\n\n"], "Clone Blocks": [["oh/mio/hdl/mio_if.v@72:82", "\n   // pass throughs\n   assign rx_wait_out   = wait_in;\n   assign access_out    = rx_access_in;\n   assign tx_access_out = access_in;\n   assign wait_out      = tx_wait_in;\n   \n   // adapter for PW-->MPW width (MPW>=PW)\n   assign tx_packet_out[MPW-1:0] = packet_in[PW-1:0];\n\n   //#################################################\n"], ["oh/mio/hdl/mio_if.v@71:81", "\n\n   // pass throughs\n   assign rx_wait_out   = wait_in;\n   assign access_out    = rx_access_in;\n   assign tx_access_out = access_in;\n   assign wait_out      = tx_wait_in;\n   \n   // adapter for PW-->MPW width (MPW>=PW)\n   assign tx_packet_out[MPW-1:0] = packet_in[PW-1:0];\n\n"], ["oh/mio/hdl/mio_if.v@70:80", "   /*AUTOINPUT*/\n\n\n   // pass throughs\n   assign rx_wait_out   = wait_in;\n   assign access_out    = rx_access_in;\n   assign tx_access_out = access_in;\n   assign wait_out      = tx_wait_in;\n   \n   // adapter for PW-->MPW width (MPW>=PW)\n   assign tx_packet_out[MPW-1:0] = packet_in[PW-1:0];\n"]], "Diff Content": {"Delete": [[80, "   assign tx_packet_out[MPW-1:0] = packet_in[PW-1:0];\n"]], "Add": [[80, "   assign tx_packet_out[MPW-1:0] = (~lsbfirst & emode ) ? {packet_in[PW-1:0],{(MPW-PW-8){1'b0}}} :\n"], [80, "\t\t\t\t   (~lsbfirst )         ? {packet_in[PW-1:0],{(MPW-PW){1'b0}}} :\n"], [80, "\t\t\t\t                          packet_in[PW-1:0];\n"]]}}