#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 18 13:08:18 2023
# Process ID: 844
# Current directory: C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3660 C:\Users\xbegan00\Documents\xbegan00\digital-electronics-1\labs\xx-project_UART\project_UART\uart1\uart1.xpr
# Log file: C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/vivado.log
# Journal file: C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1'
INFO: [Project 1-313] Project file moved from 'C:/Users/xshapo02/Documents/digital-electronics-1/project_UART/uart1' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.gen/sources_1', nor could it be found using path 'C:/Users/xshapo02/Documents/digital-electronics-1/project_UART/uart1/uart1.gen/sources_1'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.ip_user_files', nor could it be found using path 'C:/Users/xshapo02/Documents/digital-electronics-1/project_UART/uart1/uart1.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/appz/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/d_ff_rst.vhd C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd}
update_compile_order -fileset sources_1
close [ open C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd w ]
add_files C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd
close [ open C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/shift_register.vhd w ]
add_files C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/shift_register.vhd
close [ open C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/counter.vhd w ]
add_files C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/counter.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top UART [current_fileset]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/counter.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/counter.vhd
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 18 14:59:49 2023...
