Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Wed Apr 11 14:47:44 2018
| Host         : dell-50-03 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file TimerTop_control_sets_placed.rpt
| Design       : TimerTop
| Device       : xc7a200t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              23 |            6 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               5 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------+-------------------+------------------+----------------+
|  Clock Signal  |  Enable Signal |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------+-------------------+------------------+----------------+
|  clk_IBUF_BUFG | start_IBUF     | TimerInst/r00_out |                1 |              1 |
|  clk_IBUF_BUFG |                |                   |                3 |              3 |
|  clk_IBUF_BUFG | DivII/E[0]     | TimerInst/r0      |                2 |              4 |
|  clk_IBUF_BUFG | DivI/pulse10Hz |                   |                2 |              4 |
|  clk_IBUF_BUFG |                | DivI/pulse10Hz    |                6 |             23 |
+----------------+----------------+-------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 3      |                     1 |
| 4      |                     2 |
| 16+    |                     1 |
+--------+-----------------------+


