Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/ise/git/verily/verily_test_isim_beh.exe -prj /home/ise/git/verily/verily_test_beh.prj work.verily_test work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/git/verily/verily.v" into library work
Analyzing Verilog file "/home/ise/git/verily/verily_test.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94916 KB
Fuse CPU Usage: 750 ms
Compiling module verily
Compiling module verily_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable /home/ise/git/verily/verily_test_isim_beh.exe
Fuse Memory Usage: 98016 KB
Fuse CPU Usage: 760 ms
GCC CPU Usage: 130 ms
