Fitter report for arsc_system
Sun Jan 15 17:41:19 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Routing Usage Summary
 28. I/O Rules Summary
 29. I/O Rules Details
 30. I/O Rules Matrix
 31. Fitter Device Options
 32. Operating Settings and Conditions
 33. Estimated Delay Added for Hold Timing Summary
 34. Estimated Delay Added for Hold Timing Details
 35. Fitter Messages
 36. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Sun Jan 15 17:41:19 2017       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; arsc_system                                 ;
; Top-level Entity Name           ; arsc_system_wrapper                         ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CEBA4F23C7                                 ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 833 / 18,480 ( 5 % )                        ;
; Total registers                 ; 1262                                        ;
; Total pins                      ; 68 / 224 ( 30 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,037,632 / 3,153,920 ( 65 % )              ;
; Total RAM Blocks                ; 250 / 308 ( 81 % )                          ;
; Total DSP Blocks                ; 0 / 66 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 4 ( 25 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CEBA4F23C7                           ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.27        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.6%      ;
;     Processor 3            ;   9.1%      ;
;     Processor 4            ;   8.8%      ;
+----------------------------+-------------+


+-----------------------------------------------+
; I/O Assignment Warnings                       ;
+---------------+-------------------------------+
; Pin Name      ; Reason                        ;
+---------------+-------------------------------+
; KEY[2]        ; Incomplete set of assignments ;
; KEY[3]        ; Incomplete set of assignments ;
; LEDR[0]       ; Incomplete set of assignments ;
; LEDR[1]       ; Incomplete set of assignments ;
; LEDR[2]       ; Incomplete set of assignments ;
; LEDR[3]       ; Incomplete set of assignments ;
; LEDR[4]       ; Incomplete set of assignments ;
; LEDR[5]       ; Incomplete set of assignments ;
; LEDR[6]       ; Incomplete set of assignments ;
; LEDR[7]       ; Incomplete set of assignments ;
; LEDR[8]       ; Incomplete set of assignments ;
; LEDR[9]       ; Incomplete set of assignments ;
; DRAM_ADDR[0]  ; Incomplete set of assignments ;
; DRAM_ADDR[1]  ; Incomplete set of assignments ;
; DRAM_ADDR[2]  ; Incomplete set of assignments ;
; DRAM_ADDR[3]  ; Incomplete set of assignments ;
; DRAM_ADDR[4]  ; Incomplete set of assignments ;
; DRAM_ADDR[5]  ; Incomplete set of assignments ;
; DRAM_ADDR[6]  ; Incomplete set of assignments ;
; DRAM_ADDR[7]  ; Incomplete set of assignments ;
; DRAM_ADDR[8]  ; Incomplete set of assignments ;
; DRAM_ADDR[9]  ; Incomplete set of assignments ;
; DRAM_ADDR[10] ; Incomplete set of assignments ;
; DRAM_ADDR[11] ; Incomplete set of assignments ;
; DRAM_ADDR[12] ; Incomplete set of assignments ;
; DRAM_BA[0]    ; Incomplete set of assignments ;
; DRAM_BA[1]    ; Incomplete set of assignments ;
; DRAM_LDQM     ; Incomplete set of assignments ;
; DRAM_UDQM     ; Incomplete set of assignments ;
; DRAM_RAS_N    ; Incomplete set of assignments ;
; DRAM_CAS_N    ; Incomplete set of assignments ;
; DRAM_CKE      ; Incomplete set of assignments ;
; DRAM_CLK      ; Incomplete set of assignments ;
; DRAM_WE_N     ; Incomplete set of assignments ;
; DRAM_CS_N     ; Incomplete set of assignments ;
; VGA_R[0]      ; Incomplete set of assignments ;
; VGA_R[1]      ; Incomplete set of assignments ;
; VGA_R[2]      ; Incomplete set of assignments ;
; VGA_R[3]      ; Incomplete set of assignments ;
; VGA_G[0]      ; Incomplete set of assignments ;
; VGA_G[1]      ; Incomplete set of assignments ;
; VGA_G[2]      ; Incomplete set of assignments ;
; VGA_G[3]      ; Incomplete set of assignments ;
; VGA_B[0]      ; Incomplete set of assignments ;
; VGA_B[1]      ; Incomplete set of assignments ;
; VGA_B[2]      ; Incomplete set of assignments ;
; VGA_B[3]      ; Incomplete set of assignments ;
; VGA_HS        ; Incomplete set of assignments ;
; VGA_VS        ; Incomplete set of assignments ;
; DRAM_DQ[0]    ; Incomplete set of assignments ;
; DRAM_DQ[1]    ; Incomplete set of assignments ;
; DRAM_DQ[2]    ; Incomplete set of assignments ;
; DRAM_DQ[3]    ; Incomplete set of assignments ;
; DRAM_DQ[4]    ; Incomplete set of assignments ;
; DRAM_DQ[5]    ; Incomplete set of assignments ;
; DRAM_DQ[6]    ; Incomplete set of assignments ;
; DRAM_DQ[7]    ; Incomplete set of assignments ;
; DRAM_DQ[8]    ; Incomplete set of assignments ;
; DRAM_DQ[9]    ; Incomplete set of assignments ;
; DRAM_DQ[10]   ; Incomplete set of assignments ;
; DRAM_DQ[11]   ; Incomplete set of assignments ;
; DRAM_DQ[12]   ; Incomplete set of assignments ;
; DRAM_DQ[13]   ; Incomplete set of assignments ;
; DRAM_DQ[14]   ; Incomplete set of assignments ;
; DRAM_DQ[15]   ; Incomplete set of assignments ;
; KEY[1]        ; Incomplete set of assignments ;
; KEY[0]        ; Incomplete set of assignments ;
; CLOCK_50      ; Incomplete set of assignments ;
+---------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                     ; Action     ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; arsc_system:arsc|pll:pll_unit|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                             ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; arsc_system:arsc|pll:pll_unit|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                                             ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CLOCK_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                    ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; KEY[0]~inputCLKENA0                                                                                                                                                                                                                                                                                                                                      ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; arsc_system:arsc|arsc_cpu:cpu_unit|acc_reg[10]                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; arsc_system:arsc|arsc_cpu:cpu_unit|acc_reg[10]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; arsc_system:arsc|arsc_cpu:cpu_unit|acc_reg[11]                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; arsc_system:arsc|arsc_cpu:cpu_unit|acc_reg[11]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; arsc_system:arsc|arsc_cpu:cpu_unit|acc_reg[12]                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; arsc_system:arsc|arsc_cpu:cpu_unit|acc_reg[12]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; arsc_system:arsc|arsc_cpu:cpu_unit|acc_reg[13]                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; arsc_system:arsc|arsc_cpu:cpu_unit|acc_reg[13]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; arsc_system:arsc|arsc_cpu:cpu_unit|acc_reg[14]                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; arsc_system:arsc|arsc_cpu:cpu_unit|acc_reg[14]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; arsc_system:arsc|arsc_cpu:cpu_unit|pc_reg[1]                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; arsc_system:arsc|arsc_cpu:cpu_unit|pc_reg[1]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; arsc_system:arsc|arsc_cpu:cpu_unit|pc_reg[6]                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; arsc_system:arsc|arsc_cpu:cpu_unit|pc_reg[6]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; arsc_system:arsc|arsc_cpu:cpu_unit|pc_reg[7]                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; arsc_system:arsc|arsc_cpu:cpu_unit|pc_reg[7]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; arsc_system:arsc|arsc_cpu:cpu_unit|pc_reg[14]                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; arsc_system:arsc|arsc_cpu:cpu_unit|pc_reg[14]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; arsc_system:arsc|arsc_cpu:cpu_unit|uar_reg[6]                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; arsc_system:arsc|arsc_cpu:cpu_unit|uar_reg[6]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; arsc_system:arsc|arsc_cpu:cpu_unit|uar_reg[7]                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; arsc_system:arsc|arsc_cpu:cpu_unit|uar_reg[7]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; arsc_system:arsc|arsc_cpu:cpu_unit|uar_reg[12]                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; arsc_system:arsc|arsc_cpu:cpu_unit|uar_reg[12]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; arsc_system:arsc|arsc_cpu:cpu_unit|uar_reg[13]                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; arsc_system:arsc|arsc_cpu:cpu_unit|uar_reg[13]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|vga_sync:vga_sync_unit|idx_counter_reg[4]                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|vga_sync:vga_sync_unit|idx_counter_reg[4]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|vga_sync:vga_sync_unit|idx_counter_reg[6]                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|vga_sync:vga_sync_unit|idx_counter_reg[6]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|vga_sync:vga_sync_unit|idx_counter_reg[15]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|vga_sync:vga_sync_unit|idx_counter_reg[15]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE                                                                                                                  ;                  ;                       ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE                                                                                                                  ;                  ;                       ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE                                                                                                                  ;                  ;                       ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~DUPLICATE                                                                                                                  ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~DUPLICATE                            ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]~DUPLICATE                                                                        ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]~DUPLICATE                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]~DUPLICATE                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]~DUPLICATE                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[5]                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[5]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[0]                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[0]~DUPLICATE                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[3]                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[3]~DUPLICATE                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------+
; Ignored Assignments                                                                    ;
+----------+----------------+--------------+------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+------------+---------------+----------------+
; Location ;                ;              ; CLOCK2_50  ; PIN_H13       ; QSF Assignment ;
; Location ;                ;              ; CLOCK3_50  ; PIN_E10       ; QSF Assignment ;
; Location ;                ;              ; CLOCK4_50  ; PIN_V15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[0]  ; PIN_N16       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[10] ; PIN_N21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[11] ; PIN_R22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[12] ; PIN_R21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[13] ; PIN_T22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[14] ; PIN_N20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[15] ; PIN_N19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[16] ; PIN_M22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[17] ; PIN_P19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[18] ; PIN_L22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[19] ; PIN_P17       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[1]  ; PIN_B16       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[20] ; PIN_P16       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[21] ; PIN_M18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[22] ; PIN_L18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[23] ; PIN_L17       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[24] ; PIN_L19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[25] ; PIN_K17       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[26] ; PIN_K19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[27] ; PIN_P18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[28] ; PIN_R15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[29] ; PIN_R17       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[2]  ; PIN_M16       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[30] ; PIN_R16       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[31] ; PIN_T20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[32] ; PIN_T19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[33] ; PIN_T18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[34] ; PIN_T17       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[35] ; PIN_T15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[3]  ; PIN_C16       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[4]  ; PIN_D17       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[5]  ; PIN_K20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[6]  ; PIN_K21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[7]  ; PIN_K22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[8]  ; PIN_M20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[9]  ; PIN_M21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[0]  ; PIN_H16       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[10] ; PIN_H18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[11] ; PIN_J18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[12] ; PIN_J19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[13] ; PIN_G11       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[14] ; PIN_H10       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[15] ; PIN_J11       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[16] ; PIN_H14       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[17] ; PIN_A15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[18] ; PIN_J13       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[19] ; PIN_L8        ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[1]  ; PIN_A12       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[20] ; PIN_A14       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[21] ; PIN_B15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[22] ; PIN_C15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[23] ; PIN_E14       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[24] ; PIN_E15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[25] ; PIN_E16       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[26] ; PIN_F14       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[27] ; PIN_F15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[28] ; PIN_F13       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[29] ; PIN_F12       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[2]  ; PIN_H15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[30] ; PIN_G16       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[31] ; PIN_G15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[32] ; PIN_G13       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[33] ; PIN_G12       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[34] ; PIN_J17       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[35] ; PIN_K16       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[3]  ; PIN_B12       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[4]  ; PIN_A13       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[5]  ; PIN_B13       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[6]  ; PIN_C13       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[7]  ; PIN_D13       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[8]  ; PIN_G18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[9]  ; PIN_G17       ; QSF Assignment ;
; Location ;                ;              ; HEX0[0]    ; PIN_U21       ; QSF Assignment ;
; Location ;                ;              ; HEX0[1]    ; PIN_V21       ; QSF Assignment ;
; Location ;                ;              ; HEX0[2]    ; PIN_W22       ; QSF Assignment ;
; Location ;                ;              ; HEX0[3]    ; PIN_W21       ; QSF Assignment ;
; Location ;                ;              ; HEX0[4]    ; PIN_Y22       ; QSF Assignment ;
; Location ;                ;              ; HEX0[5]    ; PIN_Y21       ; QSF Assignment ;
; Location ;                ;              ; HEX0[6]    ; PIN_AA22      ; QSF Assignment ;
; Location ;                ;              ; HEX1[0]    ; PIN_AA20      ; QSF Assignment ;
; Location ;                ;              ; HEX1[1]    ; PIN_AB20      ; QSF Assignment ;
; Location ;                ;              ; HEX1[2]    ; PIN_AA19      ; QSF Assignment ;
; Location ;                ;              ; HEX1[3]    ; PIN_AA18      ; QSF Assignment ;
; Location ;                ;              ; HEX1[4]    ; PIN_AB18      ; QSF Assignment ;
; Location ;                ;              ; HEX1[5]    ; PIN_AA17      ; QSF Assignment ;
; Location ;                ;              ; HEX1[6]    ; PIN_U22       ; QSF Assignment ;
; Location ;                ;              ; HEX2[0]    ; PIN_Y19       ; QSF Assignment ;
; Location ;                ;              ; HEX2[1]    ; PIN_AB17      ; QSF Assignment ;
; Location ;                ;              ; HEX2[2]    ; PIN_AA10      ; QSF Assignment ;
; Location ;                ;              ; HEX2[3]    ; PIN_Y14       ; QSF Assignment ;
; Location ;                ;              ; HEX2[4]    ; PIN_V14       ; QSF Assignment ;
; Location ;                ;              ; HEX2[5]    ; PIN_AB22      ; QSF Assignment ;
; Location ;                ;              ; HEX2[6]    ; PIN_AB21      ; QSF Assignment ;
; Location ;                ;              ; HEX3[0]    ; PIN_Y16       ; QSF Assignment ;
; Location ;                ;              ; HEX3[1]    ; PIN_W16       ; QSF Assignment ;
; Location ;                ;              ; HEX3[2]    ; PIN_Y17       ; QSF Assignment ;
; Location ;                ;              ; HEX3[3]    ; PIN_V16       ; QSF Assignment ;
; Location ;                ;              ; HEX3[4]    ; PIN_U17       ; QSF Assignment ;
; Location ;                ;              ; HEX3[5]    ; PIN_V18       ; QSF Assignment ;
; Location ;                ;              ; HEX3[6]    ; PIN_V19       ; QSF Assignment ;
; Location ;                ;              ; HEX4[0]    ; PIN_U20       ; QSF Assignment ;
; Location ;                ;              ; HEX4[1]    ; PIN_Y20       ; QSF Assignment ;
; Location ;                ;              ; HEX4[2]    ; PIN_V20       ; QSF Assignment ;
; Location ;                ;              ; HEX4[3]    ; PIN_U16       ; QSF Assignment ;
; Location ;                ;              ; HEX4[4]    ; PIN_U15       ; QSF Assignment ;
; Location ;                ;              ; HEX4[5]    ; PIN_Y15       ; QSF Assignment ;
; Location ;                ;              ; HEX4[6]    ; PIN_P9        ; QSF Assignment ;
; Location ;                ;              ; HEX5[0]    ; PIN_N9        ; QSF Assignment ;
; Location ;                ;              ; HEX5[1]    ; PIN_M8        ; QSF Assignment ;
; Location ;                ;              ; HEX5[2]    ; PIN_T14       ; QSF Assignment ;
; Location ;                ;              ; HEX5[3]    ; PIN_P14       ; QSF Assignment ;
; Location ;                ;              ; HEX5[4]    ; PIN_C1        ; QSF Assignment ;
; Location ;                ;              ; HEX5[5]    ; PIN_C2        ; QSF Assignment ;
; Location ;                ;              ; HEX5[6]    ; PIN_W19       ; QSF Assignment ;
; Location ;                ;              ; PS2_CLK    ; PIN_D3        ; QSF Assignment ;
; Location ;                ;              ; PS2_CLK2   ; PIN_E2        ; QSF Assignment ;
; Location ;                ;              ; PS2_DAT    ; PIN_G2        ; QSF Assignment ;
; Location ;                ;              ; PS2_DAT2   ; PIN_G1        ; QSF Assignment ;
; Location ;                ;              ; RESET_N    ; PIN_P22       ; QSF Assignment ;
; Location ;                ;              ; SD_CLK     ; PIN_H11       ; QSF Assignment ;
; Location ;                ;              ; SD_CMD     ; PIN_B11       ; QSF Assignment ;
; Location ;                ;              ; SD_DATA[0] ; PIN_K9        ; QSF Assignment ;
; Location ;                ;              ; SD_DATA[1] ; PIN_D12       ; QSF Assignment ;
; Location ;                ;              ; SD_DATA[2] ; PIN_E12       ; QSF Assignment ;
; Location ;                ;              ; SD_DATA[3] ; PIN_C11       ; QSF Assignment ;
; Location ;                ;              ; SW[0]      ; PIN_U13       ; QSF Assignment ;
; Location ;                ;              ; SW[1]      ; PIN_V13       ; QSF Assignment ;
; Location ;                ;              ; SW[2]      ; PIN_T13       ; QSF Assignment ;
; Location ;                ;              ; SW[3]      ; PIN_T12       ; QSF Assignment ;
; Location ;                ;              ; SW[4]      ; PIN_AA15      ; QSF Assignment ;
; Location ;                ;              ; SW[5]      ; PIN_AB15      ; QSF Assignment ;
; Location ;                ;              ; SW[6]      ; PIN_AA14      ; QSF Assignment ;
; Location ;                ;              ; SW[7]      ; PIN_AA13      ; QSF Assignment ;
; Location ;                ;              ; SW[8]      ; PIN_AB13      ; QSF Assignment ;
; Location ;                ;              ; SW[9]      ; PIN_AB12      ; QSF Assignment ;
+----------+----------------+--------------+------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2726 ) ; 0.00 % ( 0 / 2726 )        ; 0.00 % ( 0 / 2726 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2726 ) ; 0.00 % ( 0 / 2726 )        ; 0.00 % ( 0 / 2726 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1318 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 234 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 1150 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 24 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/arsc_system.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 833 / 18,480          ; 5 %   ;
; ALMs needed [=A-B+C]                                        ; 833                   ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1,073 / 18,480        ; 6 %   ;
;         [a] ALMs used for LUT logic and registers           ; 181                   ;       ;
;         [b] ALMs used for LUT logic                         ; 479                   ;       ;
;         [c] ALMs used for registers                         ; 413                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 260 / 18,480          ; 1 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 20 / 18,480           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ;       ;
;         [c] Due to LAB input limits                         ; 19                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 178 / 1,848           ; 10 %  ;
;     -- Logic LABs                                           ; 178                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 1,032                 ;       ;
;     -- 7 input functions                                    ; 8                     ;       ;
;     -- 6 input functions                                    ; 339                   ;       ;
;     -- 5 input functions                                    ; 261                   ;       ;
;     -- 4 input functions                                    ; 104                   ;       ;
;     -- <=3 input functions                                  ; 320                   ;       ;
; Combinational ALUT usage for route-throughs                 ; 525                   ;       ;
; Dedicated logic registers                                   ; 1,262                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 1,187 / 36,960        ; 3 %   ;
;         -- Secondary logic registers                        ; 75 / 36,960           ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 1,223                 ;       ;
;         -- Routing optimization registers                   ; 39                    ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 68 / 224              ; 30 %  ;
;     -- Clock pins                                           ; 1 / 9                 ; 11 %  ;
;     -- Dedicated input pins                                 ; 3 / 11                ; 27 %  ;
;                                                             ;                       ;       ;
; Global signals                                              ; 5                     ;       ;
; M10K blocks                                                 ; 250 / 308             ; 81 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 2,037,632 / 3,153,920 ; 65 %  ;
; Total block memory implementation bits                      ; 2,560,000 / 3,153,920 ; 81 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 66                ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 4                 ; 25 %  ;
; Global clocks                                               ; 4 / 16                ; 25 %  ;
; Quadrant clocks                                             ; 0 / 88                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 68                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 68                ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 7.4% / 7.6% / 7.1%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 27.3% / 28.1% / 25.0% ;       ;
; Maximum fan-out                                             ; 1921                  ;       ;
; Highest non-global fan-out                                  ; 1921                  ;       ;
; Total fan-out                                               ; 17698                 ;       ;
; Average fan-out                                             ; 5.46                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                   ;
+-------------------------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 504 / 18480 ( 3 % )   ; 97 / 18480 ( < 1 % )  ; 293 / 18480 ( 2 % )            ; 0 / 18480 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 504                   ; 97                    ; 293                            ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 495 / 18480 ( 3 % )   ; 101 / 18480 ( < 1 % ) ; 479 / 18480 ( 3 % )            ; 0 / 18480 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 80                    ; 26                    ; 75                             ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 361                   ; 42                    ; 77                             ; 0                              ;
;         [c] ALMs used for registers                         ; 54                    ; 33                    ; 327                            ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                     ; 0                              ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 9 / 18480 ( < 1 % )   ; 5 / 18480 ( < 1 % )   ; 188 / 18480 ( 1 % )            ; 0 / 18480 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 18 / 18480 ( < 1 % )  ; 1 / 18480 ( < 1 % )   ; 2 / 18480 ( < 1 % )            ; 0 / 18480 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                     ; 0                              ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                     ; 1                              ; 0                              ;
;         [c] Due to LAB input limits                         ; 18                    ; 1                     ; 1                              ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                   ; Low                            ; Low                            ;
;                                                             ;                       ;                       ;                                ;                                ;
; Total LABs:  partially or completely used                   ; 101 / 1848 ( 5 % )    ; 15 / 1848 ( < 1 % )   ; 70 / 1848 ( 4 % )              ; 0 / 1848 ( 0 % )               ;
;     -- Logic LABs                                           ; 101                   ; 15                    ; 70                             ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; Combinational ALUT usage for logic                          ; 648                   ; 116                   ; 268                            ; 0                              ;
;     -- 7 input functions                                    ; 5                     ; 3                     ; 0                              ; 0                              ;
;     -- 6 input functions                                    ; 250                   ; 24                    ; 65                             ; 0                              ;
;     -- 5 input functions                                    ; 159                   ; 28                    ; 74                             ; 0                              ;
;     -- 4 input functions                                    ; 65                    ; 16                    ; 23                             ; 0                              ;
;     -- <=3 input functions                                  ; 169                   ; 45                    ; 106                            ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 25                    ; 43                    ; 457                            ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- By type:                                             ;                       ;                       ;                                ;                                ;
;         -- Primary logic registers                          ; 268 / 36960 ( < 1 % ) ; 117 / 36960 ( < 1 % ) ; 802 / 36960 ( 2 % )            ; 0 / 36960 ( 0 % )              ;
;         -- Secondary logic registers                        ; 20 / 36960 ( < 1 % )  ; 7 / 36960 ( < 1 % )   ; 48 / 36960 ( < 1 % )           ; 0 / 36960 ( 0 % )              ;
;     -- By function:                                         ;                       ;                       ;                                ;                                ;
;         -- Design implementation registers                  ; 268                   ; 118                   ; 837                            ; 0                              ;
;         -- Routing optimization registers                   ; 20                    ; 6                     ; 13                             ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
;                                                             ;                       ;                       ;                                ;                                ;
; Virtual pins                                                ; 0                     ; 0                     ; 0                              ; 0                              ;
; I/O pins                                                    ; 65                    ; 0                     ; 0                              ; 3                              ;
; I/O registers                                               ; 0                     ; 0                     ; 0                              ; 0                              ;
; Total block memory bits                                     ; 2031616               ; 0                     ; 6016                           ; 0                              ;
; Total block memory implementation bits                      ; 2539520               ; 0                     ; 20480                          ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 248 / 308 ( 80 % )    ; 0 / 308 ( 0 % )       ; 2 / 308 ( < 1 % )              ; 0 / 308 ( 0 % )                ;
; Clock enable block                                          ; 0 / 104 ( 0 % )       ; 0 / 104 ( 0 % )       ; 0 / 104 ( 0 % )                ; 4 / 104 ( 3 % )                ;
; Fractional PLL                                              ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 1 / 4 ( 25 % )                 ;
; PLL Output Counter                                          ; 0 / 36 ( 0 % )        ; 0 / 36 ( 0 % )        ; 0 / 36 ( 0 % )                 ; 2 / 36 ( 5 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 1 / 4 ( 25 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 1 / 4 ( 25 % )                 ;
;                                                             ;                       ;                       ;                                ;                                ;
; Connections                                                 ;                       ;                       ;                                ;                                ;
;     -- Input Connections                                    ; 1244                  ; 183                   ; 1202                           ; 1                              ;
;     -- Registered Input Connections                         ; 539                   ; 132                   ; 910                            ; 0                              ;
;     -- Output Connections                                   ; 120                   ; 312                   ; 34                             ; 2164                           ;
;     -- Registered Output Connections                        ; 40                    ; 312                   ; 0                              ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; Internal Connections                                        ;                       ;                       ;                                ;                                ;
;     -- Total Connections                                    ; 19895                 ; 1318                  ; 4330                           ; 2225                           ;
;     -- Registered Connections                               ; 14348                 ; 1011                  ; 2536                           ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; External Connections                                        ;                       ;                       ;                                ;                                ;
;     -- Top                                                  ; 32                    ; 95                    ; 94                             ; 1143                           ;
;     -- sld_hub:auto_hub                                     ; 95                    ; 20                    ; 218                            ; 162                            ;
;     -- sld_signaltap:auto_signaltap_0                       ; 94                    ; 218                   ; 64                             ; 860                            ;
;     -- hard_block:auto_generated_inst                       ; 1143                  ; 162                   ; 860                            ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; Partition Interface                                         ;                       ;                       ;                                ;                                ;
;     -- Input Ports                                          ; 26                    ; 78                    ; 209                            ; 6                              ;
;     -- Output Ports                                         ; 74                    ; 95                    ; 109                            ; 13                             ;
;     -- Bidir Ports                                          ; 16                    ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; Registered Ports                                            ;                       ;                       ;                                ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 3                     ; 47                             ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 55                    ; 95                             ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; Port Connectivity                                           ;                       ;                       ;                                ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 1                     ; 16                             ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 30                    ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                     ; 44                             ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                     ; 1                              ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 48                    ; 50                             ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 53                    ; 64                             ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 47                    ; 97                             ; 0                              ;
+-------------------------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                              ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; CLOCK_50 ; M9    ; 3B       ; 22           ; 0            ; 0            ; 482                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[0]   ; U7    ; 3A       ; 10           ; 0            ; 91           ; 476                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[1]   ; W9    ; 3A       ; 11           ; 0            ; 34           ; 19                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[2]   ; M7    ; 3A       ; 14           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[3]   ; M6    ; 3A       ; 14           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_ADDR[0]  ; W8    ; 3A       ; 11           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; U8    ; 3A       ; 10           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; P6    ; 3A       ; 11           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; R7    ; 3A       ; 14           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; T8    ; 3A       ; 12           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; U11   ; 3B       ; 24           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; Y10   ; 3B       ; 23           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; N6    ; 3A       ; 11           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; AB10  ; 3B       ; 25           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; P12   ; 3B       ; 24           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; P7    ; 3A       ; 14           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; P8    ; 3B       ; 18           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; R5    ; 3A       ; 10           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; T7    ; 3A       ; 12           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; AB7   ; 3B       ; 18           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; V6    ; 3A       ; 12           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; R6    ; 3A       ; 10           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; AB11  ; 3B       ; 25           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; U6    ; 3A       ; 12           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_LDQM     ; U12   ; 3B       ; 24           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; AB6   ; 3B       ; 16           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_UDQM     ; N8    ; 3B       ; 18           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; AB5   ; 3B       ; 16           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]       ; AA2   ; 2A       ; 0            ; 18           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]       ; AA1   ; 2A       ; 0            ; 18           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]       ; W2    ; 2A       ; 0            ; 18           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]       ; Y3    ; 2A       ; 0            ; 18           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]       ; N2    ; 2A       ; 0            ; 19           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]       ; N1    ; 2A       ; 0            ; 19           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]       ; U2    ; 2A       ; 0            ; 19           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]       ; U1    ; 2A       ; 0            ; 19           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]       ; L2    ; 2A       ; 0            ; 20           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]       ; L1    ; 2A       ; 0            ; 20           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]      ; B6    ; 8A       ; 14           ; 45           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]      ; B7    ; 8A       ; 14           ; 45           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]      ; A8    ; 8A       ; 12           ; 45           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]      ; A7    ; 8A       ; 12           ; 45           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]      ; L7    ; 8A       ; 22           ; 45           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]      ; K7    ; 8A       ; 22           ; 45           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]      ; J7    ; 8A       ; 20           ; 45           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]      ; J8    ; 8A       ; 20           ; 45           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_HS        ; H8    ; 8A       ; 20           ; 45           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]      ; A9    ; 8A       ; 18           ; 45           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]      ; B10   ; 8A       ; 16           ; 45           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]      ; C9    ; 8A       ; 16           ; 45           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]      ; A5    ; 8A       ; 16           ; 45           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS        ; G8    ; 8A       ; 20           ; 45           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_DQ[0]  ; Y9    ; 3B       ; 23           ; 0            ; 74           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[10] ; AA8   ; 3B       ; 19           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[11] ; AA7   ; 3B       ; 18           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[12] ; V10   ; 3B       ; 16           ; 0            ; 40           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[13] ; V9    ; 3B       ; 16           ; 0            ; 57           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[14] ; U10   ; 3B       ; 19           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[15] ; T9    ; 3B       ; 19           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[1]  ; T10   ; 3B       ; 23           ; 0            ; 57           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[2]  ; R9    ; 3B       ; 23           ; 0            ; 40           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[3]  ; Y11   ; 3B       ; 29           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[4]  ; R10   ; 3B       ; 25           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[5]  ; R11   ; 3B       ; 25           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[6]  ; R12   ; 3B       ; 24           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[7]  ; AA12  ; 3B       ; 29           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[8]  ; AA9   ; 3B       ; 22           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[9]  ; AB8   ; 3B       ; 19           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; 2A       ; 10 / 16 ( 63 % )  ; 2.5V          ; --           ; 2.5V          ;
; 3A       ; 16 / 16 ( 100 % ) ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 28 / 32 ( 88 % )  ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 0 / 48 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 0 / 16 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 0 / 16 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 48 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 14 / 32 ( 44 % )  ; 2.5V          ; --           ; 2.5V          ;
+----------+-------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A1       ;            ;          ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A2       ; 288        ; 9A       ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ; --       ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; A4       ; 290        ; 9A       ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A5       ; 264        ; 8A       ; VGA_R[3]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A6       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A7       ; 273        ; 8A       ; VGA_B[3]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A8       ; 271        ; 8A       ; VGA_B[2]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A9       ; 262        ; 8A       ; VGA_R[0]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A10      ; 260        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A12      ; 242        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 230        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 218        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 216        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A17      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 29         ; 2A       ; LEDR[1]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA2      ; 31         ; 2A       ; LEDR[0]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ; 53         ; 3A       ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA6      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ; 79         ; 3B       ; DRAM_DQ[11]                     ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA8      ; 82         ; 3B       ; DRAM_DQ[10]                     ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA9      ; 89         ; 3B       ; DRAM_DQ[8]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA10     ; 87         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA11     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 105        ; 3B       ; DRAM_DQ[7]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA13     ; 113        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 111        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 116        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA17     ; 127        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA18     ; 129        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 130        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 132        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA22     ; 137        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 55         ; 3A       ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB4      ; 57         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB5      ; 76         ; 3B       ; DRAM_WE_N                       ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB6      ; 74         ; 3B       ; DRAM_RAS_N                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB7      ; 81         ; 3B       ; DRAM_BA[1]                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB8      ; 84         ; 3B       ; DRAM_DQ[9]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB9      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB10     ; 98         ; 3B       ; DRAM_ADDR[5]                    ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB11     ; 100        ; 3B       ; DRAM_CLK                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB12     ; 108        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 106        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB15     ; 114        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; 4A       ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB17     ; 119        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ; 121        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB19     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ; 122        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB21     ; 124        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 135        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 266        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 268        ; 8A       ; VGA_B[0]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B7       ; 270        ; 8A       ; VGA_B[1]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B8       ;            ; 8A       ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ; 263        ; 8A       ; VGA_R[1]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B11      ; 250        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 240        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 228        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 225        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 204        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B19      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C1       ; 16         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C2       ; 18         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C5       ; 292        ; 9A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C6       ; 272        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C8       ; 278        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 265        ; 8A       ; VGA_R[2]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C10      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C11      ; 248        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C12      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C13      ; 241        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ;            ; 7A       ; VREFB7AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; C15      ; 223        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 206        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ; 22         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D4       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D6       ; 274        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 276        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 277        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D12      ; 247        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ; 239        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D14      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D15      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D16      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D17      ; 207        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E1       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E2       ; 20         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E5       ; 289        ; 9A       ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E6       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E7       ; 282        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E9       ; 275        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ; 267        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E11      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E12      ; 249        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E14      ; 231        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ; 215        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E16      ; 209        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E18      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 291        ; 9A       ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 280        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F9       ; 269        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 253        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F12      ; 238        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F13      ; 233        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 226        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 217        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F17      ; 202        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F21      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G1       ; 17         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G2       ; 19         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 287        ; 9A       ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 279        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G8       ; 258        ; 8A       ; VGA_VS                          ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G10      ; 251        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 236        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 245        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 237        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 224        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 210        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 208        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 211        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 286        ; 9A       ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ; 281        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 256        ; 8A       ; VGA_HS                          ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ; 261        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H10      ; 234        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H11      ; 243        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H13      ; 235        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 227        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 221        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ; 219        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H18      ; 213        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J1       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J2       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 285        ; 9A       ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 255        ; 8A       ; VGA_G[2]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ; 257        ; 8A       ; VGA_G[3]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J9       ; 259        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J11      ; 232        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J13      ; 229        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J17      ; 220        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 214        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 212        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K6       ; 284        ; 9A       ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 254        ; 8A       ; VGA_G[1]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 246        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ; 222        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K17      ; 178        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K18      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ; 205        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K20      ; 203        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K21      ; 183        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 185        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ; 21         ; 2A       ; LEDR[9]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L2       ; 23         ; 2A       ; LEDR[8]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 283        ; 9A       ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 252        ; 8A       ; VGA_G[0]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; L8       ; 244        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ; 180        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L18      ; 184        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L19      ; 182        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L20      ;            ; 5B       ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; L21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L22      ; 177        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ; 48         ; 3A       ; altera_reserved_tdo             ; output ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; M6       ; 70         ; 3A       ; KEY[3]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M7       ; 72         ; 3A       ; KEY[2]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M8       ; 86         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M9       ; 88         ; 3B       ; CLOCK_50                        ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ; 172        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M17      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M18      ; 176        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M19      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M20      ; 179        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M21      ; 181        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M22      ; 175        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ; 24         ; 2A       ; LEDR[5]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N2       ; 26         ; 2A       ; LEDR[4]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N6       ; 64         ; 3A       ; DRAM_ADDR[4]                    ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N8       ; 80         ; 3B       ; DRAM_UDQM                       ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N9       ; 104        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 170        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N19      ; 174        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N20      ; 171        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 173        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ; 50         ; 3A       ; altera_reserved_tms             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; P6       ; 62         ; 3A       ; DRAM_ADDR[11]                   ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P7       ; 73         ; 3A       ; DRAM_ADDR[7]                    ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P8       ; 78         ; 3B       ; DRAM_ADDR[8]                    ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P9       ; 102        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ; 97         ; 3B       ; DRAM_ADDR[6]                    ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ; 142        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ; 167        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P17      ; 169        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P18      ; 168        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P19      ; 166        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P20      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P21      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 164        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R2       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ; 49         ; 3A       ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; R5       ; 60         ; 3A       ; DRAM_ADDR[9]                    ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R6       ; 58         ; 3A       ; DRAM_CKE                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R7       ; 71         ; 3A       ; DRAM_ADDR[12]                   ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R8       ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R9       ; 93         ; 3B       ; DRAM_DQ[2]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R10      ; 99         ; 3B       ; DRAM_DQ[4]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R11      ; 101        ; 3B       ; DRAM_DQ[5]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R12      ; 95         ; 3B       ; DRAM_DQ[6]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ; 144        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R15      ; 161        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R16      ; 163        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 165        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; R20      ;            ; 5A       ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; R21      ; 162        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 160        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T4       ; 51         ; 3A       ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; T5       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T6       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T7       ; 66         ; 3A       ; DRAM_BA[0]                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T8       ; 68         ; 3A       ; DRAM_ADDR[1]                    ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T9       ; 83         ; 3B       ; DRAM_DQ[15]                     ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T10      ; 91         ; 3B       ; DRAM_DQ[1]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T11      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T12      ; 110        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 112        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ; 126        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T15      ; 159        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ; 157        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 155        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 154        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 156        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T22      ; 158        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 25         ; 2A       ; LEDR[7]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U2       ; 27         ; 2A       ; LEDR[6]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U6       ; 67         ; 3A       ; DRAM_CS_N                       ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U7       ; 59         ; 3A       ; KEY[0]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U8       ; 61         ; 3A       ; DRAM_ADDR[10]                   ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ; 85         ; 3B       ; DRAM_DQ[14]                     ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U11      ; 94         ; 3B       ; DRAM_ADDR[2]                    ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ; 96         ; 3B       ; DRAM_LDQM                       ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U13      ; 109        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U15      ; 128        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U16      ; 150        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U17      ; 152        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U18      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 153        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U21      ; 151        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U22      ; 146        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 56         ; 3A       ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; V4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ; 52         ; 3A       ; altera_reserved_tck             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; V6       ; 69         ; 3A       ; DRAM_CAS_N                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; V9       ; 75         ; 3B       ; DRAM_DQ[13]                     ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V10      ; 77         ; 3B       ; DRAM_DQ[12]                     ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ; 107        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ; 118        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V15      ; 120        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V16      ; 134        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V18      ; 149        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ; 147        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V20      ; 131        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V21      ; 148        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W1       ;            ; 2A       ; VREFB2AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 28         ; 2A       ; LEDR[2]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ; 54         ; 3A       ; altera_reserved_tdi             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; W6       ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W7       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 63         ; 3A       ; DRAM_ADDR[0]                    ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W9       ; 65         ; 3A       ; KEY[1]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W10      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W11      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W12      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W13      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W15      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W16      ; 136        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W19      ; 133        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W21      ; 145        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W22      ; 140        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 30         ; 2A       ; LEDR[3]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y4       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y7       ;            ; 3A       ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y9       ; 92         ; 3B       ; DRAM_DQ[0]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y10      ; 90         ; 3B       ; DRAM_ADDR[3]                    ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y11      ; 103        ; 3B       ; DRAM_DQ[3]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y12      ;            ; 3B       ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y14      ; 115        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y15      ; 117        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 123        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 125        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y19      ; 141        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ; 139        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y21      ; 143        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y22      ; 138        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                               ;
+-----------------------------------------------------------------------------------------------------+---------------------------+
;                                                                                                     ;                           ;
+-----------------------------------------------------------------------------------------------------+---------------------------+
; arsc_system:arsc|pll:pll_unit|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                           ;
;     -- PLL Type                                                                                     ; Integer PLL               ;
;     -- PLL Location                                                                                 ; FRACTIONALPLL_X0_Y1_N0    ;
;     -- PLL Feedback clock type                                                                      ; Global Clock              ;
;     -- PLL Bandwidth                                                                                ; Auto                      ;
;         -- PLL Bandwidth Range                                                                      ; 1200000 to 600000 Hz      ;
;     -- Reference Clock Frequency                                                                    ; 50.0 MHz                  ;
;     -- Reference Clock Sourced by                                                                   ; Dedicated Pin             ;
;     -- PLL VCO Frequency                                                                            ; 500.0 MHz                 ;
;     -- PLL Operation Mode                                                                           ; Normal                    ;
;     -- PLL Freq Min Lock                                                                            ; 30.000000 MHz             ;
;     -- PLL Freq Max Lock                                                                            ; 80.000000 MHz             ;
;     -- PLL Enable                                                                                   ; On                        ;
;     -- PLL Fractional Division                                                                      ; N/A                       ;
;     -- M Counter                                                                                    ; 20                        ;
;     -- N Counter                                                                                    ; 2                         ;
;     -- PLL Refclk Select                                                                            ;                           ;
;             -- PLL Refclk Select Location                                                           ; PLLREFCLKSELECT_X0_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                   ; clk_0                     ;
;             -- PLL Reference Clock Input 1 source                                                   ; ref_clk1                  ;
;             -- ADJPLLIN source                                                                      ; N/A                       ;
;             -- CORECLKIN source                                                                     ; N/A                       ;
;             -- IQTXRXCLKIN source                                                                   ; N/A                       ;
;             -- PLLIQCLKIN source                                                                    ; N/A                       ;
;             -- RXIQCLKIN source                                                                     ; N/A                       ;
;             -- CLKIN(0) source                                                                      ; CLOCK_50~input            ;
;             -- CLKIN(1) source                                                                      ; N/A                       ;
;             -- CLKIN(2) source                                                                      ; N/A                       ;
;             -- CLKIN(3) source                                                                      ; N/A                       ;
;     -- PLL Output Counter                                                                           ;                           ;
;         -- arsc_system:arsc|pll:pll_unit|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                               ; 50.0 MHz                  ;
;             -- Output Clock Location                                                                ; PLLOUTPUTCOUNTER_X0_Y5_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                               ; Off                       ;
;             -- Duty Cycle                                                                           ; 50.0000                   ;
;             -- Phase Shift                                                                          ; 0.000000 degrees          ;
;             -- C Counter                                                                            ; 10                        ;
;             -- C Counter PH Mux PRST                                                                ; 0                         ;
;             -- C Counter PRST                                                                       ; 1                         ;
;         -- arsc_system:arsc|pll:pll_unit|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                               ; 50.0 MHz                  ;
;             -- Output Clock Location                                                                ; PLLOUTPUTCOUNTER_X0_Y2_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                               ; Off                       ;
;             -- Duty Cycle                                                                           ; 50.0000                   ;
;             -- Phase Shift                                                                          ; 306.000000 degrees        ;
;             -- C Counter                                                                            ; 10                        ;
;             -- C Counter PH Mux PRST                                                                ; 4                         ;
;             -- C Counter PRST                                                                       ; 9                         ;
;                                                                                                     ;                           ;
+-----------------------------------------------------------------------------------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |arsc_system_wrapper                                                                                                                    ; 833.0 (1.5)          ; 1072.5 (1.5)                     ; 259.0 (0.0)                                       ; 19.5 (0.0)                       ; 0.0 (0.0)            ; 1032 (3)            ; 1262 (0)                  ; 0 (0)         ; 2037632           ; 250   ; 0          ; 68   ; 0            ; |arsc_system_wrapper                                                                                                                                                                                                                                                                                                                                            ; arsc_system_wrapper               ; work         ;
;    |arsc_system:arsc|                                                                                                                   ; 467.3 (0.0)          ; 493.0 (0.0)                      ; 43.5 (0.0)                                        ; 17.8 (0.0)                       ; 0.0 (0.0)            ; 645 (0)             ; 288 (0)                   ; 0 (0)         ; 2031616           ; 248   ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc                                                                                                                                                                                                                                                                                                                           ; arsc_system                       ; work         ;
;       |arsc_cpu:cpu_unit|                                                                                                               ; 271.1 (48.7)         ; 283.8 (57.3)                     ; 25.0 (10.6)                                       ; 12.3 (2.0)                       ; 0.0 (0.0)            ; 366 (30)            ; 152 (143)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|arsc_cpu:cpu_unit                                                                                                                                                                                                                                                                                                         ; arsc_cpu                          ; work         ;
;          |arsc_alu:alu|                                                                                                                 ; 49.5 (49.5)          ; 50.1 (50.1)                      ; 1.1 (1.1)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 76 (76)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|arsc_cpu:cpu_unit|arsc_alu:alu                                                                                                                                                                                                                                                                                            ; arsc_alu                          ; work         ;
;          |arsc_bus:bus|                                                                                                                 ; 114.8 (114.8)        ; 117.5 (117.5)                    ; 12.5 (12.5)                                       ; 9.8 (9.8)                        ; 0.0 (0.0)            ; 157 (157)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|arsc_cpu:cpu_unit|arsc_bus:bus                                                                                                                                                                                                                                                                                            ; arsc_bus                          ; work         ;
;          |arsc_hcu:hcu|                                                                                                                 ; 58.2 (58.2)          ; 59.0 (59.0)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 103 (103)           ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|arsc_cpu:cpu_unit|arsc_hcu:hcu                                                                                                                                                                                                                                                                                            ; arsc_hcu                          ; work         ;
;       |debouncer:db_unit|                                                                                                               ; 25.5 (5.8)           ; 25.5 (5.8)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (7)              ; 25 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|debouncer:db_unit                                                                                                                                                                                                                                                                                                         ; debouncer                         ; work         ;
;          |dec_bin_counter:counter_unt|                                                                                                  ; 19.7 (19.7)          ; 19.7 (19.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|debouncer:db_unit|dec_bin_counter:counter_unt                                                                                                                                                                                                                                                                             ; dec_bin_counter                   ; work         ;
;       |io_controller:io_ctrl_unit|                                                                                                      ; 84.6 (0.7)           ; 87.3 (0.7)                       ; 4.8 (0.0)                                         ; 2.1 (0.0)                        ; 0.0 (0.0)            ; 117 (1)             ; 50 (0)                    ; 0 (0)         ; 983040            ; 120   ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|io_controller:io_ctrl_unit                                                                                                                                                                                                                                                                                                ; io_controller                     ; work         ;
;          |vga_controller:vga_ctrl_unit|                                                                                                 ; 83.6 (42.9)          ; 86.7 (43.8)                      ; 5.2 (2.5)                                         ; 2.1 (1.6)                        ; 0.0 (0.0)            ; 116 (47)            ; 50 (1)                    ; 0 (0)         ; 983040            ; 120   ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit                                                                                                                                                                                                                                                                   ; vga_controller                    ; work         ;
;             |vga_sync:vga_sync_unit|                                                                                                    ; 32.2 (32.2)          ; 34.7 (34.7)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (61)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|vga_sync:vga_sync_unit                                                                                                                                                                                                                                            ; vga_sync                          ; work         ;
;             |video_ram:video_ram_unit|                                                                                                  ; 8.5 (0.0)            ; 8.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 6 (0)                     ; 0 (0)         ; 983040            ; 120   ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit                                                                                                                                                                                                                                          ; video_ram                         ; work         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 8.5 (0.0)            ; 8.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 6 (0)                     ; 0 (0)         ; 983040            ; 120   ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;                   |altsyncram_cs82:auto_generated|                                                                                      ; 8.5 (2.5)            ; 8.2 (2.5)                        ; 0.2 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (0)               ; 6 (6)                     ; 0 (0)         ; 983040            ; 120   ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated                                                                                                                                                                                 ; altsyncram_cs82                   ; work         ;
;                      |decode_dla:decode2|                                                                                               ; 5.7 (5.7)            ; 5.7 (5.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|decode_dla:decode2                                                                                                                                                              ; decode_dla                        ; work         ;
;       |memory_controller:memory_ctrl_unit|                                                                                              ; 86.1 (0.0)           ; 96.3 (0.0)                       ; 13.7 (0.0)                                        ; 3.5 (0.0)                        ; 0.0 (0.0)            ; 120 (0)             ; 61 (0)                    ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|memory_controller:memory_ctrl_unit                                                                                                                                                                                                                                                                                        ; memory_controller                 ; work         ;
;          |onchip_main_ram:main_ram_unit|                                                                                                ; 86.1 (0.0)           ; 96.3 (0.0)                       ; 13.7 (0.0)                                        ; 3.5 (0.0)                        ; 0.0 (0.0)            ; 120 (0)             ; 61 (0)                    ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit                                                                                                                                                                                                                                                          ; onchip_main_ram                   ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 86.1 (0.0)           ; 96.3 (0.0)                       ; 13.7 (0.0)                                        ; 3.5 (0.0)                        ; 0.0 (0.0)            ; 120 (0)             ; 61 (0)                    ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_aen1:auto_generated|                                                                                         ; 86.1 (0.0)           ; 96.3 (0.0)                       ; 13.7 (0.0)                                        ; 3.5 (0.0)                        ; 0.0 (0.0)            ; 120 (0)             ; 61 (0)                    ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated                                                                                                                                                                                                 ; altsyncram_aen1                   ; work         ;
;                   |altsyncram_3vl2:altsyncram1|                                                                                         ; 13.7 (1.0)           ; 14.3 (1.5)                       ; 0.8 (0.5)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 3 (3)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1                                                                                                                                                                     ; altsyncram_3vl2                   ; work         ;
;                      |decode_61a:rden_decode_b|                                                                                         ; 2.2 (2.2)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|decode_61a:rden_decode_b                                                                                                                                            ; decode_61a                        ; work         ;
;                      |decode_dla:decode4|                                                                                               ; 4.7 (4.7)            ; 4.8 (4.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|decode_dla:decode4                                                                                                                                                  ; decode_dla                        ; work         ;
;                      |decode_dla:decode5|                                                                                               ; 5.8 (5.8)            ; 6.0 (6.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|decode_dla:decode5                                                                                                                                                  ; decode_dla                        ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                                                           ; 72.5 (63.3)          ; 82.0 (72.0)                      ; 12.8 (12.0)                                       ; 3.3 (3.3)                        ; 0.0 (0.0)            ; 96 (80)             ; 58 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                       ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                               ; 9.2 (9.2)            ; 10.0 (10.0)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                    ; sld_rom_sr                        ; work         ;
;       |pll:pll_unit|                                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|pll:pll_unit                                                                                                                                                                                                                                                                                                              ; pll                               ; work         ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|pll:pll_unit|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                      ; altera_pll                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91.4 (0.5)           ; 100.5 (0.5)                      ; 9.5 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 116 (1)             ; 124 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90.9 (0.0)           ; 100.0 (0.0)                      ; 9.5 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 115 (0)             ; 124 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90.9 (0.0)           ; 100.0 (0.0)                      ; 9.5 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 115 (0)             ; 124 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90.9 (1.9)           ; 100.0 (3.3)                      ; 9.5 (1.5)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 115 (1)             ; 124 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89.1 (0.0)           ; 96.7 (0.0)                       ; 8.0 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 114 (0)             ; 118 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89.1 (68.5)          ; 96.7 (72.1)                      ; 8.0 (4.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 114 (80)            ; 118 (87)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 10.3 (10.3)          ; 12.0 (12.0)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.3 (10.3)          ; 12.6 (12.6)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 272.7 (4.2)          ; 477.5 (42.3)                     ; 206.0 (38.1)                                      ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 268 (2)             ; 850 (94)                  ; 0 (0)         ; 6016              ; 2     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 268.6 (0.0)          ; 435.2 (0.0)                      ; 167.9 (0.0)                                       ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 266 (0)             ; 756 (0)                   ; 0 (0)         ; 6016              ; 2     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 268.6 (47.0)         ; 435.2 (144.5)                    ; 167.9 (97.8)                                      ; 1.2 (0.3)                        ; 0.0 (0.0)            ; 266 (68)            ; 756 (263)                 ; 0 (0)         ; 6016              ; 2     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 10.4 (9.9)           ; 20.5 (19.8)                      ; 10.5 (10.3)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 2 (0)               ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 0.5 (0.0)            ; 0.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6016              ; 2     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_6584:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6016              ; 2     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6584:auto_generated                                                                                                                                                 ; altsyncram_6584                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 9.0 (9.0)            ; 9.2 (9.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 3.2 (3.2)            ; 6.0 (6.0)                        ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 34.4 (34.4)          ; 41.7 (41.7)                      ; 7.3 (7.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (59)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 82.2 (0.3)           ; 127.2 (0.3)                      ; 45.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (1)              ; 255 (1)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 71.5 (0.0)           ; 112.6 (0.0)                      ; 41.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 239 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 31.7 (31.7)          ; 62.7 (62.7)                      ; 31.0 (31.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 145 (145)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 39.8 (0.0)           ; 49.9 (0.0)                       ; 10.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 8.5 (7.5)            ; 12.3 (7.5)                       ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 1.0 (1.0)            ; 4.8 (4.8)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 64.0 (5.5)           ; 66.8 (7.0)                       ; 2.8 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (11)             ; 98 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_79i:auto_generated|                                                                                             ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_79i:auto_generated                                                             ; cntr_79i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 5.0 (0.0)            ; 6.7 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 5.0 (5.0)            ; 6.7 (6.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 4.7 (0.0)            ; 4.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 24.0 (24.0)          ; 24.0 (24.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 15.0 (15.0)          ; 16.0 (16.0)                      ; 1.5 (1.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 20 (20)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                          ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; KEY[2]        ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[3]        ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; LEDR[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[0]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[1]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[2]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[3]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[4]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[5]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[6]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[7]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[8]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[9]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[10] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[11] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[12] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_BA[0]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_BA[1]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_LDQM     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_UDQM     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_RAS_N    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CAS_N    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CKE      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CLK      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_WE_N     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CS_N     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_HS        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[0]    ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[1]    ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[2]    ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[3]    ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[4]    ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[5]    ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[6]    ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[7]    ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[8]    ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[9]    ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[10]   ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[11]   ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[12]   ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[13]   ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[14]   ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[15]   ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; KEY[1]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_50      ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                          ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; KEY[2]                                                                                                                                                                                       ;                   ;         ;
; KEY[3]                                                                                                                                                                                       ;                   ;         ;
; DRAM_DQ[0]                                                                                                                                                                                   ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                    ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]~feeder                                                                                                                          ; 0                 ; 0       ;
; DRAM_DQ[1]                                                                                                                                                                                   ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]~feeder                                                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]~feeder                                                                                                                          ; 0                 ; 0       ;
; DRAM_DQ[2]                                                                                                                                                                                   ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                 ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                    ; 0                 ; 0       ;
; DRAM_DQ[3]                                                                                                                                                                                   ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                 ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]~feeder                                                                                                                             ; 0                 ; 0       ;
; DRAM_DQ[4]                                                                                                                                                                                   ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                                                                                 ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]~feeder                                                                                                                             ; 0                 ; 0       ;
; DRAM_DQ[5]                                                                                                                                                                                   ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                    ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]~feeder                                                                                                                          ; 0                 ; 0       ;
; DRAM_DQ[6]                                                                                                                                                                                   ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                                                                                 ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]~feeder                                                                                                                             ; 0                 ; 0       ;
; DRAM_DQ[7]                                                                                                                                                                                   ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]                                                                                                                                 ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                    ; 0                 ; 0       ;
; DRAM_DQ[8]                                                                                                                                                                                   ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]~feeder                                                                                                                             ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]~feeder                                                                                                                          ; 1                 ; 0       ;
; DRAM_DQ[9]                                                                                                                                                                                   ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]                                                                                                                                 ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]~feeder                                                                                                                             ; 1                 ; 0       ;
; DRAM_DQ[10]                                                                                                                                                                                  ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]                                                                                                                                 ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                    ; 1                 ; 0       ;
; DRAM_DQ[11]                                                                                                                                                                                  ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                 ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]~feeder                                                                                                                             ; 1                 ; 0       ;
; DRAM_DQ[12]                                                                                                                                                                                  ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                 ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]~feeder                                                                                                                             ; 0                 ; 0       ;
; DRAM_DQ[13]                                                                                                                                                                                  ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                 ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]~feeder                                                                                                                             ; 0                 ; 0       ;
; DRAM_DQ[14]                                                                                                                                                                                  ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]                                                                                                                                 ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                    ; 1                 ; 0       ;
; DRAM_DQ[15]                                                                                                                                                                                  ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                                                                 ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]~feeder                                                                                                                             ; 1                 ; 0       ;
; KEY[1]                                                                                                                                                                                       ;                   ;         ;
;      - arsc_system:arsc|arsc_cpu:cpu_unit|arsc_hcu:hcu|state_reg~11                                                                                                                          ; 0                 ; 0       ;
;      - arsc_system:arsc|debouncer:db_unit|db_tick_n~0                                                                                                                                        ; 0                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|vga_sync:vga_sync_unit|clk_count_next[0]~1                                                                   ; 0                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|vga_sync:vga_sync_unit|v_count_reg[0]~2                                                                      ; 0                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|vga_sync:vga_sync_unit|h_count_next~0                                                                        ; 0                 ; 0       ;
;      - arsc_system:arsc|debouncer:db_unit|db_tick_n~1                                                                                                                                        ; 0                 ; 0       ;
;      - arsc_system:arsc|debouncer:db_unit|state_reg~10                                                                                                                                       ; 0                 ; 0       ;
;      - arsc_system:arsc|debouncer:db_unit|Selector2~1                                                                                                                                        ; 0                 ; 0       ;
;      - arsc_system:arsc|debouncer:db_unit|dec_bin_counter:counter_unt|q_reg[16]~0                                                                                                            ; 0                 ; 0       ;
;      - arsc_system:arsc|debouncer:db_unit|dec_bin_counter:counter_unt|q_next[19]~0                                                                                                           ; 0                 ; 0       ;
;      - arsc_system:arsc|debouncer:db_unit|dec_bin_counter:counter_unt|q_next[18]~1                                                                                                           ; 0                 ; 0       ;
;      - arsc_system:arsc|debouncer:db_unit|dec_bin_counter:counter_unt|q_next[17]~2                                                                                                           ; 0                 ; 0       ;
;      - arsc_system:arsc|debouncer:db_unit|dec_bin_counter:counter_unt|q_next[16]~3                                                                                                           ; 0                 ; 0       ;
;      - arsc_system:arsc|debouncer:db_unit|dec_bin_counter:counter_unt|q_next[14]~4                                                                                                           ; 0                 ; 0       ;
;      - arsc_system:arsc|debouncer:db_unit|dec_bin_counter:counter_unt|q_next[9]~5                                                                                                            ; 0                 ; 0       ;
;      - arsc_system:arsc|debouncer:db_unit|dec_bin_counter:counter_unt|q_next[6]~6                                                                                                            ; 0                 ; 0       ;
;      - arsc_system:arsc|debouncer:db_unit|state_reg~11                                                                                                                                       ; 0                 ; 0       ;
;      - arsc_system:arsc|debouncer:db_unit|state_reg~12                                                                                                                                       ; 0                 ; 0       ;
;      - arsc_system:arsc|debouncer:db_unit|state_reg~13                                                                                                                                       ; 0                 ; 0       ;
; KEY[0]                                                                                                                                                                                       ;                   ;         ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a0               ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a1               ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a2               ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a3               ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a4               ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a5               ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a6               ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a7               ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a8               ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a9               ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a10              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a11              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a12              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a13              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a14              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a15              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a16              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a17              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a18              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a19              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a20              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a21              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a22              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a23              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a24              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a25              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a26              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a27              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a28              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a29              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a30              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a31              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a32              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a33              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a34              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a35              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a36              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a37              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a38              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a39              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a40              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a41              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a42              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a43              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a44              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a45              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a46              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a47              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a48              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a49              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a50              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a51              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a52              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a53              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a54              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a55              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a56              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a57              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a58              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a59              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a60              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a61              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a62              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a63              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a64              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a65              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a66              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a67              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a68              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a69              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a70              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a71              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a72              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a73              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a74              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a75              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a76              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a77              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a78              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a79              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a80              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a81              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a82              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a83              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a84              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a85              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a86              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a87              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a88              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a89              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a90              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a91              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a92              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a93              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a94              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a95              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a96              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a97              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a98              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a99              ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a100             ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a101             ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a102             ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a103             ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a104             ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a105             ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a106             ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a107             ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a108             ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a109             ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a110             ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a111             ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a112             ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a113             ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a114             ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a116             ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a118             ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a119             ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a120             ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a124             ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|address_reg_b[2]           ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|address_reg_b[1]           ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|address_reg_b[0]           ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a0   ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a1   ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a2   ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a3   ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a4   ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a5   ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a6   ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a7   ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a8   ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a9   ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a10  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a11  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a12  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a13  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a14  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a15  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a16  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a17  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a18  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a19  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a20  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a21  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a22  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a23  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a24  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a25  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a26  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a27  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a28  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a29  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a30  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a31  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a32  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a33  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a34  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a35  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a36  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a37  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a38  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a39  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a40  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a41  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a42  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a43  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a44  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a45  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a46  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a47  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a48  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a49  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a50  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a51  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a52  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a53  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a54  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a55  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a56  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a57  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a58  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a59  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a60  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a61  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a62  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a63  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a64  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a65  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a66  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a67  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a68  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a69  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a70  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a71  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a72  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a73  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a74  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a75  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a76  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a77  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a78  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a79  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a80  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a81  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a82  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a83  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a84  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a85  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a86  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a87  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a88  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a89  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a90  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a91  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a92  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a93  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a94  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a95  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a96  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a97  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a98  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a99  ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a100 ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a101 ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a102 ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a103 ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a104 ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a105 ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a106 ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a107 ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a108 ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a109 ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a110 ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a111 ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a112 ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a113 ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a114 ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a115 ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a116 ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a117 ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a118 ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a119 ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a120 ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a121 ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a122 ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a123 ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a124 ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a125 ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a126 ; 1                 ; 0       ;
;      - arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a127 ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|address_reg_a[2]           ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|address_reg_a[0]           ; 1                 ; 0       ;
;      - arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|address_reg_a[1]           ; 1                 ; 0       ;
;      - arsc_system:arsc|pll:pll_unit|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                                                                  ; 1                 ; 0       ;
;      - KEY[0]~inputCLKENA0                                                                                                                                                                   ; 1                 ; 0       ;
; CLOCK_50                                                                                                                                                                                     ;                   ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location                  ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                   ; PIN_M9                    ; 481     ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                     ; PIN_U7                    ; 221     ; Async. clear               ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                     ; PIN_U7                    ; 256     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y4_N3             ; 686     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y4_N3             ; 28      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|arsc_cpu:cpu_unit|Equal4~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X32_Y25_N54       ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|arsc_cpu:cpu_unit|Equal4~1                                                                                                                                                                                                                                                                                                                ; LABCELL_X32_Y25_N15       ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|arsc_cpu:cpu_unit|acc_reg[0]~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X29_Y24_N42       ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|arsc_cpu:cpu_unit|arsc_hcu:hcu|Selector18~1                                                                                                                                                                                                                                                                                               ; LABCELL_X31_Y23_N9        ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|arsc_cpu:cpu_unit|arsc_hcu:hcu|Selector24~0                                                                                                                                                                                                                                                                                               ; LABCELL_X29_Y24_N51       ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|arsc_cpu:cpu_unit|pc_reg[13]~0                                                                                                                                                                                                                                                                                                            ; MLABCELL_X28_Y24_N54      ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|arsc_cpu:cpu_unit|selected_idx[14]~16                                                                                                                                                                                                                                                                                                     ; LABCELL_X29_Y25_N45       ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|arsc_cpu:cpu_unit|ubr_reg[0]~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X29_Y24_N0        ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|debouncer:db_unit|Selector2~1                                                                                                                                                                                                                                                                                                             ; LABCELL_X35_Y22_N9        ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|debouncer:db_unit|dec_bin_counter:counter_unt|q_reg[16]~1                                                                                                                                                                                                                                                                                 ; LABCELL_X35_Y22_N12       ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|vga_sync:vga_sync_unit|h_count_next~0                                                                                                                                                                                                                                             ; LABCELL_X36_Y22_N3        ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|vga_sync:vga_sync_unit|h_count_reg[8]~0                                                                                                                                                                                                                                           ; MLABCELL_X37_Y22_N9       ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|vga_sync:vga_sync_unit|idx_counter_reg[15]~0                                                                                                                                                                                                                                      ; MLABCELL_X34_Y34_N33      ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|vga_sync:vga_sync_unit|off_counter_reg[1]~0                                                                                                                                                                                                                                       ; MLABCELL_X34_Y34_N48      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|vga_sync:vga_sync_unit|v_count_reg[0]~0                                                                                                                                                                                                                                           ; MLABCELL_X37_Y22_N12      ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|vga_sync:vga_sync_unit|v_count_reg[0]~2                                                                                                                                                                                                                                           ; LABCELL_X36_Y22_N30       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|vga_sync:vga_sync_unit|video_on~2                                                                                                                                                                                                                                                 ; LABCELL_X36_Y30_N51       ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|decode_dla:decode2|w_anode2129w[3]                                                                                                                                                              ; MLABCELL_X34_Y22_N12      ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|decode_dla:decode2|w_anode2146w[3]                                                                                                                                                              ; MLABCELL_X34_Y22_N36      ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|decode_dla:decode2|w_anode2156w[3]                                                                                                                                                              ; MLABCELL_X34_Y22_N39      ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|decode_dla:decode2|w_anode2166w[3]                                                                                                                                                              ; LABCELL_X32_Y22_N54       ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|decode_dla:decode2|w_anode2176w[3]                                                                                                                                                              ; LABCELL_X32_Y22_N24       ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|decode_dla:decode2|w_anode2186w[3]                                                                                                                                                              ; LABCELL_X32_Y22_N39       ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|decode_dla:decode2|w_anode2196w[3]                                                                                                                                                              ; LABCELL_X32_Y22_N42       ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|decode_dla:decode2|w_anode2206w[3]                                                                                                                                                              ; LABCELL_X32_Y22_N6        ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|decode_61a:rden_decode_b|w_anode1886w[3]                                                                                                                                            ; LABCELL_X6_Y5_N39         ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|decode_61a:rden_decode_b|w_anode1915w[3]~0                                                                                                                                          ; LABCELL_X6_Y5_N0          ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|decode_61a:rden_decode_b|w_anode1937w[3]~0                                                                                                                                          ; LABCELL_X12_Y2_N39        ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|decode_61a:rden_decode_b|w_anode1959w[3]~0                                                                                                                                          ; LABCELL_X6_Y5_N12         ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|decode_dla:decode4|w_anode2129w[3]                                                                                                                                                  ; MLABCELL_X34_Y22_N6       ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|decode_dla:decode4|w_anode2146w[3]                                                                                                                                                  ; MLABCELL_X34_Y22_N0       ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|decode_dla:decode4|w_anode2156w[3]                                                                                                                                                  ; MLABCELL_X34_Y22_N3       ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|decode_dla:decode4|w_anode2166w[3]                                                                                                                                                  ; MLABCELL_X34_Y22_N18      ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|decode_dla:decode4|w_anode2176w[3]                                                                                                                                                  ; MLABCELL_X34_Y22_N33      ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|decode_dla:decode4|w_anode2186w[3]                                                                                                                                                  ; MLABCELL_X34_Y22_N57      ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|decode_dla:decode4|w_anode2196w[3]                                                                                                                                                  ; MLABCELL_X34_Y22_N54      ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|decode_dla:decode4|w_anode2206w[3]                                                                                                                                                  ; MLABCELL_X34_Y22_N45      ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|decode_dla:decode5|w_anode2129w[3]                                                                                                                                                  ; LABCELL_X6_Y5_N18         ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|decode_dla:decode5|w_anode2146w[3]                                                                                                                                                  ; LABCELL_X6_Y5_N42         ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|decode_dla:decode5|w_anode2146w[3]~0                                                                                                                                                ; LABCELL_X6_Y5_N45         ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|decode_dla:decode5|w_anode2156w[3]                                                                                                                                                  ; LABCELL_X6_Y5_N3          ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|decode_dla:decode5|w_anode2166w[3]                                                                                                                                                  ; LABCELL_X6_Y5_N54         ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|decode_dla:decode5|w_anode2166w[3]~0                                                                                                                                                ; LABCELL_X6_Y5_N57         ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|decode_dla:decode5|w_anode2176w[3]                                                                                                                                                  ; LABCELL_X6_Y5_N27         ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|decode_dla:decode5|w_anode2186w[3]                                                                                                                                                  ; LABCELL_X6_Y5_N30         ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|decode_dla:decode5|w_anode2186w[3]~0                                                                                                                                                ; LABCELL_X6_Y5_N36         ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|decode_dla:decode5|w_anode2196w[3]                                                                                                                                                  ; LABCELL_X6_Y5_N33         ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|decode_dla:decode5|w_anode2206w[3]                                                                                                                                                  ; LABCELL_X6_Y5_N6          ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|decode_dla:decode5|w_anode2206w[3]~0                                                                                                                                                ; LABCELL_X6_Y5_N9          ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                           ; LABCELL_X6_Y6_N0          ; 7       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                           ; LABCELL_X6_Y6_N57         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                           ; LABCELL_X7_Y3_N36         ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]~1                                                                                                                                                                ; MLABCELL_X4_Y7_N6         ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]~4                                                                                                                                                                 ; LABCELL_X6_Y6_N36         ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2                                                                                                                       ; LABCELL_X1_Y7_N51         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1                                                                                                                  ; LABCELL_X1_Y7_N18         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; arsc_system:arsc|pll:pll_unit|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                       ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; 475     ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X1_Y5_N29              ; 57      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3                      ; LABCELL_X2_Y6_N18         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                        ; LABCELL_X5_Y6_N15         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; FF_X4_Y5_N32              ; 25      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0           ; MLABCELL_X4_Y6_N48        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                             ; FF_X4_Y5_N14              ; 20      ; Async. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1                           ; MLABCELL_X4_Y5_N54        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                             ; FF_X4_Y5_N53              ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3                           ; MLABCELL_X4_Y5_N57        ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                             ; FF_X5_Y4_N8               ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]                             ; FF_X5_Y4_N14              ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5                             ; LABCELL_X5_Y4_N36         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~0              ; LABCELL_X2_Y5_N6          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                ; LABCELL_X2_Y5_N30         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0                    ; MLABCELL_X4_Y5_N18        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1                    ; MLABCELL_X4_Y5_N21        ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2      ; LABCELL_X5_Y7_N33         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~1 ; LABCELL_X2_Y6_N21         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X2_Y5_N41              ; 16      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X2_Y5_N35              ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]        ; FF_X2_Y5_N17              ; 80      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; LABCELL_X2_Y5_N3          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X2_Y5_N56              ; 75      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; LABCELL_X2_Y6_N42         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~1                                                                                                                      ; LABCELL_X12_Y3_N18        ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~0                                                                                                                      ; LABCELL_X12_Y3_N21        ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                       ; FF_X7_Y1_N17              ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                    ; FF_X12_Y3_N5              ; 6       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                                                                          ; LABCELL_X6_Y2_N21         ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                   ; LABCELL_X12_Y3_N51        ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                    ; LABCELL_X5_Y2_N27         ; 33      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                    ; LABCELL_X5_Y2_N24         ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                      ; FF_X1_Y4_N38              ; 290     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                                                                            ; MLABCELL_X9_Y1_N27        ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]~1                                                                                                                                                                                             ; LABCELL_X5_Y2_N42         ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]~1                                                                                                                                                                                        ; LABCELL_X12_Y5_N18        ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0                                                                                                                                                                                 ; LABCELL_X12_Y3_N24        ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                  ; LABCELL_X12_Y3_N27        ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                                                                                 ; LABCELL_X12_Y3_N48        ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                                      ; LABCELL_X6_Y3_N21         ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                            ; LABCELL_X5_Y3_N3          ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_79i:auto_generated|cout_actual                                                                 ; LABCELL_X7_Y3_N42         ; 6       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|cout_actual                                                                                ; LABCELL_X6_Y3_N48         ; 6       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|cout_actual                                                                                   ; LABCELL_X5_Y3_N24         ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                             ; LABCELL_X7_Y3_N57         ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                                ; LABCELL_X6_Y3_N27         ; 46      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                  ; LABCELL_X5_Y3_N42         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset                                                                                                                                         ; LABCELL_X12_Y3_N54        ; 1       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena                                                                                                                                      ; LABCELL_X6_Y3_N51         ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load                                                                                                                                         ; LABCELL_X6_Y3_N24         ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~5                                                                                                                                                                                                             ; LABCELL_X10_Y4_N21        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~1                                                                                                                                                                                                        ; MLABCELL_X9_Y4_N9         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                          ; LABCELL_X5_Y2_N0          ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_gen~0                                                                                                                                                                                                                                  ; LABCELL_X5_Y2_N9          ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]~0                                                                                                                                                                                                                          ; LABCELL_X5_Y2_N48         ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~0                                                                                                                                                                                                                     ; LABCELL_X6_Y2_N3          ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                              ; LABCELL_X5_Y2_N6          ; 166     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                        ;
+------------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                   ; Location                  ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+
; CLOCK_50                                                               ; PIN_M9                    ; 481     ; Global Clock         ; GCLK6            ; --                        ;
; KEY[0]                                                                 ; PIN_U7                    ; 221     ; Global Clock         ; GCLK4            ; --                        ;
; arsc_system:arsc|pll:pll_unit|altera_pll:altera_pll_i|fboutclk_wire[0] ; FRACTIONALPLL_X0_Y1_N0    ; 1       ; Global Clock         ; --               ; --                        ;
; arsc_system:arsc|pll:pll_unit|altera_pll:altera_pll_i|outclk_wire[0]   ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; 475     ; Global Clock         ; GCLK7            ; --                        ;
; arsc_system:arsc|pll:pll_unit|altera_pll:altera_pll_i|outclk_wire[1]   ; PLLOUTPUTCOUNTER_X0_Y2_N1 ; 1       ; Global Clock         ; GCLK3            ; --                        ;
+------------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+


+----------------------------------------+
; Non-Global High Fan-Out Signals        ;
+------------------------------+---------+
; Name                         ; Fan-Out ;
+------------------------------+---------+
; ~GND                         ; 1921    ;
; altera_internal_jtag~TCKUTAP ; 686     ;
+------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                       ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------+
; arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ALTSYNCRAM                                 ; AUTO ; True Dual Port   ; Single Clock ; 61440        ; 16           ; 61440        ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 983040  ; 61440                       ; 16                          ; 61440                       ; 16                          ; 983040              ; 120         ; 0          ; video_ram_init.mif        ; M10K_X22_Y37_N0, M10K_X38_Y37_N0, M10K_X38_Y41_N0, M10K_X38_Y39_N0, M10K_X46_Y25_N0, M10K_X51_Y25_N0, M10K_X46_Y23_N0, M10K_X30_Y25_N0, M10K_X22_Y27_N0, M10K_X51_Y26_N0, M10K_X51_Y19_N0, M10K_X30_Y27_N0, M10K_X51_Y37_N0, M10K_X51_Y31_N0, M10K_X38_Y35_N0, M10K_X11_Y31_N0, M10K_X38_Y31_N0, M10K_X51_Y35_N0, M10K_X51_Y36_N0, M10K_X51_Y21_N0, M10K_X30_Y19_N0, M10K_X22_Y38_N0, M10K_X38_Y26_N0, M10K_X46_Y21_N0, M10K_X51_Y18_N0, M10K_X11_Y38_N0, M10K_X38_Y38_N0, M10K_X30_Y22_N0, M10K_X38_Y22_N0, M10K_X46_Y34_N0, M10K_X3_Y33_N0, M10K_X38_Y18_N0, M10K_X46_Y26_N0, M10K_X30_Y38_N0, M10K_X30_Y31_N0, M10K_X30_Y41_N0, M10K_X30_Y40_N0, M10K_X30_Y26_N0, M10K_X30_Y28_N0, M10K_X22_Y28_N0, M10K_X22_Y29_N0, M10K_X46_Y28_N0, M10K_X46_Y31_N0, M10K_X46_Y29_N0, M10K_X51_Y32_N0, M10K_X38_Y28_N0, M10K_X11_Y32_N0, M10K_X30_Y29_N0, M10K_X46_Y27_N0, M10K_X22_Y30_N0, M10K_X46_Y32_N0, M10K_X11_Y29_N0, M10K_X38_Y27_N0, M10K_X46_Y30_N0, M10K_X51_Y29_N0, M10K_X38_Y30_N0, M10K_X46_Y20_N0, M10K_X38_Y20_N0, M10K_X38_Y19_N0, M10K_X30_Y24_N0, M10K_X11_Y35_N0, M10K_X22_Y36_N0, M10K_X30_Y36_N0, M10K_X22_Y40_N0, M10K_X30_Y23_N0, M10K_X38_Y23_N0, M10K_X46_Y22_N0, M10K_X38_Y25_N0, M10K_X22_Y41_N0, M10K_X11_Y36_N0, M10K_X30_Y37_N0, M10K_X22_Y33_N0, M10K_X22_Y34_N0, M10K_X11_Y34_N0, M10K_X30_Y30_N0, M10K_X30_Y34_N0, M10K_X38_Y34_N0, M10K_X38_Y32_N0, M10K_X51_Y34_N0, M10K_X30_Y21_N0, M10K_X51_Y20_N0, M10K_X38_Y24_N0, M10K_X51_Y24_N0, M10K_X22_Y24_N0, M10K_X38_Y21_N0, M10K_X46_Y19_N0, M10K_X38_Y17_N0, M10K_X46_Y17_N0, M10K_X51_Y17_N0, M10K_X22_Y26_N0, M10K_X51_Y22_N0, M10K_X46_Y18_N0, M10K_X30_Y20_N0, M10K_X46_Y24_N0, M10K_X30_Y32_N0, M10K_X22_Y32_N0, M10K_X22_Y35_N0, M10K_X30_Y35_N0, M10K_X51_Y30_N0, M10K_X46_Y38_N0, M10K_X51_Y33_N0, M10K_X46_Y39_N0, M10K_X22_Y39_N0, M10K_X3_Y31_N0, M10K_X30_Y39_N0, M10K_X22_Y31_N0, M10K_X46_Y33_N0, M10K_X51_Y28_N0, M10K_X38_Y29_N0, M10K_X38_Y33_N0, M10K_X11_Y33_N0, M10K_X11_Y30_N0, M10K_X30_Y33_N0, M10K_X38_Y36_N0, M10K_X11_Y39_N0, M10K_X46_Y35_N0, M10K_X46_Y36_N0, M10K_X38_Y40_N0, M10K_X46_Y40_N0, M10K_X46_Y37_N0                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                     ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ALTSYNCRAM                     ; AUTO ; True Dual Port   ; Dual Clocks  ; 65536        ; 16           ; 65536        ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 1048576 ; 65536                       ; 16                          ; 65536                       ; 16                          ; 1048576             ; 128         ; 0          ; arsc_main_memory_init.mif ; M10K_X11_Y20_N0, M10K_X11_Y19_N0, M10K_X3_Y17_N0, M10K_X3_Y20_N0, M10K_X3_Y15_N0, M10K_X11_Y15_N0, M10K_X3_Y13_N0, M10K_X3_Y11_N0, M10K_X3_Y2_N0, M10K_X3_Y6_N0, M10K_X11_Y2_N0, M10K_X3_Y3_N0, M10K_X11_Y10_N0, M10K_X11_Y8_N0, M10K_X11_Y4_N0, M10K_X11_Y6_N0, M10K_X51_Y2_N0, M10K_X51_Y5_N0, M10K_X46_Y3_N0, M10K_X46_Y1_N0, M10K_X22_Y5_N0, M10K_X38_Y1_N0, M10K_X30_Y5_N0, M10K_X51_Y1_N0, M10K_X51_Y6_N0, M10K_X46_Y6_N0, M10K_X46_Y7_N0, M10K_X46_Y4_N0, M10K_X38_Y6_N0, M10K_X38_Y8_N0, M10K_X22_Y4_N0, M10K_X51_Y4_N0, M10K_X22_Y21_N0, M10K_X22_Y25_N0, M10K_X11_Y24_N0, M10K_X11_Y22_N0, M10K_X22_Y20_N0, M10K_X22_Y19_N0, M10K_X11_Y17_N0, M10K_X22_Y22_N0, M10K_X22_Y17_N0, M10K_X22_Y18_N0, M10K_X30_Y18_N0, M10K_X30_Y17_N0, M10K_X38_Y15_N0, M10K_X30_Y16_N0, M10K_X22_Y16_N0, M10K_X38_Y16_N0, M10K_X46_Y2_N0, M10K_X46_Y10_N0, M10K_X38_Y2_N0, M10K_X22_Y2_N0, M10K_X38_Y7_N0, M10K_X30_Y2_N0, M10K_X38_Y4_N0, M10K_X30_Y3_N0, M10K_X30_Y11_N0, M10K_X38_Y11_N0, M10K_X30_Y7_N0, M10K_X22_Y10_N0, M10K_X30_Y6_N0, M10K_X30_Y8_N0, M10K_X38_Y10_N0, M10K_X22_Y6_N0, M10K_X38_Y3_N0, M10K_X46_Y5_N0, M10K_X22_Y3_N0, M10K_X30_Y1_N0, M10K_X11_Y5_N0, M10K_X22_Y1_N0, M10K_X30_Y4_N0, M10K_X11_Y1_N0, M10K_X3_Y8_N0, M10K_X3_Y10_N0, M10K_X11_Y9_N0, M10K_X11_Y3_N0, M10K_X11_Y7_N0, M10K_X3_Y7_N0, M10K_X3_Y5_N0, M10K_X3_Y9_N0, M10K_X22_Y23_N0, M10K_X11_Y27_N0, M10K_X3_Y24_N0, M10K_X11_Y28_N0, M10K_X22_Y11_N0, M10K_X3_Y14_N0, M10K_X22_Y15_N0, M10K_X11_Y13_N0, M10K_X38_Y13_N0, M10K_X30_Y13_N0, M10K_X38_Y14_N0, M10K_X22_Y13_N0, M10K_X11_Y11_N0, M10K_X30_Y9_N0, M10K_X38_Y9_N0, M10K_X38_Y12_N0, M10K_X11_Y23_N0, M10K_X11_Y26_N0, M10K_X3_Y22_N0, M10K_X3_Y28_N0, M10K_X11_Y21_N0, M10K_X3_Y19_N0, M10K_X3_Y16_N0, M10K_X3_Y25_N0, M10K_X3_Y23_N0, M10K_X3_Y26_N0, M10K_X3_Y21_N0, M10K_X3_Y27_N0, M10K_X11_Y18_N0, M10K_X3_Y18_N0, M10K_X3_Y12_N0, M10K_X11_Y25_N0, M10K_X46_Y8_N0, M10K_X38_Y5_N0, M10K_X46_Y9_N0, M10K_X46_Y11_N0, M10K_X22_Y8_N0, M10K_X22_Y7_N0, M10K_X30_Y10_N0, M10K_X22_Y9_N0, M10K_X11_Y12_N0, M10K_X30_Y15_N0, M10K_X11_Y16_N0, M10K_X30_Y12_N0, M10K_X11_Y14_N0, M10K_X22_Y14_N0, M10K_X22_Y12_N0, M10K_X30_Y14_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6584:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 47           ; 128          ; 47           ; yes                    ; no                      ; yes                    ; no                      ; 6016    ; 128                         ; 47                          ; 128                         ; 47                          ; 6016                ; 2           ; 0          ; None                      ; M10K_X3_Y4_N0, M10K_X3_Y1_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+---------------------------------------------------------+
; Routing Usage Summary                                   ;
+------------------------------+--------------------------+
; Routing Resource Type        ; Usage                    ;
+------------------------------+--------------------------+
; Block interconnects          ; 10,907 / 140,056 ( 8 % ) ;
; C12 interconnects            ; 306 / 6,048 ( 5 % )      ;
; C2 interconnects             ; 3,086 / 54,648 ( 6 % )   ;
; C4 interconnects             ; 2,183 / 25,920 ( 8 % )   ;
; DQS bus muxes                ; 0 / 17 ( 0 % )           ;
; DQS-18 I/O buses             ; 0 / 17 ( 0 % )           ;
; DQS-9 I/O buses              ; 0 / 17 ( 0 % )           ;
; Direct links                 ; 217 / 140,056 ( < 1 % )  ;
; Global clocks                ; 4 / 16 ( 25 % )          ;
; Local interconnects          ; 695 / 36,960 ( 2 % )     ;
; Quadrant clocks              ; 0 / 88 ( 0 % )           ;
; R14 interconnects            ; 411 / 5,984 ( 7 % )      ;
; R14/C12 interconnect drivers ; 489 / 9,504 ( 5 % )      ;
; R3 interconnects             ; 4,194 / 60,192 ( 7 % )   ;
; R6 interconnects             ; 7,810 / 127,072 ( 6 % )  ;
; Spine clocks                 ; 11 / 120 ( 9 % )         ;
; Wire stub REs                ; 0 / 7,344 ( 0 % )        ;
+------------------------------+--------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 68           ; 0            ; 68           ; 0            ; 0            ; 72        ; 68           ; 0            ; 72        ; 72        ; 0            ; 63           ; 0            ; 0            ; 0            ; 0            ; 63           ; 0            ; 0            ; 0            ; 38           ; 63           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 72           ; 4            ; 72           ; 72           ; 0         ; 4            ; 72           ; 0         ; 0         ; 72           ; 9            ; 72           ; 72           ; 72           ; 72           ; 9            ; 72           ; 72           ; 72           ; 34           ; 9            ; 72           ; 72           ; 72           ; 72           ; 72           ; 72           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; KEY[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_LDQM           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_UDQM           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_WE_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CS_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_HS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_VS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 1957.7            ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                 ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                         ; 1.243             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]  ; 1.203             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]  ; 1.190             ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                      ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                             ; 1.186             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                          ; 1.184             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]  ; 1.183             ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                      ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                             ; 1.182             ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                  ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                   ; 1.165             ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a74~portb_datain_reg0                                                                                                                                                   ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                            ; 1.147             ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a74~portb_we_reg                                                                                                                                                        ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                            ; 1.147             ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a90~portb_datain_reg0                                                                                                                                                   ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                            ; 1.147             ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a90~portb_we_reg                                                                                                                                                        ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                            ; 1.147             ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a106~portb_datain_reg0                                                                                                                                                  ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                            ; 1.147             ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a106~portb_we_reg                                                                                                                                                       ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                            ; 1.147             ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a122~portb_datain_reg0                                                                                                                                                  ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                            ; 1.147             ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a122~portb_we_reg                                                                                                                                                       ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                            ; 1.147             ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|address_reg_b[0]                                                                                                                                                                  ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                            ; 1.147             ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|address_reg_b[1]                                                                                                                                                                  ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                            ; 1.147             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]  ; 1.120             ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                      ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                             ; 1.118             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 1.113             ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                 ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                             ; 1.110             ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                 ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                             ; 1.105             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                         ; 1.104             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[0]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                             ; 1.104             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 1.103             ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                            ; 1.095             ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                            ; 1.092             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]  ; 1.091             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                     ; 1.090             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 1.087             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                  ; 1.083             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; 1.083             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; 1.082             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                         ; 1.079             ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                                                  ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                   ; 1.079             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] ; 1.079             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[3]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                             ; 1.076             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[2]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                             ; 1.072             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 1.071             ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                 ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                             ; 1.069             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 1.067             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                         ; 1.059             ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                                                  ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                   ; 1.048             ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                                                  ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                   ; 1.041             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                ; 1.037             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                ; 1.037             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                ; 1.032             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] ; 1.032             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]  ; 1.026             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] ; 1.026             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                ; 1.021             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]  ; 1.021             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]  ; 1.019             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                         ; 1.018             ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                       ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                   ; 1.014             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                ; 1.014             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                     ; 1.014             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]  ; 1.013             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                             ; 1.011             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                  ; 1.011             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]  ; 1.011             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[1]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                             ; 1.009             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                     ; 1.006             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14] ; 1.005             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                                              ; 1.004             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]  ; 1.001             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]  ; 0.996             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 0.994             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                           ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                             ; 0.992             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 0.992             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                         ; 0.986             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                         ; 0.983             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                         ; 0.983             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                         ; 0.983             ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                  ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                   ; 0.979             ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                       ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                   ; 0.968             ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                       ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                   ; 0.968             ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                      ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                             ; 0.951             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                         ; 0.946             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; 0.945             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                  ; 0.938             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                  ; 0.938             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                  ; 0.938             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                  ; 0.938             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]  ; 0.896             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                         ; 0.891             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                         ; 0.891             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                         ; 0.891             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                         ; 0.891             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                                                   ; 0.882             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]                                                                   ; 0.881             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                                                   ; 0.881             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                                   ; 0.881             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                                                                   ; 0.881             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                                                                   ; 0.881             ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                 ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ram_block3a3~portb_datain_reg0                                                                                                                                                ; 0.875             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                                                                   ; 0.869             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                                   ; 0.868             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]                                                                   ; 0.868             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CEBA4F23C7 for design "arsc_system"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "arsc_system:arsc|pll:pll_unit|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL arsc_system:arsc|pll:pll_unit|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Info (11178): Promoted 2 clocks (2 global)
    Info (11162): arsc_system:arsc|pll:pll_unit|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 467 fanout uses global clock CLKCTRL_G7
    Info (11162): arsc_system:arsc|pll:pll_unit|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G3
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): CLOCK_50~inputCLKENA0 with 523 fanout uses global clock CLKCTRL_G6
    Info (11162): KEY[0]~inputCLKENA0 with 205 fanout uses global clock CLKCTRL_G4
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Warning (16406): 1 global input pin(s) will use non-dedicated clock routing
    Warning (16407): Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY[0]~inputCLKENA0, placed at CLKCTRL_G4
        Info (179012): Refclk input I/O pad KEY[0] is placed onto PIN_U7
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'arsc_system.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ram_block1a14~porta_memory_reg is being clocked by CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: arsc|pll_unit|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK4_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[9]" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:09
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:13
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:18
Info (170193): Fitter routing operations beginning
Info (170089): 2e+03 ns of routing delay (approximately 1.8% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 6% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:24
Info (11888): Total time spent on timing analysis during the Fitter is 7.99 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:20
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin DRAM_DQ[0] has a permanently disabled output enable File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system_wrapper.v Line: 14
    Info (169065): Pin DRAM_DQ[1] has a permanently disabled output enable File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system_wrapper.v Line: 14
    Info (169065): Pin DRAM_DQ[2] has a permanently disabled output enable File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system_wrapper.v Line: 14
    Info (169065): Pin DRAM_DQ[3] has a permanently disabled output enable File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system_wrapper.v Line: 14
    Info (169065): Pin DRAM_DQ[4] has a permanently disabled output enable File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system_wrapper.v Line: 14
    Info (169065): Pin DRAM_DQ[5] has a permanently disabled output enable File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system_wrapper.v Line: 14
    Info (169065): Pin DRAM_DQ[6] has a permanently disabled output enable File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system_wrapper.v Line: 14
    Info (169065): Pin DRAM_DQ[7] has a permanently disabled output enable File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system_wrapper.v Line: 14
    Info (169065): Pin DRAM_DQ[8] has a permanently disabled output enable File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system_wrapper.v Line: 14
    Info (169065): Pin DRAM_DQ[9] has a permanently disabled output enable File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system_wrapper.v Line: 14
    Info (169065): Pin DRAM_DQ[10] has a permanently disabled output enable File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system_wrapper.v Line: 14
    Info (169065): Pin DRAM_DQ[11] has a permanently disabled output enable File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system_wrapper.v Line: 14
    Info (169065): Pin DRAM_DQ[12] has a permanently disabled output enable File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system_wrapper.v Line: 14
    Info (169065): Pin DRAM_DQ[13] has a permanently disabled output enable File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system_wrapper.v Line: 14
    Info (169065): Pin DRAM_DQ[14] has a permanently disabled output enable File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system_wrapper.v Line: 14
    Info (169065): Pin DRAM_DQ[15] has a permanently disabled output enable File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system_wrapper.v Line: 14
Info (144001): Generated suppressed messages file C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/arsc_system.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 152 warnings
    Info: Peak virtual memory: 2528 megabytes
    Info: Processing ended: Sun Jan 15 17:41:21 2017
    Info: Elapsed time: 00:01:44
    Info: Total CPU time (on all processors): 00:04:27


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/arsc_system.fit.smsg.


