

================================================================
== Vitis HLS Report for 'krnl_vadd_Pipeline_vadd1'
================================================================
* Date:           Mon Jan 24 15:56:34 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        krnl_vadd
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      260|      260|  1.040 us|  1.040 us|  260|  260|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- vadd1   |      258|      258|         4|          1|          1|   256|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_0 = alloca i32 1"   --->   Operation 7 'alloca' 'i_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln52_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln52"   --->   Operation 8 'read' 'zext_ln52_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln52_2_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln52_2"   --->   Operation 9 'read' 'sext_ln52_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln52_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln52"   --->   Operation 10 'read' 'sext_ln52_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln52_1_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln52_1"   --->   Operation 11 'read' 'sext_ln52_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln52_cast = zext i32 %zext_ln52_read"   --->   Operation 12 'zext' 'zext_ln52_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln52_2_cast = sext i58 %sext_ln52_2_read"   --->   Operation 13 'sext' 'sext_ln52_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln52_cast = sext i58 %sext_ln52_read"   --->   Operation 14 'sext' 'sext_ln52_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln52_1_cast = sext i58 %sext_ln52_1_read"   --->   Operation 15 'sext' 'sext_ln52_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_1, i32 0, i32 0, void @empty_2, i32 64, i32 0, void @empty_8, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_1, i32 0, i32 0, void @empty_2, i32 64, i32 0, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 0, i64 %i_0"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.57>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_0_load = load i64 %i_0" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 20 'load' 'i_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.06ns)   --->   "%icmp_ln52 = icmp_eq  i64 %i_0_load, i64 %zext_ln52_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 21 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %.split.0, void %.._crit_edge.loopexit_crit_edge.exitStub" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 22 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln52_1)   --->   "%or_ln52 = or i64 %i_0_load, i64 1" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 23 'or' 'or_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln52_1 = icmp_eq  i64 %or_ln52, i64 %zext_ln52_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 24 'icmp' 'icmp_ln52_1' <Predicate = (!icmp_ln52)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_1, void %.split.1, void %.._crit_edge.loopexit_crit_edge.exitStub" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 25 'br' 'br_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln52_2)   --->   "%or_ln52_1 = or i64 %i_0_load, i64 2" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 26 'or' 'or_ln52_1' <Predicate = (!icmp_ln52 & !icmp_ln52_1)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln52_2 = icmp_eq  i64 %or_ln52_1, i64 %zext_ln52_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 27 'icmp' 'icmp_ln52_2' <Predicate = (!icmp_ln52 & !icmp_ln52_1)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_2, void %.split.2, void %.._crit_edge.loopexit_crit_edge.exitStub" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 28 'br' 'br_ln52' <Predicate = (!icmp_ln52 & !icmp_ln52_1)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln52_3)   --->   "%or_ln52_2 = or i64 %i_0_load, i64 3" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 29 'or' 'or_ln52_2' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln52_3 = icmp_eq  i64 %or_ln52_2, i64 %zext_ln52_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 30 'icmp' 'icmp_ln52_3' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_3, void %.split.3, void %.._crit_edge.loopexit_crit_edge.exitStub" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 31 'br' 'br_ln52' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln52_4)   --->   "%or_ln52_3 = or i64 %i_0_load, i64 4" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 32 'or' 'or_ln52_3' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln52_4 = icmp_eq  i64 %or_ln52_3, i64 %zext_ln52_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 33 'icmp' 'icmp_ln52_4' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_4, void %.split.4, void %.._crit_edge.loopexit_crit_edge.exitStub" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 34 'br' 'br_ln52' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln52_5)   --->   "%or_ln52_4 = or i64 %i_0_load, i64 5" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 35 'or' 'or_ln52_4' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln52_5 = icmp_eq  i64 %or_ln52_4, i64 %zext_ln52_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 36 'icmp' 'icmp_ln52_5' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_5, void %.split.5, void %.._crit_edge.loopexit_crit_edge.exitStub" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 37 'br' 'br_ln52' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln52_6)   --->   "%or_ln52_5 = or i64 %i_0_load, i64 6" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 38 'or' 'or_ln52_5' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln52_6 = icmp_eq  i64 %or_ln52_5, i64 %zext_ln52_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 39 'icmp' 'icmp_ln52_6' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_6, void %.split.6, void %.._crit_edge.loopexit_crit_edge.exitStub" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 40 'br' 'br_ln52' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln52_7)   --->   "%or_ln52_6 = or i64 %i_0_load, i64 7" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 41 'or' 'or_ln52_6' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln52_7 = icmp_eq  i64 %or_ln52_6, i64 %zext_ln52_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 42 'icmp' 'icmp_ln52_7' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_7, void %.split.7, void %.._crit_edge.loopexit_crit_edge.exitStub" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 43 'br' 'br_ln52' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln52_8)   --->   "%or_ln52_7 = or i64 %i_0_load, i64 8" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 44 'or' 'or_ln52_7' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln52_8 = icmp_eq  i64 %or_ln52_7, i64 %zext_ln52_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 45 'icmp' 'icmp_ln52_8' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_8, void %.split.8, void %.._crit_edge.loopexit_crit_edge.exitStub" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 46 'br' 'br_ln52' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln52_9)   --->   "%or_ln52_8 = or i64 %i_0_load, i64 9" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 47 'or' 'or_ln52_8' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln52_9 = icmp_eq  i64 %or_ln52_8, i64 %zext_ln52_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 48 'icmp' 'icmp_ln52_9' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_9, void %.split.9, void %.._crit_edge.loopexit_crit_edge.exitStub" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 49 'br' 'br_ln52' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln52_10)   --->   "%or_ln52_9 = or i64 %i_0_load, i64 10" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 50 'or' 'or_ln52_9' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln52_10 = icmp_eq  i64 %or_ln52_9, i64 %zext_ln52_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 51 'icmp' 'icmp_ln52_10' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_10, void %.split.10, void %.._crit_edge.loopexit_crit_edge.exitStub" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 52 'br' 'br_ln52' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln52_11)   --->   "%or_ln52_10 = or i64 %i_0_load, i64 11" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 53 'or' 'or_ln52_10' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln52_11 = icmp_eq  i64 %or_ln52_10, i64 %zext_ln52_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 54 'icmp' 'icmp_ln52_11' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_11, void %.split.11, void %.._crit_edge.loopexit_crit_edge.exitStub" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 55 'br' 'br_ln52' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln52_12)   --->   "%or_ln52_11 = or i64 %i_0_load, i64 12" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 56 'or' 'or_ln52_11' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln52_12 = icmp_eq  i64 %or_ln52_11, i64 %zext_ln52_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 57 'icmp' 'icmp_ln52_12' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_12, void %.split.12, void %.._crit_edge.loopexit_crit_edge.exitStub" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 58 'br' 'br_ln52' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln52_13)   --->   "%or_ln52_12 = or i64 %i_0_load, i64 13" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 59 'or' 'or_ln52_12' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln52_13 = icmp_eq  i64 %or_ln52_12, i64 %zext_ln52_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 60 'icmp' 'icmp_ln52_13' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_13, void %.split.13, void %.._crit_edge.loopexit_crit_edge.exitStub" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 61 'br' 'br_ln52' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln52_14)   --->   "%or_ln52_13 = or i64 %i_0_load, i64 14" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 62 'or' 'or_ln52_13' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12 & !icmp_ln52_13)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln52_14 = icmp_eq  i64 %or_ln52_13, i64 %zext_ln52_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 63 'icmp' 'icmp_ln52_14' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12 & !icmp_ln52_13)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_14, void %.split.14, void %.._crit_edge.loopexit_crit_edge.exitStub" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 64 'br' 'br_ln52' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12 & !icmp_ln52_13)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln52_15)   --->   "%or_ln52_14 = or i64 %i_0_load, i64 15" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 65 'or' 'or_ln52_14' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12 & !icmp_ln52_13 & !icmp_ln52_14)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln52_15 = icmp_eq  i64 %or_ln52_14, i64 %zext_ln52_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 66 'icmp' 'icmp_ln52_15' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12 & !icmp_ln52_13 & !icmp_ln52_14)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_15, void %.split.15, void %.._crit_edge.loopexit_crit_edge.exitStub" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 67 'br' 'br_ln52' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12 & !icmp_ln52_13 & !icmp_ln52_14)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.14ns)   --->   "%add_ln52 = add i64 %i_0_load, i64 16" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 68 'add' 'add_ln52' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12 & !icmp_ln52_13 & !icmp_ln52_14 & !icmp_ln52_15)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.38ns)   --->   "%store_ln52 = store i64 %add_ln52, i64 %i_0" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 69 'store' 'store_ln52' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12 & !icmp_ln52_13 & !icmp_ln52_14 & !icmp_ln52_15)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i512 %gmem1, i64 %sext_ln52_1_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 70 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln52_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 71 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (2.92ns)   --->   "%gmem0_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem0_addr" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 72 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln52)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 73 [1/1] (2.92ns)   --->   "%gmem1_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem1_addr" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 73 'read' 'gmem1_addr_read' <Predicate = (!icmp_ln52)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i512 %gmem0_addr_read" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 74 'trunc' 'trunc_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 32, i32 63" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 75 'partselect' 'lshr_ln' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln55_1 = trunc i512 %gmem1_addr_read" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 76 'trunc' 'trunc_ln55_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%lshr_ln55_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem1_addr_read, i32 32, i32 63" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 77 'partselect' 'lshr_ln55_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%lshr_ln55_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 64, i32 95" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 78 'partselect' 'lshr_ln55_s' <Predicate = (!icmp_ln52 & !icmp_ln52_1)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%lshr_ln55_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem1_addr_read, i32 64, i32 95" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 79 'partselect' 'lshr_ln55_12' <Predicate = (!icmp_ln52 & !icmp_ln52_1)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%lshr_ln55_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 96, i32 127" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 80 'partselect' 'lshr_ln55_2' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%lshr_ln55_15 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem1_addr_read, i32 96, i32 127" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 81 'partselect' 'lshr_ln55_15' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%lshr_ln55_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 128, i32 159" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 82 'partselect' 'lshr_ln55_3' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%lshr_ln55_16 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem1_addr_read, i32 128, i32 159" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 83 'partselect' 'lshr_ln55_16' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%lshr_ln55_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 160, i32 191" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 84 'partselect' 'lshr_ln55_4' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%lshr_ln55_17 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem1_addr_read, i32 160, i32 191" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 85 'partselect' 'lshr_ln55_17' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%lshr_ln55_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 192, i32 223" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 86 'partselect' 'lshr_ln55_5' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%lshr_ln55_18 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem1_addr_read, i32 192, i32 223" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 87 'partselect' 'lshr_ln55_18' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%lshr_ln55_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 224, i32 255" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 88 'partselect' 'lshr_ln55_6' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%lshr_ln55_19 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem1_addr_read, i32 224, i32 255" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 89 'partselect' 'lshr_ln55_19' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%lshr_ln55_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 256, i32 287" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 90 'partselect' 'lshr_ln55_7' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%lshr_ln55_20 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem1_addr_read, i32 256, i32 287" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 91 'partselect' 'lshr_ln55_20' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%lshr_ln55_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 288, i32 319" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 92 'partselect' 'lshr_ln55_8' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%lshr_ln55_21 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem1_addr_read, i32 288, i32 319" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 93 'partselect' 'lshr_ln55_21' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%lshr_ln55_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 320, i32 351" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 94 'partselect' 'lshr_ln55_9' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%lshr_ln55_22 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem1_addr_read, i32 320, i32 351" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 95 'partselect' 'lshr_ln55_22' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%lshr_ln55_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 352, i32 383" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 96 'partselect' 'lshr_ln55_10' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%lshr_ln55_23 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem1_addr_read, i32 352, i32 383" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 97 'partselect' 'lshr_ln55_23' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%lshr_ln55_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 384, i32 415" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 98 'partselect' 'lshr_ln55_11' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%lshr_ln55_24 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem1_addr_read, i32 384, i32 415" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 99 'partselect' 'lshr_ln55_24' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%lshr_ln55_25 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 416, i32 447" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 100 'partselect' 'lshr_ln55_25' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%lshr_ln55_26 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem1_addr_read, i32 416, i32 447" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 101 'partselect' 'lshr_ln55_26' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%lshr_ln55_13 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 448, i32 479" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 102 'partselect' 'lshr_ln55_13' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12 & !icmp_ln52_13)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%lshr_ln55_27 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem1_addr_read, i32 448, i32 479" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 103 'partselect' 'lshr_ln55_27' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12 & !icmp_ln52_13)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%lshr_ln55_14 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 480, i32 511" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 104 'partselect' 'lshr_ln55_14' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12 & !icmp_ln52_13 & !icmp_ln52_14)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%lshr_ln55_28 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem1_addr_read, i32 480, i32 511" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 105 'partselect' 'lshr_ln55_28' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12 & !icmp_ln52_13 & !icmp_ln52_14)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.88>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%gmem0_addr_1 = getelementptr i512 %gmem0, i64 %sext_ln52_2_cast" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 106 'getelementptr' 'gmem0_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 107 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 108 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52]   --->   Operation 109 'specloopname' 'specloopname_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.88ns)   --->   "%add_ln55 = add i32 %trunc_ln55_1, i32 %trunc_ln55" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 110 'add' 'add_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.88ns)   --->   "%add_ln55_1 = add i32 %lshr_ln55_1, i32 %lshr_ln" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 111 'add' 'add_ln55_1' <Predicate = (!icmp_ln52 & !icmp_ln52_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.88ns)   --->   "%add_ln55_2 = add i32 %lshr_ln55_12, i32 %lshr_ln55_s" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 112 'add' 'add_ln55_2' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.88ns)   --->   "%add_ln55_3 = add i32 %lshr_ln55_15, i32 %lshr_ln55_2" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 113 'add' 'add_ln55_3' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.88ns)   --->   "%add_ln55_4 = add i32 %lshr_ln55_16, i32 %lshr_ln55_3" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 114 'add' 'add_ln55_4' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.88ns)   --->   "%add_ln55_5 = add i32 %lshr_ln55_17, i32 %lshr_ln55_4" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 115 'add' 'add_ln55_5' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.88ns)   --->   "%add_ln55_6 = add i32 %lshr_ln55_18, i32 %lshr_ln55_5" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 116 'add' 'add_ln55_6' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.88ns)   --->   "%add_ln55_7 = add i32 %lshr_ln55_19, i32 %lshr_ln55_6" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 117 'add' 'add_ln55_7' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.88ns)   --->   "%add_ln55_8 = add i32 %lshr_ln55_20, i32 %lshr_ln55_7" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 118 'add' 'add_ln55_8' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.88ns)   --->   "%add_ln55_9 = add i32 %lshr_ln55_21, i32 %lshr_ln55_8" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 119 'add' 'add_ln55_9' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.88ns)   --->   "%add_ln55_10 = add i32 %lshr_ln55_22, i32 %lshr_ln55_9" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 120 'add' 'add_ln55_10' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.88ns)   --->   "%add_ln55_11 = add i32 %lshr_ln55_23, i32 %lshr_ln55_10" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 121 'add' 'add_ln55_11' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.88ns)   --->   "%add_ln55_12 = add i32 %lshr_ln55_24, i32 %lshr_ln55_11" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 122 'add' 'add_ln55_12' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.88ns)   --->   "%add_ln55_13 = add i32 %lshr_ln55_26, i32 %lshr_ln55_25" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 123 'add' 'add_ln55_13' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12 & !icmp_ln52_13)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.88ns)   --->   "%add_ln55_14 = add i32 %lshr_ln55_27, i32 %lshr_ln55_13" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 124 'add' 'add_ln55_14' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12 & !icmp_ln52_13 & !icmp_ln52_14)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.88ns)   --->   "%add_ln55_15 = add i32 %lshr_ln55_28, i32 %lshr_ln55_14" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 125 'add' 'add_ln55_15' <Predicate = (!icmp_ln52 & !icmp_ln52_1 & !icmp_ln52_2 & !icmp_ln52_3 & !icmp_ln52_4 & !icmp_ln52_5 & !icmp_ln52_6 & !icmp_ln52_7 & !icmp_ln52_8 & !icmp_ln52_9 & !icmp_ln52_10 & !icmp_ln52_11 & !icmp_ln52_12 & !icmp_ln52_13 & !icmp_ln52_14 & !icmp_ln52_15)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 129 'ret' 'ret_ln0' <Predicate = (icmp_ln52_15) | (icmp_ln52_14) | (icmp_ln52_13) | (icmp_ln52_12) | (icmp_ln52_11) | (icmp_ln52_10) | (icmp_ln52_9) | (icmp_ln52_8) | (icmp_ln52_7) | (icmp_ln52_6) | (icmp_ln52_5) | (icmp_ln52_4) | (icmp_ln52_3) | (icmp_ln52_2) | (icmp_ln52_1) | (icmp_ln52)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%or_ln55_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln55_15, i32 %add_ln55_14, i32 %add_ln55_13, i32 %add_ln55_12, i32 %add_ln55_11, i32 %add_ln55_10, i32 %add_ln55_9, i32 %add_ln55_8, i32 %add_ln55_7, i32 %add_ln55_6, i32 %add_ln55_5, i32 %add_ln55_4, i32 %add_ln55_3, i32 %add_ln55_2, i32 %add_ln55_1, i32 %add_ln55" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 126 'bitconcatenate' 'or_ln55_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (2.92ns)   --->   "%write_ln55 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem0_addr_1, i512 %or_ln55_s, i64 18446744073709551615" [/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 127 'write' 'write_ln55' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 128 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('i_0') [7]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'i_0' [18]  (0.387 ns)

 <State 2>: 1.57ns
The critical path consists of the following:
	'load' operation ('i_0_load', /home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52) on local variable 'i_0' [21]  (0 ns)
	'add' operation ('add_ln52', /home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52) [143]  (1.15 ns)
	'store' operation ('store_ln52', /home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52) of variable 'add_ln52', /home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52 on local variable 'i_0' [144]  (0.387 ns)
	blocking operation 0.04 ns on control path)

 <State 3>: 2.92ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr', /home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:52) [23]  (0 ns)
	bus read operation ('gmem0_addr_read', /home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55) on port 'gmem0' (/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55) [31]  (2.92 ns)

 <State 4>: 0.88ns
The critical path consists of the following:
	'add' operation ('add_ln55_15', /home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55) [140]  (0.88 ns)

 <State 5>: 2.92ns
The critical path consists of the following:
	bus write operation ('write_ln55', /home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55) on port 'gmem0' (/home/centos/workspace/wide_vadd_kernels/src/krnl_vadd.cpp:55) [142]  (2.92 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
