/* Generated by Yosys 0.18+10 (git sha1 b6be8bb62, gcc 11.1.0-1ubuntu1~20.04 -fPIC -Os) */

module primitive_example_design_2(in_n, in_p, clk, rst_n, rst_p, mux1_sel_n, mux1_sel_p, mux2_sel_n, mux2_sel_p, ibuf0_en, ibuf1_en, ibuf2_en, ibuf3_en, ibuf4_en, ibuf5_en, ibuf6_en, ibuf7_en, ibuf8_en, ibuf9_en, ibuf10_en, ibuf11_en
, ibuf12_en, ibuf13_en, ibuf14_en, ibuf15_en, ibuf16_en, P, G, ram_addr, ram_we, obuft_oe, q_p, q_n, buft_out_p, buft_out_n);
  input G;
  input P;
  output buft_out_n;
  output buft_out_p;
  input clk;
  input ibuf0_en;
  input ibuf10_en;
  input ibuf11_en;
  input ibuf12_en;
  input ibuf13_en;
  input ibuf14_en;
  input ibuf15_en;
  input ibuf16_en;
  input ibuf1_en;
  input ibuf2_en;
  input ibuf3_en;
  input ibuf4_en;
  input ibuf5_en;
  input ibuf6_en;
  input ibuf7_en;
  input ibuf8_en;
  input ibuf9_en;
  input [2:0] in_n;
  input [2:0] in_p;
  input mux1_sel_n;
  input mux1_sel_p;
  input mux2_sel_n;
  input mux2_sel_p;
  input obuft_oe;
  output q_n;
  output q_p;
  input [5:0] ram_addr;
  input ram_we;
  input rst_n;
  input rst_p;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _00_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _01_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _02_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _03_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _04_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _05_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [1:0] _06_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _07_;
  wire _08_;
  (* keep = 32'h00000001 *)
  wire _09_;
  (* keep = 32'h00000001 *)
  (* unused_bits = "1 2 3 4 5 6 7" *)
  wire [7:0] _10_;
  (* unused_bits = "1 2 3 4 5 6 7" *)
  wire [7:0] _11_;
  (* unused_bits = "1 2 3 4 5 6 7 8" *)
  wire [8:0] _12_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:461.28-461.34" *)
  (* unused_bits = "0" *)
  wire _13_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] _14_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] _15_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] _16_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] _17_;
  (* src = "./rtl/primitive_example_design_2.v:6.13-6.14" *)
  (* src = "./rtl/primitive_example_design_2.v:6.13-6.14" *)
  wire G;
  (* src = "./rtl/primitive_example_design_2.v:6.11-6.12" *)
  (* src = "./rtl/primitive_example_design_2.v:6.11-6.12" *)
  wire P;
  (* src = "./rtl/primitive_example_design_2.v:22.10-22.19" *)
  wire Q_buff_in;
  (* src = "./rtl/primitive_example_design_2.v:20.18-20.25" *)
  wire acc_out;
  (* src = "./rtl/primitive_example_design_2.v:10.31-10.41" *)
  (* src = "./rtl/primitive_example_design_2.v:10.31-10.41" *)
  wire buft_out_n;
  (* src = "./rtl/primitive_example_design_2.v:10.20-10.30" *)
  (* src = "./rtl/primitive_example_design_2.v:10.20-10.30" *)
  wire buft_out_p;
  (* src = "./rtl/primitive_example_design_2.v:3.11-3.14" *)
  (* src = "./rtl/primitive_example_design_2.v:3.11-3.14" *)
  wire clk;
  (* src = "./rtl/primitive_example_design_2.v:15.21-15.32" *)
  wire clk_buf_out;
  (* src = "./rtl/primitive_example_design_2.v:19.10-19.20" *)
  wire dffnre_out;
  (* hdlname = "ff_inst1 D" *)
  (* src = "./rtl/primitive_example_design_2.v:49.15-49.66|./rtl/primitive_example_design_2.v:80.11-80.12" *)
  wire \ff_inst1.D ;
  (* hdlname = "ff_inst1 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_2.v:49.15-49.66|./rtl/primitive_example_design_2.v:81.16-81.17" *)
  wire \ff_inst1.Q ;
  (* src = "./rtl/primitive_example_design_2.v:18.21-18.27" *)
  wire g_ibuf;
  (* src = "./rtl/primitive_example_design_2.v:17.24-17.38" *)
  wire i_buf_mux1_sel;
  (* src = "./rtl/primitive_example_design_2.v:17.39-17.53" *)
  wire i_buf_mux2_sel;
  (* src = "./rtl/primitive_example_design_2.v:13.16-13.25" *)
  wire [2:0] i_buf_out;
  (* src = "./rtl/primitive_example_design_2.v:5.11-5.19" *)
  (* src = "./rtl/primitive_example_design_2.v:5.11-5.19" *)
  wire ibuf0_en;
  (* src = "./rtl/primitive_example_design_2.v:5.101-5.110" *)
  (* src = "./rtl/primitive_example_design_2.v:5.101-5.110" *)
  wire ibuf10_en;
  (* src = "./rtl/primitive_example_design_2.v:5.111-5.120" *)
  (* src = "./rtl/primitive_example_design_2.v:5.111-5.120" *)
  wire ibuf11_en;
  (* src = "./rtl/primitive_example_design_2.v:5.121-5.130" *)
  (* src = "./rtl/primitive_example_design_2.v:5.121-5.130" *)
  wire ibuf12_en;
  (* src = "./rtl/primitive_example_design_2.v:5.131-5.140" *)
  (* src = "./rtl/primitive_example_design_2.v:5.131-5.140" *)
  wire ibuf13_en;
  (* src = "./rtl/primitive_example_design_2.v:5.141-5.150" *)
  (* src = "./rtl/primitive_example_design_2.v:5.141-5.150" *)
  wire ibuf14_en;
  (* src = "./rtl/primitive_example_design_2.v:5.151-5.160" *)
  (* src = "./rtl/primitive_example_design_2.v:5.151-5.160" *)
  wire ibuf15_en;
  (* src = "./rtl/primitive_example_design_2.v:5.161-5.170" *)
  (* src = "./rtl/primitive_example_design_2.v:5.161-5.170" *)
  wire ibuf16_en;
  (* src = "./rtl/primitive_example_design_2.v:5.20-5.28" *)
  (* src = "./rtl/primitive_example_design_2.v:5.20-5.28" *)
  wire ibuf1_en;
  (* src = "./rtl/primitive_example_design_2.v:5.29-5.37" *)
  (* src = "./rtl/primitive_example_design_2.v:5.29-5.37" *)
  wire ibuf2_en;
  (* src = "./rtl/primitive_example_design_2.v:5.38-5.46" *)
  (* src = "./rtl/primitive_example_design_2.v:5.38-5.46" *)
  wire ibuf3_en;
  (* src = "./rtl/primitive_example_design_2.v:5.47-5.55" *)
  (* src = "./rtl/primitive_example_design_2.v:5.47-5.55" *)
  wire ibuf4_en;
  (* src = "./rtl/primitive_example_design_2.v:5.56-5.64" *)
  (* src = "./rtl/primitive_example_design_2.v:5.56-5.64" *)
  wire ibuf5_en;
  (* src = "./rtl/primitive_example_design_2.v:5.65-5.73" *)
  (* src = "./rtl/primitive_example_design_2.v:5.65-5.73" *)
  wire ibuf6_en;
  (* src = "./rtl/primitive_example_design_2.v:5.74-5.82" *)
  (* src = "./rtl/primitive_example_design_2.v:5.74-5.82" *)
  wire ibuf7_en;
  (* src = "./rtl/primitive_example_design_2.v:5.83-5.91" *)
  (* src = "./rtl/primitive_example_design_2.v:5.83-5.91" *)
  wire ibuf8_en;
  (* src = "./rtl/primitive_example_design_2.v:5.92-5.100" *)
  (* src = "./rtl/primitive_example_design_2.v:5.92-5.100" *)
  wire ibuf9_en;
  (* src = "./rtl/primitive_example_design_2.v:24.16-24.29" *)
  wire ibuf_obuft_oe;
  (* src = "./rtl/primitive_example_design_2.v:2.17-2.21" *)
  (* src = "./rtl/primitive_example_design_2.v:2.17-2.21" *)
  wire [2:0] in_n;
  (* src = "./rtl/primitive_example_design_2.v:2.22-2.26" *)
  (* src = "./rtl/primitive_example_design_2.v:2.22-2.26" *)
  wire [2:0] in_p;
  (* src = "./rtl/primitive_example_design_2.v:16.10-16.17" *)
  wire lut_out;
  (* src = "./rtl/primitive_example_design_2.v:4.11-4.21" *)
  (* src = "./rtl/primitive_example_design_2.v:4.11-4.21" *)
  wire mux1_sel_n;
  (* src = "./rtl/primitive_example_design_2.v:4.22-4.32" *)
  (* src = "./rtl/primitive_example_design_2.v:4.22-4.32" *)
  wire mux1_sel_p;
  (* src = "./rtl/primitive_example_design_2.v:21.10-21.18" *)
  wire mux2_out;
  (* src = "./rtl/primitive_example_design_2.v:4.33-4.43" *)
  (* src = "./rtl/primitive_example_design_2.v:4.33-4.43" *)
  wire mux2_sel_n;
  (* src = "./rtl/primitive_example_design_2.v:4.44-4.54" *)
  (* src = "./rtl/primitive_example_design_2.v:4.44-4.54" *)
  wire mux2_sel_p;
  (* src = "./rtl/primitive_example_design_2.v:9.11-9.19" *)
  (* src = "./rtl/primitive_example_design_2.v:9.11-9.19" *)
  wire obuft_oe;
  (* src = "./rtl/primitive_example_design_2.v:18.10-18.13" *)
  wire out;
  (* src = "./rtl/primitive_example_design_2.v:18.14-18.20" *)
  wire p_ibuf;
  (* src = "./rtl/primitive_example_design_2.v:10.16-10.19" *)
  (* src = "./rtl/primitive_example_design_2.v:10.16-10.19" *)
  wire q_n;
  (* src = "./rtl/primitive_example_design_2.v:10.12-10.15" *)
  (* src = "./rtl/primitive_example_design_2.v:10.12-10.15" *)
  wire q_p;
  (* src = "./rtl/primitive_example_design_2.v:7.17-7.25" *)
  (* src = "./rtl/primitive_example_design_2.v:7.17-7.25" *)
  wire [5:0] ram_addr;
  (* hdlname = "ram_inst addr" *)
  (* src = "./rtl/primitive_example_design_2.v:61.27-61.116|./rtl/primitive_example_design_2.v:95.27-95.31" *)
  wire [5:0] \ram_inst.addr ;
  (* hdlname = "ram_inst we" *)
  (* src = "./rtl/primitive_example_design_2.v:61.27-61.116|./rtl/primitive_example_design_2.v:96.8-96.10" *)
  wire \ram_inst.we ;
  (* src = "./rtl/primitive_example_design_2.v:23.10-23.17" *)
  wire ram_out;
  (* src = "./rtl/primitive_example_design_2.v:8.11-8.17" *)
  (* src = "./rtl/primitive_example_design_2.v:8.11-8.17" *)
  wire ram_we;
  (* src = "./rtl/primitive_example_design_2.v:17.10-17.23" *)
  wire rst_i_buf_out;
  (* src = "./rtl/primitive_example_design_2.v:3.16-3.21" *)
  (* src = "./rtl/primitive_example_design_2.v:3.16-3.21" *)
  wire rst_n;
  (* src = "./rtl/primitive_example_design_2.v:3.22-3.27" *)
  (* src = "./rtl/primitive_example_design_2.v:3.22-3.27" *)
  wire rst_p;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) _18_ (
    .Y(mux2_out),
    .A({ i_buf_mux2_sel, acc_out, \ff_inst1.D  })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _19_ (
    .C(clk),
    .D(Q_buff_in),
    .E(1'h1),
    .Q(_10_[0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _20_ (
    .C(clk),
    .D(\ff_inst1.D ),
    .E(1'h1),
    .Q(\ff_inst1.Q ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h3e)
  ) _21_ (
    .Y(lut_out),
    .A({ i_buf_out[1:0], i_buf_out[2] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) _22_ (
    .Y(out),
    .A({ i_buf_mux1_sel, dffnre_out })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _23_ (
    .C(clk),
    .D(\ram_inst.we ),
    .E(1'h1),
    .Q(_09_),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) _24_ (
    .Y(ram_out),
    .A({ _09_, _08_, _10_[0] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_2.v:59.17-59.93" *)
  CARRY_CHAIN carry_chain_inst (
    .CIN(out),
    .COUT(acc_out),
    .G(g_ibuf),
    .O(\ff_inst1.D ),
    .P(p_ibuf)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_2.v:26.11-26.63" *)
  I_BUF clk_buf_inst (
    .EN(ibuf0_en),
    .I(clk),
    .O(clk_buf_out)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_2.v:55.11-55.90" *)
  DFFRE ff_inst (
    .C(clk_buf_out),
    .D(mux2_out),
    .E(1'h1),
    .Q(Q_buff_in),
    .R(rst_i_buf_out)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_2.v:45.12-45.92" *)
  DFFNRE ffn_inst (
    .C(clk_buf_out),
    .D(lut_out),
    .E(1'h1),
    .Q(dffnre_out),
    .R(rst_i_buf_out)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_2.v:28.14-28.88" *)
  I_BUF_DS ibuf_ds_inst1 (
    .EN(ibuf1_en),
    .I_N(in_n[0]),
    .I_P(in_p[0]),
    .O(i_buf_out[0])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_2.v:29.14-29.88" *)
  I_BUF_DS ibuf_ds_inst2 (
    .EN(ibuf2_en),
    .I_N(in_n[1]),
    .I_P(in_p[1]),
    .O(i_buf_out[1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_2.v:30.14-30.88" *)
  I_BUF_DS ibuf_ds_inst3 (
    .EN(ibuf3_en),
    .I_N(in_n[2]),
    .I_P(in_p[2]),
    .O(i_buf_out[2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_2.v:31.14-31.85" *)
  I_BUF_DS ibuf_ds_inst4 (
    .EN(ibuf4_en),
    .I_N(rst_n),
    .I_P(rst_p),
    .O(rst_i_buf_out)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_2.v:32.14-32.96" *)
  I_BUF_DS ibuf_ds_inst5 (
    .EN(ibuf5_en),
    .I_N(mux1_sel_n),
    .I_P(mux1_sel_p),
    .O(i_buf_mux1_sel)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_2.v:33.14-33.96" *)
  I_BUF_DS ibuf_ds_inst6 (
    .EN(ibuf6_en),
    .I_N(mux2_sel_n),
    .I_P(mux2_sel_p),
    .O(i_buf_mux2_sel)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_2.v:37.11-37.77" *)
  I_BUF ibuf_inst10 (
    .EN(ibuf10_en),
    .I(ram_addr[0]),
    .O(\ram_inst.addr [0])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_2.v:38.11-38.77" *)
  I_BUF ibuf_inst11 (
    .EN(ibuf11_en),
    .I(ram_addr[1]),
    .O(\ram_inst.addr [1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_2.v:39.11-39.77" *)
  I_BUF ibuf_inst12 (
    .EN(ibuf12_en),
    .I(ram_addr[2]),
    .O(\ram_inst.addr [2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_2.v:40.11-40.77" *)
  I_BUF ibuf_inst13 (
    .EN(ibuf13_en),
    .I(ram_addr[3]),
    .O(\ram_inst.addr [3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_2.v:41.11-41.77" *)
  I_BUF ibuf_inst14 (
    .EN(ibuf14_en),
    .I(ram_addr[4]),
    .O(\ram_inst.addr [4])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_2.v:42.11-42.77" *)
  I_BUF ibuf_inst15 (
    .EN(ibuf15_en),
    .I(ram_addr[5]),
    .O(\ram_inst.addr [5])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_2.v:43.11-43.70" *)
  I_BUF ibuf_inst16 (
    .EN(ibuf16_en),
    .I(obuft_oe),
    .O(ibuf_obuft_oe)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_2.v:34.11-34.54" *)
  I_BUF ibuf_inst7 (
    .EN(ibuf7_en),
    .I(P),
    .O(p_ibuf)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_2.v:35.11-35.54" *)
  I_BUF ibuf_inst8 (
    .EN(ibuf8_en),
    .I(G),
    .O(g_ibuf)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_2.v:36.11-36.65" *)
  I_BUF ibuf_inst9 (
    .EN(ibuf9_en),
    .I(ram_we),
    .O(\ram_inst.we )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_2.v:53.14-53.62" *)
  O_BUF_DS o_buff_ds_inst (
    .I(ram_out),
    .O_N(q_n),
    .O_P(q_p)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_2.v:51.15-51.92" *)
  O_BUFT_DS obuft_ds_inst (
    .I(\ff_inst1.Q ),
    .O_N(buft_out_n),
    .O_P(buft_out_p),
    .T(ibuf_obuft_oe)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:645.7-684.2" *)
  TDP_RAM18KX2 #(
    .INIT1(16384'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT1_PARITY(2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT2(16384'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT2_PARITY(2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A1(32'h00000009),
    .READ_WIDTH_A2(32'sh00000001),
    .READ_WIDTH_B1(32'h00000009),
    .READ_WIDTH_B2(32'sh00000001),
    .WRITE_WIDTH_A1(32'h00000009),
    .WRITE_WIDTH_A2(32'sh00000001),
    .WRITE_WIDTH_B1(32'h00000009),
    .WRITE_WIDTH_B2(32'sh00000001)
  ) \ram_inst.ram.0.0  (
    .ADDR_A1({ 5'h00, \ram_inst.addr , 3'h0 }),
    .ADDR_A2(14'hxxxx),
    .ADDR_B1({ 5'h00, \ram_inst.addr , 3'h0 }),
    .ADDR_B2(14'hxxxx),
    .BE_A1(2'h0),
    .BE_A2(2'h0),
    .BE_B1({ 1'h0, \ram_inst.we  }),
    .BE_B2(2'hx),
    .CLK_A1(clk),
    .CLK_A2(1'hx),
    .CLK_B1(clk),
    .CLK_B2(1'hx),
    .RDATA_A1({ _14_[15:9], _12_[8], _11_[7:1], _08_ }),
    .RDATA_A2({ _15_[15:1], _13_ }),
    .RDATA_B1(_16_[15:0]),
    .RDATA_B2(_17_[15:0]),
    .REN_A1(1'h1),
    .REN_A2(1'hx),
    .REN_B1(1'h0),
    .REN_B2(1'h0),
    .RPARITY_A1(_14_[17:16]),
    .RPARITY_A2(_15_[17:16]),
    .RPARITY_B1(_16_[17:16]),
    .RPARITY_B2(_17_[17:16]),
    .WDATA_A1(16'hxxxx),
    .WDATA_A2(16'hxxxx),
    .WDATA_B1({ 15'bxxxxxxxx0000000, Q_buff_in }),
    .WDATA_B2(16'hxxxx),
    .WEN_A1(1'h0),
    .WEN_A2(1'h0),
    .WEN_B1(\ram_inst.we ),
    .WEN_B2(1'hx),
    .WPARITY_A1(2'hx),
    .WPARITY_A2(2'hx),
    .WPARITY_B1(2'hx),
    .WPARITY_B2(2'hx)
  );
  assign _15_[0] = _13_;
  assign _14_[8:0] = { _12_[8], _11_[7:1], _08_ };
  assign _12_[7:0] = { _11_[7:1], _08_ };
  assign _11_[0] = _08_;
  assign _10_[6:1] = { _10_[7], _10_[7], _10_[7], _10_[7], _10_[7], _10_[7] };
endmodule
