[submodule "submodules/adv_dbg_if"]
	path = submodules/adv_dbg_if
	url = https://github.com/roalogic/adv_dbg_if.git
[submodule "submodules/memory"]
	path = submodules/memory
	url = https://github.com/roalogic/memory.git
[submodule "submodules/ahb3lite_pkg"]
	path = submodules/ahb3lite_pkg
	url = https://github.com/roalogic/ahb3lite_pkg.git
[submodule "submodules/ahb3lite_apb_bridge"]
	path = submodules/ahb3lite_apb_bridge
	url = https://github.com/roalogic/ahb3lite_apb_bridge.git
[submodule "submodules/ahb3lite_interconnect"]
	path = submodules/ahb3lite_interconnect
	url = https://github.com/roalogic/ahb3lite_interconnect.git
[submodule "submodules/ahb3lite_memory"]
	path = submodules/ahb3lite_memory
	url = https://github.com/roalogic/ahb3lite_memory.git
[submodule "submodules/apb4_gpio"]
	path = submodules/apb4_gpio
	url = https://github.com/roalogic/apb4_gpio.git
[submodule "submodules/apb4_mux"]
	path = submodules/apb4_mux
	url = https://github.com/roalogic/apb4_mux.git
[submodule "submodules/rv12"]
	path = submodules/rv12
	url = https://github.com/roalogic/rv12.git
[submodule "submodules/universal_jtag_tap"]
	path = submodules/universal_jtag_tap
	url = https://github.com/roalogic/universal_jtag_tap
[submodule "submodules/ahb3lite_timer"]
	path = submodules/ahb3lite_timer
	url = https://github.com/roalogic/ahb3lite_timer
[submodule "submodules/ahb3lite_error"]
	path = submodules/ahb3lite_error
	url = https://github.com/RoaLogic/ahb3lite_error.git
[submodule "submodules/plic"]
	path = submodules/plic
	url = https://github.com/RoaLogic/plic.git
[submodule "submodules/apb_error"]
	path = submodules/apb_error
	url = https://github.com/RoaLogic/apb_error.git
[submodule "submodules/apb4_uart16550"]
	path = submodules/apb4_uart16550
	url = https://github.com/RoaLogic/apb4_uart16550.git
[submodule "submodules/ahb3lite_sdram_ctrl"]
	path = submodules/ahb3lite_sdram_ctrl
	url = https://github.com/RoaLogic/ahb3lite_sdram_ctrl.git
