<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Mar 30 11:32:51 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     unidadcontrol
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk6 [get_nets S_BAUX_12__N_380]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk5 [get_nets IR[3]_derived_13]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk4 [get_nets m_clk_c]
            292 items scored, 80 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 2.087ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             edo_presente_FSM_i2  (from m_clk_c +)
   Destination:    FD1S1I     D              B_AUX_9__I_0_i8  (to m_clk_c +)

   Delay:                   6.941ns  (23.0% logic, 77.0% route), 4 logic levels.

 Constraint Details:

      6.941ns data_path edo_presente_FSM_i2 to B_AUX_9__I_0_i8 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 2.087ns

 Path Details: edo_presente_FSM_i2 to B_AUX_9__I_0_i8

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              edo_presente_FSM_i2 (from m_clk_c)
Route        37   e 1.758                                  IR_7__N_95
L_CO        ---     0.403             CK to Q              IR_7__I_0_1051_i7
Route        22   e 1.579                                  IR[7]
LUT4        ---     0.448              A to Z              i4055_2_lut
Route         6   e 1.218                                  n4683
MOFX0       ---     0.344             C0 to Z              MBR_7__I_0
Route         1   e 0.788                                  B_AUX_9__N_114
                  --------
                    6.941  (23.0% logic, 77.0% route), 4 logic levels.


Error:  The following path violates requirements by 2.087ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             edo_presente_FSM_i2  (from m_clk_c +)
   Destination:    FD1S1I     D              B_AUX_9__I_0_i7  (to m_clk_c +)

   Delay:                   6.941ns  (23.0% logic, 77.0% route), 4 logic levels.

 Constraint Details:

      6.941ns data_path edo_presente_FSM_i2 to B_AUX_9__I_0_i7 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 2.087ns

 Path Details: edo_presente_FSM_i2 to B_AUX_9__I_0_i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              edo_presente_FSM_i2 (from m_clk_c)
Route        37   e 1.758                                  IR_7__N_95
L_CO        ---     0.403             CK to Q              IR_7__I_0_1051_i7
Route        22   e 1.579                                  IR[7]
LUT4        ---     0.448              A to Z              i4055_2_lut
Route         6   e 1.218                                  n4683
MOFX0       ---     0.344             C0 to Z              MBR_6__I_0
Route         1   e 0.788                                  B_AUX_9__N_119
                  --------
                    6.941  (23.0% logic, 77.0% route), 4 logic levels.


Error:  The following path violates requirements by 2.087ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             edo_presente_FSM_i2  (from m_clk_c +)
   Destination:    FD1S1I     D              B_AUX_9__I_0_i6  (to m_clk_c +)

   Delay:                   6.941ns  (23.0% logic, 77.0% route), 4 logic levels.

 Constraint Details:

      6.941ns data_path edo_presente_FSM_i2 to B_AUX_9__I_0_i6 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 2.087ns

 Path Details: edo_presente_FSM_i2 to B_AUX_9__I_0_i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              edo_presente_FSM_i2 (from m_clk_c)
Route        37   e 1.758                                  IR_7__N_95
L_CO        ---     0.403             CK to Q              IR_7__I_0_1051_i7
Route        22   e 1.579                                  IR[7]
LUT4        ---     0.448              A to Z              i4055_2_lut
Route         6   e 1.218                                  n4683
MOFX0       ---     0.344             C0 to Z              MBR_5__I_0
Route         1   e 0.788                                  B_AUX_9__N_124
                  --------
                    6.941  (23.0% logic, 77.0% route), 4 logic levels.

Warning: 7.087 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk3 [get_nets RA_9__N_11]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets RB_9__N_13]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets RC_9__N_18]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets RD_9__N_24]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk6 [get_nets S_BAUX_12__N_380]        |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk5 [get_nets IR[3]_derived_13]        |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets m_clk_c]                 |     5.000 ns|     7.087 ns|     4 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets RA_9__N_11]              |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets RB_9__N_13]              |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets RC_9__N_18]              |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets RD_9__N_24]              |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
IR_7__N_95                              |      37|      80|     99.00%
                                        |        |        |
n2935                                   |      16|      48|     60.00%
                                        |        |        |
IR[7]                                   |      22|      32|     40.00%
                                        |        |        |
IR[0]                                   |      43|      12|     15.00%
                                        |        |        |
IR[1]                                   |      38|      12|     15.00%
                                        |        |        |
IR[2]                                   |      37|      12|     15.00%
                                        |        |        |
IR[3]                                   |      26|      12|     15.00%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 80  Score: 109249

Constraints cover  201 paths, 111 nets, and 327 connections (23.4% coverage)


Peak memory: 91074560 bytes, TRCE: 2179072 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
