

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Thu Oct 28 00:13:01 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.32
    14                           ; Generated 02/02/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4520 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     
    49                           ; #config settings
    50                           
    51                           	psect	cinit
    52  007F5C                     __pcinit:
    53                           	callstack 0
    54  007F5C                     start_initialization:
    55                           	callstack 0
    56  007F5C                     __initialization:
    57                           	callstack 0
    58  007F5C                     end_of_initialization:
    59                           	callstack 0
    60  007F5C                     __end_of__initialization:
    61                           	callstack 0
    62  007F5C  0100               	movlb	0
    63  007F5E  EFBD  F03F         	goto	_main	;jump to C main() function
    64                           
    65                           	psect	cstackCOMRAM
    66  000001                     __pcstackCOMRAM:
    67                           	callstack 0
    68  000001                     ?_divide:
    69  000001                     main@quotient:
    70                           	callstack 0
    71  000001                     _divide$0:
    72                           	callstack 0
    73                           
    74                           ; 2 bytes @ 0x0
    75  000001                     	ds	1
    76  000002                     main@remainder:
    77                           	callstack 0
    78                           
    79                           ; 1 bytes @ 0x1
    80  000002                     	ds	1
    81  000003                     _divide$1:
    82                           	callstack 0
    83  000003                     main@res:
    84                           	callstack 0
    85                           
    86                           ; 2 bytes @ 0x2
    87  000003                     	ds	2
    88                           
    89 ;;
    90 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    91 ;;
    92 ;; *************** function _main *****************
    93 ;; Defined at:
    94 ;;		line 14 in file "lab5_divide.c"
    95 ;; Parameters:    Size  Location     Type
    96 ;;		None
    97 ;; Auto vars:     Size  Location     Type
    98 ;;  res             2    2[COMRAM] volatile unsigned int 
    99 ;;  remainder       1    1[COMRAM] volatile unsigned char 
   100 ;;  quotient        1    0[COMRAM] volatile unsigned char 
   101 ;; Return value:  Size  Location     Type
   102 ;;                  1    wreg      void 
   103 ;; Registers used:
   104 ;;		wreg, fsr0l, fsr0h, fsr1l, fsr1h, fsr1l, fsr1h, fsr2l, fsr2h, status,2, status,0, pclath, btemp, btemp+1, btemp+2, b
      +temp+3, btemp+4, btemp+5, btemp+6, btemp+7, btemp+8, btemp+9, btemp+10, btemp+11, btemp+12, btemp+13, btemp+14, btemp+15
      +, btemp+16, btemp+17, btemp+18, btemp+19, btemp+20, btemp+21, btemp+22, btemp+23, btemp+24, btemp+25, btemp+26, btemp+27
      +, btemp+28, btemp+29, btemp+30, btemp+31, tosl, structret, tblptrl, tblptrh, tblptru, prodl, prodh, bsr, cstack
   105 ;; Tracked objects:
   106 ;;		On entry : 0/0
   107 ;;		On exit  : 0/0
   108 ;;		Unchanged: 0/0
   109 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   110 ;;      Params:         0       0       0       0       0       0       0
   111 ;;      Locals:         4       0       0       0       0       0       0
   112 ;;      Temps:          0       0       0       0       0       0       0
   113 ;;      Totals:         4       0       0       0       0       0       0
   114 ;;Total ram usage:        4 bytes
   115 ;; Hardware stack levels required when called: 1
   116 ;; This function calls:
   117 ;;		_divide
   118 ;; This function is called by:
   119 ;;		Startup code after reset
   120 ;; This function uses a non-reentrant model
   121 ;;
   122                           
   123                           	psect	text0
   124  007F7A                     __ptext0:
   125                           	callstack 0
   126  007F7A                     _main:
   127                           	callstack 30
   128  007F7A                     
   129                           ;lab5_divide.c: 15:     volatile unsigned int res = divide(255,13);
   130  007F7A  0E00               	movlw	0
   131  007F7C  6E02               	movwf	(_divide$0+1)^0,c
   132  007F7E  6801               	setf	_divide$0^0,c
   133  007F80  0E00               	movlw	0
   134  007F82  6E04               	movwf	(_divide$1+1)^0,c
   135  007F84  0E0D               	movlw	13
   136  007F86  6E03               	movwf	_divide$1^0,c
   137  007F88  ECD0  F03F         	call	_divide	;wreg free
   138  007F8C  C001  F003         	movff	?_divide,main@res	;volatile
   139  007F90  C002  F004         	movff	?_divide+1,main@res+1	;volatile
   140  007F94                     
   141                           ;lab5_divide.c: 16:     volatile unsigned char quotient = res >> 8;
   142  007F94  5004               	movf	(main@res+1)^0,w,c	;volatile
   143  007F96  6E01               	movwf	main@quotient^0,c	;volatile
   144  007F98                     
   145                           ;lab5_divide.c: 17:     volatile unsigned char remainder = res << 8 >> 8;
   146  007F98  C003  F002         	movff	main@res,main@remainder	;volatile
   147  007F9C  EF00  F000         	goto	start
   148  007FA0                     __end_of_main:
   149                           	callstack 0
   150  0000                     
   151                           	psect	rparam
   152  0000                     
   153                           	psect	idloc
   154                           
   155                           ;Config register IDLOC0 @ 0x200000
   156                           ;	unspecified, using default values
   157  200000                     	org	2097152
   158  200000  FF                 	db	255
   159                           
   160                           ;Config register IDLOC1 @ 0x200001
   161                           ;	unspecified, using default values
   162  200001                     	org	2097153
   163  200001  FF                 	db	255
   164                           
   165                           ;Config register IDLOC2 @ 0x200002
   166                           ;	unspecified, using default values
   167  200002                     	org	2097154
   168  200002  FF                 	db	255
   169                           
   170                           ;Config register IDLOC3 @ 0x200003
   171                           ;	unspecified, using default values
   172  200003                     	org	2097155
   173  200003  FF                 	db	255
   174                           
   175                           ;Config register IDLOC4 @ 0x200004
   176                           ;	unspecified, using default values
   177  200004                     	org	2097156
   178  200004  FF                 	db	255
   179                           
   180                           ;Config register IDLOC5 @ 0x200005
   181                           ;	unspecified, using default values
   182  200005                     	org	2097157
   183  200005  FF                 	db	255
   184                           
   185                           ;Config register IDLOC6 @ 0x200006
   186                           ;	unspecified, using default values
   187  200006                     	org	2097158
   188  200006  FF                 	db	255
   189                           
   190                           ;Config register IDLOC7 @ 0x200007
   191                           ;	unspecified, using default values
   192  200007                     	org	2097159
   193  200007  FF                 	db	255
   194                           
   195                           	psect	config
   196                           
   197                           ; Padding undefined space
   198  300000                     	org	3145728
   199  300000  FF                 	db	255
   200                           
   201                           ;Config register CONFIG1H @ 0x300001
   202                           ;	unspecified, using default values
   203                           ;	Oscillator Selection bits
   204                           ;	OSC = 0x7, unprogrammed default
   205                           ;	Fail-Safe Clock Monitor Enable bit
   206                           ;	FCMEN = 0x0, unprogrammed default
   207                           ;	Internal/External Oscillator Switchover bit
   208                           ;	IESO = 0x0, unprogrammed default
   209  300001                     	org	3145729
   210  300001  07                 	db	7
   211                           
   212                           ;Config register CONFIG2L @ 0x300002
   213                           ;	unspecified, using default values
   214                           ;	Power-up Timer Enable bit
   215                           ;	PWRT = 0x1, unprogrammed default
   216                           ;	Brown-out Reset Enable bits
   217                           ;	BOREN = 0x3, unprogrammed default
   218                           ;	Brown Out Reset Voltage bits
   219                           ;	BORV = 0x3, unprogrammed default
   220  300002                     	org	3145730
   221  300002  1F                 	db	31
   222                           
   223                           ;Config register CONFIG2H @ 0x300003
   224                           ;	unspecified, using default values
   225                           ;	Watchdog Timer Enable bit
   226                           ;	WDT = 0x1, unprogrammed default
   227                           ;	Watchdog Timer Postscale Select bits
   228                           ;	WDTPS = 0xF, unprogrammed default
   229  300003                     	org	3145731
   230  300003  1F                 	db	31
   231                           
   232                           ; Padding undefined space
   233  300004                     	org	3145732
   234  300004  FF                 	db	255
   235                           
   236                           ;Config register CONFIG3H @ 0x300005
   237                           ;	unspecified, using default values
   238                           ;	CCP2 MUX bit
   239                           ;	CCP2MX = 0x1, unprogrammed default
   240                           ;	PORTB A/D Enable bit
   241                           ;	PBADEN = 0x1, unprogrammed default
   242                           ;	Low-Power Timer1 Oscillator Enable bit
   243                           ;	LPT1OSC = 0x0, unprogrammed default
   244                           ;	MCLR Pin Enable bit
   245                           ;	MCLRE = 0x1, unprogrammed default
   246  300005                     	org	3145733
   247  300005  83                 	db	131
   248                           
   249                           ;Config register CONFIG4L @ 0x300006
   250                           ;	unspecified, using default values
   251                           ;	Stack Full/Underflow Reset Enable bit
   252                           ;	STVREN = 0x1, unprogrammed default
   253                           ;	Single-Supply ICSP Enable bit
   254                           ;	LVP = 0x1, unprogrammed default
   255                           ;	Extended Instruction Set Enable bit
   256                           ;	XINST = 0x0, unprogrammed default
   257                           ;	Background Debugger Enable bit
   258                           ;	DEBUG = 0x1, unprogrammed default
   259  300006                     	org	3145734
   260  300006  85                 	db	133
   261                           
   262                           ; Padding undefined space
   263  300007                     	org	3145735
   264  300007  FF                 	db	255
   265                           
   266                           ;Config register CONFIG5L @ 0x300008
   267                           ;	unspecified, using default values
   268                           ;	Code Protection bit
   269                           ;	CP0 = 0x1, unprogrammed default
   270                           ;	Code Protection bit
   271                           ;	CP1 = 0x1, unprogrammed default
   272                           ;	Code Protection bit
   273                           ;	CP2 = 0x1, unprogrammed default
   274                           ;	Code Protection bit
   275                           ;	CP3 = 0x1, unprogrammed default
   276  300008                     	org	3145736
   277  300008  0F                 	db	15
   278                           
   279                           ;Config register CONFIG5H @ 0x300009
   280                           ;	unspecified, using default values
   281                           ;	Boot Block Code Protection bit
   282                           ;	CPB = 0x1, unprogrammed default
   283                           ;	Data EEPROM Code Protection bit
   284                           ;	CPD = 0x1, unprogrammed default
   285  300009                     	org	3145737
   286  300009  C0                 	db	192
   287                           
   288                           ;Config register CONFIG6L @ 0x30000A
   289                           ;	unspecified, using default values
   290                           ;	Write Protection bit
   291                           ;	WRT0 = 0x1, unprogrammed default
   292                           ;	Write Protection bit
   293                           ;	WRT1 = 0x1, unprogrammed default
   294                           ;	Write Protection bit
   295                           ;	WRT2 = 0x1, unprogrammed default
   296                           ;	Write Protection bit
   297                           ;	WRT3 = 0x1, unprogrammed default
   298  30000A                     	org	3145738
   299  30000A  0F                 	db	15
   300                           
   301                           ;Config register CONFIG6H @ 0x30000B
   302                           ;	unspecified, using default values
   303                           ;	Configuration Register Write Protection bit
   304                           ;	WRTC = 0x1, unprogrammed default
   305                           ;	Boot Block Write Protection bit
   306                           ;	WRTB = 0x1, unprogrammed default
   307                           ;	Data EEPROM Write Protection bit
   308                           ;	WRTD = 0x1, unprogrammed default
   309  30000B                     	org	3145739
   310  30000B  E0                 	db	224
   311                           
   312                           ;Config register CONFIG7L @ 0x30000C
   313                           ;	unspecified, using default values
   314                           ;	Table Read Protection bit
   315                           ;	EBTR0 = 0x1, unprogrammed default
   316                           ;	Table Read Protection bit
   317                           ;	EBTR1 = 0x1, unprogrammed default
   318                           ;	Table Read Protection bit
   319                           ;	EBTR2 = 0x1, unprogrammed default
   320                           ;	Table Read Protection bit
   321                           ;	EBTR3 = 0x1, unprogrammed default
   322  30000C                     	org	3145740
   323  30000C  0F                 	db	15
   324                           
   325                           ;Config register CONFIG7H @ 0x30000D
   326                           ;	unspecified, using default values
   327                           ;	Boot Block Table Read Protection bit
   328                           ;	EBTRB = 0x1, unprogrammed default
   329  30000D                     	org	3145741
   330  30000D  40                 	db	64
   331                           tosu	equ	0xFFF
   332                           tosh	equ	0xFFE
   333                           tosl	equ	0xFFD
   334                           stkptr	equ	0xFFC
   335                           pclatu	equ	0xFFB
   336                           pclath	equ	0xFFA
   337                           pcl	equ	0xFF9
   338                           tblptru	equ	0xFF8
   339                           tblptrh	equ	0xFF7
   340                           tblptrl	equ	0xFF6
   341                           tablat	equ	0xFF5
   342                           prodh	equ	0xFF4
   343                           prodl	equ	0xFF3
   344                           indf0	equ	0xFEF
   345                           postinc0	equ	0xFEE
   346                           postdec0	equ	0xFED
   347                           preinc0	equ	0xFEC
   348                           plusw0	equ	0xFEB
   349                           fsr0h	equ	0xFEA
   350                           fsr0l	equ	0xFE9
   351                           wreg	equ	0xFE8
   352                           indf1	equ	0xFE7
   353                           postinc1	equ	0xFE6
   354                           postdec1	equ	0xFE5
   355                           preinc1	equ	0xFE4
   356                           plusw1	equ	0xFE3
   357                           fsr1h	equ	0xFE2
   358                           fsr1l	equ	0xFE1
   359                           bsr	equ	0xFE0
   360                           indf2	equ	0xFDF
   361                           postinc2	equ	0xFDE
   362                           postdec2	equ	0xFDD
   363                           preinc2	equ	0xFDC
   364                           plusw2	equ	0xFDB
   365                           fsr2h	equ	0xFDA
   366                           fsr2l	equ	0xFD9
   367                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      4       4
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 4     4      0      71
                                              0 COMRAM     4     4      0
                             _divide
 ---------------------------------------------------------------------------------
 (1) _divide                                               4     0      4      24
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _divide

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      4       4       1        3.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BANK5              100      0       0      14        0.0%
ABS                  0      0       0      15        0.0%
BITBANK5           100      0       0      16        0.0%
BIGRAM             5FF      0       0      17        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Thu Oct 28 00:13:01 2021

                      l8 7F9C                      l694 7F7A                      l696 7F94  
                    l698 7F98                     _main 7F7A                     start 0000  
           ___param_bank 000000                    ?_main 0001             main@quotient 0001  
        __initialization 7F5C             __end_of_main 7FA0                   ??_main 0001  
          __activetblptr 000000            main@remainder 0002                   _divide 7FA0  
                 isa$std 000001               __accesstop 0080  __end_of__initialization 7F5C  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  ?_divide 0001  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7F5C  
                __ramtop 0600                  __ptext0 7F7A                  main@res 0003  
   end_of_initialization 7F5C      start_initialization 7F5C                 ??_divide 0001  
               __Hrparam 0000                 __Lrparam 0000                 _divide$0 0001  
               _divide$1 0003            __size_of_main 0026                 isa$xinst 000000  
