# Easy_SDR_ILI9488_Foundation_Block

This receiver block is a direct conversion phasing DSP chain 
Running at a 48 kHz sample rate 
Hilbert filters are 300-2700 Hz 

This is a foundational SDR building block using:
Teensy 4.0 processor
Ili9488  480 x 320 3.5" SPI touch screen 
Ky040 mechanical encoders 
Si5351 DDS/PLL module
A QRP labs I/Q receiver module

Can tune frequency
Can set tuning step
Currently Set for LSB
Currently running on 40M

Reference notes in the code for hookup information
in particular the .ino file and VFO.h

Enjoy
73
K


