

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Tue Aug 13 18:21:19 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       OPT_AP_LP1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.242|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   81|   81|   81|   81|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                        |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop  |   79|   79|         3|          1|          1|    78|    yes   |
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 9.58>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln10, %Row_Loop ]" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 7 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %select_ln29_152, %Row_Loop ]" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 8 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %r, %Row_Loop ]"   --->   Operation 9 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.48ns)   --->   "%icmp_ln10 = icmp eq i7 %indvar_flatten, -50" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 10 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (1.87ns)   --->   "%add_ln10 = add i7 %indvar_flatten, 1" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 11 'add' 'add_ln10' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Row_Loop" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.65ns)   --->   "%f = add i3 1, %f_0" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 13 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %r_0, -3" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 14 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.02ns)   --->   "%select_ln29_151 = select i1 %icmp_ln13, i4 0, i4 %r_0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 15 'select' 'select_ln29_151' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.98ns)   --->   "%select_ln29_152 = select i1 %icmp_ln13, i3 %f, i3 %f_0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 16 'select' 'select_ln29_152' <Predicate = (!icmp_ln10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i3 %select_ln29_152 to i9" [cnn_ap_lp/max_pool_1.cpp:14]   --->   Operation 17 'zext' 'zext_ln14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %select_ln29_151, i4 0)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 18 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i8 %tmp_s to i9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 19 'zext' 'zext_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_12 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %select_ln29_151, i2 0)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 20 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln1494_1 = zext i6 %tmp_12 to i9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 21 'zext' 'zext_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1494 = sub i9 %zext_ln1494, %zext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 22 'sub' 'sub_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 23 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1494 = add i9 %zext_ln14, %sub_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 23 'add' 'add_ln1494' <Predicate = (!icmp_ln10)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1494 = sext i9 %add_ln1494 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 24 'sext' 'sext_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%conv_out_0_V_addr = getelementptr [156 x i14]* %conv_out_0_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 25 'getelementptr' 'conv_out_0_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%conv_out_2_V_addr = getelementptr [156 x i14]* %conv_out_2_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 26 'getelementptr' 'conv_out_2_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%conv_out_4_V_addr = getelementptr [156 x i14]* %conv_out_4_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 27 'getelementptr' 'conv_out_4_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%conv_out_6_V_addr = getelementptr [156 x i14]* %conv_out_6_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 28 'getelementptr' 'conv_out_6_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%conv_out_8_V_addr = getelementptr [156 x i14]* %conv_out_8_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 29 'getelementptr' 'conv_out_8_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%conv_out_10_V_addr = getelementptr [156 x i14]* %conv_out_10_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 30 'getelementptr' 'conv_out_10_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%conv_out_12_V_addr = getelementptr [156 x i14]* %conv_out_12_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 31 'getelementptr' 'conv_out_12_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%conv_out_14_V_addr = getelementptr [156 x i14]* %conv_out_14_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 32 'getelementptr' 'conv_out_14_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%conv_out_16_V_addr = getelementptr [156 x i14]* %conv_out_16_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 33 'getelementptr' 'conv_out_16_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%conv_out_18_V_addr = getelementptr [156 x i14]* %conv_out_18_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 34 'getelementptr' 'conv_out_18_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%conv_out_20_V_addr = getelementptr [156 x i14]* %conv_out_20_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 35 'getelementptr' 'conv_out_20_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%conv_out_22_V_addr = getelementptr [156 x i14]* %conv_out_22_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 36 'getelementptr' 'conv_out_22_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%conv_out_24_V_addr = getelementptr [156 x i14]* %conv_out_24_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 37 'getelementptr' 'conv_out_24_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (3.25ns)   --->   "%conv_out_0_V_load = load i14* %conv_out_0_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 38 'load' 'conv_out_0_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_2 : Operation 39 [2/2] (3.25ns)   --->   "%conv_out_2_V_load = load i14* %conv_out_2_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 39 'load' 'conv_out_2_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_2 : Operation 40 [2/2] (3.25ns)   --->   "%conv_out_4_V_load = load i14* %conv_out_4_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 40 'load' 'conv_out_4_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_2 : Operation 41 [2/2] (3.25ns)   --->   "%conv_out_6_V_load = load i14* %conv_out_6_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 41 'load' 'conv_out_6_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%conv_out_8_V_load = load i14* %conv_out_8_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 42 'load' 'conv_out_8_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_2 : Operation 43 [2/2] (3.25ns)   --->   "%conv_out_10_V_load = load i14* %conv_out_10_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 43 'load' 'conv_out_10_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_2 : Operation 44 [2/2] (3.25ns)   --->   "%conv_out_12_V_load = load i14* %conv_out_12_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 44 'load' 'conv_out_12_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_2 : Operation 45 [2/2] (3.25ns)   --->   "%conv_out_14_V_load = load i14* %conv_out_14_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 45 'load' 'conv_out_14_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_2 : Operation 46 [2/2] (3.25ns)   --->   "%conv_out_16_V_load = load i14* %conv_out_16_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 46 'load' 'conv_out_16_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_2 : Operation 47 [2/2] (3.25ns)   --->   "%conv_out_18_V_load = load i14* %conv_out_18_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 47 'load' 'conv_out_18_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_2 : Operation 48 [2/2] (3.25ns)   --->   "%conv_out_20_V_load = load i14* %conv_out_20_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 48 'load' 'conv_out_20_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_2 : Operation 49 [2/2] (3.25ns)   --->   "%conv_out_22_V_load = load i14* %conv_out_22_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 49 'load' 'conv_out_22_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_2 : Operation 50 [2/2] (3.25ns)   --->   "%conv_out_24_V_load = load i14* %conv_out_24_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 50 'load' 'conv_out_24_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_2 : Operation 51 [1/1] (1.73ns)   --->   "%r = add i4 1, %select_ln29_151" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 51 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.95>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i3 %select_ln29_152 to i8" [cnn_ap_lp/max_pool_1.cpp:14]   --->   Operation 52 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln29_151, i1 false)" [cnn_ap_lp/max_pool_1.cpp:26]   --->   Operation 53 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln29_151, i3 0)" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 54 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i7 %tmp to i8" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 55 'zext' 'zext_ln203' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln203_15 = zext i5 %shl_ln to i8" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 56 'zext' 'zext_ln203_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203 = sub i8 %zext_ln203, %zext_ln203_15" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 57 'sub' 'sub_ln203' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln203 = add i8 %zext_ln14_1, %sub_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 58 'add' 'add_ln203' <Predicate = (!icmp_ln10)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%conv_out_1_V_addr = getelementptr [156 x i14]* %conv_out_1_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 59 'getelementptr' 'conv_out_1_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%conv_out_3_V_addr = getelementptr [156 x i14]* %conv_out_3_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 60 'getelementptr' 'conv_out_3_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%conv_out_5_V_addr = getelementptr [156 x i14]* %conv_out_5_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 61 'getelementptr' 'conv_out_5_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%conv_out_7_V_addr = getelementptr [156 x i14]* %conv_out_7_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 62 'getelementptr' 'conv_out_7_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%conv_out_9_V_addr = getelementptr [156 x i14]* %conv_out_9_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 63 'getelementptr' 'conv_out_9_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%conv_out_11_V_addr = getelementptr [156 x i14]* %conv_out_11_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 64 'getelementptr' 'conv_out_11_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%conv_out_13_V_addr = getelementptr [156 x i14]* %conv_out_13_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 65 'getelementptr' 'conv_out_13_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%conv_out_15_V_addr = getelementptr [156 x i14]* %conv_out_15_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 66 'getelementptr' 'conv_out_15_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%conv_out_17_V_addr = getelementptr [156 x i14]* %conv_out_17_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 67 'getelementptr' 'conv_out_17_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%conv_out_19_V_addr = getelementptr [156 x i14]* %conv_out_19_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 68 'getelementptr' 'conv_out_19_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%conv_out_21_V_addr = getelementptr [156 x i14]* %conv_out_21_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 69 'getelementptr' 'conv_out_21_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%conv_out_23_V_addr = getelementptr [156 x i14]* %conv_out_23_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 70 'getelementptr' 'conv_out_23_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%conv_out_25_V_addr = getelementptr [156 x i14]* %conv_out_25_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 71 'getelementptr' 'conv_out_25_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 72 [1/2] (3.25ns)   --->   "%conv_out_0_V_load = load i14* %conv_out_0_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 72 'load' 'conv_out_0_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i14 %conv_out_0_V_load to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 73 'trunc' 'trunc_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (2.20ns)   --->   "%icmp_ln1494 = icmp sgt i14 %conv_out_0_V_load, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 74 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.69ns)   --->   "%select_ln29 = select i1 %icmp_ln1494, i13 %trunc_ln1494, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 75 'select' 'select_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [2/2] (3.25ns)   --->   "%conv_out_1_V_load = load i14* %conv_out_1_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 76 'load' 'conv_out_1_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%or_ln26 = or i5 %shl_ln, 1" [cnn_ap_lp/max_pool_1.cpp:26]   --->   Operation 77 'or' 'or_ln26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln26, i3 0)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 78 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln1494_2 = zext i8 %tmp_13 to i9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 79 'zext' 'zext_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_14 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %or_ln26, i1 false)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 80 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln1494_3 = zext i6 %tmp_14 to i9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 81 'zext' 'zext_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1494_1 = sub i9 %zext_ln1494_2, %zext_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 82 'sub' 'sub_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1494_1 = add i9 %zext_ln14, %sub_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 83 'add' 'add_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1494_1 = sext i9 %add_ln1494_1 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 84 'sext' 'sext_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%conv_out_0_V_addr_1 = getelementptr [156 x i14]* %conv_out_0_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 85 'getelementptr' 'conv_out_0_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%conv_out_1_V_addr_1 = getelementptr [156 x i14]* %conv_out_1_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 86 'getelementptr' 'conv_out_1_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%conv_out_2_V_addr_1 = getelementptr [156 x i14]* %conv_out_2_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 87 'getelementptr' 'conv_out_2_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%conv_out_3_V_addr_1 = getelementptr [156 x i14]* %conv_out_3_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 88 'getelementptr' 'conv_out_3_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%conv_out_4_V_addr_1 = getelementptr [156 x i14]* %conv_out_4_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 89 'getelementptr' 'conv_out_4_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%conv_out_5_V_addr_1 = getelementptr [156 x i14]* %conv_out_5_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 90 'getelementptr' 'conv_out_5_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%conv_out_6_V_addr_1 = getelementptr [156 x i14]* %conv_out_6_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 91 'getelementptr' 'conv_out_6_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%conv_out_7_V_addr_1 = getelementptr [156 x i14]* %conv_out_7_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 92 'getelementptr' 'conv_out_7_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%conv_out_8_V_addr_1 = getelementptr [156 x i14]* %conv_out_8_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 93 'getelementptr' 'conv_out_8_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%conv_out_9_V_addr_1 = getelementptr [156 x i14]* %conv_out_9_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 94 'getelementptr' 'conv_out_9_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%conv_out_10_V_addr_1 = getelementptr [156 x i14]* %conv_out_10_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 95 'getelementptr' 'conv_out_10_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%conv_out_11_V_addr_1 = getelementptr [156 x i14]* %conv_out_11_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 96 'getelementptr' 'conv_out_11_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%conv_out_12_V_addr_1 = getelementptr [156 x i14]* %conv_out_12_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 97 'getelementptr' 'conv_out_12_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%conv_out_13_V_addr_1 = getelementptr [156 x i14]* %conv_out_13_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 98 'getelementptr' 'conv_out_13_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%conv_out_14_V_addr_1 = getelementptr [156 x i14]* %conv_out_14_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 99 'getelementptr' 'conv_out_14_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%conv_out_15_V_addr_1 = getelementptr [156 x i14]* %conv_out_15_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 100 'getelementptr' 'conv_out_15_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%conv_out_16_V_addr_1 = getelementptr [156 x i14]* %conv_out_16_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 101 'getelementptr' 'conv_out_16_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%conv_out_17_V_addr_1 = getelementptr [156 x i14]* %conv_out_17_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 102 'getelementptr' 'conv_out_17_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%conv_out_18_V_addr_1 = getelementptr [156 x i14]* %conv_out_18_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 103 'getelementptr' 'conv_out_18_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%conv_out_19_V_addr_1 = getelementptr [156 x i14]* %conv_out_19_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 104 'getelementptr' 'conv_out_19_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%conv_out_20_V_addr_1 = getelementptr [156 x i14]* %conv_out_20_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 105 'getelementptr' 'conv_out_20_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%conv_out_21_V_addr_1 = getelementptr [156 x i14]* %conv_out_21_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 106 'getelementptr' 'conv_out_21_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%conv_out_22_V_addr_1 = getelementptr [156 x i14]* %conv_out_22_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 107 'getelementptr' 'conv_out_22_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%conv_out_23_V_addr_1 = getelementptr [156 x i14]* %conv_out_23_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 108 'getelementptr' 'conv_out_23_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%conv_out_24_V_addr_1 = getelementptr [156 x i14]* %conv_out_24_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 109 'getelementptr' 'conv_out_24_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%conv_out_25_V_addr_1 = getelementptr [156 x i14]* %conv_out_25_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 110 'getelementptr' 'conv_out_25_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 111 [2/2] (3.25ns)   --->   "%conv_out_0_V_load_1 = load i14* %conv_out_0_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 111 'load' 'conv_out_0_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 112 [2/2] (3.25ns)   --->   "%conv_out_1_V_load_1 = load i14* %conv_out_1_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 112 'load' 'conv_out_1_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 113 [1/2] (3.25ns)   --->   "%conv_out_2_V_load = load i14* %conv_out_2_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 113 'load' 'conv_out_2_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln1494_25 = trunc i14 %conv_out_2_V_load to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 114 'trunc' 'trunc_ln1494_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (2.20ns)   --->   "%icmp_ln1494_103 = icmp sgt i14 %conv_out_2_V_load, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 115 'icmp' 'icmp_ln1494_103' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.69ns)   --->   "%select_ln29_103 = select i1 %icmp_ln1494_103, i13 %trunc_ln1494_25, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 116 'select' 'select_ln29_103' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 117 [2/2] (3.25ns)   --->   "%conv_out_3_V_load = load i14* %conv_out_3_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 117 'load' 'conv_out_3_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 118 [2/2] (3.25ns)   --->   "%conv_out_2_V_load_1 = load i14* %conv_out_2_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 118 'load' 'conv_out_2_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 119 [2/2] (3.25ns)   --->   "%conv_out_3_V_load_1 = load i14* %conv_out_3_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 119 'load' 'conv_out_3_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 120 [1/2] (3.25ns)   --->   "%conv_out_4_V_load = load i14* %conv_out_4_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 120 'load' 'conv_out_4_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln1494_26 = trunc i14 %conv_out_4_V_load to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 121 'trunc' 'trunc_ln1494_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (2.20ns)   --->   "%icmp_ln1494_107 = icmp sgt i14 %conv_out_4_V_load, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 122 'icmp' 'icmp_ln1494_107' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.69ns)   --->   "%select_ln29_107 = select i1 %icmp_ln1494_107, i13 %trunc_ln1494_26, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 123 'select' 'select_ln29_107' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 124 [2/2] (3.25ns)   --->   "%conv_out_5_V_load = load i14* %conv_out_5_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 124 'load' 'conv_out_5_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 125 [2/2] (3.25ns)   --->   "%conv_out_4_V_load_1 = load i14* %conv_out_4_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 125 'load' 'conv_out_4_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 126 [2/2] (3.25ns)   --->   "%conv_out_5_V_load_1 = load i14* %conv_out_5_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 126 'load' 'conv_out_5_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 127 [1/2] (3.25ns)   --->   "%conv_out_6_V_load = load i14* %conv_out_6_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 127 'load' 'conv_out_6_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln1494_27 = trunc i14 %conv_out_6_V_load to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 128 'trunc' 'trunc_ln1494_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (2.20ns)   --->   "%icmp_ln1494_111 = icmp sgt i14 %conv_out_6_V_load, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 129 'icmp' 'icmp_ln1494_111' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.69ns)   --->   "%select_ln29_111 = select i1 %icmp_ln1494_111, i13 %trunc_ln1494_27, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 130 'select' 'select_ln29_111' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 131 [2/2] (3.25ns)   --->   "%conv_out_7_V_load = load i14* %conv_out_7_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 131 'load' 'conv_out_7_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 132 [2/2] (3.25ns)   --->   "%conv_out_6_V_load_1 = load i14* %conv_out_6_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 132 'load' 'conv_out_6_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 133 [2/2] (3.25ns)   --->   "%conv_out_7_V_load_1 = load i14* %conv_out_7_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 133 'load' 'conv_out_7_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 134 [1/2] (3.25ns)   --->   "%conv_out_8_V_load = load i14* %conv_out_8_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 134 'load' 'conv_out_8_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln1494_28 = trunc i14 %conv_out_8_V_load to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 135 'trunc' 'trunc_ln1494_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (2.20ns)   --->   "%icmp_ln1494_115 = icmp sgt i14 %conv_out_8_V_load, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 136 'icmp' 'icmp_ln1494_115' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.69ns)   --->   "%select_ln29_115 = select i1 %icmp_ln1494_115, i13 %trunc_ln1494_28, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 137 'select' 'select_ln29_115' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 138 [2/2] (3.25ns)   --->   "%conv_out_9_V_load = load i14* %conv_out_9_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 138 'load' 'conv_out_9_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 139 [2/2] (3.25ns)   --->   "%conv_out_8_V_load_1 = load i14* %conv_out_8_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 139 'load' 'conv_out_8_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 140 [2/2] (3.25ns)   --->   "%conv_out_9_V_load_1 = load i14* %conv_out_9_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 140 'load' 'conv_out_9_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 141 [1/2] (3.25ns)   --->   "%conv_out_10_V_load = load i14* %conv_out_10_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 141 'load' 'conv_out_10_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln1494_29 = trunc i14 %conv_out_10_V_load to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 142 'trunc' 'trunc_ln1494_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (2.20ns)   --->   "%icmp_ln1494_119 = icmp sgt i14 %conv_out_10_V_load, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 143 'icmp' 'icmp_ln1494_119' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.69ns)   --->   "%select_ln29_119 = select i1 %icmp_ln1494_119, i13 %trunc_ln1494_29, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 144 'select' 'select_ln29_119' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 145 [2/2] (3.25ns)   --->   "%conv_out_11_V_load = load i14* %conv_out_11_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 145 'load' 'conv_out_11_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 146 [2/2] (3.25ns)   --->   "%conv_out_10_V_load_1 = load i14* %conv_out_10_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 146 'load' 'conv_out_10_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 147 [2/2] (3.25ns)   --->   "%conv_out_11_V_load_1 = load i14* %conv_out_11_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 147 'load' 'conv_out_11_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 148 [1/2] (3.25ns)   --->   "%conv_out_12_V_load = load i14* %conv_out_12_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 148 'load' 'conv_out_12_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln1494_30 = trunc i14 %conv_out_12_V_load to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 149 'trunc' 'trunc_ln1494_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (2.20ns)   --->   "%icmp_ln1494_123 = icmp sgt i14 %conv_out_12_V_load, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 150 'icmp' 'icmp_ln1494_123' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.69ns)   --->   "%select_ln29_123 = select i1 %icmp_ln1494_123, i13 %trunc_ln1494_30, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 151 'select' 'select_ln29_123' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 152 [2/2] (3.25ns)   --->   "%conv_out_13_V_load = load i14* %conv_out_13_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 152 'load' 'conv_out_13_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 153 [2/2] (3.25ns)   --->   "%conv_out_12_V_load_1 = load i14* %conv_out_12_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 153 'load' 'conv_out_12_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 154 [2/2] (3.25ns)   --->   "%conv_out_13_V_load_1 = load i14* %conv_out_13_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 154 'load' 'conv_out_13_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 155 [1/2] (3.25ns)   --->   "%conv_out_14_V_load = load i14* %conv_out_14_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 155 'load' 'conv_out_14_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln1494_31 = trunc i14 %conv_out_14_V_load to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 156 'trunc' 'trunc_ln1494_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (2.20ns)   --->   "%icmp_ln1494_127 = icmp sgt i14 %conv_out_14_V_load, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 157 'icmp' 'icmp_ln1494_127' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.69ns)   --->   "%select_ln29_127 = select i1 %icmp_ln1494_127, i13 %trunc_ln1494_31, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 158 'select' 'select_ln29_127' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 159 [2/2] (3.25ns)   --->   "%conv_out_15_V_load = load i14* %conv_out_15_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 159 'load' 'conv_out_15_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 160 [2/2] (3.25ns)   --->   "%conv_out_14_V_load_1 = load i14* %conv_out_14_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 160 'load' 'conv_out_14_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 161 [2/2] (3.25ns)   --->   "%conv_out_15_V_load_1 = load i14* %conv_out_15_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 161 'load' 'conv_out_15_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 162 [1/2] (3.25ns)   --->   "%conv_out_16_V_load = load i14* %conv_out_16_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 162 'load' 'conv_out_16_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln1494_32 = trunc i14 %conv_out_16_V_load to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 163 'trunc' 'trunc_ln1494_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (2.20ns)   --->   "%icmp_ln1494_131 = icmp sgt i14 %conv_out_16_V_load, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 164 'icmp' 'icmp_ln1494_131' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.69ns)   --->   "%select_ln29_131 = select i1 %icmp_ln1494_131, i13 %trunc_ln1494_32, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 165 'select' 'select_ln29_131' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 166 [2/2] (3.25ns)   --->   "%conv_out_17_V_load = load i14* %conv_out_17_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 166 'load' 'conv_out_17_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 167 [2/2] (3.25ns)   --->   "%conv_out_16_V_load_1 = load i14* %conv_out_16_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 167 'load' 'conv_out_16_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 168 [2/2] (3.25ns)   --->   "%conv_out_17_V_load_1 = load i14* %conv_out_17_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 168 'load' 'conv_out_17_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 169 [1/2] (3.25ns)   --->   "%conv_out_18_V_load = load i14* %conv_out_18_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 169 'load' 'conv_out_18_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln1494_33 = trunc i14 %conv_out_18_V_load to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 170 'trunc' 'trunc_ln1494_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (2.20ns)   --->   "%icmp_ln1494_135 = icmp sgt i14 %conv_out_18_V_load, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 171 'icmp' 'icmp_ln1494_135' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.69ns)   --->   "%select_ln29_135 = select i1 %icmp_ln1494_135, i13 %trunc_ln1494_33, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 172 'select' 'select_ln29_135' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 173 [2/2] (3.25ns)   --->   "%conv_out_19_V_load = load i14* %conv_out_19_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 173 'load' 'conv_out_19_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 174 [2/2] (3.25ns)   --->   "%conv_out_18_V_load_1 = load i14* %conv_out_18_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 174 'load' 'conv_out_18_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 175 [2/2] (3.25ns)   --->   "%conv_out_19_V_load_1 = load i14* %conv_out_19_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 175 'load' 'conv_out_19_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 176 [1/2] (3.25ns)   --->   "%conv_out_20_V_load = load i14* %conv_out_20_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 176 'load' 'conv_out_20_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln1494_34 = trunc i14 %conv_out_20_V_load to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 177 'trunc' 'trunc_ln1494_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (2.20ns)   --->   "%icmp_ln1494_139 = icmp sgt i14 %conv_out_20_V_load, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 178 'icmp' 'icmp_ln1494_139' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.69ns)   --->   "%select_ln29_139 = select i1 %icmp_ln1494_139, i13 %trunc_ln1494_34, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 179 'select' 'select_ln29_139' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 180 [2/2] (3.25ns)   --->   "%conv_out_21_V_load = load i14* %conv_out_21_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 180 'load' 'conv_out_21_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 181 [2/2] (3.25ns)   --->   "%conv_out_20_V_load_1 = load i14* %conv_out_20_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 181 'load' 'conv_out_20_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 182 [2/2] (3.25ns)   --->   "%conv_out_21_V_load_1 = load i14* %conv_out_21_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 182 'load' 'conv_out_21_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 183 [1/2] (3.25ns)   --->   "%conv_out_22_V_load = load i14* %conv_out_22_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 183 'load' 'conv_out_22_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln1494_35 = trunc i14 %conv_out_22_V_load to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 184 'trunc' 'trunc_ln1494_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (2.20ns)   --->   "%icmp_ln1494_143 = icmp sgt i14 %conv_out_22_V_load, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 185 'icmp' 'icmp_ln1494_143' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.69ns)   --->   "%select_ln29_143 = select i1 %icmp_ln1494_143, i13 %trunc_ln1494_35, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 186 'select' 'select_ln29_143' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 187 [2/2] (3.25ns)   --->   "%conv_out_23_V_load = load i14* %conv_out_23_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 187 'load' 'conv_out_23_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 188 [2/2] (3.25ns)   --->   "%conv_out_22_V_load_1 = load i14* %conv_out_22_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 188 'load' 'conv_out_22_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 189 [2/2] (3.25ns)   --->   "%conv_out_23_V_load_1 = load i14* %conv_out_23_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 189 'load' 'conv_out_23_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 190 [1/2] (3.25ns)   --->   "%conv_out_24_V_load = load i14* %conv_out_24_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 190 'load' 'conv_out_24_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln1494_36 = trunc i14 %conv_out_24_V_load to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 191 'trunc' 'trunc_ln1494_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (2.20ns)   --->   "%icmp_ln1494_147 = icmp sgt i14 %conv_out_24_V_load, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 192 'icmp' 'icmp_ln1494_147' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.69ns)   --->   "%select_ln29_147 = select i1 %icmp_ln1494_147, i13 %trunc_ln1494_36, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 193 'select' 'select_ln29_147' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 194 [2/2] (3.25ns)   --->   "%conv_out_25_V_load = load i14* %conv_out_25_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 194 'load' 'conv_out_25_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 195 [2/2] (3.25ns)   --->   "%conv_out_24_V_load_1 = load i14* %conv_out_24_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 195 'load' 'conv_out_24_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_3 : Operation 196 [2/2] (3.25ns)   --->   "%conv_out_25_V_load_1 = load i14* %conv_out_25_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 196 'load' 'conv_out_25_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>

State 4 <SV = 3> <Delay = 15.2>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 197 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 78, i64 78, i64 78)"   --->   Operation 198 'speclooptripcount' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1561) nounwind" [cnn_ap_lp/max_pool_1.cpp:14]   --->   Operation 199 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1561)" [cnn_ap_lp/max_pool_1.cpp:14]   --->   Operation 200 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2562) nounwind" [cnn_ap_lp/max_pool_1.cpp:15]   --->   Operation 201 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i8 %add_ln203 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 202 'sext' 'sext_ln203' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%max_pool_out_0_V_ad = getelementptr [78 x i14]* %max_pool_out_0_V, i64 0, i64 %sext_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 203 'getelementptr' 'max_pool_out_0_V_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%max_pool_out_1_V_ad = getelementptr [78 x i14]* %max_pool_out_1_V, i64 0, i64 %sext_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 204 'getelementptr' 'max_pool_out_1_V_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%max_pool_out_2_V_ad = getelementptr [78 x i14]* %max_pool_out_2_V, i64 0, i64 %sext_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 205 'getelementptr' 'max_pool_out_2_V_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%max_pool_out_3_V_ad = getelementptr [78 x i14]* %max_pool_out_3_V, i64 0, i64 %sext_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 206 'getelementptr' 'max_pool_out_3_V_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%max_pool_out_4_V_ad = getelementptr [78 x i14]* %max_pool_out_4_V, i64 0, i64 %sext_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 207 'getelementptr' 'max_pool_out_4_V_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%max_pool_out_5_V_ad = getelementptr [78 x i14]* %max_pool_out_5_V, i64 0, i64 %sext_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 208 'getelementptr' 'max_pool_out_5_V_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%max_pool_out_6_V_ad = getelementptr [78 x i14]* %max_pool_out_6_V, i64 0, i64 %sext_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 209 'getelementptr' 'max_pool_out_6_V_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%max_pool_out_7_V_ad = getelementptr [78 x i14]* %max_pool_out_7_V, i64 0, i64 %sext_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 210 'getelementptr' 'max_pool_out_7_V_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%max_pool_out_8_V_ad = getelementptr [78 x i14]* %max_pool_out_8_V, i64 0, i64 %sext_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 211 'getelementptr' 'max_pool_out_8_V_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%max_pool_out_9_V_ad = getelementptr [78 x i14]* %max_pool_out_9_V, i64 0, i64 %sext_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 212 'getelementptr' 'max_pool_out_9_V_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%max_pool_out_10_V_a = getelementptr [78 x i14]* %max_pool_out_10_V, i64 0, i64 %sext_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 213 'getelementptr' 'max_pool_out_10_V_a' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%max_pool_out_11_V_a = getelementptr [78 x i14]* %max_pool_out_11_V, i64 0, i64 %sext_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 214 'getelementptr' 'max_pool_out_11_V_a' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%max_pool_out_12_V_a = getelementptr [78 x i14]* %max_pool_out_12_V, i64 0, i64 %sext_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 215 'getelementptr' 'max_pool_out_12_V_a' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i13 %select_ln29 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 216 'zext' 'zext_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 217 [1/2] (3.25ns)   --->   "%conv_out_1_V_load = load i14* %conv_out_1_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 217 'load' 'conv_out_1_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 218 [1/1] (2.20ns)   --->   "%icmp_ln1494_100 = icmp sgt i14 %conv_out_1_V_load, %zext_ln29" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 218 'icmp' 'icmp_ln1494_100' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (0.70ns)   --->   "%select_ln29_100 = select i1 %icmp_ln1494_100, i14 %conv_out_1_V_load, i14 %zext_ln29" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 219 'select' 'select_ln29_100' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 220 [1/2] (3.25ns)   --->   "%conv_out_0_V_load_1 = load i14* %conv_out_0_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 220 'load' 'conv_out_0_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 221 [1/1] (2.20ns)   --->   "%icmp_ln1494_101 = icmp sgt i14 %conv_out_0_V_load_1, %select_ln29_100" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 221 'icmp' 'icmp_ln1494_101' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.70ns)   --->   "%select_ln29_101 = select i1 %icmp_ln1494_101, i14 %conv_out_0_V_load_1, i14 %select_ln29_100" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 222 'select' 'select_ln29_101' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 223 [1/2] (3.25ns)   --->   "%conv_out_1_V_load_1 = load i14* %conv_out_1_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 223 'load' 'conv_out_1_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 224 [1/1] (2.20ns)   --->   "%icmp_ln1494_102 = icmp sgt i14 %conv_out_1_V_load_1, %select_ln29_101" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 224 'icmp' 'icmp_ln1494_102' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 225 [1/1] (0.70ns)   --->   "%select_ln29_102 = select i1 %icmp_ln1494_102, i14 %conv_out_1_V_load_1, i14 %select_ln29_101" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 225 'select' 'select_ln29_102' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (3.25ns)   --->   "store i14 %select_ln29_102, i14* %max_pool_out_0_V_ad, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 226 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln29_26 = zext i13 %select_ln29_103 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 227 'zext' 'zext_ln29_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 228 [1/2] (3.25ns)   --->   "%conv_out_3_V_load = load i14* %conv_out_3_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 228 'load' 'conv_out_3_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 229 [1/1] (2.20ns)   --->   "%icmp_ln1494_104 = icmp sgt i14 %conv_out_3_V_load, %zext_ln29_26" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 229 'icmp' 'icmp_ln1494_104' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (0.70ns)   --->   "%select_ln29_104 = select i1 %icmp_ln1494_104, i14 %conv_out_3_V_load, i14 %zext_ln29_26" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 230 'select' 'select_ln29_104' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 231 [1/2] (3.25ns)   --->   "%conv_out_2_V_load_1 = load i14* %conv_out_2_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 231 'load' 'conv_out_2_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 232 [1/1] (2.20ns)   --->   "%icmp_ln1494_105 = icmp sgt i14 %conv_out_2_V_load_1, %select_ln29_104" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 232 'icmp' 'icmp_ln1494_105' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 233 [1/1] (0.70ns)   --->   "%select_ln29_105 = select i1 %icmp_ln1494_105, i14 %conv_out_2_V_load_1, i14 %select_ln29_104" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 233 'select' 'select_ln29_105' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 234 [1/2] (3.25ns)   --->   "%conv_out_3_V_load_1 = load i14* %conv_out_3_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 234 'load' 'conv_out_3_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 235 [1/1] (2.20ns)   --->   "%icmp_ln1494_106 = icmp sgt i14 %conv_out_3_V_load_1, %select_ln29_105" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 235 'icmp' 'icmp_ln1494_106' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 236 [1/1] (0.70ns)   --->   "%select_ln29_106 = select i1 %icmp_ln1494_106, i14 %conv_out_3_V_load_1, i14 %select_ln29_105" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 236 'select' 'select_ln29_106' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 237 [1/1] (3.25ns)   --->   "store i14 %select_ln29_106, i14* %max_pool_out_1_V_ad, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 237 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln29_27 = zext i13 %select_ln29_107 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 238 'zext' 'zext_ln29_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 239 [1/2] (3.25ns)   --->   "%conv_out_5_V_load = load i14* %conv_out_5_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 239 'load' 'conv_out_5_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 240 [1/1] (2.20ns)   --->   "%icmp_ln1494_108 = icmp sgt i14 %conv_out_5_V_load, %zext_ln29_27" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 240 'icmp' 'icmp_ln1494_108' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 241 [1/1] (0.70ns)   --->   "%select_ln29_108 = select i1 %icmp_ln1494_108, i14 %conv_out_5_V_load, i14 %zext_ln29_27" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 241 'select' 'select_ln29_108' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 242 [1/2] (3.25ns)   --->   "%conv_out_4_V_load_1 = load i14* %conv_out_4_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 242 'load' 'conv_out_4_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 243 [1/1] (2.20ns)   --->   "%icmp_ln1494_109 = icmp sgt i14 %conv_out_4_V_load_1, %select_ln29_108" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 243 'icmp' 'icmp_ln1494_109' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 244 [1/1] (0.70ns)   --->   "%select_ln29_109 = select i1 %icmp_ln1494_109, i14 %conv_out_4_V_load_1, i14 %select_ln29_108" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 244 'select' 'select_ln29_109' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 245 [1/2] (3.25ns)   --->   "%conv_out_5_V_load_1 = load i14* %conv_out_5_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 245 'load' 'conv_out_5_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 246 [1/1] (2.20ns)   --->   "%icmp_ln1494_110 = icmp sgt i14 %conv_out_5_V_load_1, %select_ln29_109" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 246 'icmp' 'icmp_ln1494_110' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 247 [1/1] (0.70ns)   --->   "%select_ln29_110 = select i1 %icmp_ln1494_110, i14 %conv_out_5_V_load_1, i14 %select_ln29_109" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 247 'select' 'select_ln29_110' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 248 [1/1] (3.25ns)   --->   "store i14 %select_ln29_110, i14* %max_pool_out_2_V_ad, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 248 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln29_28 = zext i13 %select_ln29_111 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 249 'zext' 'zext_ln29_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 250 [1/2] (3.25ns)   --->   "%conv_out_7_V_load = load i14* %conv_out_7_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 250 'load' 'conv_out_7_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 251 [1/1] (2.20ns)   --->   "%icmp_ln1494_112 = icmp sgt i14 %conv_out_7_V_load, %zext_ln29_28" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 251 'icmp' 'icmp_ln1494_112' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 252 [1/1] (0.70ns)   --->   "%select_ln29_112 = select i1 %icmp_ln1494_112, i14 %conv_out_7_V_load, i14 %zext_ln29_28" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 252 'select' 'select_ln29_112' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 253 [1/2] (3.25ns)   --->   "%conv_out_6_V_load_1 = load i14* %conv_out_6_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 253 'load' 'conv_out_6_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 254 [1/1] (2.20ns)   --->   "%icmp_ln1494_113 = icmp sgt i14 %conv_out_6_V_load_1, %select_ln29_112" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 254 'icmp' 'icmp_ln1494_113' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 255 [1/1] (0.70ns)   --->   "%select_ln29_113 = select i1 %icmp_ln1494_113, i14 %conv_out_6_V_load_1, i14 %select_ln29_112" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 255 'select' 'select_ln29_113' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 256 [1/2] (3.25ns)   --->   "%conv_out_7_V_load_1 = load i14* %conv_out_7_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 256 'load' 'conv_out_7_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 257 [1/1] (2.20ns)   --->   "%icmp_ln1494_114 = icmp sgt i14 %conv_out_7_V_load_1, %select_ln29_113" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 257 'icmp' 'icmp_ln1494_114' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 258 [1/1] (0.70ns)   --->   "%select_ln29_114 = select i1 %icmp_ln1494_114, i14 %conv_out_7_V_load_1, i14 %select_ln29_113" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 258 'select' 'select_ln29_114' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 259 [1/1] (3.25ns)   --->   "store i14 %select_ln29_114, i14* %max_pool_out_3_V_ad, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 259 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln29_29 = zext i13 %select_ln29_115 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 260 'zext' 'zext_ln29_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 261 [1/2] (3.25ns)   --->   "%conv_out_9_V_load = load i14* %conv_out_9_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 261 'load' 'conv_out_9_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 262 [1/1] (2.20ns)   --->   "%icmp_ln1494_116 = icmp sgt i14 %conv_out_9_V_load, %zext_ln29_29" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 262 'icmp' 'icmp_ln1494_116' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 263 [1/1] (0.70ns)   --->   "%select_ln29_116 = select i1 %icmp_ln1494_116, i14 %conv_out_9_V_load, i14 %zext_ln29_29" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 263 'select' 'select_ln29_116' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 264 [1/2] (3.25ns)   --->   "%conv_out_8_V_load_1 = load i14* %conv_out_8_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 264 'load' 'conv_out_8_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 265 [1/1] (2.20ns)   --->   "%icmp_ln1494_117 = icmp sgt i14 %conv_out_8_V_load_1, %select_ln29_116" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 265 'icmp' 'icmp_ln1494_117' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 266 [1/1] (0.70ns)   --->   "%select_ln29_117 = select i1 %icmp_ln1494_117, i14 %conv_out_8_V_load_1, i14 %select_ln29_116" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 266 'select' 'select_ln29_117' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 267 [1/2] (3.25ns)   --->   "%conv_out_9_V_load_1 = load i14* %conv_out_9_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 267 'load' 'conv_out_9_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 268 [1/1] (2.20ns)   --->   "%icmp_ln1494_118 = icmp sgt i14 %conv_out_9_V_load_1, %select_ln29_117" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 268 'icmp' 'icmp_ln1494_118' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 269 [1/1] (0.70ns)   --->   "%select_ln29_118 = select i1 %icmp_ln1494_118, i14 %conv_out_9_V_load_1, i14 %select_ln29_117" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 269 'select' 'select_ln29_118' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 270 [1/1] (3.25ns)   --->   "store i14 %select_ln29_118, i14* %max_pool_out_4_V_ad, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 270 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln29_30 = zext i13 %select_ln29_119 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 271 'zext' 'zext_ln29_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 272 [1/2] (3.25ns)   --->   "%conv_out_11_V_load = load i14* %conv_out_11_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 272 'load' 'conv_out_11_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 273 [1/1] (2.20ns)   --->   "%icmp_ln1494_120 = icmp sgt i14 %conv_out_11_V_load, %zext_ln29_30" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 273 'icmp' 'icmp_ln1494_120' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 274 [1/1] (0.70ns)   --->   "%select_ln29_120 = select i1 %icmp_ln1494_120, i14 %conv_out_11_V_load, i14 %zext_ln29_30" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 274 'select' 'select_ln29_120' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 275 [1/2] (3.25ns)   --->   "%conv_out_10_V_load_1 = load i14* %conv_out_10_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 275 'load' 'conv_out_10_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 276 [1/1] (2.20ns)   --->   "%icmp_ln1494_121 = icmp sgt i14 %conv_out_10_V_load_1, %select_ln29_120" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 276 'icmp' 'icmp_ln1494_121' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 277 [1/1] (0.70ns)   --->   "%select_ln29_121 = select i1 %icmp_ln1494_121, i14 %conv_out_10_V_load_1, i14 %select_ln29_120" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 277 'select' 'select_ln29_121' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 278 [1/2] (3.25ns)   --->   "%conv_out_11_V_load_1 = load i14* %conv_out_11_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 278 'load' 'conv_out_11_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 279 [1/1] (2.20ns)   --->   "%icmp_ln1494_122 = icmp sgt i14 %conv_out_11_V_load_1, %select_ln29_121" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 279 'icmp' 'icmp_ln1494_122' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 280 [1/1] (0.70ns)   --->   "%select_ln29_122 = select i1 %icmp_ln1494_122, i14 %conv_out_11_V_load_1, i14 %select_ln29_121" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 280 'select' 'select_ln29_122' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 281 [1/1] (3.25ns)   --->   "store i14 %select_ln29_122, i14* %max_pool_out_5_V_ad, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 281 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln29_31 = zext i13 %select_ln29_123 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 282 'zext' 'zext_ln29_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 283 [1/2] (3.25ns)   --->   "%conv_out_13_V_load = load i14* %conv_out_13_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 283 'load' 'conv_out_13_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 284 [1/1] (2.20ns)   --->   "%icmp_ln1494_124 = icmp sgt i14 %conv_out_13_V_load, %zext_ln29_31" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 284 'icmp' 'icmp_ln1494_124' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 285 [1/1] (0.70ns)   --->   "%select_ln29_124 = select i1 %icmp_ln1494_124, i14 %conv_out_13_V_load, i14 %zext_ln29_31" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 285 'select' 'select_ln29_124' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 286 [1/2] (3.25ns)   --->   "%conv_out_12_V_load_1 = load i14* %conv_out_12_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 286 'load' 'conv_out_12_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 287 [1/1] (2.20ns)   --->   "%icmp_ln1494_125 = icmp sgt i14 %conv_out_12_V_load_1, %select_ln29_124" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 287 'icmp' 'icmp_ln1494_125' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 288 [1/1] (0.70ns)   --->   "%select_ln29_125 = select i1 %icmp_ln1494_125, i14 %conv_out_12_V_load_1, i14 %select_ln29_124" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 288 'select' 'select_ln29_125' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 289 [1/2] (3.25ns)   --->   "%conv_out_13_V_load_1 = load i14* %conv_out_13_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 289 'load' 'conv_out_13_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 290 [1/1] (2.20ns)   --->   "%icmp_ln1494_126 = icmp sgt i14 %conv_out_13_V_load_1, %select_ln29_125" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 290 'icmp' 'icmp_ln1494_126' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 291 [1/1] (0.70ns)   --->   "%select_ln29_126 = select i1 %icmp_ln1494_126, i14 %conv_out_13_V_load_1, i14 %select_ln29_125" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 291 'select' 'select_ln29_126' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 292 [1/1] (3.25ns)   --->   "store i14 %select_ln29_126, i14* %max_pool_out_6_V_ad, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 292 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln29_32 = zext i13 %select_ln29_127 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 293 'zext' 'zext_ln29_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 294 [1/2] (3.25ns)   --->   "%conv_out_15_V_load = load i14* %conv_out_15_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 294 'load' 'conv_out_15_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 295 [1/1] (2.20ns)   --->   "%icmp_ln1494_128 = icmp sgt i14 %conv_out_15_V_load, %zext_ln29_32" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 295 'icmp' 'icmp_ln1494_128' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 296 [1/1] (0.70ns)   --->   "%select_ln29_128 = select i1 %icmp_ln1494_128, i14 %conv_out_15_V_load, i14 %zext_ln29_32" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 296 'select' 'select_ln29_128' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 297 [1/2] (3.25ns)   --->   "%conv_out_14_V_load_1 = load i14* %conv_out_14_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 297 'load' 'conv_out_14_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 298 [1/1] (2.20ns)   --->   "%icmp_ln1494_129 = icmp sgt i14 %conv_out_14_V_load_1, %select_ln29_128" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 298 'icmp' 'icmp_ln1494_129' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 299 [1/1] (0.70ns)   --->   "%select_ln29_129 = select i1 %icmp_ln1494_129, i14 %conv_out_14_V_load_1, i14 %select_ln29_128" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 299 'select' 'select_ln29_129' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 300 [1/2] (3.25ns)   --->   "%conv_out_15_V_load_1 = load i14* %conv_out_15_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 300 'load' 'conv_out_15_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 301 [1/1] (2.20ns)   --->   "%icmp_ln1494_130 = icmp sgt i14 %conv_out_15_V_load_1, %select_ln29_129" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 301 'icmp' 'icmp_ln1494_130' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 302 [1/1] (0.70ns)   --->   "%select_ln29_130 = select i1 %icmp_ln1494_130, i14 %conv_out_15_V_load_1, i14 %select_ln29_129" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 302 'select' 'select_ln29_130' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 303 [1/1] (3.25ns)   --->   "store i14 %select_ln29_130, i14* %max_pool_out_7_V_ad, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 303 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln29_33 = zext i13 %select_ln29_131 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 304 'zext' 'zext_ln29_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 305 [1/2] (3.25ns)   --->   "%conv_out_17_V_load = load i14* %conv_out_17_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 305 'load' 'conv_out_17_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 306 [1/1] (2.20ns)   --->   "%icmp_ln1494_132 = icmp sgt i14 %conv_out_17_V_load, %zext_ln29_33" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 306 'icmp' 'icmp_ln1494_132' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 307 [1/1] (0.70ns)   --->   "%select_ln29_132 = select i1 %icmp_ln1494_132, i14 %conv_out_17_V_load, i14 %zext_ln29_33" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 307 'select' 'select_ln29_132' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 308 [1/2] (3.25ns)   --->   "%conv_out_16_V_load_1 = load i14* %conv_out_16_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 308 'load' 'conv_out_16_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 309 [1/1] (2.20ns)   --->   "%icmp_ln1494_133 = icmp sgt i14 %conv_out_16_V_load_1, %select_ln29_132" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 309 'icmp' 'icmp_ln1494_133' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 310 [1/1] (0.70ns)   --->   "%select_ln29_133 = select i1 %icmp_ln1494_133, i14 %conv_out_16_V_load_1, i14 %select_ln29_132" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 310 'select' 'select_ln29_133' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 311 [1/2] (3.25ns)   --->   "%conv_out_17_V_load_1 = load i14* %conv_out_17_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 311 'load' 'conv_out_17_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 312 [1/1] (2.20ns)   --->   "%icmp_ln1494_134 = icmp sgt i14 %conv_out_17_V_load_1, %select_ln29_133" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 312 'icmp' 'icmp_ln1494_134' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 313 [1/1] (0.70ns)   --->   "%select_ln29_134 = select i1 %icmp_ln1494_134, i14 %conv_out_17_V_load_1, i14 %select_ln29_133" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 313 'select' 'select_ln29_134' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 314 [1/1] (3.25ns)   --->   "store i14 %select_ln29_134, i14* %max_pool_out_8_V_ad, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 314 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln29_34 = zext i13 %select_ln29_135 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 315 'zext' 'zext_ln29_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 316 [1/2] (3.25ns)   --->   "%conv_out_19_V_load = load i14* %conv_out_19_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 316 'load' 'conv_out_19_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 317 [1/1] (2.20ns)   --->   "%icmp_ln1494_136 = icmp sgt i14 %conv_out_19_V_load, %zext_ln29_34" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 317 'icmp' 'icmp_ln1494_136' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 318 [1/1] (0.70ns)   --->   "%select_ln29_136 = select i1 %icmp_ln1494_136, i14 %conv_out_19_V_load, i14 %zext_ln29_34" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 318 'select' 'select_ln29_136' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 319 [1/2] (3.25ns)   --->   "%conv_out_18_V_load_1 = load i14* %conv_out_18_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 319 'load' 'conv_out_18_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 320 [1/1] (2.20ns)   --->   "%icmp_ln1494_137 = icmp sgt i14 %conv_out_18_V_load_1, %select_ln29_136" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 320 'icmp' 'icmp_ln1494_137' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 321 [1/1] (0.70ns)   --->   "%select_ln29_137 = select i1 %icmp_ln1494_137, i14 %conv_out_18_V_load_1, i14 %select_ln29_136" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 321 'select' 'select_ln29_137' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 322 [1/2] (3.25ns)   --->   "%conv_out_19_V_load_1 = load i14* %conv_out_19_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 322 'load' 'conv_out_19_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 323 [1/1] (2.20ns)   --->   "%icmp_ln1494_138 = icmp sgt i14 %conv_out_19_V_load_1, %select_ln29_137" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 323 'icmp' 'icmp_ln1494_138' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 324 [1/1] (0.70ns)   --->   "%select_ln29_138 = select i1 %icmp_ln1494_138, i14 %conv_out_19_V_load_1, i14 %select_ln29_137" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 324 'select' 'select_ln29_138' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 325 [1/1] (3.25ns)   --->   "store i14 %select_ln29_138, i14* %max_pool_out_9_V_ad, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 325 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln29_35 = zext i13 %select_ln29_139 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 326 'zext' 'zext_ln29_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 327 [1/2] (3.25ns)   --->   "%conv_out_21_V_load = load i14* %conv_out_21_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 327 'load' 'conv_out_21_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 328 [1/1] (2.20ns)   --->   "%icmp_ln1494_140 = icmp sgt i14 %conv_out_21_V_load, %zext_ln29_35" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 328 'icmp' 'icmp_ln1494_140' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 329 [1/1] (0.70ns)   --->   "%select_ln29_140 = select i1 %icmp_ln1494_140, i14 %conv_out_21_V_load, i14 %zext_ln29_35" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 329 'select' 'select_ln29_140' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 330 [1/2] (3.25ns)   --->   "%conv_out_20_V_load_1 = load i14* %conv_out_20_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 330 'load' 'conv_out_20_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 331 [1/1] (2.20ns)   --->   "%icmp_ln1494_141 = icmp sgt i14 %conv_out_20_V_load_1, %select_ln29_140" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 331 'icmp' 'icmp_ln1494_141' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 332 [1/1] (0.70ns)   --->   "%select_ln29_141 = select i1 %icmp_ln1494_141, i14 %conv_out_20_V_load_1, i14 %select_ln29_140" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 332 'select' 'select_ln29_141' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 333 [1/2] (3.25ns)   --->   "%conv_out_21_V_load_1 = load i14* %conv_out_21_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 333 'load' 'conv_out_21_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 334 [1/1] (2.20ns)   --->   "%icmp_ln1494_142 = icmp sgt i14 %conv_out_21_V_load_1, %select_ln29_141" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 334 'icmp' 'icmp_ln1494_142' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 335 [1/1] (0.70ns)   --->   "%select_ln29_142 = select i1 %icmp_ln1494_142, i14 %conv_out_21_V_load_1, i14 %select_ln29_141" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 335 'select' 'select_ln29_142' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 336 [1/1] (3.25ns)   --->   "store i14 %select_ln29_142, i14* %max_pool_out_10_V_a, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 336 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln29_36 = zext i13 %select_ln29_143 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 337 'zext' 'zext_ln29_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 338 [1/2] (3.25ns)   --->   "%conv_out_23_V_load = load i14* %conv_out_23_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 338 'load' 'conv_out_23_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 339 [1/1] (2.20ns)   --->   "%icmp_ln1494_144 = icmp sgt i14 %conv_out_23_V_load, %zext_ln29_36" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 339 'icmp' 'icmp_ln1494_144' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 340 [1/1] (0.70ns)   --->   "%select_ln29_144 = select i1 %icmp_ln1494_144, i14 %conv_out_23_V_load, i14 %zext_ln29_36" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 340 'select' 'select_ln29_144' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 341 [1/2] (3.25ns)   --->   "%conv_out_22_V_load_1 = load i14* %conv_out_22_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 341 'load' 'conv_out_22_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 342 [1/1] (2.20ns)   --->   "%icmp_ln1494_145 = icmp sgt i14 %conv_out_22_V_load_1, %select_ln29_144" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 342 'icmp' 'icmp_ln1494_145' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 343 [1/1] (0.70ns)   --->   "%select_ln29_145 = select i1 %icmp_ln1494_145, i14 %conv_out_22_V_load_1, i14 %select_ln29_144" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 343 'select' 'select_ln29_145' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 344 [1/2] (3.25ns)   --->   "%conv_out_23_V_load_1 = load i14* %conv_out_23_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 344 'load' 'conv_out_23_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 345 [1/1] (2.20ns)   --->   "%icmp_ln1494_146 = icmp sgt i14 %conv_out_23_V_load_1, %select_ln29_145" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 345 'icmp' 'icmp_ln1494_146' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 346 [1/1] (0.70ns)   --->   "%select_ln29_146 = select i1 %icmp_ln1494_146, i14 %conv_out_23_V_load_1, i14 %select_ln29_145" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 346 'select' 'select_ln29_146' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 347 [1/1] (3.25ns)   --->   "store i14 %select_ln29_146, i14* %max_pool_out_11_V_a, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 347 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln29_37 = zext i13 %select_ln29_147 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 348 'zext' 'zext_ln29_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 349 [1/2] (3.25ns)   --->   "%conv_out_25_V_load = load i14* %conv_out_25_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 349 'load' 'conv_out_25_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 350 [1/1] (2.20ns)   --->   "%icmp_ln1494_148 = icmp sgt i14 %conv_out_25_V_load, %zext_ln29_37" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 350 'icmp' 'icmp_ln1494_148' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 351 [1/1] (0.70ns)   --->   "%select_ln29_148 = select i1 %icmp_ln1494_148, i14 %conv_out_25_V_load, i14 %zext_ln29_37" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 351 'select' 'select_ln29_148' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 352 [1/2] (3.25ns)   --->   "%conv_out_24_V_load_1 = load i14* %conv_out_24_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 352 'load' 'conv_out_24_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 353 [1/1] (2.20ns)   --->   "%icmp_ln1494_149 = icmp sgt i14 %conv_out_24_V_load_1, %select_ln29_148" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 353 'icmp' 'icmp_ln1494_149' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 354 [1/1] (0.70ns)   --->   "%select_ln29_149 = select i1 %icmp_ln1494_149, i14 %conv_out_24_V_load_1, i14 %select_ln29_148" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 354 'select' 'select_ln29_149' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 355 [1/2] (3.25ns)   --->   "%conv_out_25_V_load_1 = load i14* %conv_out_25_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 355 'load' 'conv_out_25_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 356 [1/1] (2.20ns)   --->   "%icmp_ln1494_150 = icmp sgt i14 %conv_out_25_V_load_1, %select_ln29_149" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 356 'icmp' 'icmp_ln1494_150' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 357 [1/1] (0.70ns)   --->   "%select_ln29_150 = select i1 %icmp_ln1494_150, i14 %conv_out_25_V_load_1, i14 %select_ln29_149" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 357 'select' 'select_ln29_150' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 358 [1/1] (3.25ns)   --->   "store i14 %select_ln29_150, i14* %max_pool_out_12_V_a, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 358 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 78> <RAM>
ST_4 : Operation 359 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1561, i32 %tmp_3)" [cnn_ap_lp/max_pool_1.cpp:38]   --->   Operation 359 'specregionend' 'empty_48' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 360 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 360 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 361 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/max_pool_1.cpp:40]   --->   Operation 361 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', cnn_ap_lp/max_pool_1.cpp:10) with incoming values : ('add_ln10', cnn_ap_lp/max_pool_1.cpp:10) [42]  (1.77 ns)

 <State 2>: 9.58ns
The critical path consists of the following:
	'phi' operation ('f_0', cnn_ap_lp/max_pool_1.cpp:29) with incoming values : ('select_ln29_152', cnn_ap_lp/max_pool_1.cpp:29) [43]  (0 ns)
	'add' operation ('f', cnn_ap_lp/max_pool_1.cpp:10) [49]  (1.65 ns)
	'select' operation ('select_ln29_152', cnn_ap_lp/max_pool_1.cpp:29) [54]  (0.98 ns)
	'add' operation ('add_ln1494', cnn_ap_lp/max_pool_1.cpp:29) [85]  (3.7 ns)
	'getelementptr' operation ('conv_out_0_V_addr', cnn_ap_lp/max_pool_1.cpp:29) [87]  (0 ns)
	'load' operation ('conv_out_0_V_load', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_0_V' [113]  (3.25 ns)

 <State 3>: 6.95ns
The critical path consists of the following:
	'or' operation ('or_ln26', cnn_ap_lp/max_pool_1.cpp:26) [121]  (0 ns)
	'sub' operation ('sub_ln1494_1', cnn_ap_lp/max_pool_1.cpp:29) [126]  (0 ns)
	'add' operation ('add_ln1494_1', cnn_ap_lp/max_pool_1.cpp:29) [127]  (3.7 ns)
	'getelementptr' operation ('conv_out_0_V_addr_1', cnn_ap_lp/max_pool_1.cpp:29) [129]  (0 ns)
	'load' operation ('conv_out_0_V_load_1', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_0_V' [155]  (3.25 ns)

 <State 4>: 15.2ns
The critical path consists of the following:
	'load' operation ('conv_out_1_V_load', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_1_V' [118]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_100', cnn_ap_lp/max_pool_1.cpp:29) [119]  (2.21 ns)
	'select' operation ('select_ln29_100', cnn_ap_lp/max_pool_1.cpp:29) [120]  (0.702 ns)
	'icmp' operation ('icmp_ln1494_101', cnn_ap_lp/max_pool_1.cpp:29) [156]  (2.21 ns)
	'select' operation ('select_ln29_101', cnn_ap_lp/max_pool_1.cpp:29) [157]  (0.702 ns)
	'icmp' operation ('icmp_ln1494_102', cnn_ap_lp/max_pool_1.cpp:29) [159]  (2.21 ns)
	'select' operation ('select_ln29_102', cnn_ap_lp/max_pool_1.cpp:29) [160]  (0.702 ns)
	'store' operation ('store_ln36', cnn_ap_lp/max_pool_1.cpp:36) of variable 'select_ln29_102', cnn_ap_lp/max_pool_1.cpp:29 on array 'max_pool_out_0_V' [161]  (3.25 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
