Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/ISE Project/sevenseggs/TBW_VII_Seg_Disp_isim_beh.exe -prj C:/ISE Project/sevenseggs/TBW_VII_Seg_Disp_beh.prj work.TBW_VII_Seg_Disp 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/ISE Project/sevenseggs/seggs.vhd" into library work
Parsing VHDL file "C:/ISE Project/sevenseggs/tbw.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity VII_Seg_Disp [vii_seg_disp_default]
Compiling architecture behavior of entity tbw_vii_seg_disp
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable C:/ISE Project/sevenseggs/TBW_VII_Seg_Disp_isim_beh.exe
Fuse Memory Usage: 34600 KB
Fuse CPU Usage: 389 ms
