Release 12.1 - xst M.53d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: FPGA_ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FPGA_ALU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FPGA_ALU"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : FPGA_ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : auto
Reduce Control Sets                : auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Library Search Order               : FPGA_ALU.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing Verilog file "E:\CEME\7th Semester\Digital System Design\Lab 9\ALU_BAsed_Processor\ALU_Control_Unit.v" into library work
Parsing module <FPGA_ALU>.
Parsing module <ALU_Control_Unit>.
Parsing module <ALU_DataPath>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <FPGA_ALU>.

Elaborating module <ALU_Control_Unit>.
WARNING:HDLCompiler:413 - "E:\CEME\7th Semester\Digital System Design\Lab 9\ALU_BAsed_Processor\ALU_Control_Unit.v" Line 58: Result of 27-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "E:\CEME\7th Semester\Digital System Design\Lab 9\ALU_BAsed_Processor\ALU_Control_Unit.v" Line 59: Result of 27-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "E:\CEME\7th Semester\Digital System Design\Lab 9\ALU_BAsed_Processor\ALU_Control_Unit.v" Line 60: Result of 27-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "E:\CEME\7th Semester\Digital System Design\Lab 9\ALU_BAsed_Processor\ALU_Control_Unit.v" Line 61: Result of 27-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "E:\CEME\7th Semester\Digital System Design\Lab 9\ALU_BAsed_Processor\ALU_Control_Unit.v" Line 62: Result of 17-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "E:\CEME\7th Semester\Digital System Design\Lab 9\ALU_BAsed_Processor\ALU_Control_Unit.v" Line 63: Result of 20-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "E:\CEME\7th Semester\Digital System Design\Lab 9\ALU_BAsed_Processor\ALU_Control_Unit.v" Line 64: Result of 24-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "E:\CEME\7th Semester\Digital System Design\Lab 9\ALU_BAsed_Processor\ALU_Control_Unit.v" Line 65: Result of 24-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "E:\CEME\7th Semester\Digital System Design\Lab 9\ALU_BAsed_Processor\ALU_Control_Unit.v" Line 79: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\CEME\7th Semester\Digital System Design\Lab 9\ALU_BAsed_Processor\ALU_Control_Unit.v" Line 97: Result of 28-bit expression is truncated to fit in 27-bit target.

Elaborating module <ALU_DataPath>.
WARNING:HDLCompiler:532 - "E:\CEME\7th Semester\Digital System Design\Lab 9\ALU_BAsed_Processor\ALU_Control_Unit.v" Line 152: Index <3> is out of range [0:2] for signal <Register>.
WARNING:HDLCompiler:91 - "E:\CEME\7th Semester\Digital System Design\Lab 9\ALU_BAsed_Processor\ALU_Control_Unit.v" Line 168: Signal <Rj> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\CEME\7th Semester\Digital System Design\Lab 9\ALU_BAsed_Processor\ALU_Control_Unit.v" Line 169: Signal <Rj> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "E:\CEME\7th Semester\Digital System Design\Lab 9\ALU_BAsed_Processor\ALU_Control_Unit.v" Line 169: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:91 - "E:\CEME\7th Semester\Digital System Design\Lab 9\ALU_BAsed_Processor\ALU_Control_Unit.v" Line 170: Signal <Rj> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\CEME\7th Semester\Digital System Design\Lab 9\ALU_BAsed_Processor\ALU_Control_Unit.v" Line 171: Signal <Rj> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "E:\CEME\7th Semester\Digital System Design\Lab 9\ALU_BAsed_Processor\ALU_Control_Unit.v" Line 171: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:295 - "E:\CEME\7th Semester\Digital System Design\Lab 9\ALU_BAsed_Processor\ALU_Control_Unit.v" Line 172: case condition never applies
WARNING:HDLCompiler:295 - "E:\CEME\7th Semester\Digital System Design\Lab 9\ALU_BAsed_Processor\ALU_Control_Unit.v" Line 173: case condition never applies
WARNING:HDLCompiler:295 - "E:\CEME\7th Semester\Digital System Design\Lab 9\ALU_BAsed_Processor\ALU_Control_Unit.v" Line 174: case condition never applies
WARNING:HDLCompiler:295 - "E:\CEME\7th Semester\Digital System Design\Lab 9\ALU_BAsed_Processor\ALU_Control_Unit.v" Line 175: case condition never applies
WARNING:HDLCompiler:413 - "E:\CEME\7th Semester\Digital System Design\Lab 9\ALU_BAsed_Processor\ALU_Control_Unit.v" Line 176: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:295 - "E:\CEME\7th Semester\Digital System Design\Lab 9\ALU_BAsed_Processor\ALU_Control_Unit.v" Line 195: case condition never applies
WARNING:HDLCompiler:295 - "E:\CEME\7th Semester\Digital System Design\Lab 9\ALU_BAsed_Processor\ALU_Control_Unit.v" Line 196: case condition never applies

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FPGA_ALU>.
    Related source file is "e:/ceme/7th semester/digital system design/lab 9/alu_based_processor/alu_control_unit.v".
    Summary:
	no macro.
Unit <FPGA_ALU> synthesized.

Synthesizing Unit <ALU_Control_Unit>.
    Related source file is "e:/ceme/7th semester/digital system design/lab 9/alu_based_processor/alu_control_unit.v".
WARNING:Xst:2999 - Signal 'Program_Memory', unconnected in block 'ALU_Control_Unit', is tied to its initial value.
    Found 8x9-bit single-port Read Only RAM <Mram_Program_Memory> for signal <Program_Memory>.
    Found 9-bit register for signal <Instruction_Reg>.
    Found 3-bit register for signal <Program_Counter>.
    Found 27-bit register for signal <counter>.
    Found 3-bit adder for signal <Program_Counter[2]_GND_2_o_add_5_OUT> created at line 79.
    Found 27-bit adder for signal <counter[26]_GND_2_o_add_10_OUT> created at line 97.
    Found 8x4-bit Read Only RAM for signal <_n0049>
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  39 D-type flip-flop(s).
Unit <ALU_Control_Unit> synthesized.

Synthesizing Unit <ALU_DataPath>.
    Related source file is "e:/ceme/7th semester/digital system design/lab 9/alu_based_processor/alu_control_unit.v".
    Found 3-bit subtractor for signal <Rj[2]_Rk[2]_sub_9_OUT>.
    Found 3-bit adder for signal <Rj[2]_Rk[2]_add_6_OUT> created at line 168.
    Found 3-bit adder for signal <Rj[2]_GND_3_o_add_7_OUT> created at line 169.
    Found 3-bit subtractor for signal <GND_3_o_GND_3_o_sub_10_OUT<2:0>>.
    Found 8x7-bit Read Only RAM for signal <_n0088>
    Found 3-bit 3-to-1 multiplexer for signal <Rj> created at line 160.
    Found 3-bit 3-to-1 multiplexer for signal <Rk> created at line 161.
WARNING:Xst:737 - Found 1-bit latch for signal <Register<0><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Register<0><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Register<1><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Register<1><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Register<1><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Register<2><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Register<2><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Register<2><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Register<0><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred   9 Latch(s).
	inferred   5 Multiplexer(s).
Unit <ALU_DataPath> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 8x4-bit single-port Read Only RAM                     : 1
 8x7-bit single-port Read Only RAM                     : 1
 8x9-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 6
 27-bit adder                                          : 1
 3-bit adder                                           : 3
 3-bit subtractor                                      : 2
# Registers                                            : 3
 27-bit register                                       : 1
 3-bit register                                        : 1
 9-bit register                                        : 1
# Latches                                              : 9
 1-bit latch                                           : 9
# Multiplexers                                         : 5
 3-bit 2-to-1 multiplexer                              : 3
 3-bit 3-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ALU_Control_Unit>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <Program_Counter>: 1 register on signal <Program_Counter>.
INFO:Xst:3030 - HDL ADVISOR - Register <Instruction_Reg> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_Program_Memory> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 9-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Program_Counter> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram__n0049> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Instruction_Reg<8:6>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sel_op>        |          |
    -----------------------------------------------------------------------
Unit <ALU_Control_Unit> synthesized (advanced).

Synthesizing (advanced) Unit <ALU_DataPath>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram__n0088> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 7-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Ri>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <g>             |          |
    -----------------------------------------------------------------------
Unit <ALU_DataPath> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 8x4-bit single-port distributed Read Only RAM         : 1
 8x7-bit single-port distributed Read Only RAM         : 1
 8x9-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 4
 3-bit adder                                           : 2
 3-bit subtractor                                      : 2
# Counters                                             : 2
 27-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 9
 Flip-Flops                                            : 9
# Multiplexers                                         : 5
 3-bit 2-to-1 multiplexer                              : 3
 3-bit 3-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit ALU_DataPath : the following signal(s) form a combinatorial loop: sel_i[1]_Decoder_0_OUT<2>_mmx_out2, Ri<0>, Madd_Rj[2]_GND_3_o_add_7_OUT_cy<0>, a.
WARNING:Xst:2170 - Unit ALU_DataPath : the following signal(s) form a combinatorial loop: b, Ri<1>, Madd_Rj[2]_GND_3_o_add_7_OUT_lut<1>, GND_3_o_GND_3_o_sub_10_OUT<1>, sel_i[1]_Decoder_0_OUT<2>_mmx_out.
WARNING:Xst:2170 - Unit ALU_DataPath : the following signal(s) form a combinatorial loop: GND_3_o_GND_3_o_sub_10_OUT<2>, c, sel_i[1]_Decoder_0_OUT<2>_mmx_out1, Madd_Rj[2]_GND_3_o_add_7_OUT_lut<2>, Ri<2>.

Optimizing unit <FPGA_ALU> ...

Optimizing unit <ALU_Control_Unit> ...

Optimizing unit <ALU_DataPath> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FPGA_ALU, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 39
 Flip-Flops                                            : 39

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : FPGA_ALU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 138
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 26
#      LUT2                        : 3
#      LUT3                        : 21
#      LUT4                        : 11
#      LUT5                        : 10
#      LUT6                        : 8
#      MUXCY                       : 26
#      VCC                         : 1
#      XORCY                       : 27
# FlipFlops/Latches                : 48
#      FDC                         : 9
#      FDCE                        : 3
#      FDR                         : 27
#      LDE_1                       : 9
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      IBUF                        : 1
#      OBUF                        : 7

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              48  out of  18224     0%  
 Number of Slice LUTs:                   83  out of   9112     0%  
    Number used as Logic:                83  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     89
   Number with an unused Flip Flop:      41  out of     89    46%  
   Number with an unused LUT:             6  out of     89     6%  
   Number of fully used LUT-FF pairs:    42  out of     89    47%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of    232     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)        | Load  |
-----------------------------------+------------------------------+-------+
clock                              | BUFGP                        | 39    |
Control_Unit/Instruction_Reg_5     | NONE(Data_Path/Register<0>_2)| 6     |
Control_Unit/Instruction_Reg_4     | NONE(Data_Path/Register<2>_1)| 3     |
-----------------------------------+------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.182ns (Maximum Frequency: 108.905MHz)
   Minimum input arrival time before clock: 3.429ns
   Maximum output required time after clock: 14.184ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 4.837ns (frequency: 206.746MHz)
  Total number of paths / destination ports: 1221 / 69
-------------------------------------------------------------------------
Delay:               4.837ns (Levels of Logic = 2)
  Source:            Control_Unit/counter_21 (FF)
  Destination:       Control_Unit/counter_26 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: Control_Unit/counter_21 to Control_Unit/counter_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.525   1.072  Control_Unit/counter_21 (Control_Unit/counter_21)
     LUT6:I0->O            1   0.254   1.010  Control_Unit/GND_2_o_GND_2_o_equal_10_o<26>1 (Control_Unit/GND_2_o_GND_2_o_equal_10_o<26>)
     LUT5:I0->O           30   0.254   1.263  Control_Unit/GND_2_o_GND_2_o_equal_10_o<26>6 (Control_Unit/GND_2_o_GND_2_o_equal_10_o)
     FDR:R                     0.459          Control_Unit/counter_0
    ----------------------------------------
    Total                      4.837ns (1.492ns logic, 3.345ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Control_Unit/Instruction_Reg_5'
  Clock period: 9.182ns (frequency: 108.905MHz)
  Total number of paths / destination ports: 102 / 6
-------------------------------------------------------------------------
Delay:               9.182ns (Levels of Logic = 7)
  Source:            Data_Path/Register<1>_0 (LATCH)
  Destination:       Data_Path/Register<0>_2 (LATCH)
  Source Clock:      Control_Unit/Instruction_Reg_5 rising
  Destination Clock: Control_Unit/Instruction_Reg_5 rising

  Data Path: Data_Path/Register<1>_0 to Data_Path/Register<0>_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            1   0.581   0.856  Data_Path/Register<1>_0 (Data_Path/Register<1>_0)
     LUT4:I0->O            2   0.254   0.725  Data_Path/sel_i[1]_Decoder_0_OUT<1>21 (Data_Path/sel_i[1]_Decoder_0_OUT<1>_mmx_out2)
     LUT5:I3->O            7   0.250   1.229  Data_Path/Mmux_Rj11 (Data_Path/Madd_Rj[2]_GND_3_o_add_7_OUT_cy<0>)
     LUT6:I0->O           13   0.254   0.933  Data_Path/Ri<0>1 (Data_Path/Ri<0>)
     LUT4:I3->O            2   0.254   0.893  Data_Path/sel_i[1]_Decoder_0_OUT<0>11 (Data_Path/sel_i[1]_Decoder_0_OUT<0>_mmx_out1)
     LUT5:I1->O            5   0.254   1.145  Data_Path/Mmux_Rk11 (Data_Path/Rk<0>)
     LUT6:I1->O            1   0.254   1.010  Data_Path/Ri<2>2 (Data_Path/Ri<2>2)
     LUT6:I1->O           13   0.254   0.000  Data_Path/Ri<2>3 (Data_Path/Ri<2>)
     LDE_1:D                   0.036          Data_Path/Register<1>_2
    ----------------------------------------
    Total                      9.182ns (2.391ns logic, 6.791ns route)
                                       (26.0% logic, 74.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Control_Unit/Instruction_Reg_4'
  Clock period: 9.078ns (frequency: 110.153MHz)
  Total number of paths / destination ports: 31 / 3
-------------------------------------------------------------------------
Delay:               9.078ns (Levels of Logic = 7)
  Source:            Data_Path/Register<2>_0 (LATCH)
  Destination:       Data_Path/Register<2>_2 (LATCH)
  Source Clock:      Control_Unit/Instruction_Reg_4 rising
  Destination Clock: Control_Unit/Instruction_Reg_4 rising

  Data Path: Data_Path/Register<2>_0 to Data_Path/Register<2>_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            1   0.581   0.856  Data_Path/Register<2>_0 (Data_Path/Register<2>_0)
     LUT4:I0->O            2   0.254   0.617  Data_Path/sel_i[1]_Decoder_0_OUT<2>21 (Data_Path/sel_i[1]_Decoder_0_OUT<2>_mmx_out2)
     LUT5:I4->O            7   0.254   1.229  Data_Path/Mmux_Rj11 (Data_Path/Madd_Rj[2]_GND_3_o_add_7_OUT_cy<0>)
     LUT6:I0->O           13   0.254   0.933  Data_Path/Ri<0>1 (Data_Path/Ri<0>)
     LUT4:I3->O            2   0.254   0.893  Data_Path/sel_i[1]_Decoder_0_OUT<0>11 (Data_Path/sel_i[1]_Decoder_0_OUT<0>_mmx_out1)
     LUT5:I1->O            5   0.254   1.145  Data_Path/Mmux_Rk11 (Data_Path/Rk<0>)
     LUT6:I1->O            1   0.254   1.010  Data_Path/Ri<2>2 (Data_Path/Ri<2>2)
     LUT6:I1->O           13   0.254   0.000  Data_Path/Ri<2>3 (Data_Path/Ri<2>)
     LDE_1:D                   0.036          Data_Path/Register<2>_2
    ----------------------------------------
    Total                      9.078ns (2.395ns logic, 6.683ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              3.429ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Control_Unit/Program_Counter_2 (FF)
  Destination Clock: clock rising

  Data Path: reset to Control_Unit/Program_Counter_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.228   0.579  reset_IBUF (reset_IBUF)
     INV:I->O             12   0.255   0.908  Control_Unit/reset_inv1_INV_0 (Control_Unit/reset_inv)
     FDC:CLR                   0.459          Control_Unit/Instruction_Reg_0
    ----------------------------------------
    Total                      3.429ns (1.942ns logic, 1.487ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 2023 / 7
-------------------------------------------------------------------------
Offset:              14.184ns (Levels of Logic = 9)
  Source:            Control_Unit/Instruction_Reg_5 (FF)
  Destination:       b (PAD)
  Source Clock:      clock rising

  Data Path: Control_Unit/Instruction_Reg_5 to b
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.525   1.278  Control_Unit/Instruction_Reg_5 (Control_Unit/Instruction_Reg_5)
     LUT4:I1->O            2   0.235   0.725  Data_Path/sel_i[1]_Decoder_0_OUT<1>21 (Data_Path/sel_i[1]_Decoder_0_OUT<1>_mmx_out2)
     LUT5:I3->O            7   0.250   1.229  Data_Path/Mmux_Rj11 (Data_Path/Madd_Rj[2]_GND_3_o_add_7_OUT_cy<0>)
     LUT6:I0->O           13   0.254   0.933  Data_Path/Ri<0>1 (Data_Path/Ri<0>)
     LUT4:I3->O            2   0.254   0.893  Data_Path/sel_i[1]_Decoder_0_OUT<0>11 (Data_Path/sel_i[1]_Decoder_0_OUT<0>_mmx_out1)
     LUT5:I1->O            5   0.254   1.145  Data_Path/Mmux_Rk11 (Data_Path/Rk<0>)
     LUT6:I1->O            1   0.254   1.010  Data_Path/Ri<2>2 (Data_Path/Ri<2>2)
     LUT6:I1->O           13   0.254   1.161  Data_Path/Ri<2>3 (Data_Path/Ri<2>)
     LUT3:I0->O            1   0.235   0.579  Data_Path/Mram__n008851 (b_OBUF)
     OBUF:I->O                 2.715          b_OBUF (b)
    ----------------------------------------
    Total                     14.184ns (5.230ns logic, 8.954ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Control_Unit/Instruction_Reg_5'
  Total number of paths / destination ports: 357 / 7
-------------------------------------------------------------------------
Offset:              13.837ns (Levels of Logic = 9)
  Source:            Data_Path/Register<1>_0 (LATCH)
  Destination:       b (PAD)
  Source Clock:      Control_Unit/Instruction_Reg_5 rising

  Data Path: Data_Path/Register<1>_0 to b
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            1   0.581   0.856  Data_Path/Register<1>_0 (Data_Path/Register<1>_0)
     LUT4:I0->O            2   0.254   0.725  Data_Path/sel_i[1]_Decoder_0_OUT<1>21 (Data_Path/sel_i[1]_Decoder_0_OUT<1>_mmx_out2)
     LUT5:I3->O            7   0.250   1.229  Data_Path/Mmux_Rj11 (Data_Path/Madd_Rj[2]_GND_3_o_add_7_OUT_cy<0>)
     LUT6:I0->O           13   0.254   0.933  Data_Path/Ri<0>1 (Data_Path/Ri<0>)
     LUT4:I3->O            2   0.254   0.893  Data_Path/sel_i[1]_Decoder_0_OUT<0>11 (Data_Path/sel_i[1]_Decoder_0_OUT<0>_mmx_out1)
     LUT5:I1->O            5   0.254   1.145  Data_Path/Mmux_Rk11 (Data_Path/Rk<0>)
     LUT6:I1->O            1   0.254   1.010  Data_Path/Ri<2>2 (Data_Path/Ri<2>2)
     LUT6:I1->O           13   0.254   1.161  Data_Path/Ri<2>3 (Data_Path/Ri<2>)
     LUT3:I0->O            1   0.235   0.579  Data_Path/Mram__n008851 (b_OBUF)
     OBUF:I->O                 2.715          b_OBUF (b)
    ----------------------------------------
    Total                     13.837ns (5.305ns logic, 8.532ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Control_Unit/Instruction_Reg_4'
  Total number of paths / destination ports: 217 / 7
-------------------------------------------------------------------------
Offset:              13.733ns (Levels of Logic = 9)
  Source:            Data_Path/Register<2>_0 (LATCH)
  Destination:       b (PAD)
  Source Clock:      Control_Unit/Instruction_Reg_4 rising

  Data Path: Data_Path/Register<2>_0 to b
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            1   0.581   0.856  Data_Path/Register<2>_0 (Data_Path/Register<2>_0)
     LUT4:I0->O            2   0.254   0.617  Data_Path/sel_i[1]_Decoder_0_OUT<2>21 (Data_Path/sel_i[1]_Decoder_0_OUT<2>_mmx_out2)
     LUT5:I4->O            7   0.254   1.229  Data_Path/Mmux_Rj11 (Data_Path/Madd_Rj[2]_GND_3_o_add_7_OUT_cy<0>)
     LUT6:I0->O           13   0.254   0.933  Data_Path/Ri<0>1 (Data_Path/Ri<0>)
     LUT4:I3->O            2   0.254   0.893  Data_Path/sel_i[1]_Decoder_0_OUT<0>11 (Data_Path/sel_i[1]_Decoder_0_OUT<0>_mmx_out1)
     LUT5:I1->O            5   0.254   1.145  Data_Path/Mmux_Rk11 (Data_Path/Rk<0>)
     LUT6:I1->O            1   0.254   1.010  Data_Path/Ri<2>2 (Data_Path/Ri<2>2)
     LUT6:I1->O           13   0.254   1.161  Data_Path/Ri<2>3 (Data_Path/Ri<2>)
     LUT3:I0->O            1   0.235   0.579  Data_Path/Mram__n008851 (b_OBUF)
     OBUF:I->O                 2.715          b_OBUF (b)
    ----------------------------------------
    Total                     13.733ns (5.309ns logic, 8.424ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.10 secs
 
--> 

Total memory usage is 188992 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   37 (   0 filtered)
Number of infos    :    4 (   0 filtered)

