# Specify Global Variables
simClockPeriod : &SIM_CLK_PERIOD "CLOCK_PERIOD=100.00"
simOptions: &SIM_OPTIONS
  - "-notice"
  - "-line"
  - "+lint=all,noVCDE"
  - "+v2k"
  - "-debug"
  - "+vcs+lic+wait"
  - "+vcs+initreg+random"
  - "+udpsched"
  - "+neg_tchk"
  - "+sdfverbose"
  - "-negdelay"
  - "+evalorder"
#  - "+define+no_cache_mem"
  - "+define+DEBUG"
  - "+incdir+../../src"
  - "-sverilog"

simVerilogSrc: &SIM_VERILOG_SRC
  - "src/BranchPredictor.v"
  - "src/BranchChecker.v"
  - "src/Flusher.v" 
  - "src/PCSel.v"
  
  - "src/AFwd.v"
  - "src/BFwd.v"
  - "src/ImmGen.v"
  - "src/RegFileArray.v"
  - "src/StageFD.v"

  - "src/AddrFwd.v"
  - "src/ALU.v"
  - "src/ALUdec.v"
  - "src/ASel.v"
  - "src/BranchAFwd.v"
  - "src/BranchBFwd.v"
  - "src/BranchComp.v"
  - "src/BrUn.v"
  - "src/BSel.v"
  - "src/DataFwd.v"
  - "src/StageX.v"
  - "src/StoreFormatter.v"

  - "src/LdSel.v"
  - "src/LoadExtender.v"
  - "src/MemRW.v"                  
  - "src/StageM.v"

  - "src/CSRSel.v"
  - "src/RegWEn.v"
  - "src/StageW.v"
  - "src/WBSel.v"
  
  - "src/Riscv151.v"
  - "src/Memory151.v"
  - "src/ExtMemModel.v"
  # - "src/no_cache_mem.v"
  - "src/Cache.v"
  - "src/riscv_top.v"
  - "src/riscv_arbiter.v"
  - "src/riscv_test_harness.v"
  # - "src/Riscv151_testbench.v"

  - "/home/ff/eecs151/verilog_lib/EECS151.v"
  - "/home/ff/eecs151/verilog_lib/SRAM.v"

tb_name: &TB_NAME "rocketTestHarness"

# Post-Synthesis Gate-Level Simulation Variables
sim.inputs:
  input_files: *SIM_VERILOG_SRC
  input_files_meta: append
  timing_annotated: true
  level: "syn"
  timescale:   "1ns/1ps"
  options:     *SIM_OPTIONS
  top_module:  *TB_NAME
  tb_name:     *TB_NAME
  defines: 
    - *SIM_CLK_PERIOD
  execute_sim: false

