TimeQuest Timing Analyzer report for lab5
Mon Mar 16 15:28:35 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'vga_u0|mypll|altpll_component|pll|clk[0]'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'vga_u0|mypll|altpll_component|pll|clk[0]'
 15. Slow Model Minimum Pulse Width: 'CLOCK_50'
 16. Slow Model Minimum Pulse Width: 'vga_u0|mypll|altpll_component|pll|clk[0]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'CLOCK_50'
 27. Fast Model Setup: 'vga_u0|mypll|altpll_component|pll|clk[0]'
 28. Fast Model Hold: 'CLOCK_50'
 29. Fast Model Hold: 'vga_u0|mypll|altpll_component|pll|clk[0]'
 30. Fast Model Minimum Pulse Width: 'CLOCK_50'
 31. Fast Model Minimum Pulse Width: 'vga_u0|mypll|altpll_component|pll|clk[0]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; lab5                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                        ;
+------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------+----------------------------------------------+
; Clock Name                               ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                     ; Targets                                      ;
+------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------+----------------------------------------------+
; CLOCK_50                                 ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                            ; { CLOCK_50 }                                 ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; vga_u0|mypll|altpll_component|pll|inclk[0] ; { vga_u0|mypll|altpll_component|pll|clk[0] } ;
+------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                        ;
+------------+-----------------+------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                               ; Note ;
+------------+-----------------+------------------------------------------+------+
; 142.65 MHz ; 142.65 MHz      ; CLOCK_50                                 ;      ;
; 143.43 MHz ; 143.43 MHz      ; vga_u0|mypll|altpll_component|pll|clk[0] ;      ;
+------------+-----------------+------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------+
; Slow Model Setup Summary                                          ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLOCK_50                                 ; 12.990 ; 0.000         ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; 33.028 ; 0.000         ;
+------------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow Model Hold Summary                                          ;
+------------------------------------------+-------+---------------+
; Clock                                    ; Slack ; End Point TNS ;
+------------------------------------------+-------+---------------+
; CLOCK_50                                 ; 0.391 ; 0.000         ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
+------------------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                            ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLOCK_50                                 ; 7.620  ; 0.000         ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                      ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.990 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 7.064      ;
; 12.993 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 7.037      ;
; 12.995 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 7.052      ;
; 13.011 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 7.048      ;
; 13.082 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 6.971      ;
; 13.085 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.064      ; 6.944      ;
; 13.087 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 6.959      ;
; 13.091 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 6.963      ;
; 13.094 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 6.936      ;
; 13.096 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 6.951      ;
; 13.103 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 6.955      ;
; 13.103 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 6.951      ;
; 13.106 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 6.924      ;
; 13.108 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 6.939      ;
; 13.112 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 6.947      ;
; 13.124 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 6.935      ;
; 13.126 ; y[2]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 6.928      ;
; 13.129 ; y[2]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 6.901      ;
; 13.131 ; y[2]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 6.916      ;
; 13.136 ; y[4]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 6.918      ;
; 13.139 ; y[4]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 6.891      ;
; 13.141 ; y[4]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 6.906      ;
; 13.147 ; y[2]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 6.912      ;
; 13.157 ; y[4]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 6.902      ;
; 13.255 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 6.799      ;
; 13.255 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 6.799      ;
; 13.255 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 6.799      ;
; 13.255 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 6.799      ;
; 13.255 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 6.799      ;
; 13.255 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 6.799      ;
; 13.255 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 6.799      ;
; 13.255 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 6.799      ;
; 13.255 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 6.799      ;
; 13.255 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 6.799      ;
; 13.255 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 6.799      ;
; 13.255 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 6.799      ;
; 13.255 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.783      ;
; 13.273 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 6.786      ;
; 13.273 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 6.786      ;
; 13.273 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 6.786      ;
; 13.273 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 6.786      ;
; 13.273 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 6.786      ;
; 13.273 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 6.786      ;
; 13.273 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 6.786      ;
; 13.273 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 6.786      ;
; 13.273 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 6.786      ;
; 13.273 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 6.786      ;
; 13.273 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 6.786      ;
; 13.273 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 6.786      ;
; 13.273 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.078      ; 6.770      ;
; 13.289 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.091      ; 6.767      ;
; 13.311 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.074      ; 6.728      ;
; 13.320 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.074      ; 6.719      ;
; 13.347 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 6.706      ;
; 13.347 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 6.706      ;
; 13.347 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 6.706      ;
; 13.347 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 6.706      ;
; 13.347 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 6.706      ;
; 13.347 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 6.706      ;
; 13.347 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 6.706      ;
; 13.347 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 6.706      ;
; 13.347 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 6.706      ;
; 13.347 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 6.706      ;
; 13.347 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 6.706      ;
; 13.347 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 6.706      ;
; 13.347 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 6.690      ;
; 13.356 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 6.698      ;
; 13.356 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 6.698      ;
; 13.356 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 6.698      ;
; 13.356 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 6.698      ;
; 13.356 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 6.698      ;
; 13.356 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 6.698      ;
; 13.356 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 6.698      ;
; 13.356 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 6.698      ;
; 13.356 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 6.698      ;
; 13.356 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 6.698      ;
; 13.356 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 6.698      ;
; 13.356 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 6.698      ;
; 13.356 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.682      ;
; 13.365 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 6.693      ;
; 13.365 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 6.693      ;
; 13.365 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 6.693      ;
; 13.365 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 6.693      ;
; 13.365 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 6.693      ;
; 13.365 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 6.693      ;
; 13.365 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 6.693      ;
; 13.365 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 6.693      ;
; 13.365 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 6.693      ;
; 13.365 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 6.693      ;
; 13.365 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 6.693      ;
; 13.365 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 6.693      ;
; 13.365 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.077      ; 6.677      ;
; 13.368 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~portb_address_reg11  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 6.679      ;
; 13.368 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~portb_address_reg10  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 6.679      ;
; 13.368 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~portb_address_reg9   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 6.679      ;
; 13.368 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~portb_address_reg8   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 6.679      ;
; 13.368 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~portb_address_reg7   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 6.679      ;
; 13.368 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~portb_address_reg6   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 6.679      ;
; 13.368 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~portb_address_reg5   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 6.679      ;
; 13.368 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~portb_address_reg4   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 6.679      ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_u0|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                                                                                               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 33.028 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.996      ;
; 33.028 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.996      ;
; 33.028 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.996      ;
; 33.028 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.996      ;
; 33.028 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.996      ;
; 33.028 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.996      ;
; 33.028 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.996      ;
; 33.028 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.996      ;
; 33.028 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.996      ;
; 33.028 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.996      ;
; 33.028 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.996      ;
; 33.028 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.996      ;
; 33.040 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.985      ;
; 33.040 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.985      ;
; 33.040 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.985      ;
; 33.040 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.985      ;
; 33.040 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.985      ;
; 33.040 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.985      ;
; 33.040 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.985      ;
; 33.040 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.985      ;
; 33.040 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.985      ;
; 33.040 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.985      ;
; 33.040 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.985      ;
; 33.040 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 6.985      ;
; 33.153 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.871      ;
; 33.153 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.871      ;
; 33.153 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.871      ;
; 33.153 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.871      ;
; 33.153 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.871      ;
; 33.153 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.871      ;
; 33.153 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.871      ;
; 33.153 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.871      ;
; 33.153 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.871      ;
; 33.153 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.871      ;
; 33.153 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.871      ;
; 33.153 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.871      ;
; 33.178 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.846      ;
; 33.178 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.846      ;
; 33.178 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.846      ;
; 33.178 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.846      ;
; 33.178 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.846      ;
; 33.178 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.846      ;
; 33.178 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.846      ;
; 33.178 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.846      ;
; 33.178 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.846      ;
; 33.178 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.846      ;
; 33.178 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.846      ;
; 33.178 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.846      ;
; 33.327 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 6.673      ;
; 33.327 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 6.673      ;
; 33.327 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 6.673      ;
; 33.327 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 6.673      ;
; 33.327 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 6.673      ;
; 33.327 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 6.673      ;
; 33.327 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 6.673      ;
; 33.327 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 6.673      ;
; 33.327 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 6.673      ;
; 33.327 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 6.673      ;
; 33.327 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 6.673      ;
; 33.327 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 6.673      ;
; 33.339 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.036      ; 6.662      ;
; 33.339 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.036      ; 6.662      ;
; 33.339 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.036      ; 6.662      ;
; 33.339 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.036      ; 6.662      ;
; 33.339 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.036      ; 6.662      ;
; 33.339 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.036      ; 6.662      ;
; 33.339 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.036      ; 6.662      ;
; 33.339 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.036      ; 6.662      ;
; 33.339 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.036      ; 6.662      ;
; 33.339 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.036      ; 6.662      ;
; 33.339 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.036      ; 6.662      ;
; 33.339 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.036      ; 6.662      ;
; 33.408 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.616      ;
; 33.408 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.616      ;
; 33.408 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.616      ;
; 33.408 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.616      ;
; 33.408 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.616      ;
; 33.408 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.616      ;
; 33.408 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.616      ;
; 33.408 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.616      ;
; 33.408 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.616      ;
; 33.408 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.616      ;
; 33.408 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.616      ;
; 33.408 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.616      ;
; 33.415 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.614      ;
; 33.415 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.614      ;
; 33.415 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.614      ;
; 33.415 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.614      ;
; 33.415 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.614      ;
; 33.415 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.614      ;
; 33.415 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.614      ;
; 33.415 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.614      ;
; 33.415 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.614      ;
; 33.415 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.614      ;
; 33.415 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.614      ;
; 33.415 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 6.614      ;
; 33.427 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 6.603      ;
; 33.427 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 6.603      ;
; 33.427 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 6.603      ;
; 33.427 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 6.603      ;
+--------+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                     ;
+-------+-----------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; tempx[1]  ; tempx[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rf[0]     ; rf[0]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rf[1]     ; rf[1]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rf[2]     ; rf[2]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rf[3]     ; rf[3]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rf[4]     ; rf[4]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rf[5]     ; rf[5]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rf[6]     ; rf[6]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.550 ; state     ; tempx[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.816      ;
; 0.673 ; y[2]      ; y[2]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.939      ;
; 0.676 ; rf[3]     ; y[3]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.941      ;
; 0.676 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.998      ;
; 0.682 ; y[4]      ; y[4]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.948      ;
; 0.693 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.015      ;
; 0.693 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.015      ;
; 0.818 ; rf[1]     ; y[1]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.084      ;
; 0.822 ; state     ; rf[5]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.088      ;
; 0.823 ; state     ; rf[0]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.089      ;
; 0.834 ; y[3]      ; y[3]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.100      ;
; 0.849 ; y[1]      ; y[1]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.115      ;
; 0.863 ; colour[2] ; colour[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.129      ;
; 0.865 ; y[6]      ; y[6]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.131      ;
; 0.870 ; y[0]      ; y[0]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.136      ;
; 0.871 ; y[5]      ; y[5]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.137      ;
; 0.894 ; colour[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.195      ;
; 0.946 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg5 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 1.264      ;
; 0.978 ; rf[4]     ; y[4]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.243      ;
; 0.986 ; rf[2]     ; y[2]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.252      ;
; 0.987 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 1.321      ;
; 0.989 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.318      ;
; 0.990 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.319      ;
; 0.990 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.319      ;
; 0.995 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 1.333      ;
; 0.998 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 1.340      ;
; 1.004 ; rf[6]     ; y[6]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.270      ;
; 1.005 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 1.343      ;
; 1.005 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 1.343      ;
; 1.006 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 1.340      ;
; 1.006 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 1.340      ;
; 1.012 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.327      ;
; 1.015 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 1.357      ;
; 1.015 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 1.357      ;
; 1.020 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.335      ;
; 1.020 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.335      ;
; 1.031 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.336      ;
; 1.043 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.358      ;
; 1.098 ; tempx[1]  ; x[3]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.360      ;
; 1.203 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.528      ;
; 1.206 ; colour[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.514      ;
; 1.207 ; rf[0]     ; y[0]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.473      ;
; 1.210 ; colour[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.523      ;
; 1.223 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg5 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.534      ;
; 1.241 ; rf[5]     ; y[5]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.507      ;
; 1.241 ; state     ; rf[1]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.508      ;
; 1.242 ; state     ; rf[4]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.509      ;
; 1.244 ; state     ; rf[3]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.511      ;
; 1.259 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.570      ;
; 1.268 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.569      ;
; 1.281 ; rf[4]     ; colour[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.547      ;
; 1.286 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.591      ;
; 1.286 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.591      ;
; 1.288 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.603      ;
; 1.288 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.603      ;
; 1.289 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 1.619      ;
; 1.300 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 1.638      ;
; 1.302 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 1.636      ;
; 1.379 ; state     ; y[1]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.646      ;
; 1.379 ; state     ; colour[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.646      ;
; 1.404 ; state     ; x[3]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.666      ;
; 1.599 ; rf[3]     ; colour[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.865      ;
; 1.713 ; rf[4]     ; rf[1]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.979      ;
; 1.714 ; rf[4]     ; y[1]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.980      ;
; 1.715 ; rf[4]     ; rf[3]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.981      ;
; 1.740 ; rf[6]     ; colour[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 2.007      ;
; 1.771 ; state     ; rf[2]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.037      ;
; 1.772 ; state     ; rf[6]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.038      ;
; 1.794 ; rf[3]     ; y[4]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 2.059      ;
; 1.882 ; rf[1]     ; colour[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.148      ;
; 1.897 ; rf[5]     ; colour[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 2.164      ;
; 1.907 ; state     ; y[2]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.173      ;
; 1.907 ; state     ; y[0]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.173      ;
; 1.907 ; state     ; y[3]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.173      ;
; 1.907 ; state     ; y[4]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.173      ;
; 1.907 ; state     ; y[5]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.173      ;
; 1.907 ; state     ; y[6]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.173      ;
; 1.919 ; rf[2]     ; colour[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 2.186      ;
; 1.946 ; rf[1]     ; y[4]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 2.211      ;
; 1.987 ; rf[1]     ; rf[3]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.253      ;
; 2.000 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.312      ;
; 2.001 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.313      ;
; 2.001 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.313      ;
; 2.031 ; rf[3]     ; rf[1]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.297      ;
; 2.032 ; rf[3]     ; rf[4]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.298      ;
; 2.032 ; rf[3]     ; y[1]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.298      ;
; 2.061 ; rf[2]     ; y[4]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.327      ;
; 2.065 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg5 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.388      ;
; 2.068 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg5 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 2.393      ;
; 2.072 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg5 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 2.400      ;
; 2.102 ; rf[2]     ; rf[3]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 2.369      ;
; 2.112 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 2.450      ;
+-------+-----------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_u0|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.519 ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS                                                                                   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK                                                                                ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.544 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.810      ;
; 0.555 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.821      ;
; 0.646 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.912      ;
; 0.744 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.012      ;
; 0.804 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.070      ;
; 0.809 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.075      ;
; 0.822 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.088      ;
; 0.827 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.093      ;
; 0.828 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.094      ;
; 0.862 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.128      ;
; 0.868 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.134      ;
; 0.992 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.260      ;
; 0.999 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.267      ;
; 1.164 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[0] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[0]             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 1.406      ;
; 1.165 ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS                                                                                   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 1.406      ;
; 1.187 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.453      ;
; 1.192 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.458      ;
; 1.199 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.465      ;
; 1.205 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.471      ;
; 1.210 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.476      ;
; 1.228 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.494      ;
; 1.248 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.514      ;
; 1.254 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.520      ;
; 1.258 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.524      ;
; 1.263 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.529      ;
; 1.267 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.535      ;
; 1.267 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.535      ;
; 1.276 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.542      ;
; 1.281 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.547      ;
; 1.282 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.548      ;
; 1.316 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.582      ;
; 1.329 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.595      ;
; 1.334 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.600      ;
; 1.349 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.617      ;
; 1.353 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.619      ;
; 1.385 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.653      ;
; 1.385 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.653      ;
; 1.390 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.656      ;
; 1.395 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[2]             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 1.637      ;
; 1.400 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.668      ;
; 1.400 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.666      ;
; 1.402 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.670      ;
; 1.411 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.679      ;
; 1.419 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[1] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[1]             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 1.661      ;
; 1.423 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.689      ;
; 1.448 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~porta_address_reg2 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.747      ;
; 1.461 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.727      ;
; 1.476 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.742      ;
; 1.480 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.749      ;
; 1.484 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.750      ;
; 1.487 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~porta_address_reg3 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.786      ;
; 1.489 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.758      ;
; 1.491 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.760      ;
; 1.494 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.760      ;
; 1.502 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.765      ;
; 1.511 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.779      ;
; 1.527 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.795      ;
; 1.537 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.805      ;
; 1.542 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.808      ;
; 1.545 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.813      ;
; 1.545 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.813      ;
; 1.547 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.813      ;
; 1.549 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.815      ;
; 1.549 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.817      ;
; 1.549 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.817      ;
; 1.569 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.835      ;
; 1.579 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.845      ;
; 1.598 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.864      ;
; 1.613 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.879      ;
; 1.622 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.890      ;
; 1.629 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.897      ;
; 1.640 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.908      ;
; 1.656 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.924      ;
; 1.658 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.926      ;
; 1.663 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.931      ;
; 1.687 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.953      ;
; 1.690 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[1]                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.958      ;
; 1.692 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.960      ;
; 1.710 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.979      ;
; 1.711 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.980      ;
; 1.713 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.982      ;
; 1.717 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.986      ;
; 1.718 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.987      ;
; 1.718 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.987      ;
; 1.719 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[0]                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.987      ;
; 1.758 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.021      ;
; 1.767 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.036      ;
; 1.772 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 2.068      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_u0|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; CLOCK_50   ; 2.622 ; 2.622 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 2.622 ; 2.622 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; CLOCK_50   ; -0.317 ; -0.317 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -0.317 ; -0.317 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 9.212 ; 9.212 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 8.913 ; 8.913 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 8.913 ; 8.913 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 9.152 ; 9.152 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 9.142 ; 9.142 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 9.212 ; 9.212 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 9.202 ; 9.202 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 9.187 ; 9.187 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 9.187 ; 9.187 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 9.177 ; 9.177 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 9.177 ; 9.177 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 5.469 ; 5.469 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 8.972 ; 8.972 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 8.931 ; 8.931 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 8.931 ; 8.931 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 8.720 ; 8.720 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 8.720 ; 8.720 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 8.730 ; 8.730 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 8.730 ; 8.730 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 8.942 ; 8.942 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 8.962 ; 8.962 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 8.972 ; 8.972 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 8.972 ; 8.972 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 5.394 ; 5.394 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 9.167 ; 9.167 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 9.167 ; 9.167 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 9.147 ; 9.147 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 9.147 ; 9.147 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 8.927 ; 8.927 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 8.927 ; 8.927 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 8.937 ; 8.937 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 8.914 ; 8.914 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 8.924 ; 8.924 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 8.904 ; 8.904 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 8.904 ; 8.904 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.848 ; 4.848 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 5.367 ; 5.367 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 5.367 ; 5.367 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 5.367 ; 5.367 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 5.606 ; 5.606 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 5.596 ; 5.596 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 5.666 ; 5.666 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 5.656 ; 5.656 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 5.641 ; 5.641 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 5.641 ; 5.641 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 5.631 ; 5.631 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 5.631 ; 5.631 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 5.469 ; 5.469 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 5.135 ; 5.135 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 5.346 ; 5.346 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 5.346 ; 5.346 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 5.135 ; 5.135 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 5.135 ; 5.135 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 5.145 ; 5.145 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 5.145 ; 5.145 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 5.357 ; 5.357 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 5.377 ; 5.377 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 5.387 ; 5.387 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 5.387 ; 5.387 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 5.394 ; 5.394 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 5.462 ; 5.462 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 5.725 ; 5.725 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 5.705 ; 5.705 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 5.705 ; 5.705 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 5.485 ; 5.485 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 5.485 ; 5.485 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 5.495 ; 5.495 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 5.472 ; 5.472 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 5.482 ; 5.482 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 5.462 ; 5.462 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 5.462 ; 5.462 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.848 ; 4.848 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------+


+-------------------------------------------------------------------+
; Fast Model Setup Summary                                          ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLOCK_50                                 ; 16.901 ; 0.000         ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; 36.846 ; 0.000         ;
+------------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast Model Hold Summary                                          ;
+------------------------------------------+-------+---------------+
; Clock                                    ; Slack ; End Point TNS ;
+------------------------------------------+-------+---------------+
; CLOCK_50                                 ; 0.215 ; 0.000         ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
+------------------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                            ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLOCK_50                                 ; 7.620  ; 0.000         ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                      ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.901 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.167      ;
; 16.905 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 3.157      ;
; 16.905 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 3.141      ;
; 16.920 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.074      ; 3.153      ;
; 16.926 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.142      ;
; 16.927 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.141      ;
; 16.927 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.141      ;
; 16.930 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 3.132      ;
; 16.930 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 3.116      ;
; 16.930 ; y[2]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.138      ;
; 16.931 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 3.131      ;
; 16.931 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 3.131      ;
; 16.931 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 3.115      ;
; 16.931 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 3.115      ;
; 16.934 ; y[2]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 3.128      ;
; 16.934 ; y[2]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 3.112      ;
; 16.941 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.127      ;
; 16.941 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.127      ;
; 16.941 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.127      ;
; 16.941 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.127      ;
; 16.941 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.127      ;
; 16.941 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.127      ;
; 16.941 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.127      ;
; 16.941 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.127      ;
; 16.941 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.127      ;
; 16.941 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.127      ;
; 16.941 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.127      ;
; 16.941 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.127      ;
; 16.941 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 3.125      ;
; 16.945 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.074      ; 3.128      ;
; 16.946 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.074      ; 3.127      ;
; 16.946 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.074      ; 3.127      ;
; 16.949 ; y[2]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.074      ; 3.124      ;
; 16.960 ; y[4]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.108      ;
; 16.961 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.074      ; 3.112      ;
; 16.961 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.074      ; 3.112      ;
; 16.961 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.074      ; 3.112      ;
; 16.961 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.074      ; 3.112      ;
; 16.961 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.074      ; 3.112      ;
; 16.961 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.074      ; 3.112      ;
; 16.961 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.074      ; 3.112      ;
; 16.961 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.074      ; 3.112      ;
; 16.961 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.074      ; 3.112      ;
; 16.961 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.074      ; 3.112      ;
; 16.961 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.074      ; 3.112      ;
; 16.961 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.074      ; 3.112      ;
; 16.961 ; y[5]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 3.110      ;
; 16.964 ; y[4]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 3.098      ;
; 16.964 ; y[4]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 3.082      ;
; 16.966 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.102      ;
; 16.966 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.102      ;
; 16.966 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.102      ;
; 16.966 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.102      ;
; 16.966 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.102      ;
; 16.966 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.102      ;
; 16.966 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.102      ;
; 16.966 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.102      ;
; 16.966 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.102      ;
; 16.966 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.102      ;
; 16.966 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.102      ;
; 16.966 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.102      ;
; 16.966 ; y[1]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 3.100      ;
; 16.967 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.101      ;
; 16.967 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.101      ;
; 16.967 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.101      ;
; 16.967 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.101      ;
; 16.967 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.101      ;
; 16.967 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.101      ;
; 16.967 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.101      ;
; 16.967 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.101      ;
; 16.967 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.101      ;
; 16.967 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.101      ;
; 16.967 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.101      ;
; 16.967 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.101      ;
; 16.967 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.101      ;
; 16.967 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.101      ;
; 16.967 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.101      ;
; 16.967 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.101      ;
; 16.967 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.101      ;
; 16.967 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.101      ;
; 16.967 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.101      ;
; 16.967 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.101      ;
; 16.967 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.101      ;
; 16.967 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.101      ;
; 16.967 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.101      ;
; 16.967 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.101      ;
; 16.967 ; y[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 3.099      ;
; 16.967 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 3.099      ;
; 16.970 ; y[2]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.098      ;
; 16.970 ; y[2]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.098      ;
; 16.970 ; y[2]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.098      ;
; 16.970 ; y[2]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.098      ;
; 16.970 ; y[2]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.098      ;
; 16.970 ; y[2]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.098      ;
; 16.970 ; y[2]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.098      ;
; 16.970 ; y[2]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.098      ;
; 16.970 ; y[2]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.098      ;
; 16.970 ; y[2]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.098      ;
; 16.970 ; y[2]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.098      ;
; 16.970 ; y[2]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.098      ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_u0|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                                                                                               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 36.846 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.220      ;
; 36.846 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.220      ;
; 36.846 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.220      ;
; 36.846 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.220      ;
; 36.846 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.220      ;
; 36.846 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.220      ;
; 36.846 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.220      ;
; 36.846 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.220      ;
; 36.846 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.220      ;
; 36.846 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.220      ;
; 36.846 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.220      ;
; 36.846 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.220      ;
; 36.851 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.213      ;
; 36.851 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.213      ;
; 36.851 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.213      ;
; 36.851 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.213      ;
; 36.851 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.213      ;
; 36.851 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.213      ;
; 36.851 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.213      ;
; 36.851 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.213      ;
; 36.851 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.213      ;
; 36.851 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.213      ;
; 36.851 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.213      ;
; 36.851 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.213      ;
; 36.898 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.166      ;
; 36.898 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.166      ;
; 36.898 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.166      ;
; 36.898 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.166      ;
; 36.898 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.166      ;
; 36.898 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.166      ;
; 36.898 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.166      ;
; 36.898 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.166      ;
; 36.898 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.166      ;
; 36.898 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.166      ;
; 36.898 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.166      ;
; 36.898 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.166      ;
; 36.905 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.159      ;
; 36.905 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.159      ;
; 36.905 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.159      ;
; 36.905 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.159      ;
; 36.905 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.159      ;
; 36.905 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.159      ;
; 36.905 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.159      ;
; 36.905 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.159      ;
; 36.905 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.159      ;
; 36.905 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.159      ;
; 36.905 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.159      ;
; 36.905 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.159      ;
; 36.981 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 3.063      ;
; 36.981 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 3.063      ;
; 36.981 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 3.063      ;
; 36.981 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 3.063      ;
; 36.981 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 3.063      ;
; 36.981 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 3.063      ;
; 36.981 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 3.063      ;
; 36.981 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 3.063      ;
; 36.981 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 3.063      ;
; 36.981 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 3.063      ;
; 36.981 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 3.063      ;
; 36.981 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.045      ; 3.063      ;
; 36.986 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 3.056      ;
; 36.986 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 3.056      ;
; 36.986 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 3.056      ;
; 36.986 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 3.056      ;
; 36.986 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 3.056      ;
; 36.986 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 3.056      ;
; 36.986 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 3.056      ;
; 36.986 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 3.056      ;
; 36.986 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 3.056      ;
; 36.986 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 3.056      ;
; 36.986 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 3.056      ;
; 36.986 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 3.056      ;
; 37.029 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.035      ;
; 37.029 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.035      ;
; 37.029 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.035      ;
; 37.029 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.035      ;
; 37.029 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.035      ;
; 37.029 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.035      ;
; 37.029 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.035      ;
; 37.029 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.035      ;
; 37.029 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.035      ;
; 37.029 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.035      ;
; 37.029 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.035      ;
; 37.029 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.065      ; 3.035      ;
; 37.033 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 3.009      ;
; 37.033 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 3.009      ;
; 37.033 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 3.009      ;
; 37.033 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 3.009      ;
; 37.033 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 3.009      ;
; 37.033 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 3.009      ;
; 37.033 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 3.009      ;
; 37.033 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 3.009      ;
; 37.033 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 3.009      ;
; 37.033 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 3.009      ;
; 37.033 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 3.009      ;
; 37.033 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 3.009      ;
; 37.040 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 3.002      ;
; 37.040 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 3.002      ;
; 37.040 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 3.002      ;
; 37.040 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 3.002      ;
+--------+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                     ;
+-------+-----------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; tempx[1]  ; tempx[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rf[0]     ; rf[0]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rf[1]     ; rf[1]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rf[2]     ; rf[2]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rf[3]     ; rf[3]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rf[4]     ; rf[4]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rf[5]     ; rf[5]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rf[6]     ; rf[6]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.276 ; state     ; tempx[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.428      ;
; 0.294 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.502      ;
; 0.303 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.511      ;
; 0.303 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.511      ;
; 0.314 ; rf[3]     ; y[3]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.466      ;
; 0.332 ; y[2]      ; y[2]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.484      ;
; 0.333 ; y[4]      ; y[4]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.485      ;
; 0.374 ; rf[1]     ; y[1]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.378 ; state     ; rf[0]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; state     ; rf[5]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.381 ; colour[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.582      ;
; 0.409 ; y[1]      ; y[1]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.561      ;
; 0.411 ; y[3]      ; y[3]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.563      ;
; 0.416 ; y[6]      ; y[6]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.568      ;
; 0.419 ; colour[2] ; colour[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.571      ;
; 0.421 ; y[5]      ; y[5]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.573      ;
; 0.422 ; y[0]      ; y[0]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.574      ;
; 0.423 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg5 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 0.626      ;
; 0.433 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.647      ;
; 0.434 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.648      ;
; 0.434 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.648      ;
; 0.436 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.655      ;
; 0.441 ; rf[4]     ; y[4]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.593      ;
; 0.443 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 0.666      ;
; 0.446 ; rf[2]     ; y[2]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.598      ;
; 0.447 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.666      ;
; 0.447 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.666      ;
; 0.447 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.672      ;
; 0.447 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 0.670      ;
; 0.447 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 0.670      ;
; 0.452 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.653      ;
; 0.456 ; rf[6]     ; y[6]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.608      ;
; 0.456 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.681      ;
; 0.456 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.681      ;
; 0.456 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.657      ;
; 0.456 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.657      ;
; 0.474 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.666      ;
; 0.481 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.682      ;
; 0.522 ; colour[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.729      ;
; 0.526 ; colour[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.738      ;
; 0.528 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.737      ;
; 0.529 ; tempx[1]  ; x[3]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 0.677      ;
; 0.542 ; rf[0]     ; y[0]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.695      ;
; 0.543 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg5 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.739      ;
; 0.552 ; rf[5]     ; y[5]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.705      ;
; 0.560 ; state     ; rf[3]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.713      ;
; 0.562 ; state     ; rf[1]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.715      ;
; 0.563 ; state     ; rf[4]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.716      ;
; 0.570 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.766      ;
; 0.576 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.763      ;
; 0.587 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.801      ;
; 0.593 ; rf[4]     ; colour[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.745      ;
; 0.594 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.786      ;
; 0.594 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.786      ;
; 0.595 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.796      ;
; 0.595 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.796      ;
; 0.600 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.818      ;
; 0.604 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.824      ;
; 0.676 ; state     ; y[1]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.829      ;
; 0.676 ; state     ; colour[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.829      ;
; 0.696 ; rf[3]     ; colour[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.848      ;
; 0.729 ; state     ; x[3]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 0.877      ;
; 0.759 ; rf[3]     ; y[4]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.771 ; rf[6]     ; colour[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.923      ;
; 0.777 ; rf[4]     ; rf[1]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.929      ;
; 0.778 ; rf[4]     ; y[1]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.930      ;
; 0.779 ; rf[4]     ; rf[3]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.931      ;
; 0.797 ; state     ; rf[6]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.950      ;
; 0.800 ; state     ; rf[2]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.953      ;
; 0.820 ; rf[1]     ; colour[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.972      ;
; 0.831 ; rf[2]     ; colour[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.983      ;
; 0.836 ; rf[5]     ; colour[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.989      ;
; 0.838 ; rf[1]     ; y[4]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.990      ;
; 0.843 ; rf[1]     ; rf[3]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.995      ;
; 0.880 ; rf[3]     ; rf[1]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.032      ;
; 0.881 ; rf[3]     ; rf[4]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.033      ;
; 0.881 ; rf[3]     ; y[1]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.033      ;
; 0.884 ; rf[2]     ; y[4]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.036      ;
; 0.889 ; rf[2]     ; rf[3]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.041      ;
; 0.907 ; rf[4]     ; y[5]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.059      ;
; 0.914 ; state     ; y[2]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.067      ;
; 0.914 ; state     ; y[0]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.067      ;
; 0.914 ; state     ; y[3]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.067      ;
; 0.914 ; state     ; y[4]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.067      ;
; 0.914 ; state     ; y[5]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.067      ;
; 0.914 ; state     ; y[6]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.067      ;
; 0.915 ; rf[3]     ; y[5]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.918 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.117      ;
; 0.918 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.117      ;
; 0.918 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.117      ;
; 0.935 ; x[3]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.158      ;
; 0.946 ; rf[4]     ; rf[6]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.098      ;
+-------+-----------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_u0|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS                                                                                   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK                                                                                ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.253 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.405      ;
; 0.278 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.430      ;
; 0.303 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.455      ;
; 0.344 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.497      ;
; 0.358 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.364 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.370 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.373 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.384 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.536      ;
; 0.389 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.541      ;
; 0.451 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.604      ;
; 0.451 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.604      ;
; 0.496 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.502 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.654      ;
; 0.509 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.511 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.524 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.676      ;
; 0.529 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.531 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.683      ;
; 0.537 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.689      ;
; 0.539 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.691      ;
; 0.544 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.546 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.699      ;
; 0.555 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.707      ;
; 0.566 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.718      ;
; 0.571 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[0] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[0]             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 0.701      ;
; 0.571 ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS                                                                                   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 0.700      ;
; 0.572 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.724      ;
; 0.580 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.733      ;
; 0.580 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.733      ;
; 0.582 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.734      ;
; 0.594 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.746      ;
; 0.595 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.748      ;
; 0.601 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.753      ;
; 0.601 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.753      ;
; 0.616 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.768      ;
; 0.623 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.776      ;
; 0.626 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.779      ;
; 0.627 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.780      ;
; 0.627 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.780      ;
; 0.628 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~porta_address_reg2 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.837      ;
; 0.629 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.782      ;
; 0.629 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.642 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.794      ;
; 0.649 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.804      ;
; 0.651 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.803      ;
; 0.652 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.807      ;
; 0.655 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~porta_address_reg3 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.864      ;
; 0.660 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 0.809      ;
; 0.664 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.819      ;
; 0.666 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.818      ;
; 0.671 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.823      ;
; 0.674 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[2]             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 0.804      ;
; 0.674 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.827      ;
; 0.676 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.829      ;
; 0.676 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.829      ;
; 0.677 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.829      ;
; 0.681 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.834      ;
; 0.682 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.835      ;
; 0.686 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.838      ;
; 0.693 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[1] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[1]             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 0.823      ;
; 0.695 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.847      ;
; 0.698 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.851      ;
; 0.701 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.854      ;
; 0.703 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.855      ;
; 0.706 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.858      ;
; 0.715 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.867      ;
; 0.734 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.887      ;
; 0.739 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.892      ;
; 0.741 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[1]                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.895      ;
; 0.742 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.895      ;
; 0.745 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.898      ;
; 0.748 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.901      ;
; 0.749 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[0]                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.903      ;
; 0.750 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.902      ;
; 0.753 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.906      ;
; 0.756 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.909      ;
; 0.781 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.989      ;
; 0.781 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.936      ;
; 0.782 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.937      ;
; 0.782 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.937      ;
; 0.784 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.939      ;
; 0.785 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.940      ;
; 0.785 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.940      ;
; 0.786 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.941      ;
; 0.787 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 0.936      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_u0|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; CLOCK_50   ; 0.947 ; 0.947 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 0.947 ; 0.947 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; CLOCK_50   ; 0.062 ; 0.062 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 0.062 ; 0.062 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 4.412 ; 4.412 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.245 ; 4.245 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.245 ; 4.245 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 4.352 ; 4.352 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.342 ; 4.342 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 4.412 ; 4.412 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 4.402 ; 4.402 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 4.386 ; 4.386 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 4.386 ; 4.386 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 4.376 ; 4.376 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 4.376 ; 4.376 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.763 ; 2.763 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.274 ; 4.274 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 4.256 ; 4.256 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 4.256 ; 4.256 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 4.155 ; 4.155 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 4.155 ; 4.155 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 4.165 ; 4.165 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 4.165 ; 4.165 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 4.244 ; 4.244 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 4.264 ; 4.264 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 4.274 ; 4.274 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 4.274 ; 4.274 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.717 ; 2.717 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 4.361 ; 4.361 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.361 ; 4.361 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.341 ; 4.341 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.341 ; 4.341 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.250 ; 4.250 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 4.250 ; 4.250 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 4.260 ; 4.260 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 4.236 ; 4.236 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 4.246 ; 4.246 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 4.226 ; 4.226 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 4.226 ; 4.226 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.447 ; 2.447 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.694 ; 2.694 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.694 ; 2.694 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.694 ; 2.694 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.801 ; 2.801 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.791 ; 2.791 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 2.861 ; 2.861 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 2.851 ; 2.851 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 2.835 ; 2.835 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 2.835 ; 2.835 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 2.825 ; 2.825 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 2.825 ; 2.825 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.763 ; 2.763 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.543 ; 2.543 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.644 ; 2.644 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.644 ; 2.644 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.543 ; 2.543 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.543 ; 2.543 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 2.553 ; 2.553 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 2.553 ; 2.553 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 2.632 ; 2.632 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 2.652 ; 2.652 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 2.662 ; 2.662 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 2.662 ; 2.662 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.717 ; 2.717 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.687 ; 2.687 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.822 ; 2.822 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.802 ; 2.802 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.802 ; 2.802 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.711 ; 2.711 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 2.711 ; 2.711 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 2.721 ; 2.721 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 2.697 ; 2.697 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 2.707 ; 2.707 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 2.687 ; 2.687 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 2.687 ; 2.687 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.447 ; 2.447 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+-------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                          ; 12.990 ; 0.215 ; N/A      ; N/A     ; 7.620               ;
;  CLOCK_50                                 ; 12.990 ; 0.215 ; N/A      ; N/A     ; 7.620               ;
;  vga_u0|mypll|altpll_component|pll|clk[0] ; 33.028 ; 0.215 ; N/A      ; N/A     ; 17.873              ;
; Design-wide TNS                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                 ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; CLOCK_50   ; 2.622 ; 2.622 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 2.622 ; 2.622 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; CLOCK_50   ; 0.062 ; 0.062 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 0.062 ; 0.062 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 9.212 ; 9.212 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 8.913 ; 8.913 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 8.913 ; 8.913 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 9.152 ; 9.152 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 9.142 ; 9.142 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 9.212 ; 9.212 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 9.202 ; 9.202 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 9.187 ; 9.187 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 9.187 ; 9.187 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 9.177 ; 9.177 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 9.177 ; 9.177 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 5.469 ; 5.469 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 8.972 ; 8.972 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 8.931 ; 8.931 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 8.931 ; 8.931 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 8.720 ; 8.720 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 8.720 ; 8.720 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 8.730 ; 8.730 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 8.730 ; 8.730 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 8.942 ; 8.942 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 8.962 ; 8.962 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 8.972 ; 8.972 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 8.972 ; 8.972 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 5.394 ; 5.394 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 9.167 ; 9.167 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 9.167 ; 9.167 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 9.147 ; 9.147 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 9.147 ; 9.147 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 8.927 ; 8.927 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 8.927 ; 8.927 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 8.937 ; 8.937 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 8.914 ; 8.914 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 8.924 ; 8.924 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 8.904 ; 8.904 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 8.904 ; 8.904 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.848 ; 4.848 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.694 ; 2.694 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.694 ; 2.694 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.694 ; 2.694 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.801 ; 2.801 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.791 ; 2.791 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 2.861 ; 2.861 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 2.851 ; 2.851 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 2.835 ; 2.835 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 2.835 ; 2.835 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 2.825 ; 2.825 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 2.825 ; 2.825 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.763 ; 2.763 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.543 ; 2.543 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.644 ; 2.644 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.644 ; 2.644 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.543 ; 2.543 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.543 ; 2.543 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 2.553 ; 2.553 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 2.553 ; 2.553 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 2.632 ; 2.632 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 2.652 ; 2.652 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 2.662 ; 2.662 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 2.662 ; 2.662 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.717 ; 2.717 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.687 ; 2.687 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.822 ; 2.822 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.802 ; 2.802 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.802 ; 2.802 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.711 ; 2.711 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 2.711 ; 2.711 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 2.721 ; 2.721 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 2.697 ; 2.697 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 2.707 ; 2.707 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 2.687 ; 2.687 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 2.687 ; 2.687 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.447 ; 2.447 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                 ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                 ; CLOCK_50                                 ; 38802    ; 0        ; 0        ; 0        ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 33648    ; 0        ; 0        ; 0        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                  ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                 ; CLOCK_50                                 ; 38802    ; 0        ; 0        ; 0        ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 33648    ; 0        ; 0        ; 0        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 35    ; 35   ;
; Unconstrained Output Ports      ; 34    ; 34   ;
; Unconstrained Output Port Paths ; 664   ; 664  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Mar 16 15:28:34 2015
Info: Command: quartus_sta lab5 -c lab5
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {vga_u0|mypll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {vga_u0|mypll|altpll_component|pll|clk[0]} {vga_u0|mypll|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 12.990
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    12.990         0.000 CLOCK_50 
    Info (332119):    33.028         0.000 vga_u0|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CLOCK_50 
    Info (332119):     0.391         0.000 vga_u0|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 vga_u0|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 16.901
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.901         0.000 CLOCK_50 
    Info (332119):    36.846         0.000 vga_u0|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
    Info (332119):     0.215         0.000 vga_u0|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 vga_u0|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 408 megabytes
    Info: Processing ended: Mon Mar 16 15:28:35 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


