
Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.6.1810 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

Note: Bumping stack limit from 8192 to 65536 Kbytes.
Command: vcs -nc -V +vcs+lic+wait -full64 -debug_pp -Mupdate -lca -j 4 -l vcs_elab.log \
+vhdllib+work -Mlib=work +lint=TFIPC-L -override_timescale=1ps/1ps -o work/ase_simv \
ase_top work/ase_libs.so -lrt -lpthread
/eda/synopsys/2016-17/RHELx86/VCSMX_2016.06-SP2/linux64/bin/comelab -nc -unielab -nc -verbose -lca -output vcs_elab.log -override_timescale 1ps/1ps -exe work/ase_simv -picarchive -debug 1 -uum   -ldlibs work/ase_libs.so -lrt -lpthread  -mxuumtop ase_top  -verilogcomp  -nc -V +vcs+lic+wait -full64 -debug_pp -Mupdate -lca -j 4 -l vcs_elab.log +vhdllib+work -Mlib=work +lint=TFIPC-L -override_timescale=1ps/1ps -o work/ase_simv work/ase_libs.so -lrt -lpthread -uum   -elaboration_options /tmp/vcs_20190326152529_7022/elaboptfile_7022
Doing common elaboration 

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.6.1810 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

/eda/synopsys/2016-17/RHELx86/VCSMX_2016.06-SP2/linux64/bin/vcs1 -Mcc=gcc -Mcplusplus=g++ \
-Masflags= -Mcfl= -pipe -fPIC -O -I/eda/synopsys/2016-17/RHELx86/VCSMX_2016.06-SP2/include \
-Mxcflags= -pipe -fPIC -I/eda/synopsys/2016-17/RHELx86/VCSMX_2016.06-SP2/include \
-Mldflags= -rdynamic  -Mout=work/ase_simv -Mamsrun="" -Mvcsaceobjs="" -Mobjects=" \
/eda/synopsys/2016-17/RHELx86/VCSMX_2016.06-SP2/linux64/lib/liberrorinf.so /eda/synopsys/2016-17/RHELx86/VCSMX_2016.06-SP2/linux64/lib/libsnpsmalloc.so \
/home/Daniel/Desktop/transparent-acceleration/OPAE_Development/OPAE_multiplication/virtual_addressing/build_sim/work/ase_libs.so \
-lrt -lpthread " -Mexternalobj= -Msaverestoreobj=/eda/synopsys/2016-17/RHELx86/VCSMX_2016.06-SP2/linux64/lib/vcs_save_restore_new.o \
-Mcrt0= -Mcrtn="" -Mcsrc="" -Mupdate -Mlib=work -Msyslibs=-ldl  -l vcs_elab.log -uum \
ase_top -mxunielab -uni_make -nc -V +vcs+lic+wait -full64 -Xcbug=0x1 -Xpiyushb1=0x80 \
-lca -j4 +vhdllib+work +lint=TFIPC-L -override_timescale=1ps/1ps -o work/ase_simv \
-uum -elaboration_options=/tmp/vcs_20190326152529_7022/elaboptfile_7022 -full64 -picarchive \
+vcsd +itf+/eda/synopsys/2016-17/RHELx86/VCSMX_2016.06-SP2/linux64/lib/vcsdp.tab \
+cli+1 -debug=1 +memcbk +vpi -VHDLelab=-mxunielab -uni_make -nc -nc -verbose -lca \
-override_timescale 1ps/1ps -exe work/ase_simv -uum -elaboration_options /tmp/vcs_20190326152529_7022/elaboptfile_7022 \
-picarchive -debug 1  -gen_obj -f work/ase_simv.daidir/mxopt.db  
Top Level Modules:
       ase_top
TimeScale is 1 ps / 1 ps

Lint-[TFIPC-L] Too few instance port connections
/home/Daniel/altera_pro/16.0/quartus/eda/sim_lib/altera_mf.v, 31614
"dcfifo_mixed_widths DCFIFO_MW( .data (data),  .rdclk (rdclk),  .wrclk (wrclk),  .aclr (aclr),  .rdreq (rdreq),  .wrreq (wrreq),  .rdfull (w_rdfull),  .wrfull (w_wrfull),  .rdempty (w_rdempty),  .wrempty (w_wrempty),  .rdusedw (w_rdusedw),  .wrusedw (w_wrusedw),  .q (w_q));"
  The above instance has fewer port connections than the module definition,
  output port 'eccstatus' is not connected.


Lint-[TFIPC-L] Too few instance port connections
/home/Daniel/altera_pro/16.0/quartus/eda/sim_lib/altera_mf.v, 31614
"dcfifo_mixed_widths DCFIFO_MW( .data (data),  .rdclk (rdclk),  .wrclk (wrclk),  .aclr (aclr),  .rdreq (rdreq),  .wrreq (wrreq),  .rdfull (w_rdfull),  .wrfull (w_wrfull),  .rdempty (w_rdempty),  .wrempty (w_wrempty),  .rdusedw (w_rdusedw),  .wrusedw (w_wrusedw),  .q (w_q));"
  The above instance has fewer port connections than the module definition,
  output port 'eccstatus' is not connected.


Lint-[TFIPC-L] Too few instance port connections
/home/Daniel/altera_pro/16.0/quartus/eda/sim_lib/altera_mf.v, 31614
"dcfifo_mixed_widths DCFIFO_MW( .data (data),  .rdclk (rdclk),  .wrclk (wrclk),  .aclr (aclr),  .rdreq (rdreq),  .wrreq (wrreq),  .rdfull (w_rdfull),  .wrfull (w_wrfull),  .rdempty (w_rdempty),  .wrempty (w_wrempty),  .rdusedw (w_rdusedw),  .wrusedw (w_wrusedw),  .q (w_q));"
  The above instance has fewer port connections than the module definition,
  output port 'eccstatus' is not connected.


Lint-[TFIPC-L] Too few instance port connections
/home/Daniel/altera_pro/16.0/quartus/eda/sim_lib/altera_mf.v, 31614
"dcfifo_mixed_widths DCFIFO_MW( .data (data),  .rdclk (rdclk),  .wrclk (wrclk),  .aclr (aclr),  .rdreq (rdreq),  .wrreq (wrreq),  .rdfull (w_rdfull),  .wrfull (w_wrfull),  .rdempty (w_rdempty),  .wrempty (w_wrempty),  .rdusedw (w_rdusedw),  .wrusedw (w_wrusedw),  .q (w_q));"
  The above instance has fewer port connections than the module definition,
  output port 'eccstatus' is not connected.


Lint-[TFIPC-L] Too few instance port connections
/home/Daniel/altera_pro/16.0/quartus/eda/sim_lib/altera_mf.v, 31614
"dcfifo_mixed_widths DCFIFO_MW( .data (data),  .rdclk (rdclk),  .wrclk (wrclk),  .aclr (aclr),  .rdreq (rdreq),  .wrreq (wrreq),  .rdfull (w_rdfull),  .wrfull (w_wrfull),  .rdempty (w_rdempty),  .wrempty (w_wrempty),  .rdusedw (w_rdusedw),  .wrusedw (w_wrusedw),  .q (w_q));"
  The above instance has fewer port connections than the module definition,
  output port 'eccstatus' is not connected.


 common elaboration failed
