<!-- Banner -->
<h1 align="center">âš¡ MIPS_32BIT_SIMPLE_PROJECT âš¡</h1>
<p align="center">
  <b>A Simple 32-bit MIPS CPU in Verilog</b><br>
  ğŸ“… Public: 09/07/2025 | ğŸ‘¤ Personal Project
</p>

---

## ğŸŒŸ Overview
This project implements a **simple 32-bit MIPS processor** in Verilog.  
ğŸ‘‰ Supports a subset of instructions: `ADD`, `SUB`, `AND`, `OR`, `SLT`, `ADDI`, `LW`, `SW`  
âš ï¸ *Currently, jump instructions are not supported.*

---
## âš¡ Processor Design Style: Single-Cycle (No Pipeline)

This project implements a **Single-Cycle MIPS Processor**, meaning all **5 classic stages** of instruction execution are completed **within one clock cycle**:

1. **IF (Instruction Fetch)** â€“ Fetch instruction from instruction memory  
2. **ID (Instruction Decode & Register Read)** â€“ Decode opcode, read registers  
3. **EX (Execute / ALU)** â€“ Perform arithmetic or logical operation  
4. **MEM (Memory Access)** â€“ Load or store data from/to memory  
5. **WB (Write Back)** â€“ Write result back into the register file  

ğŸ• In this model, the **entire instruction finishes in exactly one clock cycle**, regardless of instruction type.

---

### âœ… Advantages of Single-Cycle Design
- **Simplicity** â€“ The control unit is straightforward since every instruction completes in one cycle.  
- **Easy Debugging** â€“ No hazards (data, control, or structural) because instructions do not overlap.  
- **Fast for Simple Programs** â€“ For small programs with few instructions, single-cycle execution feels immediate.  
- **Clear Instruction Flow** â€“ Easy for students or beginners to visualize the datapath since all stages happen sequentially inside one cycle.  
- **Deterministic Timing** â€“ Each instruction always takes exactly one cycle â†’ predictable performance.  
- **No Hazard Handling Logic Needed** â€“ Unlike pipelined processors, no forwarding, stalling, or branch prediction is required.  
- **Great for Learning** â€“ Serves as an excellent educational model to understand the fundamentals of processor architecture.  

---

### âŒ Disadvantages of Single-Cycle Design
- **Long Clock Period** â€“ The cycle time must be long enough to accommodate the slowest instruction (e.g., `lw` which includes memory access).  
- **Wasted Potential** â€“ Simple instructions like `add` finish quickly but must still wait for the long cycle time.  
- **Poor Scalability** â€“ As more complex instructions are added, the clock period must increase, slowing down the entire processor.  
- **Inefficient Hardware Utilization** â€“ Functional units (ALU, Memory, etc.) are only used once per cycle, leaving them idle most of the time.  
- **Low Performance** â€“ Compared to pipelined designs, throughput is significantly lower since only one instruction is processed at a time.  
- **Difficult for Real Applications** â€“ While educationally useful, single-cycle CPUs are not practical for large-scale computing tasks.  
- **Inflexibility** â€“ Cannot easily adapt to advanced features such as caches, interrupts, or superscalar execution.  
- **Instruction Latency Uniformity** â€“ Forces all instructions, regardless of complexity, to share the same execution time, leading to inefficiency.  

---

ğŸ“Œ **Summary:**  
The **Single-Cycle design** is simple, clean, and ideal for educational use, but it comes with **serious performance limitations**. Modern processors almost always use pipelining (or even deeper optimizations) to overcome these bottlenecks.  

---

## ğŸ“‚ Project Structure

ğŸ“¦ MIPS_32BIT_SIMPLE_PROJECT  
â”£ ğŸ“ test_case # Contains .hex files generated from Assembly  
â”£ ğŸ“ source1 # Contains 5 Verilog source files  
â”ƒ â”£ ğŸ“„ MIPS_TOP.v # Top-level module, integrates all pipeline stages  
â”ƒ â”£ ğŸ“„ FETCH.v # Instruction Fetch stage (loads from Instruction Memory)  
â”ƒ â”£ ğŸ“„ Decode.v # Instruction Decode + Register File  
â”ƒ â”£ ğŸ“„ ALU.v # Arithmetic and Logic Unit  
â”ƒ â”— ğŸ“„ MEM.v # Memory stage (Load/Store + Writeback)  
â”£ ğŸ“ simulation # Testbench files for program execution  
â”£ ğŸ“· wave_form.png # Example waveform from one of the test cases  
â”— ğŸ“„ README.md  



## ğŸ› ï¸ How to Run

### 1ï¸âƒ£ Run with existing test_case
- Open `FETCH.v` inside `source1`  
- Update the `$readmemh("...");` path with your `.hex` file  
- Run simulation â†’ check the waveform (`wave_form.png` shows an example output).

### 2ï¸âƒ£ Generate a new test_case using **MARS MIPS**
1. Write your Assembly program in **MARS**  
2. Click **Run â†’ Assemble**  
3. Go to **File â†’ Dump Memory â†’ Hexadecimal file** â†’ Save as `.hex`  
4. Update the `$readmemh("your_path/file.hex");` in `FETCH.v`  
5. Run simulation again

---



## ğŸ“¬ Connect with Me

<p align="center">
  <a href="https://www.facebook.com/anh.tran.78639?locale=vi_VN">
    <img src="https://img.shields.io/badge/Facebook-%231877F2.svg?&style=for-the-badge&logo=facebook&logoColor=white" />
  </a>
  <a href="https://www.linkedin.com/in/anh-tr%E1%BA%A7n-%C4%91%E1%BB%A9c-84116b368/">
    <img src="https://img.shields.io/badge/LinkedIn-%230077B5.svg?&style=for-the-badge&logo=linkedin&logoColor=white" />
  </a>
  <a href="mailto:anh.trananhbk@hcmut.edu.vn">
    <img src="https://img.shields.io/badge/Email-D14836?&style=for-the-badge&logo=gmail&logoColor=white" />
  </a>
</p>

---

<p align="center">â­ If you find this project helpful, feel free to give it a star! â­</p>
