/*
 * e6809 for Raspberry Pi Pico
 *
 * @version     0.0.2
 * @author      smittytone
 * @copyright   2024
 * @licence     MIT
 *
 */
#include <stdlib.h>
#include <stdbool.h>
#include <stdint.h>
#include <stdio.h>

#include "ops.h"
#include "cpu.h"
#include "cpu_tests.h"


/*
 * STATICS
 */
static void test_addressing(void);
static void test_alu(void);
static void test_index(void);
static void test_logic(void);
static void test_reg(void);
static void test_branch(void);
static void test_setup(void);
static void test_report(uint16_t code, uint32_t err_count);
static void expected(uint16_t wanted, uint16_t got);


/*
 * GLOBALS
 */
uint32_t errors = 0;
uint32_t passes = 0;
uint32_t tests = 0;

extern REG_6809     reg;
extern uint8_t      mem[KB64];
extern STATE_6809   state;


void test_main(void) {

    tests = 0;
    errors = 0;
    passes = 0;

    test_addressing();
    test_alu();
    test_index();
    test_logic();
    test_reg();
    test_branch();

    printf("Tests: %i\n", tests);
    printf("Passes: %i\n", passes);
    printf("Fails: %i\n", errors);
    printf("--------------------------------------------------\n");
}


static void test_addressing(void) {

    uint16_t result;
    uint32_t current_errors = errors;

    // Immediate
    test_setup();
    reg.pc = 0x00FF;
    mem[0x00FF] = 0x0A;
    result = address_from_mode(MODE_IMMEDIATE);
    if (mem[result] == 0x0A) {
        passes++;
    } else {
        errors++;
    }

    // Direct
    test_setup();
    reg.pc = 0x00FF;
    reg.dp = 0x20;
    mem[0x00FF] = 0x0A;
    mem[0x200A] = 0x0C;
    result = address_from_mode(MODE_DIRECT);
    if (mem[result] == 0x0C) {
        passes++;
    } else {
        errors++;
    }

    // Extended
    test_setup();
    reg.pc = 0x00FF;
    reg.dp = 0x20;
    mem[0x00FF] = 0x0A;
    mem[0x0100] = 0x0C;
    mem[0x0A0C] = 0x42;
    result = address_from_mode(MODE_EXTENDED);
    if (mem[result] == 0x42) {
        passes++;
    } else {
        errors++;
    }
    
    test_report(0, errors - current_errors);
}


static void test_alu(void) {

    uint8_t result;
    uint32_t current_errors = errors;
    
    // ADC
    // Zaks p.122
    test_setup();
    reg.cc = 0x0B;
    result = add_with_carry(0x14, 0x22);
    if (result == 0x37 && reg.cc == 0x00) {
        passes++;
    } else {
        errors++;
        expected(0x3700, (uint16_t)((result << 8) | reg.cc));
    }

    // Leventhal p.22-3
    test_setup();
    reg.cc = 0x01;
    result = add_with_carry(0x3A, 0x7C);
    if (result == 0xB7 && reg.cc == 0x2A) {
        passes++;
    } else {
        errors++;
        expected(0xB72A, (uint16_t)((result << 8) | reg.cc));
    }

    // ADD 8-bit
    // Zaks p.123
    test_setup();
    reg.cc = 0x13;
    result = add_no_carry(0xF2, 0x39);
    if (result == 0x2B && reg.cc == 0x11) {
        passes++;
    } else {
        errors++;
        expected(0x2B11, (uint16_t)((result << 8) | reg.cc));
    }

    // Leventhal p.22-3
    test_setup();
    result = add_no_carry(0x24, 0x8B);
    if (result == 0xAF && reg.cc == 0x08) {
        passes++;
    } else {
        errors++;
        expected(0xAF08, (uint16_t)((result << 8) | reg.cc));
    }

    // ADD 16-bit
    // Zaks p.124
    test_setup();
    reg.a = 0x00;
    reg.b = 0x0F;
    reg.pc = 0x00;
    mem[0] = 0x03;
    mem[1] = 0x22;
    add_16(0x00, MODE_IMMEDIATE);    // First arg, op, is not used
    if (reg.a == 0x03 && reg.b == 0x31 && reg.cc == 0x00) {
        passes++;
    } else {
        errors++;
        expected(0x0331, (uint16_t)((reg.a << 8) | reg.b));
        expected(0x00, (uint16_t)reg.cc);
    }

    // Leventhal p.22-6
    test_setup();
    reg.a = 0x10;
    reg.b = 0x55;
    reg.pc = 0x00;
    mem[0] = 0x10;
    mem[1] = 0x11;
    add_16(0x00, MODE_IMMEDIATE);    // First arg, op, is not used
    if (reg.a == 0x20 && reg.b == 0x66 && reg.cc == 0x00) {
        passes++;
    } else {
        errors++;
        expected(0x2066, (uint16_t)((reg.a << 8) | reg.b));
        expected(0x00, (uint16_t)reg.cc);
    }

    // CMP 8-bit
    // Leventhal p.22-28
    test_setup();
    compare(0xF6, 0x18);
    if (reg.cc == 0x08) {
        passes++;
    } else {
        errors++;
        expected(0x08, (uint16_t)reg.cc);
    }

    // Zaks p.150
    test_setup();
    reg.cc = 0x52;
    compare(0x05, 0x06);
    if (reg.cc == 0x59) {
        passes++;
    } else {
        errors++;
        expected(0x59, (uint16_t)reg.cc);
    }

    // CMP 16-bit
    // Zaks p.151
    test_setup();
    reg.cc = 0x23;
    reg.x = 0x5410;
    reg.pc = 0x00FF;
    mem[0x00FF] = 0x3B;
    mem[0x0100] = 0x33;
    mem[0x3B33] = 0x54;
    mem[0x3B34] = 0x10;
    cmp_16(CMPX_immed, MODE_EXTENDED, 0x00);
    if (reg.cc == 0x24 && reg.x == 0x5410) {
        passes++;
    } else {
        errors++;
        expected(0x24, (uint16_t)reg.cc);
        expected(0x5410, reg.x);
    }

    // Leventhal p.22-29
    test_setup();
    reg.x = 0x1AB0;
    reg.pc = 0x00FF;
    mem[0x00FF] = 0xA4;
    mem[0x0100] = 0xF1;
    mem[0xA4F1] = 0x1B;
    mem[0xA4F2] = 0xB0;
    cmp_16(CMPX_immed, MODE_EXTENDED, 0x00);
    if ((reg.cc & 0x0F) == 0x09 && reg.x == 0x1AB0) {
        passes++;
    } else {
        errors++;
        expected(0x09, (uint16_t)(reg.cc & 0x0F));
        expected(0x1AB0, reg.x);
    }

    // COM
    // Leventhal p.22-30
    test_setup();
    reg.cc = 0x00;
    result = complement(0x23);
    if (result == 0xDC && reg.cc == 0x09) {
        passes++;
    } else {
        errors++;
        expected(0xDC09, (uint16_t)((result << 8) | reg.cc));
    }

    // Zaks p.152
    test_setup();
    reg.cc = 0x04;
    result = complement(0x9B);
    if (result == 0x64 && reg.cc == 0x01) {
        passes++;
    } else {
        errors++;
        expected(0x6401, (uint16_t)((result << 8) | reg.cc));
    }

    // DAA
    // Leventhal p.22-32
    test_setup();
    reg.a = add_no_carry(0x39, 0x47);
    daa();
    if (reg.a == 0x86) {
        passes++;
    } else {
        errors++;
        expected(0x86, (uint16_t)reg.a);
    }

    // Zaks p.154
    // Bad example

    // DEC
    // Zaks p.155
    test_setup();
    reg.cc = 0x35;
    result = decrement(0x32);
    if (result == 0x31 && reg.cc == 0x31) {
        passes++;
    } else {
        errors++;
        expected(0x3131, (uint16_t)((result << 8) | reg.cc));
    }

    // Leventhal p.22-33
    test_setup();
    reg.cc = 0xFF;
    result = decrement(0x3A);
    if (result == 0x39 && reg.cc == 0xF1) {
        passes++;
    } else {
        errors++;
        expected(0x39F1, (uint16_t)((result << 8) | reg.cc));
    }

    // INC
    // Zaks p.158
    test_setup();
    reg.cc = 0x00;
    result = increment(0x35);
    if (result == 0x36 && reg.cc == 0x00) {
        passes++;
    } else {
        errors++;
        expected(0x3600, (uint16_t)((result << 8) | reg.cc));
    }

    test_setup();
    reg.cc = 0x00;
    result = increment(0x7F);
    if (result == 0x80 && reg.cc == 0x0A) {
        passes++;
    } else {
        errors++;
        expected(0x800A, (uint16_t)((result << 8) | reg.cc));
    }

    // Leventhal p.22-38
    test_setup();
    reg.cc = 0x01;
    result = increment(0xC0);
    if (result == 0xC1 && reg.cc == 0x09) {
        passes++;
    } else {
        errors++;
        expected(0xC109, (uint16_t)((result << 8) | reg.cc));
    }

    // MUL
    // Zaks p.166
    test_setup();
    reg.a = 0x0C;
    reg.b = 0x64;
    mul();
    if (reg.a == 0x04 && reg.b == 0xB0 && (reg.cc & 0x01) == 0x01) {
        passes++;
    } else {
        errors++;
        expected(0x04B0, (uint16_t)((reg.a << 8) | reg.b));
        expected(0x01, (uint16_t)reg.cc);
    }

    // Levenathal p.22-52
    test_setup();
    reg.a = 0x6F;
    reg.b = 0x61;
    reg.cc = 0x0F;
    mul();
    if (reg.a == 0x2A && reg.b == 0x0F && reg.cc == 0x0A) {
        passes++;
    } else {
        errors++;
        expected(0x2A0F, (uint16_t)((reg.a << 8) | reg.b));
        expected(0x0A, (uint16_t)reg.cc);
    }

    // NEG
    // Zaks p.167
    test_setup();
    reg.cc = 34;
    result = negate(0xF3, false);
    // NOTE Zaks CC values weird and wrong
    if (result == 0x0D && reg.cc == 0x21) {
        passes++;
    } else {
        errors++;
        expected(0x0D21, (uint16_t)((result << 8) | reg.cc));
    }

    // Leventhal p.22-53
    test_setup();
    result = negate(0x3A, false);
    // NOTE Zaks CC values weird and wrong
    if (result == 0xC6 && (reg.cc & 0x0F) == 0x09) {
        passes++;
    } else {
        errors++;
        expected(0xC60F, (uint16_t)((result << 8) | (reg.cc & 0x0F)));
    }

    // SBC
    // Zaks p.179
    test_setup();
    reg.cc = 0x01;
    result = sub_with_carry(0x35, 0x03);
    if (result == 0x31 && reg.cc == 0x20) {
        passes++;
    } else {
        errors++;
        expected(0x3120, (uint16_t)((result << 8) | reg.cc));
    }

    // Leventhal p.22-64
    test_setup();
    reg.cc = 0x01;
    reg.b = 0x14;
    reg.y = 0x105A;
    mem[reg.y + 0x3E] = 0x34;
    mem[0x0000] = 0xA8;
    mem[0x0001] = 0x3E;
    sbc(SBCB_indexed, MODE_INDEXED);
    if (reg.b == 0xDF && (reg.cc & 0x0F) == 0x08) {
        passes++;
    } else {
        errors++;
        expected(0xDF08, (uint16_t)((reg.b << 8) | reg.cc));
    }

    // SUB 8-bit
    // Zaks p.183
    test_setup();
    reg.cc = 0x44;
    result = subtract(0x03, 0x21);
    if (result == 0xE2 && reg.cc == 0x69) {
        passes++;
    } else {
        errors++;
        expected(0xE269, (uint16_t)((result << 8) | reg.cc));
    }

    // Leventhal p.183
    test_setup();
    result = subtract(0xE3, 0xA0);
    if (result == 0x43 && (reg.cc & 0x0F) == 0x00) {
        passes++;
    } else {
        errors++;
        expected(0x4300, (uint16_t)((result << 8) | (reg.cc & 0x0F)));
    }

    /*
    // SUB 16-bit
    // Zaks p.184
    test_setup();
    reg.cc = 0x59;
    reg.a = 0x6B;
    reg.b = 0x90;
    mem[0] = 0x02;
    mem[1] = 0x0F;
    sub_16(SUBB_immed, MODE_IMMEDIATE, 0x00);
    if (reg.a == 0x69 && reg.b == 0x81 && reg.cc == 0x50) {
        passes++;
    } else {
        errors++;   // FAILS ON CC (C BIT)
    }
    */
    
    test_report(1, errors - current_errors);
}


static void test_index(void) {

    uint32_t current_errors = errors;
    
    // ABX
    // Zaks p.121
    test_setup();
    reg.x = 0x8006;
    reg.b = 0xCE;
    abx();
    if (reg.x == 0x80D4) {
        passes++;
    } else {
        errors++;
    }

    // Leventhal p.22-2
    test_setup();
    reg.x = 0x1097;
    reg.b = 0x84;
    abx();
    if (reg.x == 0x111B) {
        passes++;
    } else {
        errors++;
    }

    // LEA
    // Zaks p.163
    test_setup();
    reg.pc = 0x00;
    mem[0x0000] = 0x4A;
    reg.u = 0x0455;
    lea(LEAU_indexed);
    if (reg.u == 0x045F) {
        passes++;
    } else {
        errors++;
    }

    // Leventhal p.22-50
    test_setup();
    uint16_t mm = 0xE386;
    reg.pc = mm;
    mem[mm] = 0x9D;
    mem[mm + 1] = 0x02;
    mem[mm + 2] = 0x3C;
    mem[mm + 3 + 0x023C] = 0xDE;
    mem[mm + 3 + 0x023D] = 0x2F;
    reg.x = 0xFFFF;
    reg.cc = 0xFF;
    lea(LEAX_indexed);
    if (reg.x == 0xDE2F && reg.cc == 0xFB) {
        passes++;
    } else {
        errors++;
    }
    
    test_report(2, errors - current_errors);
}


static void test_logic(void) {

    uint8_t result;
    uint32_t current_errors = errors;
    
    // AND
    // Zaks p.125
    test_setup();
    reg.cc = 0x32;
    result = do_and(0x8B, 0x0F);
    if (result == 0x0B && reg.cc == 0x30) {
        passes++;
    } else {
        errors++;
        expected(0x0B30, (uint16_t)((result << 8) | reg.cc));
    }

    // Leventhal p.22-7
    test_setup();
    reg.cc = 0x0F;
    result = do_and(0xFC, 0x13);
    if (result == 0x10 && reg.cc == 0x01) {
        passes++;
    } else {
        errors++;
        expected(0x1001, (uint16_t)((result << 8) | reg.cc));
    }

    // ANDCC
    // Zaks p.126
    test_setup();
    reg.cc = 0x79;
    andcc(0xAF);
    if (reg.cc == 0x29) {
        passes++;
    } else {
        errors++;
        expected(0x29, (uint16_t)reg.cc);
    }

    // Leventhal p.22-8
    test_setup();
    reg.cc = 0xD4;
    andcc(0xBF);
    if (reg.cc == 0x94) {
        passes++;
    } else {
        errors++;
    }

    // ASL/LSL
    // Zaks p.127
    test_setup();
    reg.cc = 0x04;
    result = logic_shift_left(0xA5);
    if (result == 0x4A && reg.cc == 0x03) {
        passes++;
    } else {
        errors++;
        expected(0x4A03, (uint16_t)((result << 8) | reg.cc));
    }

    // Zaks p.164
    test_setup();
    result = logic_shift_left(0xB8);
    if (result == 0x70 && reg.cc == 0x03) {
        passes++;
    } else {
        errors++;
        expected(0x7003, (uint16_t)((result << 8) | reg.cc));
    }

    // Leventhal p.22-9
    test_setup();
    result = logic_shift_left(0x7A);
    if (result == 0xF4 && reg.cc == 0x0A) {
        passes++;
    } else {
        errors++;
        expected(0xF40A, (uint16_t)((result << 8) | reg.cc));
    }

    // ASR
    // Zaks p.128
    test_setup();
    reg.cc = 0x00;
    result = arith_shift_right(0xE5);
    if (result == 0xF2 && reg.cc == 0x09) {
        passes++;
    } else {
        errors++;
        expected(0xF209, (uint16_t)((result << 8) | reg.cc));
    }

    // Leventhal p22-10
    test_setup();
    reg.cc = 0x00;
    result = arith_shift_right(0xCB);
    if (result == 0xE5 && reg.cc == 0x09) {
        passes++;
    } else {
        errors++;
        expected(0xE509, (uint16_t)((result << 8) | reg.cc));
    }

    // BIT
    // Leventhal p.22-16
    test_setup();
    reg.cc = 0xFF;
    reg.a = 0xA6;
    mem[0] = 0xE0;
    bit(BITA_immed, MODE_IMMEDIATE);
    if (reg.a = 0xA6 && reg.cc == 0xF9) {
        passes++;
    } else {
        errors++;
        expected(0xA6F9, (uint16_t)((result << 8) | reg.cc));
    }

    // CLR
    // Zaks p.149
    test_setup();
    reg.a = 0xE2;
    reg.cc = 0x00;
    clr(CLRA, MODE_INHERENT);
    if (reg.a == 0x00 && reg.cc == 0x04) {
        passes++;
    } else {
        errors++;
        expected(0x0004, (uint16_t)((reg.a << 8) | reg.cc));
    }

    // Leventhal p.22-27
    test_setup();
    reg.a = 0x43;
    reg.cc = 0x00;
    clr(CLRA, MODE_INHERENT);
    if (reg.a == 0x00 && reg.cc == 0x04) {
        passes++;
    } else {
        errors++;
        expected(0x0004, (uint16_t)((reg.a << 8) | reg.cc));
    }

    // EOR
    // Zaks p.156
    test_setup();
    reg.cc = 0x03;
    result = do_xor(0xF2, 0x98);
    if (result == 0x6A && reg.cc == 0x01) {
        passes++;
    } else {
        errors++;
        expected(0x6A01, (uint16_t)((result << 8) | reg.cc));
    }

    // Leventhal p.22-35
    test_setup();
    reg.cc = 0xFF;
    result = do_xor(0xE3, 0xA0);
    if (result == 0x43 && reg.cc == 0xF1) {
        passes++;
    } else {
        errors++;
        expected(0x43F1, (uint16_t)((result << 8) | reg.cc));
    }

    // LSR
    // Zaks p.165
    test_setup();
    reg.cc = 0x0F;
    result = logic_shift_right(0x3E);
    // NOTE Error in Zaks: CC is 0x02 not 0x00
    if (result == 0x1F && reg.cc == 0x02) {
        passes++;
    } else {
        errors++;
        expected(0x1F02, (uint16_t)((result << 8) | reg.cc));
    }

    // OR
    // Zaks p.169
    test_setup();
    reg.cc = 0x43;
    result = do_or(0xDA, 0x0F);
    if (result == 0xDF && reg.cc == 0x49) {
        passes++;
    } else {
        errors++;
        expected(0xDF49, (uint16_t)((result << 8) | reg.cc));
    }

    // Leventhal p.169
    test_setup();
    reg.cc = 0x0F;
    result = do_or(0xE3, 0xAB);
    if (result == 0xEB && reg.cc == 0x09) {
        passes++;
    } else {
        errors++;
        expected(0xEB09, (uint16_t)((result << 8) | reg.cc));
    }

    // ORCC
    // Zaks p.170
    test_setup();
    reg.cc = 0x13;
    orcc(0x50);
    if (reg.cc == 0x53) {
        passes++;
    } else {
        errors++;
        expected(0x53, (uint16_t)reg.cc);
    }

    test_setup();
    reg.cc = 0x13;
    orcc(0xC0);
    if (reg.cc == 0xD3) {
        passes++;
    } else {
        errors++;
        expected(0xD3, (uint16_t)reg.cc);
    }

    // ROL
    // Zaks p.175
    test_setup();
    reg.cc = 0x09;
    result = rotate_left(0x89);
    // NOTE Error in Zaks: CC is 0x02 not 0x00
    if (result == 0x13 && reg.cc == 0x03) {
        passes++;
    } else {
        errors++;
        expected(0x1303, (uint16_t)((result << 8) | reg.cc));
    }

    // Leventhal p.22-60
    test_setup();
    reg.cc = 0x0E;
    reg.pc = 0x00;
    mem[0x0000] = 0xA4;
    reg.y = 0x1403;
    mem[reg.y] = 0x2E;
    rol(0x69, MODE_INDEXED);
    reg.a = mem[reg.y];
    // NOTE Error in Zaks: CC is 0x02 not 0x00
    if (reg.a == 0x5C && reg.cc == 0x00) {
        passes++;
    } else {
        errors++;
        expected(0x5C00, (uint16_t)((reg.a << 8) | reg.cc));
    }

    // ROR
    // Zaks p.176
    test_setup();
    reg.cc = 0x09;
    result = rotate_right(0x89);
    // NOTE Error in Zaks: CC is 0x02 not 0x00
    if (result == 0xC4 && reg.cc == 0x09) {
        passes++;
    } else {
        errors++;
        expected(0xC409, (uint16_t)((result << 8) | reg.cc));
    }

    test_report(3, errors - current_errors);
}


static void test_reg(void) {

    uint32_t current_errors = errors;
    
    // CWAI
    // TODO

    // EXG
    // Zaks p.157
    test_setup();
    reg.a = 0x42;
    reg.dp = 0x00;
    transfer_decode2(0x8B, true);
    if (reg.a == 0x00 && reg.dp == 0x42) {
        passes++;
    } else {
        errors++;
    }

    // Leventhal p.22-36
    test_setup();
    reg.a = 0x7E;
    reg.b = 0xA5;
    transfer_decode2(0x89, true);
    if (reg.a == 0xA5 && reg.b == 0x7E) {
        passes++;
    } else {
        errors++;
    }

    // LD 8-bit
    // Zaks p.161
    test_setup();
    reg.cc = 0x13;
    reg.pc = 0x00;
    mem[0x0000] = 0xee;
    mem[0x0001] = 0x01;
    mem[0xee01] = 0xF2;
    ld(LDA_extended, MODE_EXTENDED);
    if (reg.a == 0xF2 && reg.cc == 0x19 && ((reg.cc & 0x02) == 0x00)) {
        passes++;
    } else {
        errors++;
    }

    // Leventhal p.22-48
    test_setup();
    reg.x = 0x13E1;
    reg.a = 0x20;
    reg.b = 0xB8;
    reg.pc = 0x00;
    reg.cc = 0x03;
    mem[0x0000] = 0x9B;
    mem[0x3499] = 0xA4;
    mem[0x349A] = 0x7D;
    mem[0xA47D] = 0xAA;
    ld(LDB_indexed, MODE_INDEXED);
    if (reg.b == 0xAA && reg.cc == 0x09) {
        passes++;
    } else {
        errors++;
    }

    // LD 16-bit
    // Zaks p.162
    test_setup();
    reg.cc = 0x54;
    reg.pc = 0x00;
    mem[0x0000] = 0x14;
    mem[0x0001] = 0xA2;
    reg.a = 0x03;
    reg.b = 0x30;
    ld_16(LDD_immed, MODE_IMMEDIATE, 0);
    if (reg.a == 0x14 && reg.b == 0xA2 && reg.cc == 0x50) {
        passes++;
    } else {
        errors++;
    }

    // Leventhal p.22-49
    test_setup();
    reg.y = 0x8E05;
    reg.a = 0x20;
    reg.b = 0xB8;
    reg.pc = 0x00;
    reg.cc = 0x03;
    mem[0x0000] = 0xB1;
    mem[0x8E05] = 0xB3;
    mem[0x8E06] = 0x94;
    mem[0xB394] = 0x07;
    mem[0xB395] = 0xF2;
    ld_16(LDD_indexed, MODE_INDEXED, 0);
    if (reg.a == 0x07 && reg.b == 0xF2 && reg.y == 0x8e07 && reg.cc == 0x01) {
        passes++;
    } else {
        errors++;
    }

    // PSHS
    // Zak p.171
    test_setup();
    reg.s = 0xFFFF;
    reg.a = 1;
    reg.b = 2;
    reg.cc = 0xFF;
    reg.dp = 4;
    reg.x = 0x8008;
    reg.y = 0x8010;
    reg.u = 0x8020;
    uint8_t smem[13] = {0,0,0,0,0,0,0,0,0,0,0,0,0};
    push(true, 0xFF);
    for (uint16_t i = reg.s ; i < 65535 ; i++) {
        smem[i - reg.s] = mem[i];
    }

    if (reg.s == 65523 && smem[3] == 0x04) {
        passes++;
    } else {
        errors++;
    }

    // PSHU
    // Zak p.172
    test_setup();
    reg.u = 0xFFFF;
    reg.a = 1;
    reg.b = 2;
    reg.cc = 0xFF;
    reg.dp = 4;
    reg.x = 0x8008;
    reg.y = 0x8010;
    reg.s = 0x8021;
    uint8_t umem[13] = {0,0,0,0,0,0,0,0,0,0,0,0,0};
    push(false, 0xFF);
    for (uint16_t i = reg.u ; i < 65535 ; i++) {
        umem[i - reg.u] = mem[i];
    }

    if (reg.u == 65523 && umem[8] == 0x80 && umem[9] == 0x21) {
        passes++;
    } else {
        errors++;
    }

    // SEX
    // Zaks p.180
    test_setup();
    reg.b = 0xE6;
    sex();
    if (reg.a == 0xFF && reg.b == 0xE6) {
        passes++;
    } else {
        errors++;
    }

    // ST 8-bit
    // Zaks p.181
    test_setup();
    reg.cc = 0x0F;
    reg.b = 0xE5;
    reg.x = 0x556A;
    mem[0x0000] = 0xE7;
    mem[0x0001] = 0x98;
    mem[0x0002] = 0x0F;
    mem[0x5579] = 0x03;
    mem[0x557A] = 0xBB;
    mem[0x03BB] = 0x02;
    process_next_instruction();
    reg.a = mem[0x03BB];
    if (reg.a == 0xE5 && reg.cc == 0x09) {
        passes++;
    } else {
        errors++;
    }

    // Leventhal p.22-67
    test_setup();
    reg.cc = 0x0F;
    reg.b = 0x63;
    reg.y = 0x0238;
    mem[0x0000] = 0xE7;
    mem[0x0001] = 0xA9;
    mem[0x0002] = 0x03;
    mem[0x0003] = 0x02;
    mem[0x053A] = 0xFF;
    process_next_instruction();
    reg.a = mem[0x053A];
    if (reg.a == 0x63 && reg.cc == 0x01) {
        passes++;
    } else {
        errors++;
    }

    // ST 16-bit
    // Zaks p.182
    test_setup();
    reg.x = 0x660C;
    reg.cc = 0x0F;
    mem[0x0000] = 0x12;
    mem[0x0001] = 0xB0;
    mem[0x12B0] = 0x37;
    mem[0x12B1] = 0xBF;
    st_16(STX_extended, MODE_EXTENDED, 0x00);
    reg.y = (mem[0x12B0] << 8) | mem[0x12B1];
    if (reg.x == reg.y && reg.cc == 0x01) {
        passes++;
    } else {
        errors++;
    }

    // Leventhal p.22-67
    test_setup();
    reg.y = 0x1430;
    reg.x = reg.y + 2;
    reg.a = 0xC1;
    reg.b = 0x9A;
    reg.cc = 0x0F;
    mem[0x0000] = 0xED;
    mem[0x0001] = 0xA1;
    mem[0x1430] = 0xFF;
    mem[0x1431] = 0xFF;
    process_next_instruction();
    if (reg.a == mem[0x1430] && reg.b == mem[0x1431] && reg.cc == 0x09 && reg.y == reg.x) {
        passes++;
    } else {
        errors++;
    }
    
    test_report(4, errors - current_errors);
}


static void test_branch(void) {

    uint32_t current_errors = errors;
    
    // JMP
    test_setup();
    reg.pc = 0x00FF;
    mem[0x00FF] = 0xAA;
    mem[0x0100] = 0xAA;
    jmp(MODE_EXTENDED);
    if (reg.pc == 0xAAAA) {
        passes++;
    } else {
        errors++;
        expected(0xAAAA, reg.pc);
    }

    // Zaks p.159
    test_setup();
    reg.pc = 0x3041;
    reg.x = 0xB290;
    mem[0x3041] = 0x84;
    jmp(MODE_INDEXED);
    if (reg.pc == 0xB290) {
        passes++;
    } else {
        errors++;
        expected(0xB290, reg.pc);
    }

    // Leventhal p.22-40
    test_setup();
    reg.pc = 0x00FF;
    mem[0x00FF] = 0x3A;
    mem[0x0100] = 0x05;
    jmp(MODE_EXTENDED);
    if (reg.pc == 0x3A05) {
        passes++;
    } else {
        errors++;
        expected(0x3A05, reg.pc);
    }

    // JSR
    // Zaks p.160
    test_setup();
    reg.s = 0x03F2;
    reg.pc = 0x10CB;
    mem[0x10CB] = 0x32;
    mem[0x10CC] = 0x0D;
    mem[0x03F0] = 0x03;
    mem[0x03F1] = 0x4B;
    jsr(MODE_EXTENDED);
    reg.a = mem[0x03F0];    // MSB
    reg.b = mem[0x03F1];    // LSB
    if (reg.pc == 0x320D && reg.s == 0x03F0 && reg.a == 0x10 && reg.b == 0xCD) {
        passes++;
    } else {
        errors++;
        expected(0x320D, reg.pc);
        expected(0x03F0, reg.s);
        expected(0x10CD, (uint16_t)((reg.a << 8) | reg.b));
    }

    // RTS
    // Zaks p.178
    tests++;
    rts();
    if (reg.pc == 0x10CD && reg.s == 0x03F2) {
        passes++;
    } else {
        errors++;
        expected(0x10CD, reg.pc);
        expected(0x03F2, reg.s);
    }

    // JSR
    // Leventhal p.22-14
    test_setup();
    reg.s = 0x08A0;
    reg.pc = 0xE56C;
    mem[0xE56C] = 0xE1;
    mem[0xE56D] = 0xA3;
    mem[0x089E] = 0xFF;
    mem[0x089F] = 0xFF;
    jsr(MODE_EXTENDED);
    reg.a = mem[0x089E];    // MSB
    reg.b = mem[0x089F];    // LSB
    if (reg.pc == 0xE1A3 && reg.s == 0x089E && reg.a == 0xE5 && reg.b == 0x6E) {
        passes++;
    } else {
        errors++;
        expected(0xE1A3, reg.pc);
        expected(0x089E, reg.s);
        expected(0xE56E, (uint16_t)((reg.a << 8) | reg.b));
    }

    // RTS
    // Leventhal p.22-62
    tests++;
    rts();
    if (reg.pc == 0xE56E && reg.s == 0x08A0) {
        passes++;
    } else {
        errors++;
        expected(0xE56E, reg.pc);
        expected(0x08A0, reg.s);
    }

    // RTI
    // TODO
    // Zaks p.177
    // Leventhal p.22-61

    // SWI
    // Zaks p.185-7
    test_setup();
    mem[SWI1_VECTOR] = 0x20;
    mem[SWI1_VECTOR + 1] = 0x01;
    reg.cc = 0x00;
    reg.s = 0xF000;
    reg.x = (mem[SWI1_VECTOR] << 8) | mem[SWI1_VECTOR + 1];
    swi(1);
    if (reg.pc == reg.x && reg.cc == 0xD0) {
        passes++;
    } else {
        errors++;
        expected(reg.x, reg.pc);
        expected(0xD0, (uint16_t)reg.cc);
    }

    test_setup();
    mem[SWI2_VECTOR] = 0x20;
    mem[SWI2_VECTOR + 1] = 0x01;
    reg.cc = 0x00;
    reg.s = 0xF000;
    reg.x = (mem[SWI2_VECTOR] << 8) | mem[SWI2_VECTOR + 1];
    swi(2);
    if (reg.pc == reg.x && reg.cc == 0x80) {
        passes++;
    } else {
        errors++;
        expected(reg.x, reg.pc);
        expected(0x80, (uint16_t)reg.cc);
    }

    test_setup();
    mem[SWI3_VECTOR] = 0x20;
    mem[SWI3_VECTOR + 1] = 0x01;
    reg.s = 0xF000;
    reg.x = (mem[SWI3_VECTOR] << 8) | mem[SWI3_VECTOR + 1];
    swi(3);
    if (reg.pc == reg.x && reg.cc == 0x80) {
        passes++;
    } else {
        errors++;
        expected(reg.x, reg.pc);
        expected(0x80, (uint16_t)reg.cc);
    }

    // TFR
    test_setup();
    reg.a = 0xFF;
    transfer_decode2(0x8A, false);
    if (reg.cc == reg.a) {
        passes++;
    } else {
        errors++;
        expected(reg.a, (uint16_t)reg.cc);
    }
    
    test_report(5, errors - current_errors);
}


static void test_setup(void) {

    tests++;
    reset_registers();
}


static void test_report(uint16_t code, uint32_t err_count) {
    
    const char *names[6];
    names[0] = "Addressing";
    names[1] = "ALU";
    names[2] = "Index";
    names[3] = "Logic";
    names[4] = "Registers";
    names[5] = "Branch Ops";
    
    if (code < 6) {
        printf("%02d errors in %s (see above). Test count: %03d\n", err_count, names[code], tests);
    }
}


static void expected(uint16_t wanted, uint16_t got) {
    
    printf("  %02d. Expected %04X got %04X\n", tests, wanted, got);
}
