{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 13:00:56 2024 " "Info: Processing started: Sun Dec 01 13:00:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off fan_light_pass -c fan_light_pass " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fan_light_pass -c fan_light_pass" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 4 -1 0 } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/text book and notes(eee)/intel quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register timer\[8\] register seconds_remaining\[0\] 8.68 MHz 115.2 ns Internal " "Info: Clock \"clk\" has Internal fmax of 8.68 MHz between source register \"timer\[8\]\" and destination register \"seconds_remaining\[0\]\" (period= 115.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "113.000 ns + Longest register register " "Info: + Longest register to register delay is 113.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer\[8\] 1 REG LC2_B5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_B5; Fanout = 7; REG Node = 'timer\[8\]'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer[8] } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.400 ns) 3.300 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[5\]~238 2 COMB LC4_B3 2 " "Info: 2: + IC(1.900 ns) + CELL(1.400 ns) = 3.300 ns; Loc. = LC4_B3; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[5\]~238'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { timer[8] lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[5]~238 } "NODE_NAME" } } { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 5.300 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[6\]~244 3 COMB LC7_B3 2 " "Info: 3: + IC(0.600 ns) + CELL(1.400 ns) = 5.300 ns; Loc. = LC7_B3; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[6\]~244'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[5]~238 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[6]~244 } "NODE_NAME" } } { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 7.300 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[7\]~291 4 COMB LC5_B3 2 " "Info: 4: + IC(0.600 ns) + CELL(1.400 ns) = 7.300 ns; Loc. = LC5_B3; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[7\]~291'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[6]~244 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[7]~291 } "NODE_NAME" } } { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 9.300 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[8\]~254 5 COMB LC2_B3 2 " "Info: 5: + IC(0.600 ns) + CELL(1.400 ns) = 9.300 ns; Loc. = LC2_B3; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[8\]~254'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[7]~291 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[8]~254 } "NODE_NAME" } } { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.400 ns) 13.300 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[9\]~261 6 COMB LC5_C3 2 " "Info: 6: + IC(2.600 ns) + CELL(1.400 ns) = 13.300 ns; Loc. = LC5_C3; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[9\]~261'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[8]~254 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[9]~261 } "NODE_NAME" } } { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 15.300 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[10\]~285 7 COMB LC3_C3 2 " "Info: 7: + IC(0.600 ns) + CELL(1.400 ns) = 15.300 ns; Loc. = LC3_C3; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[10\]~285'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[9]~261 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[10]~285 } "NODE_NAME" } } { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 17.300 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[11\]~230 8 COMB LC6_C3 2 " "Info: 8: + IC(0.600 ns) + CELL(1.400 ns) = 17.300 ns; Loc. = LC6_C3; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[11\]~230'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[10]~285 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[11]~230 } "NODE_NAME" } } { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 19.300 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[12\]~267 9 COMB LC8_C3 2 " "Info: 9: + IC(0.600 ns) + CELL(1.400 ns) = 19.300 ns; Loc. = LC8_C3; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[12\]~267'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[11]~230 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[12]~267 } "NODE_NAME" } } { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.400 ns) 22.500 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[13\]~236 10 COMB LC3_C2 2 " "Info: 10: + IC(1.800 ns) + CELL(1.400 ns) = 22.500 ns; Loc. = LC3_C2; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[13\]~236'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[12]~267 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[13]~236 } "NODE_NAME" } } { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 24.500 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[14\]~273 11 COMB LC7_C2 2 " "Info: 11: + IC(0.600 ns) + CELL(1.400 ns) = 24.500 ns; Loc. = LC7_C2; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[14\]~273'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[13]~236 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[14]~273 } "NODE_NAME" } } { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 26.500 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[15\]~279 12 COMB LC8_C2 2 " "Info: 12: + IC(0.600 ns) + CELL(1.400 ns) = 26.500 ns; Loc. = LC8_C2; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[15\]~279'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[14]~273 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[15]~279 } "NODE_NAME" } } { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 28.500 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[16\]~224 13 COMB LC1_C2 35 " "Info: 13: + IC(0.600 ns) + CELL(1.400 ns) = 28.500 ns; Loc. = LC1_C2; Fanout = 35; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_1bc:add_sub_16\|add_sub_cella\[16\]~224'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[15]~279 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[16]~224 } "NODE_NAME" } } { "db/add_sub_1bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_1bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(1.900 ns) 34.200 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|StageOut\[294\]~3098 14 COMB LC7_C12 2 " "Info: 14: + IC(3.800 ns) + CELL(1.900 ns) = 34.200 ns; Loc. = LC7_C12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|StageOut\[294\]~3098'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[16]~224 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|StageOut[294]~3098 } "NODE_NAME" } } { "db/alt_u_div_cqe.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/alt_u_div_cqe.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 36.700 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[7\]~334 15 COMB LC1_C12 2 " "Info: 15: + IC(0.600 ns) + CELL(1.900 ns) = 36.700 ns; Loc. = LC1_C12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[7\]~334'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|StageOut[294]~3098 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[7]~334 } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.400 ns) 39.900 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[8\]~394 16 COMB LC2_C11 2 " "Info: 16: + IC(1.800 ns) + CELL(1.400 ns) = 39.900 ns; Loc. = LC2_C11; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[8\]~394'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[7]~334 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[8]~394 } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.400 ns) 43.100 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[9\]~342 17 COMB LC5_C10 2 " "Info: 17: + IC(1.800 ns) + CELL(1.400 ns) = 43.100 ns; Loc. = LC5_C10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[9\]~342'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[8]~394 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[9]~342 } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 45.100 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[10\]~354 18 COMB LC1_C10 2 " "Info: 18: + IC(0.600 ns) + CELL(1.400 ns) = 45.100 ns; Loc. = LC1_C10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[10\]~354'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[9]~342 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[10]~354 } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.400 ns) 48.300 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[11\]~386 19 COMB LC6_C8 2 " "Info: 19: + IC(1.800 ns) + CELL(1.400 ns) = 48.300 ns; Loc. = LC6_C8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[11\]~386'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[10]~354 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[11]~386 } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.400 ns) 51.500 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[12\]~309 20 COMB LC1_C7 2 " "Info: 20: + IC(1.800 ns) + CELL(1.400 ns) = 51.500 ns; Loc. = LC1_C7; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[12\]~309'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[11]~386 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[12]~309 } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.400 ns) 54.700 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[13\]~362 21 COMB LC1_C5 2 " "Info: 21: + IC(1.800 ns) + CELL(1.400 ns) = 54.700 ns; Loc. = LC1_C5; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[13\]~362'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[12]~309 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[13]~362 } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.400 ns) 57.900 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[14\]~317 22 COMB LC6_C6 2 " "Info: 22: + IC(1.800 ns) + CELL(1.400 ns) = 57.900 ns; Loc. = LC6_C6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[14\]~317'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[13]~362 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[14]~317 } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 59.900 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[15\]~370 23 COMB LC1_C6 2 " "Info: 23: + IC(0.600 ns) + CELL(1.400 ns) = 59.900 ns; Loc. = LC1_C6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[15\]~370'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[14]~317 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[15]~370 } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 61.900 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[16\]~378 24 COMB LC4_C6 1 " "Info: 24: + IC(0.600 ns) + CELL(1.400 ns) = 61.900 ns; Loc. = LC4_C6; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[16\]~378'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[15]~370 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[16]~378 } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 63.900 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[17\]~301 25 COMB LC2_C6 2 " "Info: 25: + IC(0.600 ns) + CELL(1.400 ns) = 63.900 ns; Loc. = LC2_C6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[17\]~301'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[16]~378 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[17]~301 } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.900 ns) 68.300 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[17\]~400 26 COMB LC3_C14 35 " "Info: 26: + IC(2.500 ns) + CELL(1.900 ns) = 68.300 ns; Loc. = LC3_C14; Fanout = 35; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_17\|add_sub_cella\[17\]~400'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[17]~301 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[17]~400 } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(1.900 ns) 73.700 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|StageOut\[313\]~3100 27 COMB LC3_C12 2 " "Info: 27: + IC(3.500 ns) + CELL(1.900 ns) = 73.700 ns; Loc. = LC3_C12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|StageOut\[313\]~3100'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[17]~400 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|StageOut[313]~3100 } "NODE_NAME" } } { "db/alt_u_div_cqe.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/alt_u_div_cqe.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(0.900 ns) 77.000 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[8\]~COUT 28 COMB LC7_C14 2 " "Info: 28: + IC(2.400 ns) + CELL(0.900 ns) = 77.000 ns; Loc. = LC7_C14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[8\]~COUT'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|StageOut[313]~3100 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[8]~COUT } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 77.200 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[9\]~COUT 29 COMB LC8_C14 2 " "Info: 29: + IC(0.000 ns) + CELL(0.200 ns) = 77.200 ns; Loc. = LC8_C14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[9\]~COUT'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[8]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[9]~COUT } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.200 ns) 77.900 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[10\]~COUT 30 COMB LC1_C16 2 " "Info: 30: + IC(0.500 ns) + CELL(0.200 ns) = 77.900 ns; Loc. = LC1_C16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[10\]~COUT'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[9]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[10]~COUT } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 78.100 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[11\]~COUT 31 COMB LC2_C16 2 " "Info: 31: + IC(0.000 ns) + CELL(0.200 ns) = 78.100 ns; Loc. = LC2_C16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[11\]~COUT'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[10]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[11]~COUT } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 78.300 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[12\]~COUT 32 COMB LC3_C16 2 " "Info: 32: + IC(0.000 ns) + CELL(0.200 ns) = 78.300 ns; Loc. = LC3_C16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[12\]~COUT'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[11]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[12]~COUT } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 78.500 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[13\]~COUT 33 COMB LC4_C16 2 " "Info: 33: + IC(0.000 ns) + CELL(0.200 ns) = 78.500 ns; Loc. = LC4_C16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[13\]~COUT'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[12]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[13]~COUT } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 78.700 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[14\]~COUT 34 COMB LC5_C16 2 " "Info: 34: + IC(0.000 ns) + CELL(0.200 ns) = 78.700 ns; Loc. = LC5_C16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[14\]~COUT'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[13]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[14]~COUT } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 78.900 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[15\]~COUT 35 COMB LC6_C16 2 " "Info: 35: + IC(0.000 ns) + CELL(0.200 ns) = 78.900 ns; Loc. = LC6_C16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[15\]~COUT'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[14]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[15]~COUT } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 79.100 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[16\]~COUT 36 COMB LC7_C16 1 " "Info: 36: + IC(0.000 ns) + CELL(0.200 ns) = 79.100 ns; Loc. = LC7_C16; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[16\]~COUT'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[15]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[16]~COUT } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 79.300 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|cout 37 COMB LC8_C16 2 " "Info: 37: + IC(0.000 ns) + CELL(0.200 ns) = 79.300 ns; Loc. = LC8_C16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|cout'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[16]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|cout } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.100 ns) 80.900 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[17\]~504 38 COMB LC1_C18 26 " "Info: 38: + IC(0.500 ns) + CELL(1.100 ns) = 80.900 ns; Loc. = LC1_C18; Fanout = 26; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_18\|add_sub_cella\[17\]~504'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|cout lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[17]~504 } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(1.400 ns) 86.000 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|StageOut\[332\]~3062 39 COMB LC2_C12 3 " "Info: 39: + IC(3.700 ns) + CELL(1.400 ns) = 86.000 ns; Loc. = LC2_C12; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|StageOut\[332\]~3062'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[17]~504 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|StageOut[332]~3062 } "NODE_NAME" } } { "db/alt_u_div_cqe.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/alt_u_div_cqe.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(0.900 ns) 89.500 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_19\|add_sub_cella\[9\]~COUT 40 COMB LC6_C18 2 " "Info: 40: + IC(2.600 ns) + CELL(0.900 ns) = 89.500 ns; Loc. = LC6_C18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_19\|add_sub_cella\[9\]~COUT'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|StageOut[332]~3062 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[9]~COUT } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 89.700 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_19\|add_sub_cella\[10\]~COUT 41 COMB LC7_C18 2 " "Info: 41: + IC(0.000 ns) + CELL(0.200 ns) = 89.700 ns; Loc. = LC7_C18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_19\|add_sub_cella\[10\]~COUT'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[9]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[10]~COUT } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 89.900 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_19\|add_sub_cella\[11\]~COUT 42 COMB LC8_C18 2 " "Info: 42: + IC(0.000 ns) + CELL(0.200 ns) = 89.900 ns; Loc. = LC8_C18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_19\|add_sub_cella\[11\]~COUT'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[10]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[11]~COUT } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.200 ns) 90.600 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_19\|add_sub_cella\[12\]~COUT 43 COMB LC1_C20 2 " "Info: 43: + IC(0.500 ns) + CELL(0.200 ns) = 90.600 ns; Loc. = LC1_C20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_19\|add_sub_cella\[12\]~COUT'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[11]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[12]~COUT } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 90.800 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_19\|add_sub_cella\[13\]~COUT 44 COMB LC2_C20 2 " "Info: 44: + IC(0.000 ns) + CELL(0.200 ns) = 90.800 ns; Loc. = LC2_C20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_19\|add_sub_cella\[13\]~COUT'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[12]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[13]~COUT } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 91.000 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_19\|add_sub_cella\[14\]~COUT 45 COMB LC3_C20 2 " "Info: 45: + IC(0.000 ns) + CELL(0.200 ns) = 91.000 ns; Loc. = LC3_C20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_19\|add_sub_cella\[14\]~COUT'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[13]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[14]~COUT } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 91.200 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_19\|add_sub_cella\[15\]~COUT 46 COMB LC4_C20 2 " "Info: 46: + IC(0.000 ns) + CELL(0.200 ns) = 91.200 ns; Loc. = LC4_C20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_19\|add_sub_cella\[15\]~COUT'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[14]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[15]~COUT } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 91.400 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_19\|add_sub_cella\[16\]~COUT 47 COMB LC5_C20 1 " "Info: 47: + IC(0.000 ns) + CELL(0.200 ns) = 91.400 ns; Loc. = LC5_C20; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_19\|add_sub_cella\[16\]~COUT'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[15]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[16]~COUT } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 91.600 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_19\|cout 48 COMB LC6_C20 1 " "Info: 48: + IC(0.000 ns) + CELL(0.200 ns) = 91.600 ns; Loc. = LC6_C20; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_19\|cout'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[16]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|cout } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 92.700 ns lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_19\|add_sub_cella\[17\]~546 49 COMB LC7_C20 18 " "Info: 49: + IC(0.000 ns) + CELL(1.100 ns) = 92.700 ns; Loc. = LC7_C20; Fanout = 18; COMB Node = 'lpm_divide:Mod0\|lpm_divide_jsl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_cqe:divider\|add_sub_2bc:add_sub_19\|add_sub_cella\[17\]~546'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|cout lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[17]~546 } "NODE_NAME" } } { "db/add_sub_2bc.tdf" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/db/add_sub_2bc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.400 ns) 96.200 ns seconds_remaining~540 50 COMB LC4_C19 1 " "Info: 50: + IC(2.100 ns) + CELL(1.400 ns) = 96.200 ns; Loc. = LC4_C19; Fanout = 1; COMB Node = 'seconds_remaining~540'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[17]~546 seconds_remaining~540 } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 98.700 ns seconds_remaining~541 51 COMB LC5_C19 1 " "Info: 51: + IC(0.600 ns) + CELL(1.900 ns) = 98.700 ns; Loc. = LC5_C19; Fanout = 1; COMB Node = 'seconds_remaining~541'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { seconds_remaining~540 seconds_remaining~541 } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 101.200 ns seconds_remaining~544 52 COMB LC8_C19 1 " "Info: 52: + IC(0.600 ns) + CELL(1.900 ns) = 101.200 ns; Loc. = LC8_C19; Fanout = 1; COMB Node = 'seconds_remaining~544'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { seconds_remaining~541 seconds_remaining~544 } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 103.700 ns seconds_remaining~545 53 COMB LC2_C19 1 " "Info: 53: + IC(0.600 ns) + CELL(1.900 ns) = 103.700 ns; Loc. = LC2_C19; Fanout = 1; COMB Node = 'seconds_remaining~545'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { seconds_remaining~544 seconds_remaining~545 } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.900 ns) 107.400 ns seconds_remaining~548 54 COMB LC1_C13 1 " "Info: 54: + IC(1.800 ns) + CELL(1.900 ns) = 107.400 ns; Loc. = LC1_C13; Fanout = 1; COMB Node = 'seconds_remaining~548'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { seconds_remaining~545 seconds_remaining~548 } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.400 ns) 111.400 ns seconds_remaining~549 55 COMB LC5_A13 4 " "Info: 55: + IC(2.600 ns) + CELL(1.400 ns) = 111.400 ns; Loc. = LC5_A13; Fanout = 4; COMB Node = 'seconds_remaining~549'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { seconds_remaining~548 seconds_remaining~549 } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.000 ns) 113.000 ns seconds_remaining\[0\] 56 REG LC1_A13 5 " "Info: 56: + IC(0.600 ns) + CELL(1.000 ns) = 113.000 ns; Loc. = LC1_A13; Fanout = 5; REG Node = 'seconds_remaining\[0\]'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { seconds_remaining~549 seconds_remaining[0] } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "58.600 ns ( 51.86 % ) " "Info: Total cell delay = 58.600 ns ( 51.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "54.400 ns ( 48.14 % ) " "Info: Total interconnect delay = 54.400 ns ( 48.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "113.000 ns" { timer[8] lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[5]~238 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[6]~244 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[7]~291 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[8]~254 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[9]~261 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[10]~285 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[11]~230 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[12]~267 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[13]~236 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[14]~273 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[15]~279 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[16]~224 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|StageOut[294]~3098 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[7]~334 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[8]~394 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[9]~342 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[10]~354 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[11]~386 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[12]~309 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[13]~362 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[14]~317 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[15]~370 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[16]~378 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[17]~301 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[17]~400 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|StageOut[313]~3100 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[8]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[9]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[10]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[11]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[12]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[13]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[14]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[15]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[16]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|cout lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[17]~504 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|StageOut[332]~3062 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[9]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[10]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[11]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[12]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[13]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[14]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[15]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[16]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|cout lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[17]~546 seconds_remaining~540 seconds_remaining~541 seconds_remaining~544 seconds_remaining~545 seconds_remaining~548 seconds_remaining~549 seconds_remaining[0] } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "113.000 ns" { timer[8] {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[5]~238 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[6]~244 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[7]~291 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[8]~254 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[9]~261 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[10]~285 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[11]~230 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[12]~267 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[13]~236 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[14]~273 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[15]~279 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[16]~224 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|StageOut[294]~3098 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[7]~334 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[8]~394 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[9]~342 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[10]~354 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[11]~386 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[12]~309 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[13]~362 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[14]~317 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[15]~370 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[16]~378 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[17]~301 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[17]~400 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|StageOut[313]~3100 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[8]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[9]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[10]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[11]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[12]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[13]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[14]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[15]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[16]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|cout {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[17]~504 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|StageOut[332]~3062 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[9]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[10]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[11]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[12]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[13]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[14]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[15]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[16]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|cout {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[17]~546 {} seconds_remaining~540 {} seconds_remaining~541 {} seconds_remaining~544 {} seconds_remaining~545 {} seconds_remaining~548 {} seconds_remaining~549 {} seconds_remaining[0] {} } { 0.000ns 1.900ns 0.600ns 0.600ns 0.600ns 2.600ns 0.600ns 0.600ns 0.600ns 1.800ns 0.600ns 0.600ns 0.600ns 3.800ns 0.600ns 1.800ns 1.800ns 0.600ns 1.800ns 1.800ns 1.800ns 1.800ns 0.600ns 0.600ns 0.600ns 2.500ns 3.500ns 2.400ns 0.000ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.500ns 3.700ns 2.600ns 0.000ns 0.000ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.100ns 0.600ns 0.600ns 0.600ns 1.800ns 2.600ns 0.600ns } { 0.000ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.900ns 1.900ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.900ns 1.900ns 0.900ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 1.100ns 1.400ns 0.900ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 1.100ns 1.400ns 1.900ns 1.900ns 1.900ns 1.900ns 1.400ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.900 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns clk 1 CLK PIN_55 55 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 55; CLK Node = 'clk'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 3.900 ns seconds_remaining\[0\] 2 REG LC1_A13 5 " "Info: 2: + IC(2.000 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = LC1_A13; Fanout = 5; REG Node = 'seconds_remaining\[0\]'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { clk seconds_remaining[0] } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 48.72 % ) " "Info: Total cell delay = 1.900 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 51.28 % ) " "Info: Total interconnect delay = 2.000 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk seconds_remaining[0] } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} seconds_remaining[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.900 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns clk 1 CLK PIN_55 55 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 55; CLK Node = 'clk'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 3.900 ns timer\[8\] 2 REG LC2_B5 7 " "Info: 2: + IC(2.000 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = LC2_B5; Fanout = 7; REG Node = 'timer\[8\]'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { clk timer[8] } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 48.72 % ) " "Info: Total cell delay = 1.900 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 51.28 % ) " "Info: Total interconnect delay = 2.000 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk timer[8] } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} timer[8] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk seconds_remaining[0] } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} seconds_remaining[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk timer[8] } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} timer[8] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.900 ns + " "Info: + Micro clock to output delay of source is 0.900 ns" {  } { { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 99 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.300 ns + " "Info: + Micro setup delay of destination is 1.300 ns" {  } { { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 99 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "113.000 ns" { timer[8] lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[5]~238 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[6]~244 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[7]~291 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[8]~254 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[9]~261 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[10]~285 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[11]~230 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[12]~267 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[13]~236 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[14]~273 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[15]~279 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[16]~224 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|StageOut[294]~3098 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[7]~334 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[8]~394 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[9]~342 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[10]~354 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[11]~386 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[12]~309 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[13]~362 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[14]~317 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[15]~370 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[16]~378 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[17]~301 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[17]~400 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|StageOut[313]~3100 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[8]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[9]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[10]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[11]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[12]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[13]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[14]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[15]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[16]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|cout lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[17]~504 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|StageOut[332]~3062 lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[9]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[10]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[11]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[12]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[13]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[14]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[15]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[16]~COUT lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|cout lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[17]~546 seconds_remaining~540 seconds_remaining~541 seconds_remaining~544 seconds_remaining~545 seconds_remaining~548 seconds_remaining~549 seconds_remaining[0] } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "113.000 ns" { timer[8] {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[5]~238 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[6]~244 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[7]~291 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[8]~254 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[9]~261 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[10]~285 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[11]~230 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[12]~267 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[13]~236 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[14]~273 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[15]~279 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_1bc:add_sub_16|add_sub_cella[16]~224 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|StageOut[294]~3098 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[7]~334 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[8]~394 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[9]~342 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[10]~354 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[11]~386 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[12]~309 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[13]~362 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[14]~317 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[15]~370 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[16]~378 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[17]~301 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_17|add_sub_cella[17]~400 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|StageOut[313]~3100 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[8]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[9]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[10]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[11]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[12]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[13]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[14]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[15]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[16]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|cout {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_18|add_sub_cella[17]~504 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|StageOut[332]~3062 {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[9]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[10]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[11]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[12]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[13]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[14]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[15]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[16]~COUT {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|cout {} lpm_divide:Mod0|lpm_divide_jsl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_cqe:divider|add_sub_2bc:add_sub_19|add_sub_cella[17]~546 {} seconds_remaining~540 {} seconds_remaining~541 {} seconds_remaining~544 {} seconds_remaining~545 {} seconds_remaining~548 {} seconds_remaining~549 {} seconds_remaining[0] {} } { 0.000ns 1.900ns 0.600ns 0.600ns 0.600ns 2.600ns 0.600ns 0.600ns 0.600ns 1.800ns 0.600ns 0.600ns 0.600ns 3.800ns 0.600ns 1.800ns 1.800ns 0.600ns 1.800ns 1.800ns 1.800ns 1.800ns 0.600ns 0.600ns 0.600ns 2.500ns 3.500ns 2.400ns 0.000ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.500ns 3.700ns 2.600ns 0.000ns 0.000ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.100ns 0.600ns 0.600ns 0.600ns 1.800ns 2.600ns 0.600ns } { 0.000ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.900ns 1.900ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.400ns 1.900ns 1.900ns 0.900ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 1.100ns 1.400ns 0.900ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 1.100ns 1.400ns 1.900ns 1.900ns 1.900ns 1.900ns 1.400ns 1.000ns } "" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk seconds_remaining[0] } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} seconds_remaining[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk timer[8] } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} timer[8] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "timer\[9\] password\[2\] clk 15.400 ns register " "Info: tsu for register \"timer\[9\]\" (data pin = \"password\[2\]\", clock pin = \"clk\") is 15.400 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.000 ns + Longest pin register " "Info: + Longest pin to register delay is 18.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns password\[2\] 1 PIN PIN_95 1 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_95; Fanout = 1; PIN Node = 'password\[2\]'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { password[2] } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.900 ns) 7.500 ns Equal0~40 2 COMB LC2_A11 30 " "Info: 2: + IC(2.500 ns) + CELL(1.900 ns) = 7.500 ns; Loc. = LC2_A11; Fanout = 30; COMB Node = 'Equal0~40'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { password[2] Equal0~40 } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(1.900 ns) 13.800 ns timer~638 3 COMB LC1_B1 16 " "Info: 3: + IC(4.400 ns) + CELL(1.900 ns) = 13.800 ns; Loc. = LC1_B1; Fanout = 16; COMB Node = 'timer~638'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { Equal0~40 timer~638 } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(1.000 ns) 18.000 ns timer\[9\] 4 REG LC1_B12 7 " "Info: 4: + IC(3.200 ns) + CELL(1.000 ns) = 18.000 ns; Loc. = LC1_B12; Fanout = 7; REG Node = 'timer\[9\]'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { timer~638 timer[9] } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.900 ns ( 43.89 % ) " "Info: Total cell delay = 7.900 ns ( 43.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.100 ns ( 56.11 % ) " "Info: Total interconnect delay = 10.100 ns ( 56.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { password[2] Equal0~40 timer~638 timer[9] } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { password[2] {} password[2]~out {} Equal0~40 {} timer~638 {} timer[9] {} } { 0.000ns 0.000ns 2.500ns 4.400ns 3.200ns } { 0.000ns 3.100ns 1.900ns 1.900ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.300 ns + " "Info: + Micro setup delay of destination is 1.300 ns" {  } { { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 99 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.900 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns clk 1 CLK PIN_55 55 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 55; CLK Node = 'clk'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 3.900 ns timer\[9\] 2 REG LC1_B12 7 " "Info: 2: + IC(2.000 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = LC1_B12; Fanout = 7; REG Node = 'timer\[9\]'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { clk timer[9] } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 48.72 % ) " "Info: Total cell delay = 1.900 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 51.28 % ) " "Info: Total interconnect delay = 2.000 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk timer[9] } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} timer[9] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { password[2] Equal0~40 timer~638 timer[9] } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { password[2] {} password[2]~out {} Equal0~40 {} timer~638 {} timer[9] {} } { 0.000ns 0.000ns 2.500ns 4.400ns 3.200ns } { 0.000ns 3.100ns 1.900ns 1.900ns 1.000ns } "" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk timer[9] } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} timer[9] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk fan lpm_counter:count_out_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[0\] 21.300 ns register " "Info: tco from clock \"clk\" to destination pin \"fan\" through register \"lpm_counter:count_out_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[0\]\" is 21.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.900 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns clk 1 CLK PIN_55 55 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 55; CLK Node = 'clk'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 3.900 ns lpm_counter:count_out_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[0\] 2 REG LC4_A23 5 " "Info: 2: + IC(2.000 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = LC4_A23; Fanout = 5; REG Node = 'lpm_counter:count_out_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[0\]'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { clk lpm_counter:count_out_rtl_1|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 48.72 % ) " "Info: Total cell delay = 1.900 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 51.28 % ) " "Info: Total interconnect delay = 2.000 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk lpm_counter:count_out_rtl_1|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} lpm_counter:count_out_rtl_1|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.900 ns + " "Info: + Micro clock to output delay of source is 0.900 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.500 ns + Longest register pin " "Info: + Longest register to pin delay is 16.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:count_out_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[0\] 1 REG LC4_A23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_A23; Fanout = 5; REG Node = 'lpm_counter:count_out_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[0\]'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:count_out_rtl_1|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.900 ns) 2.700 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[1\] 2 COMB LC1_A24 2 " "Info: 2: + IC(1.800 ns) + CELL(0.900 ns) = 2.700 ns; Loc. = LC1_A24; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[1\]'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { lpm_counter:count_out_rtl_1|alt_counter_f10ke:wysi_counter|q[0] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[1] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 2.900 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[2\] 3 COMB LC2_A24 2 " "Info: 3: + IC(0.000 ns) + CELL(0.200 ns) = 2.900 ns; Loc. = LC2_A24; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[2\]'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[1] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[2] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 4.000 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\] 4 COMB LC3_A24 3 " "Info: 4: + IC(0.000 ns) + CELL(1.100 ns) = 4.000 ns; Loc. = LC3_A24; Fanout = 3; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[2] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "e:/text book and notes(eee)/intel quartus/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.900 ns) 7.800 ns Mux0~249 5 COMB LC3_A22 1 " "Info: 5: + IC(1.900 ns) + CELL(1.900 ns) = 7.800 ns; Loc. = LC3_A22; Fanout = 1; COMB Node = 'Mux0~249'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] Mux0~249 } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 10.300 ns Mux0~250 6 COMB LC2_A22 1 " "Info: 6: + IC(0.600 ns) + CELL(1.900 ns) = 10.300 ns; Loc. = LC2_A22; Fanout = 1; COMB Node = 'Mux0~250'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Mux0~249 Mux0~250 } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(3.900 ns) 16.500 ns fan 7 PIN PIN_100 0 " "Info: 7: + IC(2.300 ns) + CELL(3.900 ns) = 16.500 ns; Loc. = PIN_100; Fanout = 0; PIN Node = 'fan'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { Mux0~250 fan } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.900 ns ( 60.00 % ) " "Info: Total cell delay = 9.900 ns ( 60.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.600 ns ( 40.00 % ) " "Info: Total interconnect delay = 6.600 ns ( 40.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "16.500 ns" { lpm_counter:count_out_rtl_1|alt_counter_f10ke:wysi_counter|q[0] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[1] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[2] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] Mux0~249 Mux0~250 fan } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "16.500 ns" { lpm_counter:count_out_rtl_1|alt_counter_f10ke:wysi_counter|q[0] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[1] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[2] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] {} Mux0~249 {} Mux0~250 {} fan {} } { 0.000ns 1.800ns 0.000ns 0.000ns 1.900ns 0.600ns 2.300ns } { 0.000ns 0.900ns 0.200ns 1.100ns 1.900ns 1.900ns 3.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk lpm_counter:count_out_rtl_1|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} lpm_counter:count_out_rtl_1|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "16.500 ns" { lpm_counter:count_out_rtl_1|alt_counter_f10ke:wysi_counter|q[0] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[1] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[2] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] Mux0~249 Mux0~250 fan } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "16.500 ns" { lpm_counter:count_out_rtl_1|alt_counter_f10ke:wysi_counter|q[0] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[1] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[2] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] {} Mux0~249 {} Mux0~250 {} fan {} } { 0.000ns 1.800ns 0.000ns 0.000ns 1.900ns 0.600ns 2.300ns } { 0.000ns 0.900ns 0.200ns 1.100ns 1.900ns 1.900ns 3.900ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "ntc fan 11.600 ns Longest " "Info: Longest tpd from source pin \"ntc\" to destination pin \"fan\" is 11.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns ntc 1 PIN PIN_56 1 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_56; Fanout = 1; PIN Node = 'ntc'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ntc } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.900 ns) 5.400 ns Mux0~250 2 COMB LC2_A22 1 " "Info: 2: + IC(1.600 ns) + CELL(1.900 ns) = 5.400 ns; Loc. = LC2_A22; Fanout = 1; COMB Node = 'Mux0~250'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { ntc Mux0~250 } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(3.900 ns) 11.600 ns fan 3 PIN PIN_100 0 " "Info: 3: + IC(2.300 ns) + CELL(3.900 ns) = 11.600 ns; Loc. = PIN_100; Fanout = 0; PIN Node = 'fan'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { Mux0~250 fan } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 66.38 % ) " "Info: Total cell delay = 7.700 ns ( 66.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.900 ns ( 33.62 % ) " "Info: Total interconnect delay = 3.900 ns ( 33.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.600 ns" { ntc Mux0~250 fan } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "11.600 ns" { ntc {} ntc~out {} Mux0~250 {} fan {} } { 0.000ns 0.000ns 1.600ns 2.300ns } { 0.000ns 1.900ns 1.900ns 3.900ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "exit_state.10 ir2 clk 0.900 ns register " "Info: th for register \"exit_state.10\" (data pin = \"ir2\", clock pin = \"clk\") is 0.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.900 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns clk 1 CLK PIN_55 55 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 55; CLK Node = 'clk'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 3.900 ns exit_state.10 2 REG LC2_A21 3 " "Info: 2: + IC(2.000 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = LC2_A21; Fanout = 3; REG Node = 'exit_state.10'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { clk exit_state.10 } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 48.72 % ) " "Info: Total cell delay = 1.900 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 51.28 % ) " "Info: Total interconnect delay = 2.000 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk exit_state.10 } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} exit_state.10 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "1.400 ns + " "Info: + Micro hold delay of destination is 1.400 ns" {  } { { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 54 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.400 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns ir2 1 PIN PIN_124 8 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_124; Fanout = 8; PIN Node = 'ir2'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir2 } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.900 ns) 4.400 ns exit_state.10 2 REG LC2_A21 3 " "Info: 2: + IC(1.600 ns) + CELL(0.900 ns) = 4.400 ns; Loc. = LC2_A21; Fanout = 3; REG Node = 'exit_state.10'" {  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { ir2 exit_state.10 } "NODE_NAME" } } { "fan_light_pass.v" "" { Text "E:/Text book and notes(EEE)/3-2 resources/EEE 304/auto2/fan_light_pass.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 63.64 % ) " "Info: Total cell delay = 2.800 ns ( 63.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 36.36 % ) " "Info: Total interconnect delay = 1.600 ns ( 36.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { ir2 exit_state.10 } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "4.400 ns" { ir2 {} ir2~out {} exit_state.10 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.900ns 0.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clk exit_state.10 } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clk {} clk~out {} exit_state.10 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/text book and notes(eee)/intel quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { ir2 exit_state.10 } "NODE_NAME" } } { "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/text book and notes(eee)/intel quartus/quartus/bin/Technology_Viewer.qrui" "4.400 ns" { ir2 {} ir2~out {} exit_state.10 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.900ns 0.900ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 01 13:00:56 2024 " "Info: Processing ended: Sun Dec 01 13:00:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
