module ram_tb;
   reg tstclk;
   reg tstrw;
   reg [7:0] tstadrs;
   reg 	     tstdin;

   wire      tstdout;

   ram dut(
	   .clk(tstclk),
	   .rw(tstrw),
	   .adrs(tstadrs),
	   .dout(tstdout),
	   .din(tstdin)
	   );
   always
     begin
	tstclk <= 0;
	#5;
	tstclk <= 1;
	#5;
     end
   initial
     begin
	$dumpvars;
	tstrw <= 1'b0;
	tstadrs <= 1'o0;
	#200;
	$finish;
     end
