;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 03/07/2017 10:25:07 p. m.
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x4FFC2000  	536891388
0x0004	0x13250000  	4901
0x0008	0x122D0000  	4653
0x000C	0x122D0000  	4653
0x0010	0x122D0000  	4653
0x0014	0x122D0000  	4653
0x0018	0x122D0000  	4653
0x001C	0x122D0000  	4653
0x0020	0x122D0000  	4653
0x0024	0x122D0000  	4653
0x0028	0x122D0000  	4653
0x002C	0x122D0000  	4653
0x0030	0x122D0000  	4653
0x0034	0x122D0000  	4653
0x0038	0x122D0000  	4653
0x003C	0x122D0000  	4653
0x0040	0x122D0000  	4653
0x0044	0x122D0000  	4653
0x0048	0x122D0000  	4653
0x004C	0x122D0000  	4653
0x0050	0x122D0000  	4653
0x0054	0x122D0000  	4653
0x0058	0x122D0000  	4653
0x005C	0x122D0000  	4653
0x0060	0x122D0000  	4653
0x0064	0x122D0000  	4653
0x0068	0x122D0000  	4653
0x006C	0x122D0000  	4653
0x0070	0x122D0000  	4653
0x0074	0x122D0000  	4653
0x0078	0x122D0000  	4653
0x007C	0x122D0000  	4653
0x0080	0x122D0000  	4653
0x0084	0x122D0000  	4653
0x0088	0x122D0000  	4653
0x008C	0x122D0000  	4653
0x0090	0x122D0000  	4653
0x0094	0x122D0000  	4653
0x0098	0x122D0000  	4653
0x009C	0x122D0000  	4653
0x00A0	0x122D0000  	4653
0x00A4	0x122D0000  	4653
0x00A8	0x122D0000  	4653
0x00AC	0x122D0000  	4653
0x00B0	0x122D0000  	4653
0x00B4	0x122D0000  	4653
0x00B8	0x122D0000  	4653
0x00BC	0x122D0000  	4653
0x00C0	0x122D0000  	4653
0x00C4	0x122D0000  	4653
0x00C8	0x122D0000  	4653
0x00CC	0x122D0000  	4653
0x00D0	0x122D0000  	4653
0x00D4	0x122D0000  	4653
0x00D8	0x122D0000  	4653
0x00DC	0x122D0000  	4653
0x00E0	0x122D0000  	4653
0x00E4	0x122D0000  	4653
0x00E8	0x122D0000  	4653
0x00EC	0x122D0000  	4653
0x00F0	0x122D0000  	4653
0x00F4	0x122D0000  	4653
0x00F8	0x122D0000  	4653
0x00FC	0x122D0000  	4653
0x0100	0x122D0000  	4653
0x0104	0x122D0000  	4653
0x0108	0x122D0000  	4653
0x010C	0x122D0000  	4653
0x0110	0x122D0000  	4653
0x0114	0x122D0000  	4653
0x0118	0x122D0000  	4653
0x011C	0x122D0000  	4653
0x0120	0x122D0000  	4653
0x0124	0x122D0000  	4653
0x0128	0x122D0000  	4653
0x012C	0x122D0000  	4653
; end of ____SysVT
_main:
;Radio_RFM69.c, 6 :: 		void main() {
0x1324	0xF7FFFF86  BL	4660
0x1328	0xF000F922  BL	5488
0x132C	0xF7FFFF74  BL	4632
;Radio_RFM69.c, 7 :: 		Hardware_Init();                               // Mando llamar a la funcion de inicio de hardware a emplear.
0x1330	0xF7FFFE9C  BL	_Hardware_Init+0
;Radio_RFM69.c, 9 :: 		TypeID = 0x69;
0x1334	0x2169    MOVS	R1, #105
0x1336	0x480F    LDR	R0, [PC, #60]
0x1338	0x7001    STRB	R1, [R0, #0]
;Radio_RFM69.c, 10 :: 		FreqSel = 2;                      //433 Mhz
0x133A	0x2102    MOVS	R1, #2
0x133C	0x480E    LDR	R0, [PC, #56]
0x133E	0x7001    STRB	R1, [R0, #0]
;Radio_RFM69.c, 11 :: 		set_frame = 0;
0x1340	0x2100    MOVS	R1, #0
0x1342	0xB249    SXTB	R1, R1
0x1344	0x480D    LDR	R0, [PC, #52]
0x1346	0x6001    STR	R1, [R0, #0]
;Radio_RFM69.c, 12 :: 		rfm_br = 24;
0x1348	0x2118    MOVS	R1, #24
0x134A	0x480D    LDR	R0, [PC, #52]
0x134C	0x7001    STRB	R1, [R0, #0]
;Radio_RFM69.c, 13 :: 		rfm_pwr = 13;
0x134E	0x210D    MOVS	R1, #13
0x1350	0x480C    LDR	R0, [PC, #48]
0x1352	0x7001    STRB	R1, [R0, #0]
;Radio_RFM69.c, 14 :: 		rfm_fdev = 350;
0x1354	0xF240115E  MOVW	R1, #350
0x1358	0x480B    LDR	R0, [PC, #44]
0x135A	0x8001    STRH	R1, [R0, #0]
;Radio_RFM69.c, 15 :: 		RFM69_Config();
0x135C	0xF7FFFE38  BL	_RFM69_Config+0
;Radio_RFM69.c, 16 :: 		UART1_Write(Get_temperature_value(0x4F));
0x1360	0x204F    MOVS	R0, #79
0x1362	0xB401    PUSH	(R0)
0x1364	0xF7FFFDF8  BL	_Get_temperature_value+0
0x1368	0xB001    ADD	SP, SP, #4
0x136A	0xB280    UXTH	R0, R0
0x136C	0xF7FFFDE4  BL	_UART1_Write+0
;Radio_RFM69.c, 21 :: 		}
L_end_main:
L__main_end_loop:
0x1370	0xE7FE    B	L__main_end_loop
0x1372	0xBF00    NOP
0x1374	0x00012000  	_TypeID+0
0x1378	0x00002000  	_FreqSel+0
0x137C	0x00402200  	_set_frame+0
0x1380	0x00032000  	_rfm_br+0
0x1384	0x00042000  	_rfm_pwr+0
0x1388	0x00062000  	_rfm_fdev+0
; end of _main
___CC2DW:
;__Lib_System_101_102_103.c, 27 :: 		
0x1204	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 29 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 30 :: 		
0x1206	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 31 :: 		
0x120A	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x120E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 33 :: 		
0x1212	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 35 :: 		
L_end___CC2DW:
0x1214	0xB001    ADD	SP, SP, #4
0x1216	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_101_102_103.c, 69 :: 		
0x11C8	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 71 :: 		
0x11CA	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 72 :: 		
0x11CE	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x11D2	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 74 :: 		
0x11D6	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 75 :: 		
0x11D8	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 76 :: 		
0x11DC	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 77 :: 		
0x11DE	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 78 :: 		
0x11E0	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 79 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 80 :: 		
0x11E2	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 81 :: 		
0x11E6	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 82 :: 		
0x11EA	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 83 :: 		
0x11EC	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 84 :: 		
0x11F0	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 85 :: 		
0x11F2	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 86 :: 		
0x11F4	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 87 :: 		
0x11F8	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 88 :: 		
0x11FC	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 89 :: 		
L_norep:
;__Lib_System_101_102_103.c, 91 :: 		
L_end___FillZeros:
0x11FE	0xB001    ADD	SP, SP, #4
0x1200	0x4770    BX	LR
; end of ___FillZeros
_Hardware_Init:
;hardware.h, 24 :: 		void Hardware_Init(void)
0x106C	0xB081    SUB	SP, SP, #4
0x106E	0xF8CDE000  STR	LR, [SP, #0]
;hardware.h, 26 :: 		GPIO_Config(&GPIOA_BASE, _GPIO_PINMASK_4, _GPIO_CFG_DIGITAL_OUTPUT);        // CS/NSS Serial Flash pin
0x1072	0x4A45    LDR	R2, [PC, #276]
0x1074	0xF2400110  MOVW	R1, #16
0x1078	0x4844    LDR	R0, [PC, #272]
0x107A	0xF7FFFCC7  BL	_GPIO_Config+0
;hardware.h, 27 :: 		GPIO_Config(&GPIOB_BASE, _GPIO_PINMASK_12, _GPIO_CFG_DIGITAL_OUTPUT);       // CS/NSS Radio pin
0x107E	0x4A42    LDR	R2, [PC, #264]
0x1080	0xF2410100  MOVW	R1, #4096
0x1084	0x4842    LDR	R0, [PC, #264]
0x1086	0xF7FFFCC1  BL	_GPIO_Config+0
;hardware.h, 29 :: 		GPIO_Config(&GPIOC_BASE, _GPIO_PINMASK_14, _GPIO_CFG_DIGITAL_OUTPUT);       // Pin Reset Tactil
0x108A	0x4A3F    LDR	R2, [PC, #252]
0x108C	0xF2440100  MOVW	R1, #16384
0x1090	0x4840    LDR	R0, [PC, #256]
0x1092	0xF7FFFCBB  BL	_GPIO_Config+0
;hardware.h, 30 :: 		GPIO_Config(&GPIOC_BASE, _GPIO_PINMASK_15, _GPIO_CFG_DIGITAL_OUTPUT);       // Pin Reset MCU
0x1096	0x4A3C    LDR	R2, [PC, #240]
0x1098	0xF2480100  MOVW	R1, #32768
0x109C	0x483D    LDR	R0, [PC, #244]
0x109E	0xF7FFFCB5  BL	_GPIO_Config+0
;hardware.h, 31 :: 		GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_0);                          // LED_1
0x10A2	0xF2400101  MOVW	R1, #1
0x10A6	0x4839    LDR	R0, [PC, #228]
0x10A8	0xF7FFFF10  BL	_GPIO_Digital_Output+0
;hardware.h, 32 :: 		GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_1);                          // LED_2
0x10AC	0xF2400102  MOVW	R1, #2
0x10B0	0x4836    LDR	R0, [PC, #216]
0x10B2	0xF7FFFF0B  BL	_GPIO_Digital_Output+0
;hardware.h, 33 :: 		GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_2);                          // LED_3
0x10B6	0xF2400104  MOVW	R1, #4
0x10BA	0x4834    LDR	R0, [PC, #208]
0x10BC	0xF7FFFF06  BL	_GPIO_Digital_Output+0
;hardware.h, 34 :: 		GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_12);                         // LED_4
0x10C0	0xF2410100  MOVW	R1, #4096
0x10C4	0x4831    LDR	R0, [PC, #196]
0x10C6	0xF7FFFF01  BL	_GPIO_Digital_Output+0
;hardware.h, 35 :: 		GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_14);                         // LED_5
0x10CA	0xF2440100  MOVW	R1, #16384
0x10CE	0x482F    LDR	R0, [PC, #188]
0x10D0	0xF7FFFEFC  BL	_GPIO_Digital_Output+0
;hardware.h, 36 :: 		GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_15);                         // LED_6
0x10D4	0xF2480100  MOVW	R1, #32768
0x10D8	0x482C    LDR	R0, [PC, #176]
0x10DA	0xF7FFFEF7  BL	_GPIO_Digital_Output+0
;hardware.h, 37 :: 		GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_2);                          // Relay_1
0x10DE	0xF2400104  MOVW	R1, #4
0x10E2	0x482B    LDR	R0, [PC, #172]
0x10E4	0xF7FFFEF2  BL	_GPIO_Digital_Output+0
;hardware.h, 38 :: 		GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_10);                         // Relay_2
0x10E8	0xF2404100  MOVW	R1, #1024
0x10EC	0x4828    LDR	R0, [PC, #160]
0x10EE	0xF7FFFEED  BL	_GPIO_Digital_Output+0
;hardware.h, 39 :: 		GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_11);                         // Relay_3
0x10F2	0xF6400100  MOVW	R1, #2048
0x10F6	0x4826    LDR	R0, [PC, #152]
0x10F8	0xF7FFFEE8  BL	_GPIO_Digital_Output+0
;hardware.h, 40 :: 		GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_8);                          // Sound Buzzer
0x10FC	0xF2401100  MOVW	R1, #256
0x1100	0x4823    LDR	R0, [PC, #140]
0x1102	0xF7FFFEE3  BL	_GPIO_Digital_Output+0
;hardware.h, 42 :: 		GPIO_Digital_Input(&GPIOB_BASE,  _GPIO_PINMASK_9);                          // B5 Interrupc√≠on Tactil
0x1106	0xF2402100  MOVW	R1, #512
0x110A	0x4821    LDR	R0, [PC, #132]
0x110C	0xF7FFFE6E  BL	_GPIO_Digital_Input+0
;hardware.h, 43 :: 		GPIOA_ODR.B0  = 0;
0x1110	0x2100    MOVS	R1, #0
0x1112	0xB249    SXTB	R1, R1
0x1114	0x4820    LDR	R0, [PC, #128]
0x1116	0x6001    STR	R1, [R0, #0]
;hardware.h, 44 :: 		GPIOA_ODR.B1  = 0;
0x1118	0x4820    LDR	R0, [PC, #128]
0x111A	0x6001    STR	R1, [R0, #0]
;hardware.h, 45 :: 		GPIOA_ODR.B3  = 0;
0x111C	0x4820    LDR	R0, [PC, #128]
0x111E	0x6001    STR	R1, [R0, #0]
;hardware.h, 46 :: 		GPIOC_ODR.B14 = 0;
0x1120	0x4820    LDR	R0, [PC, #128]
0x1122	0x6001    STR	R1, [R0, #0]
;hardware.h, 47 :: 		GPIOC_ODR.B15 = 0;
0x1124	0x4820    LDR	R0, [PC, #128]
0x1126	0x6001    STR	R1, [R0, #0]
;hardware.h, 49 :: 		Sound_Init(&GPIOB_ODR, 8);                                                 // Salida de Audio Haptica
0x1128	0x2108    MOVS	R1, #8
0x112A	0x4820    LDR	R0, [PC, #128]
0x112C	0xF7FFFE6A  BL	_Sound_Init+0
;hardware.h, 54 :: 		GPIOA_ODR._GPIO_PIN_4 = 0;
0x1130	0x2100    MOVS	R1, #0
0x1132	0xB249    SXTB	R1, R1
0x1134	0x481E    LDR	R0, [PC, #120]
0x1136	0x6001    STR	R1, [R0, #0]
;hardware.h, 55 :: 		UART1_Init_Advanced(115200, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART1_PA9_10);     // Uart para probar datos
0x1138	0x481E    LDR	R0, [PC, #120]
0x113A	0xB401    PUSH	(R0)
0x113C	0xF2400300  MOVW	R3, #0
0x1140	0xF2400200  MOVW	R2, #0
0x1144	0xF2400100  MOVW	R1, #0
0x1148	0xF44F30E1  MOV	R0, #115200
0x114C	0xF7FFFE3A  BL	_UART1_Init_Advanced+0
0x1150	0xB001    ADD	SP, SP, #4
;hardware.h, 56 :: 		I2C1_Init_Advanced(400000, &_GPIO_MODULE_I2C1_PB67);                                    // I2C para Tactil
0x1152	0x4919    LDR	R1, [PC, #100]
0x1154	0x4819    LDR	R0, [PC, #100]
0x1156	0xF7FFFE81  BL	_I2C1_Init_Advanced+0
;hardware.h, 60 :: 		&_GPIO_MODULE_SPI1_PA567);
0x115A	0x4A19    LDR	R2, [PC, #100]
;hardware.h, 59 :: 		_SPI_MSB_FIRST | _SPI_SS_DISABLE | _SPI_SSM_ENABLE | _SPI_SSI_1,
0x115C	0xF2403104  MOVW	R1, #772
;hardware.h, 57 :: 		SPI1_Init_Advanced(_SPI_FPCLK_DIV32, _SPI_MASTER  | _SPI_8_BIT |                        // SPI1 para Memoria Flash
0x1160	0x2004    MOVS	R0, #4
;hardware.h, 60 :: 		&_GPIO_MODULE_SPI1_PA567);
0x1162	0xF7FFFE89  BL	_SPI1_Init_Advanced+0
;hardware.h, 62 :: 		ADC_Set_Input_Channel(_ADC_CHANNEL_8);                     // Choose ADC channel
0x1166	0xF2401000  MOVW	R0, #256
0x116A	0xF7FFFDCD  BL	_ADC_Set_Input_Channel+0
;hardware.h, 63 :: 		ADC1_Init();
0x116E	0xF7FFFC33  BL	_ADC1_Init+0
;hardware.h, 68 :: 		&_GPIO_MODULE_SPI2_PB13_14_15);
0x1172	0x4A14    LDR	R2, [PC, #80]
;hardware.h, 67 :: 		_SPI_MSB_FIRST | _SPI_SS_DISABLE | _SPI_SSM_ENABLE | _SPI_SSI_1,
0x1174	0xF2403104  MOVW	R1, #772
;hardware.h, 65 :: 		SPI2_Init_Advanced(_SPI_FPCLK_DIV32, _SPI_MASTER | _SPI_8_BIT |
0x1178	0x2004    MOVS	R0, #4
;hardware.h, 68 :: 		&_GPIO_MODULE_SPI2_PB13_14_15);
0x117A	0xF7FFFD41  BL	_SPI2_Init_Advanced+0
;hardware.h, 71 :: 		}
L_end_Hardware_Init:
0x117E	0xF8DDE000  LDR	LR, [SP, #0]
0x1182	0xB001    ADD	SP, SP, #4
0x1184	0x4770    BX	LR
0x1186	0xBF00    NOP
0x1188	0x00140008  	#524308
0x118C	0x08004001  	GPIOA_BASE+0
0x1190	0x0C004001  	GPIOB_BASE+0
0x1194	0x10004001  	GPIOC_BASE+0
0x1198	0x01804221  	GPIOA_ODR+0
0x119C	0x01844221  	GPIOA_ODR+0
0x11A0	0x018C4221  	GPIOA_ODR+0
0x11A4	0x01B84222  	GPIOC_ODR+0
0x11A8	0x01BC4222  	GPIOC_ODR+0
0x11AC	0x0C0C4001  	GPIOB_ODR+0
0x11B0	0x01904221  	GPIOA_ODR+0
0x11B4	0x14D00000  	__GPIO_MODULE_USART1_PA9_10+0
0x11B8	0x138C0000  	__GPIO_MODULE_I2C1_PB67+0
0x11BC	0x1A800006  	#400000
0x11C0	0x13F80000  	__GPIO_MODULE_SPI1_PA567+0
0x11C4	0x14640000  	__GPIO_MODULE_SPI2_PB13_14_15+0
; end of _Hardware_Init
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0A0C	0xB081    SUB	SP, SP, #4
0x0A0E	0xF8CDE000  STR	LR, [SP, #0]
0x0A12	0xB28C    UXTH	R4, R1
0x0A14	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x0A16	0x4B77    LDR	R3, [PC, #476]
0x0A18	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x0A1C	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x0A1E	0x4618    MOV	R0, R3
0x0A20	0xF7FFFE72  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x0A24	0xF1B40FFF  CMP	R4, #255
0x0A28	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x0A2A	0x4B73    LDR	R3, [PC, #460]
0x0A2C	0x429D    CMP	R5, R3
0x0A2E	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x0A30	0xF04F3333  MOV	R3, #858993459
0x0A34	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x0A36	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0A38	0x2D42    CMP	R5, #66
0x0A3A	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x0A3C	0xF04F3344  MOV	R3, #1145324612
0x0A40	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x0A42	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x0A44	0xF64F73FF  MOVW	R3, #65535
0x0A48	0x429C    CMP	R4, R3
0x0A4A	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x0A4C	0x4B6A    LDR	R3, [PC, #424]
0x0A4E	0x429D    CMP	R5, R3
0x0A50	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0A52	0xF04F3333  MOV	R3, #858993459
0x0A56	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0A58	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0A5A	0xF04F3333  MOV	R3, #858993459
0x0A5E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0A60	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0A62	0x2D42    CMP	R5, #66
0x0A64	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x0A66	0xF04F3344  MOV	R3, #1145324612
0x0A6A	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x0A6C	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0A6E	0xF04F3344  MOV	R3, #1145324612
0x0A72	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0A74	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x0A76	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0A78	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x0A7A	0xF0050301  AND	R3, R5, #1
0x0A7E	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0A80	0x2100    MOVS	R1, #0
0x0A82	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0A84	0xF0050302  AND	R3, R5, #2
0x0A88	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x0A8A	0xF40573C0  AND	R3, R5, #384
0x0A8E	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0A90	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0A92	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0A94	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x0A96	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0A98	0xF0050304  AND	R3, R5, #4
0x0A9C	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x0A9E	0xF0050320  AND	R3, R5, #32
0x0AA2	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0AA4	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x0AA6	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0AA8	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x0AAA	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x0AAC	0xF0050308  AND	R3, R5, #8
0x0AB0	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x0AB2	0xF0050320  AND	R3, R5, #32
0x0AB6	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0AB8	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x0ABA	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x0ABC	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x0ABE	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0AC0	0x4B4E    LDR	R3, [PC, #312]
0x0AC2	0xEA050303  AND	R3, R5, R3, LSL #0
0x0AC6	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0AC8	0x2003    MOVS	R0, #3
0x0ACA	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x0ACC	0xF4057300  AND	R3, R5, #512
0x0AD0	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x0AD2	0x2002    MOVS	R0, #2
0x0AD4	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x0AD6	0xF4056380  AND	R3, R5, #1024
0x0ADA	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x0ADC	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x0ADE	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x0AE0	0xF005030C  AND	R3, R5, #12
0x0AE4	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x0AE6	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x0AE8	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x0AEA	0xF00403FF  AND	R3, R4, #255
0x0AEE	0xB29B    UXTH	R3, R3
0x0AF0	0x2B00    CMP	R3, #0
0x0AF2	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x0AF4	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x0AF6	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x0AF8	0xFA1FF884  UXTH	R8, R4
0x0AFC	0x4632    MOV	R2, R6
0x0AFE	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x0B00	0x2808    CMP	R0, #8
0x0B02	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x0B04	0xF04F0301  MOV	R3, #1
0x0B08	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x0B0C	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x0B10	0x42A3    CMP	R3, R4
0x0B12	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x0B14	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x0B16	0xF04F030F  MOV	R3, #15
0x0B1A	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x0B1C	0x43DB    MVN	R3, R3
0x0B1E	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x0B22	0xFA01F305  LSL	R3, R1, R5
0x0B26	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x0B2A	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x0B2C	0xF4067381  AND	R3, R6, #258
0x0B30	0xF5B37F81  CMP	R3, #258
0x0B34	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x0B36	0xF2020414  ADDW	R4, R2, #20
0x0B3A	0xF04F0301  MOV	R3, #1
0x0B3E	0x4083    LSLS	R3, R0
0x0B40	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x0B42	0xF0060382  AND	R3, R6, #130
0x0B46	0x2B82    CMP	R3, #130
0x0B48	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x0B4A	0xF2020410  ADDW	R4, R2, #16
0x0B4E	0xF04F0301  MOV	R3, #1
0x0B52	0x4083    LSLS	R3, R0
0x0B54	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x0B56	0x462F    MOV	R7, R5
0x0B58	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x0B5A	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x0B5C	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x0B5E	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0B60	0xFA1FF088  UXTH	R0, R8
0x0B64	0x460F    MOV	R7, R1
0x0B66	0x4631    MOV	R1, R6
0x0B68	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x0B6A	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x0B6C	0x460F    MOV	R7, R1
0x0B6E	0x4629    MOV	R1, R5
0x0B70	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0B72	0xF1B00FFF  CMP	R0, #255
0x0B76	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0B78	0x1D33    ADDS	R3, R6, #4
0x0B7A	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x0B7E	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0B80	0x2A08    CMP	R2, #8
0x0B82	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0B84	0xF2020408  ADDW	R4, R2, #8
0x0B88	0xF04F0301  MOV	R3, #1
0x0B8C	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0B90	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0B94	0x42A3    CMP	R3, R4
0x0B96	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0B98	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x0B9A	0xF04F030F  MOV	R3, #15
0x0B9E	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0BA0	0x43DB    MVN	R3, R3
0x0BA2	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x0BA6	0xFA07F305  LSL	R3, R7, R5
0x0BAA	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x0BAE	0xF4017381  AND	R3, R1, #258
0x0BB2	0xF5B37F81  CMP	R3, #258
0x0BB6	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0BB8	0xF2060514  ADDW	R5, R6, #20
0x0BBC	0xF2020408  ADDW	R4, R2, #8
0x0BC0	0xF04F0301  MOV	R3, #1
0x0BC4	0x40A3    LSLS	R3, R4
0x0BC6	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0BC8	0xF0010382  AND	R3, R1, #130
0x0BCC	0x2B82    CMP	R3, #130
0x0BCE	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x0BD0	0xF2060510  ADDW	R5, R6, #16
0x0BD4	0xF2020408  ADDW	R4, R2, #8
0x0BD8	0xF04F0301  MOV	R3, #1
0x0BDC	0x40A3    LSLS	R3, R4
0x0BDE	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x0BE0	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x0BE2	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x0BE4	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x0BE6	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x0BE8	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x0BEC	0xF8DDE000  LDR	LR, [SP, #0]
0x0BF0	0xB001    ADD	SP, SP, #4
0x0BF2	0x4770    BX	LR
0x0BF4	0xFC00FFFF  	#-1024
0x0BF8	0x00140008  	#524308
0x0BFC	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0708	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x070A	0x4919    LDR	R1, [PC, #100]
0x070C	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0710	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x0712	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x0714	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x0716	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0718	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x071A	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x071C	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x071E	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0720	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x0722	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x0724	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x0726	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0728	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x072A	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x072C	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x072E	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x0732	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x0734	0x490F    LDR	R1, [PC, #60]
0x0736	0x4288    CMP	R0, R1
0x0738	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x073A	0x490F    LDR	R1, [PC, #60]
0x073C	0x4288    CMP	R0, R1
0x073E	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0740	0x490E    LDR	R1, [PC, #56]
0x0742	0x4288    CMP	R0, R1
0x0744	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x0746	0x490E    LDR	R1, [PC, #56]
0x0748	0x4288    CMP	R0, R1
0x074A	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x074C	0x490D    LDR	R1, [PC, #52]
0x074E	0x4288    CMP	R0, R1
0x0750	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x0752	0x490D    LDR	R1, [PC, #52]
0x0754	0x4288    CMP	R0, R1
0x0756	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0758	0x490C    LDR	R1, [PC, #48]
0x075A	0x4288    CMP	R0, R1
0x075C	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x075E	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x0760	0x490B    LDR	R1, [PC, #44]
0x0762	0x6809    LDR	R1, [R1, #0]
0x0764	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0768	0x4909    LDR	R1, [PC, #36]
0x076A	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x076C	0xB001    ADD	SP, SP, #4
0x076E	0x4770    BX	LR
0x0770	0xFC00FFFF  	#-1024
0x0774	0x08004001  	#1073809408
0x0778	0x0C004001  	#1073810432
0x077C	0x10004001  	#1073811456
0x0780	0x14004001  	#1073812480
0x0784	0x18004001  	#1073813504
0x0788	0x1C004001  	#1073814528
0x078C	0x20004001  	#1073815552
0x0790	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0ECC	0xB081    SUB	SP, SP, #4
0x0ECE	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x0ED2	0x4A04    LDR	R2, [PC, #16]
0x0ED4	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0ED6	0xF7FFFD99  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x0EDA	0xF8DDE000  LDR	LR, [SP, #0]
0x0EDE	0xB001    ADD	SP, SP, #4
0x0EE0	0x4770    BX	LR
0x0EE2	0xBF00    NOP
0x0EE4	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Digital_Input:
;__Lib_GPIO_32F10x.c, 369 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0DEC	0xB081    SUB	SP, SP, #4
0x0DEE	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 370 :: 		
0x0DF2	0xF04F0242  MOV	R2, #66
0x0DF6	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0DF8	0xF7FFFE08  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 371 :: 		
L_end_GPIO_Digital_Input:
0x0DFC	0xF8DDE000  LDR	LR, [SP, #0]
0x0E00	0xB001    ADD	SP, SP, #4
0x0E02	0x4770    BX	LR
; end of _GPIO_Digital_Input
_Sound_Init:
;__Lib_Sound.c, 10 :: 		
; snd_pin start address is: 4 (R1)
; snd_port start address is: 0 (R0)
0x0E04	0xB081    SUB	SP, SP, #4
0x0E06	0xF8CDE000  STR	LR, [SP, #0]
0x0E0A	0x4683    MOV	R11, R0
0x0E0C	0x468C    MOV	R12, R1
; snd_pin end address is: 4 (R1)
; snd_port end address is: 0 (R0)
; snd_port start address is: 44 (R11)
; snd_pin start address is: 48 (R12)
;__Lib_Sound.c, 14 :: 		
0x0E0E	0x2201    MOVS	R2, #1
0x0E10	0xB212    SXTH	R2, R2
0x0E12	0xFA02F20C  LSL	R2, R2, R12
0x0E16	0xB212    SXTH	R2, R2
0x0E18	0xB211    SXTH	R1, R2
0x0E1A	0x4658    MOV	R0, R11
0x0E1C	0xF000F856  BL	_GPIO_Digital_Output+0
;__Lib_Sound.c, 17 :: 		
0x0E20	0x4A0B    LDR	R2, [PC, #44]
0x0E22	0xF8C2B000  STR	R11, [R2, #0]
;__Lib_Sound.c, 20 :: 		
0x0E26	0x2201    MOVS	R2, #1
0x0E28	0xB212    SXTH	R2, R2
0x0E2A	0xFA02F30C  LSL	R3, R2, R12
0x0E2E	0xB21B    SXTH	R3, R3
; snd_pin end address is: 48 (R12)
0x0E30	0x4A08    LDR	R2, [PC, #32]
0x0E32	0x6013    STR	R3, [R2, #0]
;__Lib_Sound.c, 21 :: 		
0x0E34	0x6812    LDR	R2, [R2, #0]
0x0E36	0x43D3    MVN	R3, R2
0x0E38	0x4A07    LDR	R2, [PC, #28]
0x0E3A	0x6013    STR	R3, [R2, #0]
;__Lib_Sound.c, 26 :: 		
0x0E3C	0xF8DB2000  LDR	R2, [R11, #0]
0x0E40	0x401A    ANDS	R2, R3
0x0E42	0xF8CB2000  STR	R2, [R11, #0]
; snd_port end address is: 44 (R11)
;__Lib_Sound.c, 27 :: 		
L_end_Sound_Init:
0x0E46	0xF8DDE000  LDR	LR, [SP, #0]
0x0E4A	0xB001    ADD	SP, SP, #4
0x0E4C	0x4770    BX	LR
0x0E4E	0xBF00    NOP
0x0E50	0x001C2000  	__Lib_Sound_soundPortAddr+0
0x0E54	0x00202000  	__Lib_Sound_pinMask1+0
0x0E58	0x00242000  	__Lib_Sound_pinMask0+0
; end of _Sound_Init
_UART1_Init_Advanced:
;__Lib_UART_123_45.c, 372 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x0DC4	0xB081    SUB	SP, SP, #4
0x0DC6	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x0DCA	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 374 :: 		
0x0DCC	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x0DCE	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x0DD0	0xB408    PUSH	(R3)
0x0DD2	0xB293    UXTH	R3, R2
0x0DD4	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x0DD6	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x0DD8	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x0DDA	0xF7FFFCDB  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x0DDE	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 375 :: 		
L_end_UART1_Init_Advanced:
0x0DE0	0xF8DDE000  LDR	LR, [SP, #0]
0x0DE4	0xB001    ADD	SP, SP, #4
0x0DE6	0x4770    BX	LR
0x0DE8	0x38004001  	USART1_SR+0
; end of _UART1_Init_Advanced
__Lib_UART_123_45_UARTx_Init_Advanced:
;__Lib_UART_123_45.c, 294 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0794	0xB089    SUB	SP, SP, #36
0x0796	0xF8CDE000  STR	LR, [SP, #0]
0x079A	0x4683    MOV	R11, R0
0x079C	0xB298    UXTH	R0, R3
0x079E	0x468C    MOV	R12, R1
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 44 (R11)
; baud_rate start address is: 48 (R12)
; parity start address is: 0 (R0)
; stop_bits start address is: 4 (R1)
0x07A0	0xF8BD1024  LDRH	R1, [SP, #36]
; module start address is: 24 (R6)
0x07A4	0x9E0A    LDR	R6, [SP, #40]
;__Lib_UART_123_45.c, 298 :: 		
0x07A6	0xAC04    ADD	R4, SP, #16
0x07A8	0xF8AD1004  STRH	R1, [SP, #4]
0x07AC	0xF8AD0008  STRH	R0, [SP, #8]
0x07B0	0x4620    MOV	R0, R4
0x07B2	0xF7FFFD0F  BL	_RCC_GetClocksFrequency+0
0x07B6	0xF8BD0008  LDRH	R0, [SP, #8]
0x07BA	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 301 :: 		
0x07BE	0x4C64    LDR	R4, [PC, #400]
0x07C0	0x45A3    CMP	R11, R4
0x07C2	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced15
;__Lib_UART_123_45.c, 302 :: 		
0x07C4	0x2501    MOVS	R5, #1
0x07C6	0xB26D    SXTB	R5, R5
0x07C8	0x4C62    LDR	R4, [PC, #392]
0x07CA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 303 :: 		
0x07CC	0x4D62    LDR	R5, [PC, #392]
0x07CE	0x4C63    LDR	R4, [PC, #396]
0x07D0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 304 :: 		
0x07D2	0x4D63    LDR	R5, [PC, #396]
0x07D4	0x4C63    LDR	R4, [PC, #396]
0x07D6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 305 :: 		
0x07D8	0x4D63    LDR	R5, [PC, #396]
0x07DA	0x4C64    LDR	R4, [PC, #400]
0x07DC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 306 :: 		
0x07DE	0x4D64    LDR	R5, [PC, #400]
0x07E0	0x4C64    LDR	R4, [PC, #400]
0x07E2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 307 :: 		
0x07E4	0x9C07    LDR	R4, [SP, #28]
0x07E6	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 308 :: 		
0x07E8	0xE056    B	L___Lib_UART_123_45_UARTx_Init_Advanced16
L___Lib_UART_123_45_UARTx_Init_Advanced15:
;__Lib_UART_123_45.c, 309 :: 		
0x07EA	0x4C63    LDR	R4, [PC, #396]
0x07EC	0x45A3    CMP	R11, R4
0x07EE	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced17
;__Lib_UART_123_45.c, 310 :: 		
0x07F0	0x2501    MOVS	R5, #1
0x07F2	0xB26D    SXTB	R5, R5
0x07F4	0x4C61    LDR	R4, [PC, #388]
0x07F6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 311 :: 		
0x07F8	0x4D61    LDR	R5, [PC, #388]
0x07FA	0x4C58    LDR	R4, [PC, #352]
0x07FC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 312 :: 		
0x07FE	0x4D61    LDR	R5, [PC, #388]
0x0800	0x4C58    LDR	R4, [PC, #352]
0x0802	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 313 :: 		
0x0804	0x4D60    LDR	R5, [PC, #384]
0x0806	0x4C59    LDR	R4, [PC, #356]
0x0808	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 314 :: 		
0x080A	0x4D60    LDR	R5, [PC, #384]
0x080C	0x4C59    LDR	R4, [PC, #356]
0x080E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 315 :: 		
0x0810	0x9C06    LDR	R4, [SP, #24]
0x0812	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 316 :: 		
0x0814	0xE040    B	L___Lib_UART_123_45_UARTx_Init_Advanced18
L___Lib_UART_123_45_UARTx_Init_Advanced17:
;__Lib_UART_123_45.c, 317 :: 		
0x0816	0x4C5E    LDR	R4, [PC, #376]
0x0818	0x45A3    CMP	R11, R4
0x081A	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced19
;__Lib_UART_123_45.c, 318 :: 		
0x081C	0x2501    MOVS	R5, #1
0x081E	0xB26D    SXTB	R5, R5
0x0820	0x4C5C    LDR	R4, [PC, #368]
0x0822	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 319 :: 		
0x0824	0x4D5C    LDR	R5, [PC, #368]
0x0826	0x4C4D    LDR	R4, [PC, #308]
0x0828	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 320 :: 		
0x082A	0x4D5C    LDR	R5, [PC, #368]
0x082C	0x4C4D    LDR	R4, [PC, #308]
0x082E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 321 :: 		
0x0830	0x4D5B    LDR	R5, [PC, #364]
0x0832	0x4C4E    LDR	R4, [PC, #312]
0x0834	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 322 :: 		
0x0836	0x4D5B    LDR	R5, [PC, #364]
0x0838	0x4C4E    LDR	R4, [PC, #312]
0x083A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 323 :: 		
0x083C	0x9C06    LDR	R4, [SP, #24]
0x083E	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 324 :: 		
0x0840	0xE02A    B	L___Lib_UART_123_45_UARTx_Init_Advanced20
L___Lib_UART_123_45_UARTx_Init_Advanced19:
;__Lib_UART_123_45.c, 325 :: 		
0x0842	0x4C59    LDR	R4, [PC, #356]
0x0844	0x45A3    CMP	R11, R4
0x0846	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced21
;__Lib_UART_123_45.c, 326 :: 		
0x0848	0x2501    MOVS	R5, #1
0x084A	0xB26D    SXTB	R5, R5
0x084C	0x4C57    LDR	R4, [PC, #348]
0x084E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 327 :: 		
0x0850	0x4D57    LDR	R5, [PC, #348]
0x0852	0x4C42    LDR	R4, [PC, #264]
0x0854	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 328 :: 		
0x0856	0x4D57    LDR	R5, [PC, #348]
0x0858	0x4C42    LDR	R4, [PC, #264]
0x085A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 329 :: 		
0x085C	0x4D56    LDR	R5, [PC, #344]
0x085E	0x4C43    LDR	R4, [PC, #268]
0x0860	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 330 :: 		
0x0862	0x4D56    LDR	R5, [PC, #344]
0x0864	0x4C43    LDR	R4, [PC, #268]
0x0866	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 331 :: 		
0x0868	0x9C06    LDR	R4, [SP, #24]
0x086A	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 332 :: 		
0x086C	0xE014    B	L___Lib_UART_123_45_UARTx_Init_Advanced22
L___Lib_UART_123_45_UARTx_Init_Advanced21:
;__Lib_UART_123_45.c, 333 :: 		
0x086E	0x4C54    LDR	R4, [PC, #336]
0x0870	0x45A3    CMP	R11, R4
0x0872	0xD111    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced23
;__Lib_UART_123_45.c, 334 :: 		
0x0874	0x2501    MOVS	R5, #1
0x0876	0xB26D    SXTB	R5, R5
0x0878	0x4C52    LDR	R4, [PC, #328]
0x087A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 335 :: 		
0x087C	0x4D52    LDR	R5, [PC, #328]
0x087E	0x4C37    LDR	R4, [PC, #220]
0x0880	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 336 :: 		
0x0882	0x4D52    LDR	R5, [PC, #328]
0x0884	0x4C37    LDR	R4, [PC, #220]
0x0886	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 337 :: 		
0x0888	0x4D51    LDR	R5, [PC, #324]
0x088A	0x4C38    LDR	R4, [PC, #224]
0x088C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 338 :: 		
0x088E	0x4D51    LDR	R5, [PC, #324]
0x0890	0x4C38    LDR	R4, [PC, #224]
0x0892	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 339 :: 		
0x0894	0x9C06    LDR	R4, [SP, #24]
0x0896	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 340 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced23:
L___Lib_UART_123_45_UARTx_Init_Advanced22:
L___Lib_UART_123_45_UARTx_Init_Advanced20:
L___Lib_UART_123_45_UARTx_Init_Advanced18:
L___Lib_UART_123_45_UARTx_Init_Advanced16:
;__Lib_UART_123_45.c, 342 :: 		
0x0898	0xF8AD1004  STRH	R1, [SP, #4]
; module end address is: 24 (R6)
0x089C	0xF8AD0008  STRH	R0, [SP, #8]
0x08A0	0x4630    MOV	R0, R6
0x08A2	0xF7FFFCEB  BL	_GPIO_Alternate_Function_Enable+0
0x08A6	0xF8BD0008  LDRH	R0, [SP, #8]
0x08AA	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 344 :: 		
0x08AE	0xF10B0510  ADD	R5, R11, #16
0x08B2	0x2400    MOVS	R4, #0
0x08B4	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 345 :: 		
0x08B6	0xF10B0510  ADD	R5, R11, #16
0x08BA	0x682C    LDR	R4, [R5, #0]
0x08BC	0x430C    ORRS	R4, R1
; stop_bits end address is: 4 (R1)
0x08BE	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 346 :: 		
0x08C0	0xF10B050C  ADD	R5, R11, #12
0x08C4	0x2400    MOVS	R4, #0
0x08C6	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 348 :: 		
0x08C8	0xB118    CBZ	R0, L___Lib_UART_123_45_UARTx_Init_Advanced38
;__Lib_UART_123_45.c, 349 :: 		
0x08CA	0xF4406080  ORR	R0, R0, #1024
0x08CE	0xB280    UXTH	R0, R0
; parity end address is: 0 (R0)
;__Lib_UART_123_45.c, 350 :: 		
0x08D0	0xE7FF    B	L___Lib_UART_123_45_UARTx_Init_Advanced24
L___Lib_UART_123_45_UARTx_Init_Advanced38:
;__Lib_UART_123_45.c, 348 :: 		
;__Lib_UART_123_45.c, 350 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced24:
;__Lib_UART_123_45.c, 352 :: 		
; parity start address is: 0 (R0)
0x08D2	0xF10B050C  ADD	R5, R11, #12
0x08D6	0x682C    LDR	R4, [R5, #0]
0x08D8	0x4304    ORRS	R4, R0
; parity end address is: 0 (R0)
0x08DA	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 354 :: 		
0x08DC	0xF10B060C  ADD	R6, R11, #12
0x08E0	0x2501    MOVS	R5, #1
0x08E2	0x6834    LDR	R4, [R6, #0]
0x08E4	0xF365344D  BFI	R4, R5, #13, #1
0x08E8	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 355 :: 		
0x08EA	0xF10B060C  ADD	R6, R11, #12
0x08EE	0x2501    MOVS	R5, #1
0x08F0	0x6834    LDR	R4, [R6, #0]
0x08F2	0xF36504C3  BFI	R4, R5, #3, #1
0x08F6	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 356 :: 		
0x08F8	0xF10B060C  ADD	R6, R11, #12
0x08FC	0x2501    MOVS	R5, #1
0x08FE	0x6834    LDR	R4, [R6, #0]
0x0900	0xF3650482  BFI	R4, R5, #2, #1
0x0904	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 357 :: 		
0x0906	0xF10B0514  ADD	R5, R11, #20
0x090A	0x2400    MOVS	R4, #0
0x090C	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 362 :: 		
0x090E	0x9D03    LDR	R5, [SP, #12]
0x0910	0x2419    MOVS	R4, #25
0x0912	0x4365    MULS	R5, R4, R5
0x0914	0xEA4F048C  LSL	R4, R12, #2
; baud_rate end address is: 48 (R12)
0x0918	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45.c, 363 :: 		
0x091C	0x2464    MOVS	R4, #100
0x091E	0xFBB7F4F4  UDIV	R4, R7, R4
0x0922	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45.c, 365 :: 		
0x0924	0x0935    LSRS	R5, R6, #4
0x0926	0x2464    MOVS	R4, #100
0x0928	0x436C    MULS	R4, R5, R4
0x092A	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45.c, 366 :: 		
0x092C	0x0124    LSLS	R4, R4, #4
0x092E	0xF2040532  ADDW	R5, R4, #50
0x0932	0x2464    MOVS	R4, #100
0x0934	0xFBB5F4F4  UDIV	R4, R5, R4
0x0938	0xF004040F  AND	R4, R4, #15
0x093C	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45.c, 368 :: 		
0x0940	0xF10B0508  ADD	R5, R11, #8
; UART_Base end address is: 44 (R11)
0x0944	0xB2A4    UXTH	R4, R4
0x0946	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 369 :: 		
L_end_UARTx_Init_Advanced:
0x0948	0xF8DDE000  LDR	LR, [SP, #0]
0x094C	0xB009    ADD	SP, SP, #36
0x094E	0x4770    BX	LR
0x0950	0x38004001  	USART1_SR+0
0x0954	0x03384242  	RCC_APB2ENR+0
0x0958	0x0F390000  	_UART1_Write+0
0x095C	0x00302000  	_UART_Wr_Ptr+0
0x0960	0xFFFFFFFF  	_UART1_Read+0
0x0964	0x00342000  	_UART_Rd_Ptr+0
0x0968	0xFFFFFFFF  	_UART1_Data_Ready+0
0x096C	0x00382000  	_UART_Rdy_Ptr+0
0x0970	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x0974	0x003C2000  	_UART_Tx_Idle_Ptr+0
0x0978	0x44004000  	USART2_SR+0
0x097C	0x03C44242  	RCC_APB1ENR+0
0x0980	0xFFFFFFFF  	_UART2_Write+0
0x0984	0xFFFFFFFF  	_UART2_Read+0
0x0988	0xFFFFFFFF  	_UART2_Data_Ready+0
0x098C	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x0990	0x48004000  	USART3_SR+0
0x0994	0x03C84242  	RCC_APB1ENR+0
0x0998	0xFFFFFFFF  	_UART3_Write+0
0x099C	0xFFFFFFFF  	_UART3_Read+0
0x09A0	0xFFFFFFFF  	_UART3_Data_Ready+0
0x09A4	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x09A8	0x4C004000  	UART4_SR+0
0x09AC	0x03CC4242  	RCC_APB1ENR+0
0x09B0	0xFFFFFFFF  	_UART4_Write+0
0x09B4	0xFFFFFFFF  	_UART4_Read+0
0x09B8	0xFFFFFFFF  	_UART4_Data_Ready+0
0x09BC	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x09C0	0x50004000  	UART5_SR+0
0x09C4	0x03D04242  	RCC_APB1ENR+0
0x09C8	0xFFFFFFFF  	_UART5_Write+0
0x09CC	0xFFFFFFFF  	_UART5_Read+0
0x09D0	0xFFFFFFFF  	_UART5_Data_Ready+0
0x09D4	0xFFFFFFFF  	_UART5_Tx_Idle+0
; end of __Lib_UART_123_45_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_101_102_103.c, 422 :: 		
; RCC_Clocks start address is: 0 (R0)
0x01D4	0xB082    SUB	SP, SP, #8
0x01D6	0xF8CDE000  STR	LR, [SP, #0]
0x01DA	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_101_102_103.c, 425 :: 		
0x01DC	0x4619    MOV	R1, R3
0x01DE	0x9101    STR	R1, [SP, #4]
0x01E0	0xF7FFFFA6  BL	_Get_Fosc_kHz+0
0x01E4	0xF24031E8  MOVW	R1, #1000
0x01E8	0xFB00F201  MUL	R2, R0, R1
0x01EC	0x9901    LDR	R1, [SP, #4]
0x01EE	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 428 :: 		
0x01F0	0x491F    LDR	R1, [PC, #124]
0x01F2	0x7809    LDRB	R1, [R1, #0]
0x01F4	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x01F8	0xB2C8    UXTB	R0, R1
;__Lib_System_101_102_103.c, 429 :: 		
0x01FA	0x491E    LDR	R1, [PC, #120]
0x01FC	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x01FE	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0200	0xB2C0    UXTB	R0, R0
;__Lib_System_101_102_103.c, 431 :: 		
0x0202	0x1D1A    ADDS	R2, R3, #4
0x0204	0x6819    LDR	R1, [R3, #0]
0x0206	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0208	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 433 :: 		
0x020A	0x4919    LDR	R1, [PC, #100]
0x020C	0x8809    LDRH	R1, [R1, #0]
0x020E	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x0212	0xB288    UXTH	R0, R1
;__Lib_System_101_102_103.c, 434 :: 		
0x0214	0x4917    LDR	R1, [PC, #92]
0x0216	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0218	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x021A	0xB2C0    UXTB	R0, R0
;__Lib_System_101_102_103.c, 436 :: 		
0x021C	0xF2030208  ADDW	R2, R3, #8
0x0220	0x1D19    ADDS	R1, R3, #4
0x0222	0x6809    LDR	R1, [R1, #0]
0x0224	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0226	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 438 :: 		
0x0228	0x4911    LDR	R1, [PC, #68]
0x022A	0x8809    LDRH	R1, [R1, #0]
0x022C	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x0230	0xB288    UXTH	R0, R1
;__Lib_System_101_102_103.c, 439 :: 		
0x0232	0x4910    LDR	R1, [PC, #64]
0x0234	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0236	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0238	0xB2C0    UXTB	R0, R0
;__Lib_System_101_102_103.c, 441 :: 		
0x023A	0xF203020C  ADDW	R2, R3, #12
0x023E	0x1D19    ADDS	R1, R3, #4
0x0240	0x6809    LDR	R1, [R1, #0]
0x0242	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0244	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 443 :: 		
0x0246	0x490A    LDR	R1, [PC, #40]
0x0248	0x8809    LDRH	R1, [R1, #0]
0x024A	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x024E	0xB288    UXTH	R0, R1
;__Lib_System_101_102_103.c, 444 :: 		
0x0250	0x4909    LDR	R1, [PC, #36]
0x0252	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0254	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x0256	0xB2C8    UXTB	R0, R1
;__Lib_System_101_102_103.c, 446 :: 		
0x0258	0xF2030210  ADDW	R2, R3, #16
0x025C	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x0260	0x6809    LDR	R1, [R1, #0]
0x0262	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x0266	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 447 :: 		
L_end_RCC_GetClocksFrequency:
0x0268	0xF8DDE000  LDR	LR, [SP, #0]
0x026C	0xB002    ADD	SP, SP, #8
0x026E	0x4770    BX	LR
0x0270	0x10044002  	RCC_CFGRbits+0
0x0274	0x15510000  	__Lib_System_101_102_103_APBAHBPrescTable+0
0x0278	0x0F540000  	__Lib_System_101_102_103_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0130	0x4801    LDR	R0, [PC, #4]
0x0132	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0134	0x4770    BX	LR
0x0136	0xBF00    NOP
0x0138	0x000C2000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x027C	0xB081    SUB	SP, SP, #4
0x027E	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x0282	0x2201    MOVS	R2, #1
0x0284	0xB252    SXTB	R2, R2
0x0286	0x493E    LDR	R1, [PC, #248]
0x0288	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x028A	0xF2000168  ADDW	R1, R0, #104
0x028E	0x680B    LDR	R3, [R1, #0]
0x0290	0xF06F6100  MVN	R1, #134217728
0x0294	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x0298	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x029A	0xF0036100  AND	R1, R3, #134217728
0x029E	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x02A0	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x02A2	0xF0024100  AND	R1, R2, #-2147483648
0x02A6	0xF1B14F00  CMP	R1, #-2147483648
0x02AA	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x02AC	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x02AE	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x02B0	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x02B2	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x02B4	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x02B6	0xF4042170  AND	R1, R4, #983040
0x02BA	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x02BC	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x02BE	0xF64F71FF  MOVW	R1, #65535
0x02C2	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x02C6	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x02C8	0xF4041140  AND	R1, R4, #3145728
0x02CC	0xF5B11F40  CMP	R1, #3145728
0x02D0	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x02D2	0xF06F6170  MVN	R1, #251658240
0x02D6	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x02DA	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x02DC	0x492A    LDR	R1, [PC, #168]
0x02DE	0x680A    LDR	R2, [R1, #0]
0x02E0	0xF06F6170  MVN	R1, #251658240
0x02E4	0x400A    ANDS	R2, R1
0x02E6	0x4928    LDR	R1, [PC, #160]
0x02E8	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x02EA	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x02EC	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x02EE	0xF4041180  AND	R1, R4, #1048576
0x02F2	0xF5B11F80  CMP	R1, #1048576
0x02F6	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x02F8	0xF04F0103  MOV	R1, #3
0x02FC	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x02FE	0x43C9    MVN	R1, R1
0x0300	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x0304	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x0308	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x030A	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x030C	0x0D61    LSRS	R1, R4, #21
0x030E	0x0109    LSLS	R1, R1, #4
0x0310	0xFA05F101  LSL	R1, R5, R1
0x0314	0x43C9    MVN	R1, R1
0x0316	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x0318	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x031C	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x031E	0x0D61    LSRS	R1, R4, #21
0x0320	0x0109    LSLS	R1, R1, #4
0x0322	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x0326	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x0328	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x032A	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x032E	0xF1B14F00  CMP	R1, #-2147483648
0x0332	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x0334	0x4913    LDR	R1, [PC, #76]
0x0336	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x0338	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x033A	0x4913    LDR	R1, [PC, #76]
0x033C	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x033E	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x0342	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x0344	0xEA4F018A  LSL	R1, R10, #2
0x0348	0xEB090101  ADD	R1, R9, R1, LSL #0
0x034C	0x6809    LDR	R1, [R1, #0]
0x034E	0xF1B13FFF  CMP	R1, #-1
0x0352	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x0354	0xF1090134  ADD	R1, R9, #52
0x0358	0xEA4F038A  LSL	R3, R10, #2
0x035C	0x18C9    ADDS	R1, R1, R3
0x035E	0x6809    LDR	R1, [R1, #0]
0x0360	0x460A    MOV	R2, R1
0x0362	0xEB090103  ADD	R1, R9, R3, LSL #0
0x0366	0x6809    LDR	R1, [R1, #0]
0x0368	0x4608    MOV	R0, R1
0x036A	0x4611    MOV	R1, R2
0x036C	0xF7FFFEE6  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x0370	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x0374	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x0376	0xF8DDE000  LDR	LR, [SP, #0]
0x037A	0xB001    ADD	SP, SP, #4
0x037C	0x4770    BX	LR
0x037E	0xBF00    NOP
0x0380	0x03004242  	RCC_APB2ENRbits+0
0x0384	0x001C4001  	AFIO_MAPR2+0
0x0388	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x013C	0xB083    SUB	SP, SP, #12
0x013E	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x0142	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x0146	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x0148	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x014A	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x014E	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x0150	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x0152	0x4A19    LDR	R2, [PC, #100]
0x0154	0x9202    STR	R2, [SP, #8]
0x0156	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x0158	0x4A18    LDR	R2, [PC, #96]
0x015A	0x9202    STR	R2, [SP, #8]
0x015C	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x015E	0x4A18    LDR	R2, [PC, #96]
0x0160	0x9202    STR	R2, [SP, #8]
0x0162	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x0164	0x4A17    LDR	R2, [PC, #92]
0x0166	0x9202    STR	R2, [SP, #8]
0x0168	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x016A	0x4A17    LDR	R2, [PC, #92]
0x016C	0x9202    STR	R2, [SP, #8]
0x016E	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x0170	0x4A16    LDR	R2, [PC, #88]
0x0172	0x9202    STR	R2, [SP, #8]
0x0174	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x0176	0x4A16    LDR	R2, [PC, #88]
0x0178	0x9202    STR	R2, [SP, #8]
0x017A	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x017C	0x2800    CMP	R0, #0
0x017E	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x0180	0x2801    CMP	R0, #1
0x0182	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x0184	0x2802    CMP	R0, #2
0x0186	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x0188	0x2803    CMP	R0, #3
0x018A	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x018C	0x2804    CMP	R0, #4
0x018E	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x0190	0x2805    CMP	R0, #5
0x0192	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x0194	0x2806    CMP	R0, #6
0x0196	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x0198	0x2201    MOVS	R2, #1
0x019A	0xB212    SXTH	R2, R2
0x019C	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x019E	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x01A2	0x9802    LDR	R0, [SP, #8]
0x01A4	0x460A    MOV	R2, R1
0x01A6	0xF8BD1004  LDRH	R1, [SP, #4]
0x01AA	0xF000FC2F  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x01AE	0xF8DDE000  LDR	LR, [SP, #0]
0x01B2	0xB003    ADD	SP, SP, #12
0x01B4	0x4770    BX	LR
0x01B6	0xBF00    NOP
0x01B8	0x08004001  	#1073809408
0x01BC	0x0C004001  	#1073810432
0x01C0	0x10004001  	#1073811456
0x01C4	0x14004001  	#1073812480
0x01C8	0x18004001  	#1073813504
0x01CC	0x1C004001  	#1073814528
0x01D0	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
_I2C1_Init_Advanced:
;__Lib_I2C_12.c, 308 :: 		
; module start address is: 4 (R1)
; I2C_ClockSpeed start address is: 0 (R0)
0x0E5C	0xB081    SUB	SP, SP, #4
0x0E5E	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; I2C_ClockSpeed end address is: 0 (R0)
; I2C_ClockSpeed start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_I2C_12.c, 309 :: 		
0x0E62	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x0E64	0x4601    MOV	R1, R0
; I2C_ClockSpeed end address is: 0 (R0)
0x0E66	0x4803    LDR	R0, [PC, #12]
0x0E68	0xF7FFFAA2  BL	_I2Cx_Init_Advanced+0
;__Lib_I2C_12.c, 310 :: 		
L_end_I2C1_Init_Advanced:
0x0E6C	0xF8DDE000  LDR	LR, [SP, #0]
0x0E70	0xB001    ADD	SP, SP, #4
0x0E72	0x4770    BX	LR
0x0E74	0x54004000  	I2C1_CR1+0
; end of _I2C1_Init_Advanced
_I2Cx_Init_Advanced:
;__Lib_I2C_12.c, 357 :: 		
; module start address is: 8 (R2)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x03B0	0xB088    SUB	SP, SP, #32
0x03B2	0xF8CDE000  STR	LR, [SP, #0]
0x03B6	0x460E    MOV	R6, R1
; module end address is: 8 (R2)
; I2C_ClockSpeed end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 24 (R6)
; module start address is: 8 (R2)
;__Lib_I2C_12.c, 359 :: 		
;__Lib_I2C_12.c, 366 :: 		
0x03B8	0x4B55    LDR	R3, [PC, #340]
0x03BA	0x4298    CMP	R0, R3
0x03BC	0xD10D    BNE	L_I2Cx_Init_Advanced61
;__Lib_I2C_12.c, 367 :: 		
0x03BE	0x2401    MOVS	R4, #1
0x03C0	0xB264    SXTB	R4, R4
0x03C2	0x4B54    LDR	R3, [PC, #336]
0x03C4	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 368 :: 		
0x03C6	0x4C54    LDR	R4, [PC, #336]
0x03C8	0x4B54    LDR	R3, [PC, #336]
0x03CA	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 369 :: 		
0x03CC	0x4C54    LDR	R4, [PC, #336]
0x03CE	0x4B55    LDR	R3, [PC, #340]
0x03D0	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 370 :: 		
0x03D2	0x4C55    LDR	R4, [PC, #340]
0x03D4	0x4B55    LDR	R3, [PC, #340]
0x03D6	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 371 :: 		
0x03D8	0xE00F    B	L_I2Cx_Init_Advanced62
L_I2Cx_Init_Advanced61:
;__Lib_I2C_12.c, 372 :: 		
0x03DA	0x4B55    LDR	R3, [PC, #340]
0x03DC	0x4298    CMP	R0, R3
0x03DE	0xD10C    BNE	L_I2Cx_Init_Advanced63
;__Lib_I2C_12.c, 373 :: 		
0x03E0	0x2401    MOVS	R4, #1
0x03E2	0xB264    SXTB	R4, R4
0x03E4	0x4B53    LDR	R3, [PC, #332]
0x03E6	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 374 :: 		
0x03E8	0x4C53    LDR	R4, [PC, #332]
0x03EA	0x4B4C    LDR	R3, [PC, #304]
0x03EC	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 375 :: 		
0x03EE	0x4C53    LDR	R4, [PC, #332]
0x03F0	0x4B4C    LDR	R3, [PC, #304]
0x03F2	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 376 :: 		
0x03F4	0x4C52    LDR	R4, [PC, #328]
0x03F6	0x4B4D    LDR	R3, [PC, #308]
0x03F8	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 377 :: 		
L_I2Cx_Init_Advanced63:
L_I2Cx_Init_Advanced62:
;__Lib_I2C_12.c, 378 :: 		
0x03FA	0x9601    STR	R6, [SP, #4]
; module end address is: 8 (R2)
0x03FC	0x9002    STR	R0, [SP, #8]
0x03FE	0x4610    MOV	R0, R2
0x0400	0xF7FFFF3C  BL	_GPIO_Alternate_Function_Enable+0
0x0404	0x9802    LDR	R0, [SP, #8]
0x0406	0x9E01    LDR	R6, [SP, #4]
;__Lib_I2C_12.c, 383 :: 		
0x0408	0x1D03    ADDS	R3, R0, #4
0x040A	0x681B    LDR	R3, [R3, #0]
;__Lib_I2C_12.c, 385 :: 		
0x040C	0xB29C    UXTH	R4, R3
0x040E	0xF06F033F  MVN	R3, #63
0x0412	0xEA040303  AND	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x0416	0xB29D    UXTH	R5, R3
;__Lib_I2C_12.c, 387 :: 		
0x0418	0xAB03    ADD	R3, SP, #12
0x041A	0x9001    STR	R0, [SP, #4]
0x041C	0x4618    MOV	R0, R3
0x041E	0xF7FFFED9  BL	_RCC_GetClocksFrequency+0
0x0422	0x9801    LDR	R0, [SP, #4]
;__Lib_I2C_12.c, 388 :: 		
; pclk1 start address is: 28 (R7)
0x0424	0x9F05    LDR	R7, [SP, #20]
;__Lib_I2C_12.c, 390 :: 		
0x0426	0x9C05    LDR	R4, [SP, #20]
0x0428	0x4B46    LDR	R3, [PC, #280]
0x042A	0xFBB4F3F3  UDIV	R3, R4, R3
; freqrange start address is: 4 (R1)
0x042E	0xB299    UXTH	R1, R3
;__Lib_I2C_12.c, 391 :: 		
0x0430	0xB29B    UXTH	R3, R3
0x0432	0xEA450403  ORR	R4, R5, R3, LSL #0
0x0436	0xB2A4    UXTH	R4, R4
; tmpreg end address is: 20 (R5)
;__Lib_I2C_12.c, 393 :: 		
0x0438	0x1D03    ADDS	R3, R0, #4
0x043A	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 397 :: 		
0x043C	0x2400    MOVS	R4, #0
0x043E	0x6803    LDR	R3, [R0, #0]
0x0440	0xF3640300  BFI	R3, R4, #0, #1
0x0444	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_12.c, 400 :: 		
; tmpreg start address is: 8 (R2)
0x0446	0x2200    MOVS	R2, #0
;__Lib_I2C_12.c, 403 :: 		
0x0448	0x4B3F    LDR	R3, [PC, #252]
0x044A	0x429E    CMP	R6, R3
0x044C	0xD812    BHI	L_I2Cx_Init_Advanced64
;__Lib_I2C_12.c, 406 :: 		
0x044E	0x0073    LSLS	R3, R6, #1
; I2C_ClockSpeed end address is: 24 (R6)
0x0450	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x0454	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 408 :: 		
0x0456	0x2C04    CMP	R4, #4
0x0458	0xD202    BCS	L__I2Cx_Init_Advanced70
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 411 :: 		
; result start address is: 12 (R3)
0x045A	0x2304    MOVS	R3, #4
; result end address is: 12 (R3)
0x045C	0x461C    MOV	R4, R3
;__Lib_I2C_12.c, 412 :: 		
0x045E	0xE7FF    B	L_I2Cx_Init_Advanced65
L__I2Cx_Init_Advanced70:
;__Lib_I2C_12.c, 408 :: 		
;__Lib_I2C_12.c, 412 :: 		
L_I2Cx_Init_Advanced65:
;__Lib_I2C_12.c, 414 :: 		
; result start address is: 16 (R4)
0x0460	0xEA420304  ORR	R3, R2, R4, LSL #0
; result end address is: 16 (R4)
0x0464	0xB29A    UXTH	R2, R3
;__Lib_I2C_12.c, 416 :: 		
0x0466	0xF2000420  ADDW	R4, R0, #32
0x046A	0x1C4B    ADDS	R3, R1, #1
0x046C	0xB29B    UXTH	R3, R3
; freqrange end address is: 4 (R1)
0x046E	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_12.c, 417 :: 		
0x0470	0xB291    UXTH	R1, R2
0x0472	0xE03F    B	L_I2Cx_Init_Advanced66
L_I2Cx_Init_Advanced64:
;__Lib_I2C_12.c, 422 :: 		
; freqrange start address is: 4 (R1)
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x0474	0x2303    MOVS	R3, #3
0x0476	0xFB06F403  MUL	R4, R6, R3
0x047A	0xFBB7F3F4  UDIV	R3, R7, R4
; result start address is: 32 (R8)
0x047E	0xFA1FF883  UXTH	R8, R3
;__Lib_I2C_12.c, 425 :: 		
0x0482	0x2319    MOVS	R3, #25
0x0484	0xFB06F503  MUL	R5, R6, R3
0x0488	0xFBB7F3F5  UDIV	R3, R7, R5
; result25 start address is: 36 (R9)
0x048C	0xFA1FF983  UXTH	R9, R3
;__Lib_I2C_12.c, 427 :: 		
0x0490	0xFB08F404  MUL	R4, R8, R4
; result end address is: 32 (R8)
;__Lib_I2C_12.c, 429 :: 		
0x0494	0xFB09F305  MUL	R3, R9, R5
; result25 end address is: 36 (R9)
;__Lib_I2C_12.c, 431 :: 		
0x0498	0x1B3C    SUB	R4, R7, R4
0x049A	0x1AFB    SUB	R3, R7, R3
0x049C	0x429C    CMP	R4, R3
0x049E	0xD205    BCS	L_I2Cx_Init_Advanced67
;__Lib_I2C_12.c, 432 :: 		
0x04A0	0x2303    MOVS	R3, #3
0x04A2	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x04A4	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x04A8	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 433 :: 		
; result end address is: 16 (R4)
0x04AA	0xE006    B	L_I2Cx_Init_Advanced68
L_I2Cx_Init_Advanced67:
;__Lib_I2C_12.c, 435 :: 		
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x04AC	0x2319    MOVS	R3, #25
0x04AE	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x04B0	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x04B4	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 436 :: 		
0x04B6	0xF4444480  ORR	R4, R4, #16384
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 437 :: 		
L_I2Cx_Init_Advanced68:
;__Lib_I2C_12.c, 440 :: 		
; result start address is: 16 (R4)
0x04BA	0xF64073FF  MOVW	R3, #4095
0x04BE	0xEA040303  AND	R3, R4, R3, LSL #0
0x04C2	0xB913    CBNZ	R3, L__I2Cx_Init_Advanced71
;__Lib_I2C_12.c, 443 :: 		
0x04C4	0xF0440401  ORR	R4, R4, #1
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 444 :: 		
0x04C8	0xE7FF    B	L_I2Cx_Init_Advanced69
L__I2Cx_Init_Advanced71:
;__Lib_I2C_12.c, 440 :: 		
;__Lib_I2C_12.c, 444 :: 		
L_I2Cx_Init_Advanced69:
;__Lib_I2C_12.c, 446 :: 		
; result start address is: 16 (R4)
0x04CA	0xF4444300  ORR	R3, R4, #32768
; result end address is: 16 (R4)
0x04CE	0xB29B    UXTH	R3, R3
0x04D0	0x431A    ORRS	R2, R3
0x04D2	0xB292    UXTH	R2, R2
;__Lib_I2C_12.c, 448 :: 		
0x04D4	0xF2000520  ADDW	R5, R0, #32
0x04D8	0xF240132C  MOVW	R3, #300
0x04DC	0xFB01F403  MUL	R4, R1, R3
0x04E0	0xB2A4    UXTH	R4, R4
; freqrange end address is: 4 (R1)
0x04E2	0xF24033E8  MOVW	R3, #1000
0x04E6	0xFBB4F3F3  UDIV	R3, R4, R3
0x04EA	0xB29B    UXTH	R3, R3
0x04EC	0x1C5B    ADDS	R3, R3, #1
0x04EE	0xB29B    UXTH	R3, R3
0x04F0	0x602B    STR	R3, [R5, #0]
; tmpreg end address is: 8 (R2)
0x04F2	0xB291    UXTH	R1, R2
;__Lib_I2C_12.c, 449 :: 		
L_I2Cx_Init_Advanced66:
;__Lib_I2C_12.c, 451 :: 		
; tmpreg start address is: 4 (R1)
0x04F4	0xF200031C  ADDW	R3, R0, #28
0x04F8	0x6019    STR	R1, [R3, #0]
; tmpreg end address is: 4 (R1)
;__Lib_I2C_12.c, 453 :: 		
0x04FA	0x2300    MOVS	R3, #0
0x04FC	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_12.c, 454 :: 		
0x04FE	0x2401    MOVS	R4, #1
0x0500	0x6803    LDR	R3, [R0, #0]
0x0502	0xF3640300  BFI	R3, R4, #0, #1
0x0506	0x6003    STR	R3, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_12.c, 455 :: 		
L_end_I2Cx_Init_Advanced:
0x0508	0xF8DDE000  LDR	LR, [SP, #0]
0x050C	0xB008    ADD	SP, SP, #32
0x050E	0x4770    BX	LR
0x0510	0x54004000  	I2C1_CR1+0
0x0514	0x03D44242  	RCC_APB1ENR+0
0x0518	0xFFFFFFFF  	_I2C1_Start+0
0x051C	0x00102000  	_I2C_Start_Ptr+0
0x0520	0xFFFFFFFF  	_I2C1_Read+0
0x0524	0x00142000  	_I2C_Read_Ptr+0
0x0528	0xFFFFFFFF  	_I2C1_Write+0
0x052C	0x00182000  	_I2C_Write_Ptr+0
0x0530	0x58004000  	I2C2_CR1+0
0x0534	0x03D84242  	RCC_APB1ENR+0
0x0538	0xFFFFFFFF  	_I2C2_Start+0
0x053C	0xFFFFFFFF  	_I2C2_Read+0
0x0540	0xFFFFFFFF  	_I2C2_Write+0
0x0544	0x4240000F  	#1000000
0x0548	0x86A00001  	#100000
; end of _I2Cx_Init_Advanced
_SPI1_Init_Advanced:
;__Lib_SPI_123.c, 82 :: 		
; module start address is: 8 (R2)
0x0E78	0xB083    SUB	SP, SP, #12
0x0E7A	0xF8CDE000  STR	LR, [SP, #0]
0x0E7E	0xF88D0004  STRB	R0, [SP, #4]
0x0E82	0x9102    STR	R1, [SP, #8]
; module end address is: 8 (R2)
; module start address is: 8 (R2)
;__Lib_SPI_123.c, 83 :: 		
0x0E84	0x4C0B    LDR	R4, [PC, #44]
0x0E86	0x4B0C    LDR	R3, [PC, #48]
0x0E88	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 84 :: 		
0x0E8A	0x4C0C    LDR	R4, [PC, #48]
0x0E8C	0x4B0C    LDR	R3, [PC, #48]
0x0E8E	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 86 :: 		
0x0E90	0x2401    MOVS	R4, #1
0x0E92	0xB264    SXTB	R4, R4
0x0E94	0x4B0B    LDR	R3, [PC, #44]
0x0E96	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 87 :: 		
0x0E98	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x0E9A	0xF7FFF9EF  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_SPI_123.c, 89 :: 		
0x0E9E	0x9A02    LDR	R2, [SP, #8]
0x0EA0	0xF89D1004  LDRB	R1, [SP, #4]
0x0EA4	0x4808    LDR	R0, [PC, #32]
0x0EA6	0xF7FFFC01  BL	__Lib_SPI_123_SPIx_Init_Advanced+0
;__Lib_SPI_123.c, 90 :: 		
L_end_SPI1_Init_Advanced:
0x0EAA	0xF8DDE000  LDR	LR, [SP, #0]
0x0EAE	0xB003    ADD	SP, SP, #12
0x0EB0	0x4770    BX	LR
0x0EB2	0xBF00    NOP
0x0EB4	0xFFFFFFFF  	_SPI1_Read+0
0x0EB8	0x00282000  	_SPI_Rd_Ptr+0
0x0EBC	0xFFFFFFFF  	_SPI1_Write+0
0x0EC0	0x002C2000  	_SPI_Wr_Ptr+0
0x0EC4	0x03304242  	RCC_APB2ENR+0
0x0EC8	0x30004001  	SPI1_CR1+0
; end of _SPI1_Init_Advanced
__Lib_SPI_123_SPIx_Init_Advanced:
;__Lib_SPI_123.c, 53 :: 		
; config start address is: 8 (R2)
; clock_divider start address is: 4 (R1)
; base start address is: 0 (R0)
0x06AC	0xB081    SUB	SP, SP, #4
; config end address is: 8 (R2)
; clock_divider end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; clock_divider start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_SPI_123.c, 56 :: 		
0x06AE	0x2300    MOVS	R3, #0
0x06B0	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 58 :: 		
0x06B2	0x00CB    LSLS	R3, R1, #3
0x06B4	0xB29B    UXTH	R3, R3
; clock_divider end address is: 4 (R1)
0x06B6	0xEA420303  ORR	R3, R2, R3, LSL #0
;__Lib_SPI_123.c, 60 :: 		
0x06BA	0x6804    LDR	R4, [R0, #0]
0x06BC	0xB29B    UXTH	R3, R3
0x06BE	0xEA440303  ORR	R3, R4, R3, LSL #0
0x06C2	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 61 :: 		
0x06C4	0x1D05    ADDS	R5, R0, #4
0x06C6	0x1413    ASRS	R3, R2, #16
; config end address is: 8 (R2)
0x06C8	0x461C    MOV	R4, R3
0x06CA	0x682B    LDR	R3, [R5, #0]
0x06CC	0xF3640382  BFI	R3, R4, #2, #1
0x06D0	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 63 :: 		
0x06D2	0xF200051C  ADDW	R5, R0, #28
0x06D6	0x2400    MOVS	R4, #0
0x06D8	0x682B    LDR	R3, [R5, #0]
0x06DA	0xF36423CB  BFI	R3, R4, #11, #1
0x06DE	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 64 :: 		
0x06E0	0x2401    MOVS	R4, #1
0x06E2	0x6803    LDR	R3, [R0, #0]
0x06E4	0xF3641386  BFI	R3, R4, #6, #1
0x06E8	0x6003    STR	R3, [R0, #0]
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 65 :: 		
L_end_SPIx_Init_Advanced:
0x06EA	0xB001    ADD	SP, SP, #4
0x06EC	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Init_Advanced
_ADC_Set_Input_Channel:
;__Lib_ADC_12_32F10x_10ch.c, 35 :: 		
; input_mask start address is: 0 (R0)
0x0D08	0xB081    SUB	SP, SP, #4
0x0D0A	0xF8CDE000  STR	LR, [SP, #0]
0x0D0E	0xFA1FF980  UXTH	R9, R0
; input_mask end address is: 0 (R0)
; input_mask start address is: 36 (R9)
;__Lib_ADC_12_32F10x_10ch.c, 36 :: 		
0x0D12	0xF3C90100  UBFX	R1, R9, #0, #1
0x0D16	0xB121    CBZ	R1, L_ADC_Set_Input_Channel0
;__Lib_ADC_12_32F10x_10ch.c, 37 :: 		
0x0D18	0xF2400101  MOVW	R1, #1
0x0D1C	0x4827    LDR	R0, [PC, #156]
0x0D1E	0xF7FFFCE7  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel0:
;__Lib_ADC_12_32F10x_10ch.c, 38 :: 		
0x0D22	0xF3C90140  UBFX	R1, R9, #1, #1
0x0D26	0xB121    CBZ	R1, L_ADC_Set_Input_Channel1
;__Lib_ADC_12_32F10x_10ch.c, 39 :: 		
0x0D28	0xF2400102  MOVW	R1, #2
0x0D2C	0x4823    LDR	R0, [PC, #140]
0x0D2E	0xF7FFFCDF  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel1:
;__Lib_ADC_12_32F10x_10ch.c, 40 :: 		
0x0D32	0xF3C90180  UBFX	R1, R9, #2, #1
0x0D36	0xB121    CBZ	R1, L_ADC_Set_Input_Channel2
;__Lib_ADC_12_32F10x_10ch.c, 41 :: 		
0x0D38	0xF2400104  MOVW	R1, #4
0x0D3C	0x481F    LDR	R0, [PC, #124]
0x0D3E	0xF7FFFCD7  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel2:
;__Lib_ADC_12_32F10x_10ch.c, 42 :: 		
0x0D42	0xF3C901C0  UBFX	R1, R9, #3, #1
0x0D46	0xB121    CBZ	R1, L_ADC_Set_Input_Channel3
;__Lib_ADC_12_32F10x_10ch.c, 43 :: 		
0x0D48	0xF2400108  MOVW	R1, #8
0x0D4C	0x481B    LDR	R0, [PC, #108]
0x0D4E	0xF7FFFCCF  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel3:
;__Lib_ADC_12_32F10x_10ch.c, 44 :: 		
0x0D52	0xF3C91100  UBFX	R1, R9, #4, #1
0x0D56	0xB121    CBZ	R1, L_ADC_Set_Input_Channel4
;__Lib_ADC_12_32F10x_10ch.c, 45 :: 		
0x0D58	0xF2400110  MOVW	R1, #16
0x0D5C	0x4817    LDR	R0, [PC, #92]
0x0D5E	0xF7FFFCC7  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel4:
;__Lib_ADC_12_32F10x_10ch.c, 46 :: 		
0x0D62	0xF3C91140  UBFX	R1, R9, #5, #1
0x0D66	0xB121    CBZ	R1, L_ADC_Set_Input_Channel5
;__Lib_ADC_12_32F10x_10ch.c, 47 :: 		
0x0D68	0xF2400120  MOVW	R1, #32
0x0D6C	0x4813    LDR	R0, [PC, #76]
0x0D6E	0xF7FFFCBF  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel5:
;__Lib_ADC_12_32F10x_10ch.c, 48 :: 		
0x0D72	0xF3C91180  UBFX	R1, R9, #6, #1
0x0D76	0xB121    CBZ	R1, L_ADC_Set_Input_Channel6
;__Lib_ADC_12_32F10x_10ch.c, 49 :: 		
0x0D78	0xF2400140  MOVW	R1, #64
0x0D7C	0x480F    LDR	R0, [PC, #60]
0x0D7E	0xF7FFFCB7  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel6:
;__Lib_ADC_12_32F10x_10ch.c, 50 :: 		
0x0D82	0xF3C911C0  UBFX	R1, R9, #7, #1
0x0D86	0xB121    CBZ	R1, L_ADC_Set_Input_Channel7
;__Lib_ADC_12_32F10x_10ch.c, 51 :: 		
0x0D88	0xF2400180  MOVW	R1, #128
0x0D8C	0x480B    LDR	R0, [PC, #44]
0x0D8E	0xF7FFFCAF  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel7:
;__Lib_ADC_12_32F10x_10ch.c, 52 :: 		
0x0D92	0xF3C92100  UBFX	R1, R9, #8, #1
0x0D96	0xB121    CBZ	R1, L_ADC_Set_Input_Channel8
;__Lib_ADC_12_32F10x_10ch.c, 53 :: 		
0x0D98	0xF2400101  MOVW	R1, #1
0x0D9C	0x4808    LDR	R0, [PC, #32]
0x0D9E	0xF7FFFCA7  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel8:
;__Lib_ADC_12_32F10x_10ch.c, 54 :: 		
0x0DA2	0xF3C92140  UBFX	R1, R9, #9, #1
; input_mask end address is: 36 (R9)
0x0DA6	0xB121    CBZ	R1, L_ADC_Set_Input_Channel9
;__Lib_ADC_12_32F10x_10ch.c, 55 :: 		
0x0DA8	0xF2400102  MOVW	R1, #2
0x0DAC	0x4804    LDR	R0, [PC, #16]
0x0DAE	0xF7FFFC9F  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel9:
;__Lib_ADC_12_32F10x_10ch.c, 56 :: 		
L_end_ADC_Set_Input_Channel:
0x0DB2	0xF8DDE000  LDR	LR, [SP, #0]
0x0DB6	0xB001    ADD	SP, SP, #4
0x0DB8	0x4770    BX	LR
0x0DBA	0xBF00    NOP
0x0DBC	0x08004001  	GPIOA_BASE+0
0x0DC0	0x0C004001  	GPIOB_BASE+0
; end of _ADC_Set_Input_Channel
_GPIO_Analog_Input:
;__Lib_GPIO_32F10x.c, 373 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x06F0	0xB081    SUB	SP, SP, #4
0x06F2	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 374 :: 		
0x06F6	0xF04F0201  MOV	R2, #1
0x06FA	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x06FC	0xF000F986  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 375 :: 		
L_end_GPIO_Analog_Input:
0x0700	0xF8DDE000  LDR	LR, [SP, #0]
0x0704	0xB001    ADD	SP, SP, #4
0x0706	0x4770    BX	LR
; end of _GPIO_Analog_Input
_ADC1_Init:
;__Lib_ADC_12_32F10x_10ch.c, 128 :: 		
0x09D8	0xB081    SUB	SP, SP, #4
0x09DA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_12_32F10x_10ch.c, 129 :: 		
0x09DE	0x4907    LDR	R1, [PC, #28]
0x09E0	0x4807    LDR	R0, [PC, #28]
0x09E2	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_12_32F10x_10ch.c, 131 :: 		
0x09E4	0x2101    MOVS	R1, #1
0x09E6	0xB249    SXTB	R1, R1
0x09E8	0x4806    LDR	R0, [PC, #24]
0x09EA	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_12_32F10x_10ch.c, 133 :: 		
0x09EC	0x4806    LDR	R0, [PC, #24]
0x09EE	0xF7FFFDC9  BL	__Lib_ADC_12_32F10x_10ch_ADCx_Init+0
;__Lib_ADC_12_32F10x_10ch.c, 166 :: 		
L_end_ADC1_Init:
0x09F2	0xF8DDE000  LDR	LR, [SP, #0]
0x09F6	0xB001    ADD	SP, SP, #4
0x09F8	0x4770    BX	LR
0x09FA	0xBF00    NOP
0x09FC	0xFFFFFFFF  	_ADC1_Get_Sample+0
0x0A00	0x00082000  	_ADC_Get_Sample_Ptr+0
0x0A04	0x03244242  	RCC_APB2ENRbits+0
0x0A08	0x24004001  	ADC1_SR+0
; end of _ADC1_Init
__Lib_ADC_12_32F10x_10ch_ADCx_Init:
;__Lib_ADC_12_32F10x_10ch.c, 58 :: 		
; base start address is: 0 (R0)
0x0584	0xB081    SUB	SP, SP, #4
; base end address is: 0 (R0)
; base start address is: 0 (R0)
;__Lib_ADC_12_32F10x_10ch.c, 62 :: 		
0x0586	0x1D03    ADDS	R3, R0, #4
0x0588	0x681A    LDR	R2, [R3, #0]
0x058A	0x4946    LDR	R1, [PC, #280]
0x058C	0xEA020101  AND	R1, R2, R1, LSL #0
0x0590	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_10ch.c, 64 :: 		
0x0592	0xF2000308  ADDW	R3, R0, #8
0x0596	0x681A    LDR	R2, [R3, #0]
0x0598	0x4943    LDR	R1, [PC, #268]
0x059A	0xEA020101  AND	R1, R2, R1, LSL #0
0x059E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_10ch.c, 66 :: 		
0x05A0	0x1D03    ADDS	R3, R0, #4
0x05A2	0x2200    MOVS	R2, #0
0x05A4	0x6819    LDR	R1, [R3, #0]
0x05A6	0xF3624110  BFI	R1, R2, #16, #1
0x05AA	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_10ch.c, 67 :: 		
0x05AC	0x1D03    ADDS	R3, R0, #4
0x05AE	0x2200    MOVS	R2, #0
0x05B0	0x6819    LDR	R1, [R3, #0]
0x05B2	0xF3624151  BFI	R1, R2, #17, #1
0x05B6	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_10ch.c, 68 :: 		
0x05B8	0x1D03    ADDS	R3, R0, #4
0x05BA	0x2200    MOVS	R2, #0
0x05BC	0x6819    LDR	R1, [R3, #0]
0x05BE	0xF3624192  BFI	R1, R2, #18, #1
0x05C2	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_10ch.c, 69 :: 		
0x05C4	0x1D03    ADDS	R3, R0, #4
0x05C6	0x2200    MOVS	R2, #0
0x05C8	0x6819    LDR	R1, [R3, #0]
0x05CA	0xF36241D3  BFI	R1, R2, #19, #1
0x05CE	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_10ch.c, 71 :: 		
0x05D0	0x1D03    ADDS	R3, R0, #4
0x05D2	0x2200    MOVS	R2, #0
0x05D4	0x6819    LDR	R1, [R3, #0]
0x05D6	0xF3622108  BFI	R1, R2, #8, #1
0x05DA	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_10ch.c, 74 :: 		
0x05DC	0xF2000308  ADDW	R3, R0, #8
0x05E0	0x2200    MOVS	R2, #0
0x05E2	0x6819    LDR	R1, [R3, #0]
0x05E4	0xF3620141  BFI	R1, R2, #1, #1
0x05E8	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_10ch.c, 76 :: 		
0x05EA	0xF2000308  ADDW	R3, R0, #8
0x05EE	0x2200    MOVS	R2, #0
0x05F0	0x6819    LDR	R1, [R3, #0]
0x05F2	0xF36221CB  BFI	R1, R2, #11, #1
0x05F6	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_10ch.c, 78 :: 		
0x05F8	0xF2000308  ADDW	R3, R0, #8
0x05FC	0x2201    MOVS	R2, #1
0x05FE	0x6819    LDR	R1, [R3, #0]
0x0600	0xF3624151  BFI	R1, R2, #17, #1
0x0604	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_10ch.c, 79 :: 		
0x0606	0xF2000308  ADDW	R3, R0, #8
0x060A	0x2201    MOVS	R2, #1
0x060C	0x6819    LDR	R1, [R3, #0]
0x060E	0xF3624192  BFI	R1, R2, #18, #1
0x0612	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_10ch.c, 80 :: 		
0x0614	0xF2000308  ADDW	R3, R0, #8
0x0618	0x2201    MOVS	R2, #1
0x061A	0x6819    LDR	R1, [R3, #0]
0x061C	0xF36241D3  BFI	R1, R2, #19, #1
0x0620	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_10ch.c, 83 :: 		
0x0622	0xF200032C  ADDW	R3, R0, #44
0x0626	0x2200    MOVS	R2, #0
0x0628	0x6819    LDR	R1, [R3, #0]
0x062A	0xF3625114  BFI	R1, R2, #20, #1
0x062E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_10ch.c, 84 :: 		
0x0630	0xF200032C  ADDW	R3, R0, #44
0x0634	0x2200    MOVS	R2, #0
0x0636	0x6819    LDR	R1, [R3, #0]
0x0638	0xF3625155  BFI	R1, R2, #21, #1
0x063C	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_10ch.c, 85 :: 		
0x063E	0xF200032C  ADDW	R3, R0, #44
0x0642	0x2200    MOVS	R2, #0
0x0644	0x6819    LDR	R1, [R3, #0]
0x0646	0xF3625196  BFI	R1, R2, #22, #1
0x064A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_10ch.c, 86 :: 		
0x064C	0xF200032C  ADDW	R3, R0, #44
0x0650	0x2200    MOVS	R2, #0
0x0652	0x6819    LDR	R1, [R3, #0]
0x0654	0xF36251D7  BFI	R1, R2, #23, #1
0x0658	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_10ch.c, 92 :: 		
0x065A	0xF2000308  ADDW	R3, R0, #8
0x065E	0x2201    MOVS	R2, #1
0x0660	0x6819    LDR	R1, [R3, #0]
0x0662	0xF3620100  BFI	R1, R2, #0, #1
0x0666	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_10ch.c, 95 :: 		
0x0668	0xF2000308  ADDW	R3, R0, #8
0x066C	0x2201    MOVS	R2, #1
0x066E	0x6819    LDR	R1, [R3, #0]
0x0670	0xF36201C3  BFI	R1, R2, #3, #1
0x0674	0x6019    STR	R1, [R3, #0]
; base end address is: 0 (R0)
;__Lib_ADC_12_32F10x_10ch.c, 96 :: 		
L___Lib_ADC_12_32F10x_10ch_ADCx_Init10:
; base start address is: 0 (R0)
0x0676	0xF2000108  ADDW	R1, R0, #8
0x067A	0x680A    LDR	R2, [R1, #0]
0x067C	0xF3C201C0  UBFX	R1, R2, #3, #1
0x0680	0xB101    CBZ	R1, L___Lib_ADC_12_32F10x_10ch_ADCx_Init11
0x0682	0xE7F8    B	L___Lib_ADC_12_32F10x_10ch_ADCx_Init10
L___Lib_ADC_12_32F10x_10ch_ADCx_Init11:
;__Lib_ADC_12_32F10x_10ch.c, 99 :: 		
0x0684	0xF2000308  ADDW	R3, R0, #8
0x0688	0x2201    MOVS	R2, #1
0x068A	0x6819    LDR	R1, [R3, #0]
0x068C	0xF3620182  BFI	R1, R2, #2, #1
0x0690	0x6019    STR	R1, [R3, #0]
; base end address is: 0 (R0)
;__Lib_ADC_12_32F10x_10ch.c, 100 :: 		
L___Lib_ADC_12_32F10x_10ch_ADCx_Init12:
; base start address is: 0 (R0)
0x0692	0xF2000108  ADDW	R1, R0, #8
0x0696	0x680A    LDR	R2, [R1, #0]
0x0698	0xF3C20180  UBFX	R1, R2, #2, #1
0x069C	0xB101    CBZ	R1, L___Lib_ADC_12_32F10x_10ch_ADCx_Init13
; base end address is: 0 (R0)
0x069E	0xE7F8    B	L___Lib_ADC_12_32F10x_10ch_ADCx_Init12
L___Lib_ADC_12_32F10x_10ch_ADCx_Init13:
;__Lib_ADC_12_32F10x_10ch.c, 102 :: 		
L_end_ADCx_Init:
0x06A0	0xB001    ADD	SP, SP, #4
0x06A2	0x4770    BX	LR
0x06A4	0xFEFFFFF0  	#-983297
0x06A8	0xF7FDFFF1  	#-919555
; end of __Lib_ADC_12_32F10x_10ch_ADCx_Init
_SPI2_Init_Advanced:
;__Lib_SPI_123.c, 107 :: 		
; module start address is: 8 (R2)
0x0C00	0xB083    SUB	SP, SP, #12
0x0C02	0xF8CDE000  STR	LR, [SP, #0]
0x0C06	0xF88D0004  STRB	R0, [SP, #4]
0x0C0A	0x9102    STR	R1, [SP, #8]
; module end address is: 8 (R2)
; module start address is: 8 (R2)
;__Lib_SPI_123.c, 108 :: 		
0x0C0C	0x4C0B    LDR	R4, [PC, #44]
0x0C0E	0x4B0C    LDR	R3, [PC, #48]
0x0C10	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 109 :: 		
0x0C12	0x4C0C    LDR	R4, [PC, #48]
0x0C14	0x4B0C    LDR	R3, [PC, #48]
0x0C16	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 111 :: 		
0x0C18	0x2401    MOVS	R4, #1
0x0C1A	0xB264    SXTB	R4, R4
0x0C1C	0x4B0B    LDR	R3, [PC, #44]
0x0C1E	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 112 :: 		
0x0C20	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x0C22	0xF7FFFB2B  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_SPI_123.c, 114 :: 		
0x0C26	0x9A02    LDR	R2, [SP, #8]
0x0C28	0xF89D1004  LDRB	R1, [SP, #4]
0x0C2C	0x4808    LDR	R0, [PC, #32]
0x0C2E	0xF7FFFD3D  BL	__Lib_SPI_123_SPIx_Init_Advanced+0
;__Lib_SPI_123.c, 115 :: 		
L_end_SPI2_Init_Advanced:
0x0C32	0xF8DDE000  LDR	LR, [SP, #0]
0x0C36	0xB003    ADD	SP, SP, #12
0x0C38	0x4770    BX	LR
0x0C3A	0xBF00    NOP
0x0C3C	0x05690000  	_SPI2_Read+0
0x0C40	0x00282000  	_SPI_Rd_Ptr+0
0x0C44	0x054D0000  	_SPI2_Write+0
0x0C48	0x002C2000  	_SPI_Wr_Ptr+0
0x0C4C	0x03B84242  	RCC_APB1ENR+0
0x0C50	0x38004000  	SPI2_CR1+0
; end of _SPI2_Init_Advanced
_RFM69_Config:
;rfm69_driver.c, 51 :: 		void RFM69_Config(void)
0x0FD0	0xB082    SUB	SP, SP, #8
0x0FD2	0xF8CDE000  STR	LR, [SP, #0]
;rfm69_driver.c, 53 :: 		char i=0;
0x0FD6	0x2000    MOVS	R0, #0
0x0FD8	0xF88D0004  STRB	R0, [SP, #4]
;rfm69_driver.c, 54 :: 		for(i=0;i<3;i++)
0x0FDC	0x2000    MOVS	R0, #0
0x0FDE	0xF88D0004  STRB	R0, [SP, #4]
L_RFM69_Config1:
0x0FE2	0xF89D0004  LDRB	R0, [SP, #4]
0x0FE6	0x2803    CMP	R0, #3
0x0FE8	0xD216    BCS	L_RFM69_Config2
;rfm69_driver.c, 56 :: 		SPIWriteByte(RF69FreqTbl[FreqSel][i],2);
0x0FEA	0x2002    MOVS	R0, #2
0x0FEC	0xB200    SXTH	R0, R0
0x0FEE	0xB401    PUSH	(R0)
0x0FF0	0x481B    LDR	R0, [PC, #108]
0x0FF2	0x7801    LDRB	R1, [R0, #0]
0x0FF4	0x2003    MOVS	R0, #3
0x0FF6	0x4341    MULS	R1, R0, R1
0x0FF8	0x481A    LDR	R0, [PC, #104]
0x0FFA	0x1841    ADDS	R1, R0, R1
0x0FFC	0xF89D0008  LDRB	R0, [SP, #8]
0x1000	0x1808    ADDS	R0, R1, R0
0x1002	0x7800    LDRB	R0, [R0, #0]
0x1004	0xB401    PUSH	(R0)
0x1006	0xF7FFFE51  BL	_SPIWriteByte+0
0x100A	0xB002    ADD	SP, SP, #8
;rfm69_driver.c, 54 :: 		for(i=0;i<3;i++)
0x100C	0xF89D0004  LDRB	R0, [SP, #4]
0x1010	0x1C40    ADDS	R0, R0, #1
0x1012	0xF88D0004  STRB	R0, [SP, #4]
;rfm69_driver.c, 57 :: 		}
0x1016	0xE7E4    B	L_RFM69_Config1
L_RFM69_Config2:
;rfm69_driver.c, 58 :: 		i=0;
0x1018	0x2000    MOVS	R0, #0
0x101A	0xF88D0004  STRB	R0, [SP, #4]
;rfm69_driver.c, 59 :: 		for(i=0;i<21;i++)
0x101E	0x2000    MOVS	R0, #0
0x1020	0xF88D0004  STRB	R0, [SP, #4]
L_RFM69_Config4:
0x1024	0xF89D0004  LDRB	R0, [SP, #4]
0x1028	0x2815    CMP	R0, #21
0x102A	0xD211    BCS	L_RFM69_Config5
;rfm69_driver.c, 61 :: 		SPIWriteByte(RF69ConfigTbl[i],2);
0x102C	0x2002    MOVS	R0, #2
0x102E	0xB200    SXTH	R0, R0
0x1030	0xB401    PUSH	(R0)
0x1032	0xF89D1008  LDRB	R1, [SP, #8]
0x1036	0x480C    LDR	R0, [PC, #48]
0x1038	0x1840    ADDS	R0, R0, R1
0x103A	0x7800    LDRB	R0, [R0, #0]
0x103C	0xB401    PUSH	(R0)
0x103E	0xF7FFFE35  BL	_SPIWriteByte+0
0x1042	0xB002    ADD	SP, SP, #8
;rfm69_driver.c, 59 :: 		for(i=0;i<21;i++)
0x1044	0xF89D0004  LDRB	R0, [SP, #4]
0x1048	0x1C40    ADDS	R0, R0, #1
0x104A	0xF88D0004  STRB	R0, [SP, #4]
;rfm69_driver.c, 62 :: 		}
0x104E	0xE7E9    B	L_RFM69_Config4
L_RFM69_Config5:
;rfm69_driver.c, 63 :: 		i=0;
0x1050	0x2000    MOVS	R0, #0
0x1052	0xF88D0004  STRB	R0, [SP, #4]
;rfm69_driver.c, 75 :: 		}
L_end_RFM69_Config:
0x1056	0xF8DDE000  LDR	LR, [SP, #0]
0x105A	0xB002    ADD	SP, SP, #8
0x105C	0x4770    BX	LR
0x105E	0xBF00    NOP
0x1060	0x00002000  	_FreqSel+0
0x1064	0x15610000  	_RF69FreqTbl+0
0x1068	0x153C0000  	_RF69ConfigTbl+0
; end of _RFM69_Config
_SPIWriteByte:
;rfm69_driver.c, 28 :: 		void SPIWriteByte(unsigned int WrPara, int SPIPort)
0x0CAC	0xB082    SUB	SP, SP, #8
0x0CAE	0xF8CDE000  STR	LR, [SP, #0]
;rfm69_driver.c, 31 :: 		WrPara |= 0x8000;                                          // Agrego el bit en 1 en el byte alto para escribir via SPI
0x0CB2	0xF8BD0008  LDRH	R0, [SP, #8]
0x0CB6	0xF4404100  ORR	R1, R0, #32768
0x0CBA	0xB289    UXTH	R1, R1
0x0CBC	0xF8AD1008  STRH	R1, [SP, #8]
;rfm69_driver.c, 32 :: 		wAddr = WrPara >> 8 & 0xff;                                // Extraigo la DirecciÛn de escritura de 1 Byte
0x0CC0	0x0A08    LSRS	R0, R1, #8
0x0CC2	0xB280    UXTH	R0, R0
0x0CC4	0xF00000FF  AND	R0, R0, #255
0x0CC8	0xF8AD0004  STRH	R0, [SP, #4]
;rfm69_driver.c, 33 :: 		wData = WrPara & 0xff;                                     // Extraigo el Valor que escribirÈ
0x0CCC	0xF00100FF  AND	R0, R1, #255
0x0CD0	0xF8AD0006  STRH	R0, [SP, #6]
;rfm69_driver.c, 34 :: 		if( SPIPort == 2)                                                        // Si esta definido el SPI2 por el configuro el radio
0x0CD4	0xF9BD000C  LDRSH	R0, [SP, #12]
0x0CD8	0x2802    CMP	R0, #2
0x0CDA	0xD10F    BNE	L_SPIWriteByte0
;rfm69_driver.c, 36 :: 		CS_Radio_Select_bit = 0;                  		// Selecciono el periferico para usarlo
0x0CDC	0x2100    MOVS	R1, #0
0x0CDE	0xB249    SXTB	R1, R1
0x0CE0	0x4808    LDR	R0, [PC, #32]
0x0CE2	0x6001    STR	R1, [R0, #0]
;rfm69_driver.c, 37 :: 		SPI2_Write(wAddr);                        		// Escibo la direcciÛn donde quiero afectar el registro
0x0CE4	0xF8BD0004  LDRH	R0, [SP, #4]
0x0CE8	0xF7FFFC30  BL	_SPI2_Write+0
;rfm69_driver.c, 38 :: 		SPI2_Write(wData);                        		// Escribo el dato en la direccion que seleccione
0x0CEC	0xF8BD0006  LDRH	R0, [SP, #6]
0x0CF0	0xF7FFFC2C  BL	_SPI2_Write+0
;rfm69_driver.c, 39 :: 		CS_Radio_Select_bit = 1;                  		// Deselecciono el periferico
0x0CF4	0x2101    MOVS	R1, #1
0x0CF6	0xB249    SXTB	R1, R1
0x0CF8	0x4802    LDR	R0, [PC, #8]
0x0CFA	0x6001    STR	R1, [R0, #0]
;rfm69_driver.c, 41 :: 		}
L_SPIWriteByte0:
;rfm69_driver.c, 43 :: 		}
L_end_SPIWriteByte:
0x0CFC	0xF8DDE000  LDR	LR, [SP, #0]
0x0D00	0xB002    ADD	SP, SP, #8
0x0D02	0x4770    BX	LR
0x0D04	0x81B04221  	GPIOB_ODR+0
; end of _SPIWriteByte
_SPI2_Write:
;__Lib_SPI_123.c, 103 :: 		
; data_out start address is: 0 (R0)
0x054C	0xB081    SUB	SP, SP, #4
0x054E	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 104 :: 		
0x0552	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x0554	0x4803    LDR	R0, [PC, #12]
0x0556	0xF7FFFF19  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 105 :: 		
L_end_SPI2_Write:
0x055A	0xF8DDE000  LDR	LR, [SP, #0]
0x055E	0xB001    ADD	SP, SP, #4
0x0560	0x4770    BX	LR
0x0562	0xBF00    NOP
0x0564	0x38004000  	SPI2_CR1+0
; end of _SPI2_Write
__Lib_SPI_123_SPIx_Read:
;__Lib_SPI_123.c, 67 :: 		
; data_out start address is: 4 (R1)
; base start address is: 0 (R0)
0x038C	0xB081    SUB	SP, SP, #4
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; data_out start address is: 4 (R1)
;__Lib_SPI_123.c, 68 :: 		
0x038E	0xF200020C  ADDW	R2, R0, #12
0x0392	0x6011    STR	R1, [R2, #0]
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 69 :: 		
L___Lib_SPI_123_SPIx_Read0:
; base start address is: 0 (R0)
0x0394	0xF2000208  ADDW	R2, R0, #8
0x0398	0x6813    LDR	R3, [R2, #0]
0x039A	0xF3C30200  UBFX	R2, R3, #0, #1
0x039E	0xB902    CBNZ	R2, L___Lib_SPI_123_SPIx_Read1
;__Lib_SPI_123.c, 70 :: 		
0x03A0	0xE7F8    B	L___Lib_SPI_123_SPIx_Read0
L___Lib_SPI_123_SPIx_Read1:
;__Lib_SPI_123.c, 71 :: 		
0x03A2	0xF200020C  ADDW	R2, R0, #12
; base end address is: 0 (R0)
0x03A6	0x6812    LDR	R2, [R2, #0]
0x03A8	0xB290    UXTH	R0, R2
;__Lib_SPI_123.c, 72 :: 		
L_end_SPIx_Read:
0x03AA	0xB001    ADD	SP, SP, #4
0x03AC	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Read
_Get_temperature_value:
;rfm69_driver.c, 81 :: 		int Get_temperature_value(unsigned char addr)
0x0F58	0xB082    SUB	SP, SP, #8
0x0F5A	0xF8CDE000  STR	LR, [SP, #0]
;rfm69_driver.c, 83 :: 		char COURSE_TEMP_COEF = -90;
0x0F5E	0xF06F0059  MVN	R0, #89
0x0F62	0xF88D0004  STRB	R0, [SP, #4]
;rfm69_driver.c, 84 :: 		unsigned char REG_TEMP1 = 0x4E;
;rfm69_driver.c, 85 :: 		unsigned char REG_TEMP2 = 0x4F;
;rfm69_driver.c, 89 :: 		RFM69_Config();
0x0F66	0xF000F833  BL	_RFM69_Config+0
;rfm69_driver.c, 90 :: 		SPIWriteByte(0x4E08,2);
0x0F6A	0x2002    MOVS	R0, #2
0x0F6C	0xB200    SXTH	R0, R0
0x0F6E	0xB401    PUSH	(R0)
0x0F70	0xF6446008  MOVW	R0, #19976
0x0F74	0xB401    PUSH	(R0)
0x0F76	0xF7FFFE99  BL	_SPIWriteByte+0
0x0F7A	0xB002    ADD	SP, SP, #8
;rfm69_driver.c, 91 :: 		SPIWriteByte(0x4F00,2);
0x0F7C	0x2002    MOVS	R0, #2
0x0F7E	0xB200    SXTH	R0, R0
0x0F80	0xB401    PUSH	(R0)
0x0F82	0xF6447000  MOVW	R0, #20224
0x0F86	0xB401    PUSH	(R0)
0x0F88	0xF7FFFE90  BL	_SPIWriteByte+0
0x0F8C	0xB002    ADD	SP, SP, #8
;rfm69_driver.c, 92 :: 		delay_ms(2); //for(SysTime=0;SysTime<10;);
0x0F8E	0xF64557BF  MOVW	R7, #23999
0x0F92	0xF2C00700  MOVT	R7, #0
0x0F96	0xBF00    NOP
0x0F98	0xBF00    NOP
L_Get_temperature_value7:
0x0F9A	0x1E7F    SUBS	R7, R7, #1
0x0F9C	0xD1FD    BNE	L_Get_temperature_value7
0x0F9E	0xBF00    NOP
0x0FA0	0xBF00    NOP
0x0FA2	0xBF00    NOP
;rfm69_driver.c, 93 :: 		temp = (((SPIReadByte(addr)) * -1) + COURSE_TEMP_COEF) -31;
0x0FA4	0xF89D0008  LDRB	R0, [SP, #8]
0x0FA8	0xB401    PUSH	(R0)
0x0FAA	0xF7FFFE63  BL	_SPIReadByte+0
0x0FAE	0xB001    ADD	SP, SP, #4
0x0FB0	0xF64F71FF  MOVW	R1, #65535
0x0FB4	0xB209    SXTH	R1, R1
0x0FB6	0x4341    MULS	R1, R0, R1
0x0FB8	0xB209    SXTH	R1, R1
0x0FBA	0xF89D0004  LDRB	R0, [SP, #4]
0x0FBE	0x1808    ADDS	R0, R1, R0
0x0FC0	0xB200    SXTH	R0, R0
0x0FC2	0x381F    SUBS	R0, #31
;rfm69_driver.c, 95 :: 		return(temp);
0x0FC4	0xB2C0    UXTB	R0, R0
;rfm69_driver.c, 96 :: 		}
L_end_Get_temperature_value:
0x0FC6	0xF8DDE000  LDR	LR, [SP, #0]
0x0FCA	0xB002    ADD	SP, SP, #8
0x0FCC	0x4770    BX	LR
; end of _Get_temperature_value
_SPIReadByte:
;rfm69_driver.c, 9 :: 		unsigned char SPIReadByte(unsigned long WrPara)
0x0C74	0xB081    SUB	SP, SP, #4
0x0C76	0xF8CDE000  STR	LR, [SP, #0]
;rfm69_driver.c, 13 :: 		wAddr = WrPara >> 8 & 0xff;                               // Extraigo la DirecciÛn de escritura de 1 Byte
0x0C7A	0x9801    LDR	R0, [SP, #4]
0x0C7C	0x0A00    LSRS	R0, R0, #8
0x0C7E	0xF00004FF  AND	R4, R0, #255
;rfm69_driver.c, 16 :: 		CS_Radio_Select_bit = 0;
0x0C82	0x2100    MOVS	R1, #0
0x0C84	0xB249    SXTB	R1, R1
0x0C86	0x4808    LDR	R0, [PC, #32]
0x0C88	0x6001    STR	R1, [R0, #0]
;rfm69_driver.c, 18 :: 		SPI2_Write(wAddr);
0x0C8A	0xB2A0    UXTH	R0, R4
0x0C8C	0xF7FFFC5E  BL	_SPI2_Write+0
;rfm69_driver.c, 19 :: 		temp = SPI2_Read(0);
0x0C90	0x2000    MOVS	R0, #0
0x0C92	0xF7FFFC69  BL	_SPI2_Read+0
;rfm69_driver.c, 20 :: 		CS_Radio_Select_bit = 1;
0x0C96	0x2201    MOVS	R2, #1
0x0C98	0xB252    SXTB	R2, R2
0x0C9A	0x4903    LDR	R1, [PC, #12]
0x0C9C	0x600A    STR	R2, [R1, #0]
;rfm69_driver.c, 21 :: 		return temp;
0x0C9E	0xB2C0    UXTB	R0, R0
;rfm69_driver.c, 22 :: 		}
L_end_SPIReadByte:
0x0CA0	0xF8DDE000  LDR	LR, [SP, #0]
0x0CA4	0xB001    ADD	SP, SP, #4
0x0CA6	0x4770    BX	LR
0x0CA8	0x81B04221  	GPIOB_ODR+0
; end of _SPIReadByte
_SPI2_Read:
;__Lib_SPI_123.c, 99 :: 		
; data_out start address is: 0 (R0)
0x0568	0xB081    SUB	SP, SP, #4
0x056A	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 100 :: 		
0x056E	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x0570	0x4803    LDR	R0, [PC, #12]
0x0572	0xF7FFFF0B  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 101 :: 		
L_end_SPI2_Read:
0x0576	0xF8DDE000  LDR	LR, [SP, #0]
0x057A	0xB001    ADD	SP, SP, #4
0x057C	0x4770    BX	LR
0x057E	0xBF00    NOP
0x0580	0x38004000  	SPI2_CR1+0
; end of _SPI2_Read
_UART1_Write:
;__Lib_UART_123_45.c, 41 :: 		
; _data start address is: 0 (R0)
0x0F38	0xB081    SUB	SP, SP, #4
0x0F3A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 42 :: 		
0x0F3E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0F40	0x4803    LDR	R0, [PC, #12]
0x0F42	0xF7FFFE87  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 43 :: 		
L_end_UART1_Write:
0x0F46	0xF8DDE000  LDR	LR, [SP, #0]
0x0F4A	0xB001    ADD	SP, SP, #4
0x0F4C	0x4770    BX	LR
0x0F4E	0xBF00    NOP
0x0F50	0x38004001  	USART1_SR+0
; end of _UART1_Write
__Lib_UART_123_45_UARTx_Write:
;__Lib_UART_123_45.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0C54	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x0C56	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x0C5A	0x4601    MOV	R1, R0
0x0C5C	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45.c, 36 :: 		
L___Lib_UART_123_45_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x0C60	0x680B    LDR	R3, [R1, #0]
0x0C62	0xF3C312C0  UBFX	R2, R3, #7, #1
0x0C66	0xB902    CBNZ	R2, L___Lib_UART_123_45_UARTx_Write1
;__Lib_UART_123_45.c, 37 :: 		
0x0C68	0xE7FA    B	L___Lib_UART_123_45_UARTx_Write0
L___Lib_UART_123_45_UARTx_Write1:
;__Lib_UART_123_45.c, 38 :: 		
0x0C6A	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x0C6C	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45.c, 39 :: 		
L_end_UARTx_Write:
0x0C6E	0xB001    ADD	SP, SP, #4
0x0C70	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 368 :: 		
0x1234	0xB082    SUB	SP, SP, #8
0x1236	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 371 :: 		
; ulRCC_CR start address is: 8 (R2)
0x123A	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 372 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x123C	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 373 :: 		
; Fosc_kHz start address is: 4 (R1)
0x123E	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 380 :: 		
0x1240	0xF64B3080  MOVW	R0, #48000
0x1244	0x4281    CMP	R1, R0
0x1246	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC231
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 381 :: 		
0x1248	0x4832    LDR	R0, [PC, #200]
0x124A	0x6800    LDR	R0, [R0, #0]
0x124C	0xF0400102  ORR	R1, R0, #2
0x1250	0x4830    LDR	R0, [PC, #192]
0x1252	0x6001    STR	R1, [R0, #0]
0x1254	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC232
L___Lib_System_101_102_103_InitialSetUpRCCRCC231:
;__Lib_System_101_102_103.c, 382 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1256	0xF64550C0  MOVW	R0, #24000
0x125A	0x4281    CMP	R1, R0
0x125C	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 383 :: 		
0x125E	0x482D    LDR	R0, [PC, #180]
0x1260	0x6800    LDR	R0, [R0, #0]
0x1262	0xF0400101  ORR	R1, R0, #1
0x1266	0x482B    LDR	R0, [PC, #172]
0x1268	0x6001    STR	R1, [R0, #0]
0x126A	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
L___Lib_System_101_102_103_InitialSetUpRCCRCC233:
;__Lib_System_101_102_103.c, 385 :: 		
0x126C	0x4829    LDR	R0, [PC, #164]
0x126E	0x6801    LDR	R1, [R0, #0]
0x1270	0xF06F0007  MVN	R0, #7
0x1274	0x4001    ANDS	R1, R0
0x1276	0x4827    LDR	R0, [PC, #156]
0x1278	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
L___Lib_System_101_102_103_InitialSetUpRCCRCC232:
;__Lib_System_101_102_103.c, 387 :: 		
0x127A	0xF7FFFE35  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 389 :: 		
0x127E	0x4826    LDR	R0, [PC, #152]
0x1280	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 390 :: 		
0x1282	0x4826    LDR	R0, [PC, #152]
0x1284	0xEA020100  AND	R1, R2, R0, LSL #0
0x1288	0x4825    LDR	R0, [PC, #148]
0x128A	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 392 :: 		
0x128C	0xF0020001  AND	R0, R2, #1
0x1290	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC246
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x1292	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 393 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1294	0x4822    LDR	R0, [PC, #136]
0x1296	0x6800    LDR	R0, [R0, #0]
0x1298	0xF0000002  AND	R0, R0, #2
0x129C	0x2800    CMP	R0, #0
0x129E	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
;__Lib_System_101_102_103.c, 394 :: 		
0x12A0	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
;__Lib_System_101_102_103.c, 395 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x12A2	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 392 :: 		
0x12A4	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 395 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
;__Lib_System_101_102_103.c, 397 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x12A6	0xF4023080  AND	R0, R2, #65536
0x12AA	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 398 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x12AC	0x481C    LDR	R0, [PC, #112]
0x12AE	0x6800    LDR	R0, [R0, #0]
0x12B0	0xF4003000  AND	R0, R0, #131072
0x12B4	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC240
;__Lib_System_101_102_103.c, 399 :: 		
0x12B6	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
;__Lib_System_101_102_103.c, 400 :: 		
0x12B8	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x12BA	0x460A    MOV	R2, R1
0x12BC	0x9901    LDR	R1, [SP, #4]
0x12BE	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
;__Lib_System_101_102_103.c, 397 :: 		
0x12C0	0x9101    STR	R1, [SP, #4]
0x12C2	0x4611    MOV	R1, R2
0x12C4	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 400 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 402 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x12C6	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x12CA	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC248
;__Lib_System_101_102_103.c, 403 :: 		
0x12CC	0x4814    LDR	R0, [PC, #80]
0x12CE	0x6800    LDR	R0, [R0, #0]
0x12D0	0xF0407180  ORR	R1, R0, #16777216
0x12D4	0x4812    LDR	R0, [PC, #72]
0x12D6	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x12D8	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 404 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
; ulRCC_CFGR start address is: 4 (R1)
0x12DA	0x4811    LDR	R0, [PC, #68]
0x12DC	0x6800    LDR	R0, [R0, #0]
0x12DE	0xF0007000  AND	R0, R0, #33554432
0x12E2	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC243
;__Lib_System_101_102_103.c, 405 :: 		
0x12E4	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
;__Lib_System_101_102_103.c, 406 :: 		
0x12E6	0x460A    MOV	R2, R1
0x12E8	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 402 :: 		
;__Lib_System_101_102_103.c, 406 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 409 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
; ulRCC_CFGR start address is: 8 (R2)
0x12EA	0x480B    LDR	R0, [PC, #44]
0x12EC	0x6800    LDR	R0, [R0, #0]
0x12EE	0xF000010C  AND	R1, R0, #12
0x12F2	0x0090    LSLS	R0, R2, #2
0x12F4	0xF000000C  AND	R0, R0, #12
0x12F8	0x4281    CMP	R1, R0
0x12FA	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
;__Lib_System_101_102_103.c, 410 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x12FC	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC244
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
;__Lib_System_101_102_103.c, 412 :: 		
L_end_InitialSetUpRCCRCC2:
0x12FE	0xF8DDE000  LDR	LR, [SP, #0]
0x1302	0xB002    ADD	SP, SP, #8
0x1304	0x4770    BX	LR
0x1306	0xBF00    NOP
0x1308	0x00800101  	#16842880
0x130C	0x8402001D  	#1934338
0x1310	0x19400001  	#72000
0x1314	0x20004002  	FLASH_ACR+0
0x1318	0x10044002  	RCC_CFGR+0
0x131C	0xFFFF000F  	#1048575
0x1320	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 347 :: 		
0x0EE8	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 350 :: 		
0x0EEA	0x480F    LDR	R0, [PC, #60]
0x0EEC	0x6800    LDR	R0, [R0, #0]
0x0EEE	0xF0400101  ORR	R1, R0, #1
0x0EF2	0x480D    LDR	R0, [PC, #52]
0x0EF4	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 353 :: 		
0x0EF6	0x490D    LDR	R1, [PC, #52]
0x0EF8	0x480D    LDR	R0, [PC, #52]
0x0EFA	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 356 :: 		
0x0EFC	0x480A    LDR	R0, [PC, #40]
0x0EFE	0x6801    LDR	R1, [R0, #0]
0x0F00	0x480C    LDR	R0, [PC, #48]
0x0F02	0x4001    ANDS	R1, R0
0x0F04	0x4808    LDR	R0, [PC, #32]
0x0F06	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 359 :: 		
0x0F08	0x4807    LDR	R0, [PC, #28]
0x0F0A	0x6801    LDR	R1, [R0, #0]
0x0F0C	0xF46F2080  MVN	R0, #262144
0x0F10	0x4001    ANDS	R1, R0
0x0F12	0x4805    LDR	R0, [PC, #20]
0x0F14	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 362 :: 		
0x0F16	0x4806    LDR	R0, [PC, #24]
0x0F18	0x6801    LDR	R1, [R0, #0]
0x0F1A	0xF46F00FE  MVN	R0, #8323072
0x0F1E	0x4001    ANDS	R1, R0
0x0F20	0x4803    LDR	R0, [PC, #12]
0x0F22	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 366 :: 		
L_end_SystemClockSetDefault:
0x0F24	0xB001    ADD	SP, SP, #4
0x0F26	0x4770    BX	LR
0x0F28	0x10004002  	RCC_CR+0
0x0F2C	0x0000F8FF  	#-117506048
0x0F30	0x10044002  	RCC_CFGR+0
0x0F34	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 414 :: 		
0x1218	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 415 :: 		
0x121A	0x4902    LDR	R1, [PC, #8]
0x121C	0x4802    LDR	R0, [PC, #8]
0x121E	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 416 :: 		
L_end_InitialSetUpFosc:
0x1220	0xB001    ADD	SP, SP, #4
0x1222	0x4770    BX	LR
0x1224	0x19400001  	#72000
0x1228	0x000C2000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 298 :: 		
0x122C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 299 :: 		
L___GenExcept27:
0x122E	0xE7FE    B	L___GenExcept27
;__Lib_System_101_102_103.c, 300 :: 		
L_end___GenExcept:
0x1230	0xB001    ADD	SP, SP, #4
0x1232	0x4770    BX	LR
; end of ___GenExcept
0x1570	0xB500    PUSH	(R14)
0x1572	0xF8DFB010  LDR	R11, [PC, #16]
0x1576	0xF8DFA010  LDR	R10, [PC, #16]
0x157A	0xF7FFFE25  BL	4552
0x157E	0xBD00    POP	(R15)
0x1580	0x4770    BX	LR
0x1582	0xBF00    NOP
0x1584	0x00002000  	#536870912
0x1588	0x00402000  	#536870976
;__Lib_System_101_102_103.c,419 :: __Lib_System_101_102_103_ADCPrescTable [4]
0x0F54	0x08060402 ;__Lib_System_101_102_103_ADCPrescTable+0
; end of __Lib_System_101_102_103_ADCPrescTable
;__Lib_GPIO_32F10x_Defs.c,680 :: __GPIO_MODULE_I2C1_PB67 [108]
0x138C	0x00000016 ;__GPIO_MODULE_I2C1_PB67+0
0x1390	0x00000017 ;__GPIO_MODULE_I2C1_PB67+4
0x1394	0xFFFFFFFF ;__GPIO_MODULE_I2C1_PB67+8
0x1398	0x00000000 ;__GPIO_MODULE_I2C1_PB67+12
0x139C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+16
0x13A0	0x00000000 ;__GPIO_MODULE_I2C1_PB67+20
0x13A4	0x00000000 ;__GPIO_MODULE_I2C1_PB67+24
0x13A8	0x00000000 ;__GPIO_MODULE_I2C1_PB67+28
0x13AC	0x00000000 ;__GPIO_MODULE_I2C1_PB67+32
0x13B0	0x00000000 ;__GPIO_MODULE_I2C1_PB67+36
0x13B4	0x00000000 ;__GPIO_MODULE_I2C1_PB67+40
0x13B8	0x00000000 ;__GPIO_MODULE_I2C1_PB67+44
0x13BC	0x00000000 ;__GPIO_MODULE_I2C1_PB67+48
0x13C0	0x00000828 ;__GPIO_MODULE_I2C1_PB67+52
0x13C4	0x00000828 ;__GPIO_MODULE_I2C1_PB67+56
0x13C8	0x00000000 ;__GPIO_MODULE_I2C1_PB67+60
0x13CC	0x00000000 ;__GPIO_MODULE_I2C1_PB67+64
0x13D0	0x00000000 ;__GPIO_MODULE_I2C1_PB67+68
0x13D4	0x00000000 ;__GPIO_MODULE_I2C1_PB67+72
0x13D8	0x00000000 ;__GPIO_MODULE_I2C1_PB67+76
0x13DC	0x00000000 ;__GPIO_MODULE_I2C1_PB67+80
0x13E0	0x00000000 ;__GPIO_MODULE_I2C1_PB67+84
0x13E4	0x00000000 ;__GPIO_MODULE_I2C1_PB67+88
0x13E8	0x00000000 ;__GPIO_MODULE_I2C1_PB67+92
0x13EC	0x00000000 ;__GPIO_MODULE_I2C1_PB67+96
0x13F0	0x00000000 ;__GPIO_MODULE_I2C1_PB67+100
0x13F4	0x00000002 ;__GPIO_MODULE_I2C1_PB67+104
; end of __GPIO_MODULE_I2C1_PB67
;__Lib_GPIO_32F10x_Defs.c,655 :: __GPIO_MODULE_SPI1_PA567 [108]
0x13F8	0x00000005 ;__GPIO_MODULE_SPI1_PA567+0
0x13FC	0x00000006 ;__GPIO_MODULE_SPI1_PA567+4
0x1400	0x00000007 ;__GPIO_MODULE_SPI1_PA567+8
0x1404	0xFFFFFFFF ;__GPIO_MODULE_SPI1_PA567+12
0x1408	0x00000000 ;__GPIO_MODULE_SPI1_PA567+16
0x140C	0x00000000 ;__GPIO_MODULE_SPI1_PA567+20
0x1410	0x00000000 ;__GPIO_MODULE_SPI1_PA567+24
0x1414	0x00000000 ;__GPIO_MODULE_SPI1_PA567+28
0x1418	0x00000000 ;__GPIO_MODULE_SPI1_PA567+32
0x141C	0x00000000 ;__GPIO_MODULE_SPI1_PA567+36
0x1420	0x00000000 ;__GPIO_MODULE_SPI1_PA567+40
0x1424	0x00000000 ;__GPIO_MODULE_SPI1_PA567+44
0x1428	0x00000000 ;__GPIO_MODULE_SPI1_PA567+48
0x142C	0x00000818 ;__GPIO_MODULE_SPI1_PA567+52
0x1430	0x00000818 ;__GPIO_MODULE_SPI1_PA567+56
0x1434	0x00000818 ;__GPIO_MODULE_SPI1_PA567+60
0x1438	0x00000000 ;__GPIO_MODULE_SPI1_PA567+64
0x143C	0x00000000 ;__GPIO_MODULE_SPI1_PA567+68
0x1440	0x00000000 ;__GPIO_MODULE_SPI1_PA567+72
0x1444	0x00000000 ;__GPIO_MODULE_SPI1_PA567+76
0x1448	0x00000000 ;__GPIO_MODULE_SPI1_PA567+80
0x144C	0x00000000 ;__GPIO_MODULE_SPI1_PA567+84
0x1450	0x00000000 ;__GPIO_MODULE_SPI1_PA567+88
0x1454	0x00000000 ;__GPIO_MODULE_SPI1_PA567+92
0x1458	0x00000000 ;__GPIO_MODULE_SPI1_PA567+96
0x145C	0x00000000 ;__GPIO_MODULE_SPI1_PA567+100
0x1460	0x00000001 ;__GPIO_MODULE_SPI1_PA567+104
; end of __GPIO_MODULE_SPI1_PA567
;__Lib_GPIO_32F10x_Defs.c,665 :: __GPIO_MODULE_SPI2_PB13_14_15 [108]
0x1464	0x0000001D ;__GPIO_MODULE_SPI2_PB13_14_15+0
0x1468	0x0000001E ;__GPIO_MODULE_SPI2_PB13_14_15+4
0x146C	0x0000001F ;__GPIO_MODULE_SPI2_PB13_14_15+8
0x1470	0xFFFFFFFF ;__GPIO_MODULE_SPI2_PB13_14_15+12
0x1474	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+16
0x1478	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+20
0x147C	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+24
0x1480	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+28
0x1484	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+32
0x1488	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+36
0x148C	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+40
0x1490	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+44
0x1494	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+48
0x1498	0x00000818 ;__GPIO_MODULE_SPI2_PB13_14_15+52
0x149C	0x00000818 ;__GPIO_MODULE_SPI2_PB13_14_15+56
0x14A0	0x00000818 ;__GPIO_MODULE_SPI2_PB13_14_15+60
0x14A4	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+64
0x14A8	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+68
0x14AC	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+72
0x14B0	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+76
0x14B4	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+80
0x14B8	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+84
0x14BC	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+88
0x14C0	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+92
0x14C4	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+96
0x14C8	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+100
0x14CC	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+104
; end of __GPIO_MODULE_SPI2_PB13_14_15
;__Lib_GPIO_32F10x_Defs.c,696 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x14D0	0x00000009 ;__GPIO_MODULE_USART1_PA9_10+0
0x14D4	0x0000000A ;__GPIO_MODULE_USART1_PA9_10+4
0x14D8	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x14DC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x14E0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x14E4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x14E8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x14EC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x14F0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x14F4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x14F8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x14FC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x1500	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x1504	0x00000818 ;__GPIO_MODULE_USART1_PA9_10+52
0x1508	0x00000018 ;__GPIO_MODULE_USART1_PA9_10+56
0x150C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x1510	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x1514	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x1518	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x151C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x1520	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x1524	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x1528	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x152C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x1530	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x1534	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x1538	0x00000004 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;,0 :: _initBlock_5 [52]
; Containing: RF69ConfigTbl [21]
;             APBAHBPrescTable [16]
;             RF69FreqTbl [15]
0x153C	0x34410200 ;_initBlock_5+0 : RF69ConfigTbl at 0x153C
0x1540	0x49880F10 ;_initBlock_5+4
0x1544	0x90020087 ;_initBlock_5+8
0x1548	0x00D42DAA ;_initBlock_5+12
0x154C	0x301B9515 ;_initBlock_5+16
0x1550	0x00000004 ;_initBlock_5+20 : APBAHBPrescTable at 0x1551
0x1554	0x03020100 ;_initBlock_5+24
0x1558	0x03020104 ;_initBlock_5+28
0x155C	0x08070604 ;_initBlock_5+32
0x1560	0x00000009 ;_initBlock_5+36 : RF69FreqTbl at 0x1561
0x1564	0x6C00C04E ;_initBlock_5+40
0x1568	0x00D90080 ;_initBlock_5+44
0x156C	0x00C0E400 ;_initBlock_5+48
; end of _initBlock_5
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130      [12]    _Get_Fosc_kHz
0x013C     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x01D4     [168]    _RCC_GetClocksFrequency
0x027C     [272]    _GPIO_Alternate_Function_Enable
0x038C      [34]    __Lib_SPI_123_SPIx_Read
0x03B0     [412]    _I2Cx_Init_Advanced
0x054C      [28]    _SPI2_Write
0x0568      [28]    _SPI2_Read
0x0584     [296]    __Lib_ADC_12_32F10x_10ch_ADCx_Init
0x06AC      [66]    __Lib_SPI_123_SPIx_Init_Advanced
0x06F0      [24]    _GPIO_Analog_Input
0x0708     [140]    _GPIO_Clk_Enable
0x0794     [580]    __Lib_UART_123_45_UARTx_Init_Advanced
0x09D8      [52]    _ADC1_Init
0x0A0C     [500]    _GPIO_Config
0x0C00      [84]    _SPI2_Init_Advanced
0x0C54      [30]    __Lib_UART_123_45_UARTx_Write
0x0C74      [56]    _SPIReadByte
0x0CAC      [92]    _SPIWriteByte
0x0D08     [188]    _ADC_Set_Input_Channel
0x0DC4      [40]    _UART1_Init_Advanced
0x0DEC      [24]    _GPIO_Digital_Input
0x0E04      [88]    _Sound_Init
0x0E5C      [28]    _I2C1_Init_Advanced
0x0E78      [84]    _SPI1_Init_Advanced
0x0ECC      [28]    _GPIO_Digital_Output
0x0EE8      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x0F38      [28]    _UART1_Write
0x0F58     [118]    _Get_temperature_value
0x0FD0     [156]    _RFM69_Config
0x106C     [348]    _Hardware_Init
0x11C8      [58]    ___FillZeros
0x1204      [20]    ___CC2DW
0x1218      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x122C       [8]    ___GenExcept
0x1234     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
0x1324     [104]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [1]    _FreqSel
0x20000001       [1]    _TypeID
0x20000002       [0]    _set_frame
0x20000003       [1]    _rfm_br
0x20000004       [1]    _rfm_pwr
0x20000006       [2]    _rfm_fdev
0x20000008       [4]    _ADC_Get_Sample_Ptr
0x2000000C       [4]    ___System_CLOCK_IN_KHZ
0x20000010       [4]    _I2C_Start_Ptr
0x20000014       [4]    _I2C_Read_Ptr
0x20000018       [4]    _I2C_Write_Ptr
0x2000001C       [4]    __Lib_Sound_soundPortAddr
0x20000020       [4]    __Lib_Sound_pinMask1
0x20000024       [4]    __Lib_Sound_pinMask0
0x20000028       [4]    _SPI_Rd_Ptr
0x2000002C       [4]    _SPI_Wr_Ptr
0x20000030       [4]    _UART_Wr_Ptr
0x20000034       [4]    _UART_Rd_Ptr
0x20000038       [4]    _UART_Rdy_Ptr
0x2000003C       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0F54       [4]    __Lib_System_101_102_103_ADCPrescTable
0x138C     [108]    __GPIO_MODULE_I2C1_PB67
0x13F8     [108]    __GPIO_MODULE_SPI1_PA567
0x1464     [108]    __GPIO_MODULE_SPI2_PB13_14_15
0x14D0     [108]    __GPIO_MODULE_USART1_PA9_10
0x153C      [21]    _RF69ConfigTbl
0x1551      [16]    __Lib_System_101_102_103_APBAHBPrescTable
0x1561      [15]    _RF69FreqTbl
