--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -e 3 -s 5 -n
3 -xml FGPA_IMPLEMENT.twx FGPA_IMPLEMENT.ncd -o FGPA_IMPLEMENT.twr
FGPA_IMPLEMENT.pcf -ucf FGPA_IMPLEMENT.ucf

Design file:              FGPA_IMPLEMENT.ncd
Physical constraint file: FGPA_IMPLEMENT.pcf
Device,package,speed:     xc3s200,ft256,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Start       |    1.550(R)|   -0.292(R)|CLK_BUFGP         |   0.000|
reset       |    2.101(R)|   -0.732(R)|CLK_BUFGP         |   0.000|
reset_clk   |    1.317(R)|   -0.105(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.413|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SEL_TEST<0>    |Done           |   11.863|
SEL_TEST<0>    |PASS_nFAIL1    |   11.422|
SEL_TEST<0>    |PASS_nFAIL2    |   11.689|
SEL_TEST<0>    |SEL_TEST_OUT<0>|    8.242|
SEL_TEST<0>    |uut_input<0>   |   10.874|
SEL_TEST<0>    |uut_input<1>   |   10.325|
SEL_TEST<0>    |uut_input<2>   |   10.729|
SEL_TEST<0>    |uut_input<3>   |   10.209|
SEL_TEST<0>    |uut_input<4>   |    9.758|
SEL_TEST<0>    |uut_input<5>   |    9.804|
SEL_TEST<0>    |uut_input<6>   |   10.649|
SEL_TEST<0>    |uut_input<7>   |   10.131|
SEL_TEST<0>    |uut_input<8>   |   10.127|
SEL_TEST<0>    |uut_input<9>   |    9.710|
SEL_TEST<0>    |uut_input<10>  |    9.694|
SEL_TEST<0>    |uut_input<11>  |    9.061|
SEL_TEST<0>    |uut_input<12>  |    8.775|
SEL_TEST<0>    |uut_input<13>  |    9.238|
SEL_TEST<0>    |uut_input<14>  |   10.292|
SEL_TEST<1>    |Done           |   11.472|
SEL_TEST<1>    |PASS_nFAIL1    |   11.399|
SEL_TEST<1>    |PASS_nFAIL2    |   10.716|
SEL_TEST<1>    |SEL_TEST_OUT<1>|    8.058|
SEL_TEST<1>    |uut_input<0>   |   10.963|
SEL_TEST<1>    |uut_input<1>   |   10.891|
SEL_TEST<1>    |uut_input<2>   |   11.264|
SEL_TEST<1>    |uut_input<3>   |   10.598|
SEL_TEST<1>    |uut_input<4>   |   10.238|
SEL_TEST<1>    |uut_input<5>   |   11.387|
SEL_TEST<1>    |uut_input<6>   |   11.244|
SEL_TEST<1>    |uut_input<7>   |   10.340|
SEL_TEST<1>    |uut_input<8>   |   11.002|
SEL_TEST<1>    |uut_input<9>   |   10.585|
SEL_TEST<1>    |uut_input<10>  |   10.298|
SEL_TEST<1>    |uut_input<11>  |    9.911|
SEL_TEST<1>    |uut_input<12>  |    9.832|
SEL_TEST<1>    |uut_input<13>  |   10.073|
SEL_TEST<1>    |uut_input<14>  |   10.935|
---------------+---------------+---------+


Analysis completed Mon Jun 13 15:00:14 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 320 MB



