Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Nov 13 11:46:52 2024
| Host         : DESKTOP-9R0FEIM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sub2b_timing_summary_routed.rpt -pb sub2b_timing_summary_routed.pb -rpx sub2b_timing_summary_routed.rpx -warn_on_violation
| Design       : sub2b
| Device       : 7a15t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.533ns  (logic 4.997ns (52.421%)  route 4.536ns (47.579%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    P6                   IBUF (Prop_ibuf_I_O)         0.995     0.995 r  a_IBUF[0]_inst/O
                         net (fo=2, routed)           2.211     3.206    a_IBUF[0]
    SLICE_X0Y23          LUT2 (Prop_lut2_I0_O)        0.124     3.330 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.330    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.862 r  y_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.862    y_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.976 r  y_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.009     3.985    y_OBUF[7]_inst_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.099 r  y_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.099    y_OBUF[11]_inst_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.412 r  y_OBUF[15]_inst_i_1/O[3]
                         net (fo=1, routed)           2.315     6.728    y_OBUF[15]
    J14                  OBUF (Prop_obuf_I_O)         2.805     9.533 r  y_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.533    y[15]
    J14                                                               r  y[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.516ns  (logic 5.021ns (52.765%)  route 4.495ns (47.235%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    P6                   IBUF (Prop_ibuf_I_O)         0.995     0.995 r  a_IBUF[0]_inst/O
                         net (fo=2, routed)           2.211     3.206    a_IBUF[0]
    SLICE_X0Y23          LUT2 (Prop_lut2_I0_O)        0.124     3.330 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.330    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.862 r  y_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.862    y_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.976 r  y_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.009     3.985    y_OBUF[7]_inst_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.099 r  y_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.099    y_OBUF[11]_inst_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.433 r  y_OBUF[15]_inst_i_1/O[1]
                         net (fo=1, routed)           2.274     6.708    y_OBUF[13]
    K16                  OBUF (Prop_obuf_I_O)         2.808     9.516 r  y_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.516    y[13]
    K16                                                               r  y[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.453ns  (logic 4.933ns (52.183%)  route 4.520ns (47.817%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    P6                   IBUF (Prop_ibuf_I_O)         0.995     0.995 r  a_IBUF[0]_inst/O
                         net (fo=2, routed)           2.211     3.206    a_IBUF[0]
    SLICE_X0Y23          LUT2 (Prop_lut2_I0_O)        0.124     3.330 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.330    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.862 r  y_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.862    y_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.976 r  y_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.009     3.985    y_OBUF[7]_inst_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.099 r  y_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.099    y_OBUF[11]_inst_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.338 r  y_OBUF[15]_inst_i_1/O[2]
                         net (fo=1, routed)           2.300     6.638    y_OBUF[14]
    K15                  OBUF (Prop_obuf_I_O)         2.815     9.453 r  y_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.453    y[14]
    K15                                                               r  y[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.406ns  (logic 4.918ns (52.285%)  route 4.488ns (47.715%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    P6                   IBUF (Prop_ibuf_I_O)         0.995     0.995 r  a_IBUF[0]_inst/O
                         net (fo=2, routed)           2.211     3.206    a_IBUF[0]
    SLICE_X0Y23          LUT2 (Prop_lut2_I0_O)        0.124     3.330 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.330    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.862 r  y_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.862    y_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.976 r  y_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.009     3.985    y_OBUF[7]_inst_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.099 r  y_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.099    y_OBUF[11]_inst_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.321 r  y_OBUF[15]_inst_i_1/O[0]
                         net (fo=1, routed)           2.268     6.589    y_OBUF[12]
    L15                  OBUF (Prop_obuf_I_O)         2.817     9.406 r  y_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.406    y[12]
    L15                                                               r  y[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.282ns  (logic 4.813ns (51.850%)  route 4.469ns (48.150%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    P6                   IBUF (Prop_ibuf_I_O)         0.995     0.995 r  a_IBUF[0]_inst/O
                         net (fo=2, routed)           2.211     3.206    a_IBUF[0]
    SLICE_X0Y23          LUT2 (Prop_lut2_I0_O)        0.124     3.330 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.330    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.862 r  y_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.862    y_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.976 r  y_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.009     3.985    y_OBUF[7]_inst_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.224 r  y_OBUF[11]_inst_i_1/O[2]
                         net (fo=1, routed)           2.249     6.473    y_OBUF[10]
    L14                  OBUF (Prop_obuf_I_O)         2.809     9.282 r  y_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.282    y[10]
    L14                                                               r  y[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.252ns  (logic 4.908ns (53.053%)  route 4.343ns (46.947%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    P6                   IBUF (Prop_ibuf_I_O)         0.995     0.995 r  a_IBUF[0]_inst/O
                         net (fo=2, routed)           2.211     3.206    a_IBUF[0]
    SLICE_X0Y23          LUT2 (Prop_lut2_I0_O)        0.124     3.330 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.330    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.862 r  y_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.862    y_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.976 r  y_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.009     3.985    y_OBUF[7]_inst_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.319 r  y_OBUF[11]_inst_i_1/O[1]
                         net (fo=1, routed)           2.123     6.442    y_OBUF[9]
    M14                  OBUF (Prop_obuf_I_O)         2.809     9.252 r  y_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.252    y[9]
    M14                                                               r  y[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.246ns  (logic 4.902ns (53.018%)  route 4.344ns (46.982%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    P6                   IBUF (Prop_ibuf_I_O)         0.995     0.995 r  a_IBUF[0]_inst/O
                         net (fo=2, routed)           2.211     3.206    a_IBUF[0]
    SLICE_X0Y23          LUT2 (Prop_lut2_I0_O)        0.124     3.330 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.330    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.862 r  y_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.862    y_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.976 r  y_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.009     3.985    y_OBUF[7]_inst_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.298 r  y_OBUF[11]_inst_i_1/O[3]
                         net (fo=1, routed)           2.124     6.422    y_OBUF[11]
    M15                  OBUF (Prop_obuf_I_O)         2.824     9.246 r  y_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.246    y[11]
    M15                                                               r  y[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.116ns  (logic 4.768ns (52.302%)  route 4.348ns (47.698%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    P6                   IBUF (Prop_ibuf_I_O)         0.995     0.995 r  a_IBUF[0]_inst/O
                         net (fo=2, routed)           2.211     3.206    a_IBUF[0]
    SLICE_X0Y23          LUT2 (Prop_lut2_I0_O)        0.124     3.330 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.330    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.862 r  y_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.862    y_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.976 r  y_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.009     3.985    y_OBUF[7]_inst_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.207 r  y_OBUF[11]_inst_i_1/O[0]
                         net (fo=1, routed)           2.128     6.335    y_OBUF[8]
    K13                  OBUF (Prop_obuf_I_O)         2.781     9.116 r  y_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.116    y[8]
    K13                                                               r  y[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.114ns  (logic 4.754ns (52.165%)  route 4.360ns (47.835%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    P6                   IBUF (Prop_ibuf_I_O)         0.995     0.995 r  a_IBUF[0]_inst/O
                         net (fo=2, routed)           2.211     3.206    a_IBUF[0]
    SLICE_X0Y23          LUT2 (Prop_lut2_I0_O)        0.124     3.330 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.330    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.862 r  y_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.862    y_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.175 r  y_OBUF[7]_inst_i_1/O[3]
                         net (fo=1, routed)           2.148     6.323    y_OBUF[7]
    L13                  OBUF (Prop_obuf_I_O)         2.790     9.114 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.114    y[7]
    L13                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.096ns  (logic 4.782ns (52.576%)  route 4.314ns (47.424%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    P6                   IBUF (Prop_ibuf_I_O)         0.995     0.995 r  a_IBUF[0]_inst/O
                         net (fo=2, routed)           2.211     3.206    a_IBUF[0]
    SLICE_X0Y23          LUT2 (Prop_lut2_I0_O)        0.124     3.330 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.330    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.862 r  y_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.862    y_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.196 r  y_OBUF[7]_inst_i_1/O[1]
                         net (fo=1, routed)           2.102     6.298    y_OBUF[5]
    M12                  OBUF (Prop_obuf_I_O)         2.797     9.096 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.096    y[5]
    M12                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[10]
                            (input port)
  Destination:            y[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.465ns  (logic 1.552ns (62.954%)  route 0.913ns (37.046%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  b[10] (IN)
                         net (fo=0)                   0.000     0.000    b[10]
    N14                  IBUF (Prop_ibuf_I_O)         0.230     0.230 r  b_IBUF[10]_inst/O
                         net (fo=1, routed)           0.334     0.564    b_IBUF[10]
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.045     0.609 r  y_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.609    y_OBUF[11]_inst_i_3_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.675 r  y_OBUF[11]_inst_i_1/O[2]
                         net (fo=1, routed)           0.579     1.254    y_OBUF[10]
    L14                  OBUF (Prop_obuf_I_O)         1.211     2.465 r  y_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.465    y[10]
    L14                                                               r  y[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[10]
                            (input port)
  Destination:            y[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.470ns  (logic 1.598ns (64.694%)  route 0.872ns (35.306%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  b[10] (IN)
                         net (fo=0)                   0.000     0.000    b[10]
    N14                  IBUF (Prop_ibuf_I_O)         0.230     0.230 r  b_IBUF[10]_inst/O
                         net (fo=1, routed)           0.334     0.564    b_IBUF[10]
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.045     0.609 r  y_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.609    y_OBUF[11]_inst_i_3_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.708 r  y_OBUF[11]_inst_i_1/O[3]
                         net (fo=1, routed)           0.538     1.246    y_OBUF[11]
    M15                  OBUF (Prop_obuf_I_O)         1.224     2.470 r  y_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.470    y[11]
    M15                                                               r  y[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[9]
                            (input port)
  Destination:            y[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.477ns  (logic 1.549ns (62.540%)  route 0.928ns (37.460%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  b[9] (IN)
                         net (fo=0)                   0.000     0.000    b[9]
    P14                  IBUF (Prop_ibuf_I_O)         0.230     0.230 r  b_IBUF[9]_inst/O
                         net (fo=1, routed)           0.396     0.626    b_IBUF[9]
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.045     0.671 r  y_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.000     0.671    y_OBUF[11]_inst_i_4_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.736 r  y_OBUF[11]_inst_i_1/O[1]
                         net (fo=1, routed)           0.532     1.268    y_OBUF[9]
    M14                  OBUF (Prop_obuf_I_O)         1.209     2.477 r  y_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.477    y[9]
    M14                                                               r  y[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.496ns  (logic 1.542ns (61.764%)  route 0.954ns (38.236%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  b_IBUF[1]_inst/O
                         net (fo=1, routed)           0.479     0.692    b_IBUF[1]
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.045     0.737 r  y_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     0.737    y_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.802 r  y_OBUF[3]_inst_i_1/O[1]
                         net (fo=1, routed)           0.476     1.278    y_OBUF[1]
    P16                  OBUF (Prop_obuf_I_O)         1.218     2.496 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.496    y[1]
    P16                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.502ns  (logic 1.561ns (62.385%)  route 0.941ns (37.615%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  b_IBUF[0]_inst/O
                         net (fo=1, routed)           0.471     0.703    b_IBUF[0]
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.045     0.748 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     0.748    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.818 r  y_OBUF[3]_inst_i_1/O[0]
                         net (fo=1, routed)           0.471     1.288    y_OBUF[0]
    R15                  OBUF (Prop_obuf_I_O)         1.214     2.502 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.502    y[0]
    R15                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[8]
                            (input port)
  Destination:            y[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.519ns  (logic 1.532ns (60.832%)  route 0.987ns (39.168%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  b[8] (IN)
                         net (fo=0)                   0.000     0.000    b[8]
    N11                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  b_IBUF[8]_inst/O
                         net (fo=1, routed)           0.460     0.692    b_IBUF[8]
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.045     0.737 r  y_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.000     0.737    y_OBUF[11]_inst_i_5_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.807 r  y_OBUF[11]_inst_i_1/O[0]
                         net (fo=1, routed)           0.527     1.334    y_OBUF[8]
    K13                  OBUF (Prop_obuf_I_O)         1.185     2.519 r  y_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.519    y[8]
    K13                                                               r  y[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[14]
                            (input port)
  Destination:            y[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.530ns  (logic 1.541ns (60.915%)  route 0.989ns (39.085%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  b[14] (IN)
                         net (fo=0)                   0.000     0.000    b[14]
    T14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  b_IBUF[14]_inst/O
                         net (fo=1, routed)           0.386     0.600    b_IBUF[14]
    SLICE_X0Y26          LUT2 (Prop_lut2_I1_O)        0.045     0.645 r  y_OBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.645    y_OBUF[15]_inst_i_3_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.711 r  y_OBUF[15]_inst_i_1/O[2]
                         net (fo=1, routed)           0.603     1.313    y_OBUF[14]
    K15                  OBUF (Prop_obuf_I_O)         1.217     2.530 r  y_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.530    y[14]
    K15                                                               r  y[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[4]
                            (input port)
  Destination:            y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.544ns  (logic 1.578ns (62.029%)  route 0.966ns (37.971%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 r  b[4] (IN)
                         net (fo=0)                   0.000     0.000    b[4]
    R12                  IBUF (Prop_ibuf_I_O)         0.230     0.230 r  b_IBUF[4]_inst/O
                         net (fo=1, routed)           0.435     0.665    b_IBUF[4]
    SLICE_X0Y24          LUT2 (Prop_lut2_I1_O)        0.045     0.710 r  y_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.000     0.710    y_OBUF[7]_inst_i_5_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.780 r  y_OBUF[7]_inst_i_1/O[0]
                         net (fo=1, routed)           0.530     1.310    y_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         1.233     2.544 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.544    y[4]
    M16                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[4]
                            (input port)
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.549ns  (logic 1.578ns (61.890%)  route 0.972ns (38.110%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 r  b[4] (IN)
                         net (fo=0)                   0.000     0.000    b[4]
    R12                  IBUF (Prop_ibuf_I_O)         0.230     0.230 r  b_IBUF[4]_inst/O
                         net (fo=1, routed)           0.435     0.665    b_IBUF[4]
    SLICE_X0Y24          LUT2 (Prop_lut2_I1_O)        0.045     0.710 r  y_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.000     0.710    y_OBUF[7]_inst_i_5_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.816 r  y_OBUF[7]_inst_i_1/O[1]
                         net (fo=1, routed)           0.536     1.352    y_OBUF[5]
    M12                  OBUF (Prop_obuf_I_O)         1.197     2.549 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.549    y[5]
    M12                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[14]
                            (input port)
  Destination:            y[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.553ns  (logic 1.563ns (61.230%)  route 0.990ns (38.770%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  b[14] (IN)
                         net (fo=0)                   0.000     0.000    b[14]
    T14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  b_IBUF[14]_inst/O
                         net (fo=1, routed)           0.386     0.600    b_IBUF[14]
    SLICE_X0Y26          LUT2 (Prop_lut2_I1_O)        0.045     0.645 r  y_OBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.645    y_OBUF[15]_inst_i_3_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.744 r  y_OBUF[15]_inst_i_1/O[3]
                         net (fo=1, routed)           0.603     1.347    y_OBUF[15]
    J14                  OBUF (Prop_obuf_I_O)         1.205     2.553 r  y_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.553    y[15]
    J14                                                               r  y[15] (OUT)
  -------------------------------------------------------------------    -------------------





