// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module atan2_cordic_double_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        y_in,
        x_in,
        ap_return
);

parameter    ap_ST_fsm_state1 = 15'd1;
parameter    ap_ST_fsm_state2 = 15'd2;
parameter    ap_ST_fsm_state3 = 15'd4;
parameter    ap_ST_fsm_state4 = 15'd8;
parameter    ap_ST_fsm_state5 = 15'd16;
parameter    ap_ST_fsm_state6 = 15'd32;
parameter    ap_ST_fsm_state7 = 15'd64;
parameter    ap_ST_fsm_state8 = 15'd128;
parameter    ap_ST_fsm_state9 = 15'd256;
parameter    ap_ST_fsm_state10 = 15'd512;
parameter    ap_ST_fsm_state11 = 15'd1024;
parameter    ap_ST_fsm_state12 = 15'd2048;
parameter    ap_ST_fsm_state13 = 15'd4096;
parameter    ap_ST_fsm_state14 = 15'd8192;
parameter    ap_ST_fsm_state15 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] y_in;
input  [63:0] x_in;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[63:0] ap_return;

(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [63:0] grp_atan2_generic_fu_171_ap_return;
reg   [63:0] reg_190;
wire    ap_CS_fsm_state2;
wire    grp_atan2_generic_fu_171_ap_idle;
wire    grp_atan2_generic_fu_171_ap_ready;
wire    grp_atan2_generic_fu_171_ap_done;
wire    ap_CS_fsm_state3;
wire   [0:0] tmp_demorgan_fu_260_p2;
reg   [0:0] tmp_demorgan_reg_537;
wire   [0:0] tmp_105_demorgan_fu_278_p2;
reg   [0:0] tmp_105_demorgan_reg_541;
wire   [0:0] tmp_s_fu_284_p2;
reg   [0:0] tmp_s_reg_545;
wire   [0:0] or_cond1_fu_296_p2;
reg   [0:0] or_cond1_reg_549;
wire   [0:0] tmp_44_fu_302_p2;
reg   [0:0] tmp_44_reg_553;
wire   [0:0] or_cond_fu_314_p2;
reg   [0:0] or_cond_reg_557;
reg   [31:0] m_fu_324_p4;
reg   [31:0] m_reg_561;
wire   [0:0] tmp_129_demorgan_fu_334_p2;
reg   [0:0] tmp_129_demorgan_reg_565;
wire   [0:0] tmp_131_demorgan_fu_340_p2;
reg   [0:0] tmp_131_demorgan_reg_569;
wire   [63:0] a_fu_358_p1;
reg   [63:0] a_reg_573;
wire   [63:0] b_fu_377_p1;
reg   [63:0] b_reg_579;
wire   [63:0] p_1_fu_426_p3;
wire   [63:0] ret_i_i_i6_fu_442_p1;
wire   [63:0] ret_i_i_i5_fu_454_p1;
wire   [0:0] p_Result_72_fu_200_p3;
wire   [63:0] ret_i_i_i4_fu_466_p1;
wire   [63:0] ret_i_i_i3_fu_478_p1;
wire   [63:0] ret_i_i_i2_fu_490_p1;
wire   [63:0] ret_i_i_i1_fu_502_p1;
wire   [63:0] grp_fu_179_p2;
reg   [63:0] tmp_102_i_reg_626;
wire    ap_CS_fsm_state8;
reg   [63:0] d_reg_631;
wire    ap_CS_fsm_state14;
wire   [63:0] tmp_47_fu_516_p1;
wire    grp_atan2_generic_fu_171_ap_start;
reg   [63:0] grp_atan2_generic_fu_171_y_in;
reg   [63:0] grp_atan2_generic_fu_171_x_in;
reg   [63:0] c_reg_82;
wire    ap_CS_fsm_state9;
wire   [0:0] tmp_i3_fu_384_p2;
reg   [63:0] ap_phi_mux_p_s_phi_fu_108_p40;
reg   [63:0] p_s_reg_96;
wire   [63:0] tmp_48_fu_529_p1;
wire    ap_CS_fsm_state15;
reg   [63:0] ap_phi_mux_UnifiedRetVal_phi_fu_164_p4;
reg   [63:0] UnifiedRetVal_reg_161;
reg    grp_atan2_generic_fu_171_ap_start_reg;
wire   [0:0] tmp_30_fu_420_p2;
reg   [63:0] grp_fu_179_p0;
reg   [63:0] grp_fu_179_p1;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state10;
wire   [63:0] tmp_29_fu_186_p0;
wire   [63:0] tmp_29_fu_186_p1;
wire   [63:0] p_Val2_s_fu_196_p1;
wire   [63:0] p_Val2_60_fu_222_p1;
wire   [10:0] loc_V_8_fu_234_p4;
wire   [51:0] loc_V_9_fu_244_p1;
wire   [0:0] tmp_i_fu_248_p2;
wire   [0:0] tmp_i_54_fu_254_p2;
wire   [10:0] loc_V_fu_208_p4;
wire   [51:0] loc_V_7_fu_218_p1;
wire   [0:0] tmp_i2_fu_266_p2;
wire   [0:0] tmp_i2_55_fu_272_p2;
wire   [0:0] tmp_43_fu_290_p2;
wire   [0:0] tmp_45_fu_308_p2;
wire   [0:0] p_Result_s_fu_226_p3;
wire   [31:0] tmp_46_fu_320_p1;
wire   [62:0] tmp_fu_346_p1;
wire   [63:0] p_Result_79_fu_350_p3;
wire   [62:0] tmp_99_fu_365_p1;
wire   [63:0] p_Result_80_fu_369_p3;
wire   [0:0] notlhs_fu_390_p2;
wire   [0:0] notlhs2_fu_402_p2;
wire   [0:0] tmp_26_fu_396_p2;
wire   [0:0] tmp_27_fu_408_p2;
wire   [0:0] tmp_28_fu_414_p2;
wire   [0:0] tmp_29_fu_186_p2;
wire   [63:0] p_Result_78_fu_434_p3;
wire   [63:0] p_Result_77_fu_446_p3;
wire   [63:0] p_Result_76_fu_458_p3;
wire   [63:0] p_Result_75_fu_470_p3;
wire   [63:0] p_Result_74_fu_482_p3;
wire   [63:0] p_Result_73_fu_494_p3;
wire   [63:0] tmp_270_to_int_fu_506_p1;
wire   [63:0] tmp_270_neg_fu_510_p2;
wire   [63:0] tmp_271_to_int_fu_520_p1;
wire   [63:0] tmp_271_neg_fu_523_p2;
reg   [63:0] ap_return_preg;
reg   [14:0] ap_NS_fsm;
reg    ap_condition_619;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 grp_atan2_generic_fu_171_ap_start_reg = 1'b0;
#0 ap_return_preg = 64'd0;
end

atan2_generic grp_atan2_generic_fu_171(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_atan2_generic_fu_171_ap_start),
    .ap_done(grp_atan2_generic_fu_171_ap_done),
    .ap_idle(grp_atan2_generic_fu_171_ap_idle),
    .ap_ready(grp_atan2_generic_fu_171_ap_ready),
    .y_in(grp_atan2_generic_fu_171_y_in),
    .x_in(grp_atan2_generic_fu_171_x_in),
    .ap_return(grp_atan2_generic_fu_171_ap_return)
);

convert_dsub_64nssc4 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
convert_dsub_64nssc4_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_179_p0),
    .din1(grp_fu_179_p1),
    .ce(1'b1),
    .dout(grp_fu_179_p2)
);

convert_dcmp_64nstde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
convert_dcmp_64nstde_U40(
    .din0(tmp_29_fu_186_p0),
    .din1(tmp_29_fu_186_p1),
    .opcode(5'd2),
    .dout(tmp_29_fu_186_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 64'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            ap_return_preg <= ap_phi_mux_UnifiedRetVal_phi_fu_164_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_atan2_generic_fu_171_ap_start_reg <= 1'b0;
    end else begin
        if ((((tmp_131_demorgan_fu_340_p2 == 1'd0) & (tmp_129_demorgan_fu_334_p2 == 1'd0) & (or_cond_fu_314_p2 == 1'd0) & (tmp_44_fu_302_p2 == 1'd0) & (or_cond1_fu_296_p2 == 1'd0) & (tmp_s_fu_284_p2 == 1'd0) & (tmp_i3_fu_384_p2 == 1'd0) & (tmp_105_demorgan_fu_278_p2 == 1'd0) & (tmp_demorgan_fu_260_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (tmp_30_fu_420_p2 == 1'd1)) | ((tmp_131_demorgan_fu_340_p2 == 1'd0) & (tmp_129_demorgan_fu_334_p2 == 1'd0) & (or_cond_fu_314_p2 == 1'd0) & (tmp_44_fu_302_p2 == 1'd0) & (or_cond1_fu_296_p2 == 1'd0) & (tmp_s_fu_284_p2 == 1'd0) & (tmp_30_fu_420_p2 == 1'd0) & (tmp_i3_fu_384_p2 == 1'd0) & (tmp_105_demorgan_fu_278_p2 == 1'd0) & (tmp_demorgan_fu_260_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
            grp_atan2_generic_fu_171_ap_start_reg <= 1'b1;
        end else if ((grp_atan2_generic_fu_171_ap_ready == 1'b1)) begin
            grp_atan2_generic_fu_171_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & ((tmp_129_demorgan_reg_565 == 1'd1) | (or_cond_reg_557 == 1'd1) | (tmp_44_reg_553 == 1'd1) | (or_cond1_reg_549 == 1'd1) | (tmp_s_reg_545 == 1'd1) | (tmp_131_demorgan_reg_569 == 1'd0) | (tmp_105_demorgan_reg_541 == 1'd1) | (tmp_demorgan_reg_537 == 1'd1)))) begin
        UnifiedRetVal_reg_161 <= ap_phi_mux_p_s_phi_fu_108_p40;
    end else if (((tmp_131_demorgan_fu_340_p2 == 1'd1) & (tmp_129_demorgan_fu_334_p2 == 1'd0) & (or_cond_fu_314_p2 == 1'd0) & (tmp_44_fu_302_p2 == 1'd0) & (or_cond1_fu_296_p2 == 1'd0) & (tmp_s_fu_284_p2 == 1'd0) & (tmp_105_demorgan_fu_278_p2 == 1'd0) & (tmp_demorgan_fu_260_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        UnifiedRetVal_reg_161 <= p_1_fu_426_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_131_demorgan_fu_340_p2 == 1'd0) & (tmp_129_demorgan_fu_334_p2 == 1'd0) & (or_cond_fu_314_p2 == 1'd0) & (tmp_44_fu_302_p2 == 1'd0) & (or_cond1_fu_296_p2 == 1'd0) & (tmp_s_fu_284_p2 == 1'd0) & (tmp_105_demorgan_fu_278_p2 == 1'd0) & (tmp_demorgan_fu_260_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (tmp_i3_fu_384_p2 == 1'd1))) begin
        c_reg_82 <= 64'd4605249457297304856;
    end else if (((grp_atan2_generic_fu_171_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        c_reg_82 <= grp_atan2_generic_fu_171_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        c_reg_82 <= tmp_102_i_reg_626;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_44_fu_302_p2 == 1'd1) & (or_cond_fu_314_p2 == 1'd0) & (or_cond1_fu_296_p2 == 1'd0) & (tmp_s_fu_284_p2 == 1'd0) & (tmp_105_demorgan_fu_278_p2 == 1'd0) & (tmp_demorgan_fu_260_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_s_reg_96 <= ret_i_i_i6_fu_442_p1;
    end else if (((tmp_s_fu_284_p2 == 1'd1) & (or_cond_fu_314_p2 == 1'd0) & (or_cond1_fu_296_p2 == 1'd0) & (p_Result_72_fu_200_p3 == 1'd0) & (tmp_105_demorgan_fu_278_p2 == 1'd0) & (tmp_demorgan_fu_260_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_s_reg_96 <= ret_i_i_i5_fu_454_p1;
    end else if (((tmp_s_fu_284_p2 == 1'd1) & (or_cond_fu_314_p2 == 1'd0) & (or_cond1_fu_296_p2 == 1'd0) & (tmp_105_demorgan_fu_278_p2 == 1'd0) & (tmp_demorgan_fu_260_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (p_Result_72_fu_200_p3 == 1'd1))) begin
        p_s_reg_96 <= ret_i_i_i4_fu_466_p1;
    end else if (((or_cond_fu_314_p2 == 1'd1) & (or_cond1_fu_296_p2 == 1'd0) & (tmp_105_demorgan_fu_278_p2 == 1'd0) & (tmp_demorgan_fu_260_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_s_reg_96 <= ret_i_i_i3_fu_478_p1;
    end else if (((or_cond1_fu_296_p2 == 1'd1) & (p_Result_72_fu_200_p3 == 1'd0) & (tmp_105_demorgan_fu_278_p2 == 1'd0) & (tmp_demorgan_fu_260_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_s_reg_96 <= ret_i_i_i2_fu_490_p1;
    end else if (((or_cond1_fu_296_p2 == 1'd1) & (tmp_105_demorgan_fu_278_p2 == 1'd0) & (tmp_demorgan_fu_260_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (p_Result_72_fu_200_p3 == 1'd1))) begin
        p_s_reg_96 <= ret_i_i_i1_fu_502_p1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & ((tmp_105_demorgan_fu_278_p2 == 1'd1) | (tmp_demorgan_fu_260_p2 == 1'd1)))) begin
        p_s_reg_96 <= 64'd9223372036854775807;
    end else if ((((tmp_129_demorgan_fu_334_p2 == 1'd1) & (tmp_131_demorgan_fu_340_p2 == 1'd0) & (or_cond_fu_314_p2 == 1'd0) & (tmp_44_fu_302_p2 == 1'd0) & (or_cond1_fu_296_p2 == 1'd0) & (tmp_s_fu_284_p2 == 1'd0) & (tmp_105_demorgan_fu_278_p2 == 1'd0) & (tmp_demorgan_fu_260_p2 == 1'd0) & (m_fu_324_p4 == 32'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | (~(m_reg_561 == 32'd0) & ~(m_reg_561 == 32'd2) & ~(m_reg_561 == 32'd3) & ~(m_reg_561 == 32'd1) & (1'b1 == ap_CS_fsm_state14)))) begin
        p_s_reg_96 <= 64'd0;
    end else if (((tmp_131_demorgan_fu_340_p2 == 1'd1) & (tmp_129_demorgan_fu_334_p2 == 1'd1) & (or_cond_fu_314_p2 == 1'd0) & (tmp_44_fu_302_p2 == 1'd0) & (or_cond1_fu_296_p2 == 1'd0) & (tmp_s_fu_284_p2 == 1'd0) & (tmp_105_demorgan_fu_278_p2 == 1'd0) & (tmp_demorgan_fu_260_p2 == 1'd0) & (m_fu_324_p4 == 32'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_s_reg_96 <= 64'd4605249457297304856;
    end else if (((tmp_129_demorgan_reg_565 == 1'd0) & (m_reg_561 == 32'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        p_s_reg_96 <= c_reg_82;
    end else if (((tmp_129_demorgan_reg_565 == 1'd0) & (m_reg_561 == 32'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        p_s_reg_96 <= tmp_47_fu_516_p1;
    end else if (((tmp_131_demorgan_reg_569 == 1'd0) & (tmp_129_demorgan_reg_565 == 1'd0) & (or_cond_reg_557 == 1'd0) & (tmp_44_reg_553 == 1'd0) & (or_cond1_reg_549 == 1'd0) & (tmp_s_reg_545 == 1'd0) & (tmp_105_demorgan_reg_541 == 1'd0) & (tmp_demorgan_reg_537 == 1'd0) & (m_reg_561 == 32'd2) & (1'b1 == ap_CS_fsm_state15))) begin
        p_s_reg_96 <= d_reg_631;
    end else if (((m_reg_561 == 32'd3) & (tmp_131_demorgan_reg_569 == 1'd0) & (tmp_129_demorgan_reg_565 == 1'd0) & (or_cond_reg_557 == 1'd0) & (tmp_44_reg_553 == 1'd0) & (or_cond1_reg_549 == 1'd0) & (tmp_s_reg_545 == 1'd0) & (tmp_105_demorgan_reg_541 == 1'd0) & (tmp_demorgan_reg_537 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        p_s_reg_96 <= tmp_48_fu_529_p1;
    end else if (((tmp_129_demorgan_fu_334_p2 == 1'd1) & (tmp_131_demorgan_fu_340_p2 == 1'd0) & (or_cond_fu_314_p2 == 1'd0) & (tmp_44_fu_302_p2 == 1'd0) & (or_cond1_fu_296_p2 == 1'd0) & (tmp_s_fu_284_p2 == 1'd0) & (tmp_105_demorgan_fu_278_p2 == 1'd0) & (tmp_demorgan_fu_260_p2 == 1'd0) & (m_fu_324_p4 == 32'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_s_reg_96 <= 64'd9223372036854775808;
    end else if (((tmp_129_demorgan_fu_334_p2 == 1'd1) & (tmp_131_demorgan_fu_340_p2 == 1'd0) & (or_cond_fu_314_p2 == 1'd0) & (tmp_44_fu_302_p2 == 1'd0) & (or_cond1_fu_296_p2 == 1'd0) & (tmp_s_fu_284_p2 == 1'd0) & (tmp_105_demorgan_fu_278_p2 == 1'd0) & (tmp_demorgan_fu_260_p2 == 1'd0) & (m_fu_324_p4 == 32'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_s_reg_96 <= 64'd4614256656552045848;
    end else if (((tmp_129_demorgan_fu_334_p2 == 1'd1) & (m_fu_324_p4 == 32'd3) & (tmp_131_demorgan_fu_340_p2 == 1'd0) & (or_cond_fu_314_p2 == 1'd0) & (tmp_44_fu_302_p2 == 1'd0) & (or_cond1_fu_296_p2 == 1'd0) & (tmp_s_fu_284_p2 == 1'd0) & (tmp_105_demorgan_fu_278_p2 == 1'd0) & (tmp_demorgan_fu_260_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_s_reg_96 <= 64'd13837628693406821656;
    end else if (((tmp_131_demorgan_fu_340_p2 == 1'd1) & (tmp_129_demorgan_fu_334_p2 == 1'd1) & (or_cond_fu_314_p2 == 1'd0) & (tmp_44_fu_302_p2 == 1'd0) & (or_cond1_fu_296_p2 == 1'd0) & (tmp_s_fu_284_p2 == 1'd0) & (tmp_105_demorgan_fu_278_p2 == 1'd0) & (tmp_demorgan_fu_260_p2 == 1'd0) & (m_fu_324_p4 == 32'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_s_reg_96 <= 64'd13828621494152080664;
    end else if (((tmp_131_demorgan_fu_340_p2 == 1'd1) & (tmp_129_demorgan_fu_334_p2 == 1'd1) & (or_cond_fu_314_p2 == 1'd0) & (tmp_44_fu_302_p2 == 1'd0) & (or_cond1_fu_296_p2 == 1'd0) & (tmp_s_fu_284_p2 == 1'd0) & (tmp_105_demorgan_fu_278_p2 == 1'd0) & (tmp_demorgan_fu_260_p2 == 1'd0) & (m_fu_324_p4 == 32'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_s_reg_96 <= 64'd4612488097114038738;
    end else if (((tmp_131_demorgan_fu_340_p2 == 1'd1) & (tmp_129_demorgan_fu_334_p2 == 1'd1) & (m_fu_324_p4 == 32'd3) & (or_cond_fu_314_p2 == 1'd0) & (tmp_44_fu_302_p2 == 1'd0) & (or_cond1_fu_296_p2 == 1'd0) & (tmp_s_fu_284_p2 == 1'd0) & (tmp_105_demorgan_fu_278_p2 == 1'd0) & (tmp_demorgan_fu_260_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_s_reg_96 <= 64'd13835860133968814546;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_131_demorgan_fu_340_p2 == 1'd0) & (tmp_129_demorgan_fu_334_p2 == 1'd0) & (or_cond_fu_314_p2 == 1'd0) & (tmp_44_fu_302_p2 == 1'd0) & (or_cond1_fu_296_p2 == 1'd0) & (tmp_s_fu_284_p2 == 1'd0) & (tmp_105_demorgan_fu_278_p2 == 1'd0) & (tmp_demorgan_fu_260_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        a_reg_573[62 : 0] <= a_fu_358_p1[62 : 0];
        b_reg_579[62 : 0] <= b_fu_377_p1[62 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_129_demorgan_reg_565 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        d_reg_631 <= grp_fu_179_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_fu_314_p2 == 1'd0) & (tmp_44_fu_302_p2 == 1'd0) & (or_cond1_fu_296_p2 == 1'd0) & (tmp_s_fu_284_p2 == 1'd0) & (tmp_105_demorgan_fu_278_p2 == 1'd0) & (tmp_demorgan_fu_260_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        m_reg_561 <= m_fu_324_p4;
        tmp_129_demorgan_reg_565 <= tmp_129_demorgan_fu_334_p2;
        tmp_131_demorgan_reg_569 <= tmp_131_demorgan_fu_340_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_105_demorgan_fu_278_p2 == 1'd0) & (tmp_demorgan_fu_260_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        or_cond1_reg_549 <= or_cond1_fu_296_p2;
        tmp_s_reg_545 <= tmp_s_fu_284_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond1_fu_296_p2 == 1'd0) & (tmp_105_demorgan_fu_278_p2 == 1'd0) & (tmp_demorgan_fu_260_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        or_cond_reg_557 <= or_cond_fu_314_p2;
        tmp_44_reg_553 <= tmp_44_fu_302_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_atan2_generic_fu_171_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((grp_atan2_generic_fu_171_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        reg_190 <= grp_atan2_generic_fu_171_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        tmp_102_i_reg_626 <= grp_fu_179_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_demorgan_fu_260_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_105_demorgan_reg_541 <= tmp_105_demorgan_fu_278_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_demorgan_reg_537 <= tmp_demorgan_fu_260_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) & ((tmp_129_demorgan_reg_565 == 1'd1) | (or_cond_reg_557 == 1'd1) | (tmp_44_reg_553 == 1'd1) | (or_cond1_reg_549 == 1'd1) | (tmp_s_reg_545 == 1'd1) | (tmp_131_demorgan_reg_569 == 1'd0) | (tmp_105_demorgan_reg_541 == 1'd1) | (tmp_demorgan_reg_537 == 1'd1)))) begin
        ap_phi_mux_UnifiedRetVal_phi_fu_164_p4 = ap_phi_mux_p_s_phi_fu_108_p40;
    end else begin
        ap_phi_mux_UnifiedRetVal_phi_fu_164_p4 = UnifiedRetVal_reg_161;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_619)) begin
        if ((m_reg_561 == 32'd2)) begin
            ap_phi_mux_p_s_phi_fu_108_p40 = d_reg_631;
        end else if ((m_reg_561 == 32'd3)) begin
            ap_phi_mux_p_s_phi_fu_108_p40 = tmp_48_fu_529_p1;
        end else begin
            ap_phi_mux_p_s_phi_fu_108_p40 = p_s_reg_96;
        end
    end else begin
        ap_phi_mux_p_s_phi_fu_108_p40 = p_s_reg_96;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        ap_return = ap_phi_mux_UnifiedRetVal_phi_fu_164_p4;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_atan2_generic_fu_171_x_in = a_reg_573;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_atan2_generic_fu_171_x_in = b_reg_579;
    end else begin
        grp_atan2_generic_fu_171_x_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_atan2_generic_fu_171_y_in = b_reg_579;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_atan2_generic_fu_171_y_in = a_reg_573;
    end else begin
        grp_atan2_generic_fu_171_y_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_179_p0 = 64'd4614256656552045848;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_179_p0 = 64'd4609753056924675352;
    end else begin
        grp_fu_179_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_179_p1 = c_reg_82;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_179_p1 = reg_190;
    end else begin
        grp_fu_179_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~(m_fu_324_p4 == 32'd0) & ~(m_fu_324_p4 == 32'd1) & ~(m_fu_324_p4 == 32'd2) & ~(m_fu_324_p4 == 32'd3) & (tmp_129_demorgan_fu_334_p2 == 1'd1) & (or_cond_fu_314_p2 == 1'd0) & (tmp_44_fu_302_p2 == 1'd0) & (or_cond1_fu_296_p2 == 1'd0) & (tmp_s_fu_284_p2 == 1'd0) & (tmp_105_demorgan_fu_278_p2 == 1'd0) & (tmp_demorgan_fu_260_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & ((or_cond_fu_314_p2 == 1'd1) | (tmp_44_fu_302_p2 == 1'd1) | (or_cond1_fu_296_p2 == 1'd1) | (tmp_s_fu_284_p2 == 1'd1) | (tmp_105_demorgan_fu_278_p2 == 1'd1) | (tmp_demorgan_fu_260_p2 == 1'd1) | ((tmp_131_demorgan_fu_340_p2 == 1'd1) & (tmp_129_demorgan_fu_334_p2 == 1'd0)) | ((tmp_129_demorgan_fu_334_p2 == 1'd1) & (m_fu_324_p4 == 32'd0)) | ((tmp_129_demorgan_fu_334_p2 == 1'd1) & (m_fu_324_p4 == 32'd1)) | ((tmp_129_demorgan_fu_334_p2 == 1'd1) & (m_fu_324_p4 == 32'd2)) | ((tmp_129_demorgan_fu_334_p2 == 1'd1) & (m_fu_324_p4 == 32'd3))))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if (((tmp_131_demorgan_fu_340_p2 == 1'd0) & (tmp_129_demorgan_fu_334_p2 == 1'd0) & (or_cond_fu_314_p2 == 1'd0) & (tmp_44_fu_302_p2 == 1'd0) & (or_cond1_fu_296_p2 == 1'd0) & (tmp_s_fu_284_p2 == 1'd0) & (tmp_i3_fu_384_p2 == 1'd0) & (tmp_105_demorgan_fu_278_p2 == 1'd0) & (tmp_demorgan_fu_260_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (tmp_30_fu_420_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((tmp_131_demorgan_fu_340_p2 == 1'd0) & (tmp_129_demorgan_fu_334_p2 == 1'd0) & (or_cond_fu_314_p2 == 1'd0) & (tmp_44_fu_302_p2 == 1'd0) & (or_cond1_fu_296_p2 == 1'd0) & (tmp_s_fu_284_p2 == 1'd0) & (tmp_30_fu_420_p2 == 1'd0) & (tmp_i3_fu_384_p2 == 1'd0) & (tmp_105_demorgan_fu_278_p2 == 1'd0) & (tmp_demorgan_fu_260_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((tmp_131_demorgan_fu_340_p2 == 1'd0) & (tmp_129_demorgan_fu_334_p2 == 1'd0) & (or_cond_fu_314_p2 == 1'd0) & (tmp_44_fu_302_p2 == 1'd0) & (or_cond1_fu_296_p2 == 1'd0) & (tmp_s_fu_284_p2 == 1'd0) & (tmp_105_demorgan_fu_278_p2 == 1'd0) & (tmp_demorgan_fu_260_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (tmp_i3_fu_384_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_atan2_generic_fu_171_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((grp_atan2_generic_fu_171_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_fu_358_p1 = p_Result_79_fu_350_p3;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_condition_619 = ((tmp_131_demorgan_reg_569 == 1'd0) & (tmp_129_demorgan_reg_565 == 1'd0) & (or_cond_reg_557 == 1'd0) & (tmp_44_reg_553 == 1'd0) & (or_cond1_reg_549 == 1'd0) & (tmp_s_reg_545 == 1'd0) & (tmp_105_demorgan_reg_541 == 1'd0) & (tmp_demorgan_reg_537 == 1'd0) & (1'b1 == ap_CS_fsm_state15));
end

assign b_fu_377_p1 = p_Result_80_fu_369_p3;

assign grp_atan2_generic_fu_171_ap_start = grp_atan2_generic_fu_171_ap_start_reg;

assign loc_V_7_fu_218_p1 = p_Val2_s_fu_196_p1[51:0];

assign loc_V_8_fu_234_p4 = {{p_Val2_60_fu_222_p1[62:52]}};

assign loc_V_9_fu_244_p1 = p_Val2_60_fu_222_p1[51:0];

assign loc_V_fu_208_p4 = {{p_Val2_s_fu_196_p1[62:52]}};

always @ (*) begin
    m_fu_324_p4 = tmp_46_fu_320_p1;
    m_fu_324_p4[32'd1] = |(p_Result_72_fu_200_p3);
end

assign notlhs2_fu_402_p2 = ((loc_V_fu_208_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign notlhs_fu_390_p2 = ((loc_V_8_fu_234_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign or_cond1_fu_296_p2 = (tmp_s_fu_284_p2 & tmp_43_fu_290_p2);

assign or_cond_fu_314_p2 = (tmp_45_fu_308_p2 & tmp_44_fu_302_p2);

assign p_1_fu_426_p3 = ((p_Result_s_fu_226_p3[0:0] === 1'b1) ? 64'd13833125093779451160 : 64'd4609753056924675352);

assign p_Result_72_fu_200_p3 = p_Val2_s_fu_196_p1[32'd63];

assign p_Result_73_fu_494_p3 = {{p_Result_s_fu_226_p3}, {63'd4614256656552045848}};

assign p_Result_74_fu_482_p3 = {{p_Result_s_fu_226_p3}, {63'd0}};

assign p_Result_75_fu_470_p3 = {{p_Result_s_fu_226_p3}, {63'd4609753056924675352}};

assign p_Result_76_fu_458_p3 = {{p_Result_s_fu_226_p3}, {63'd4614256656552045848}};

assign p_Result_77_fu_446_p3 = {{p_Result_s_fu_226_p3}, {63'd0}};

assign p_Result_78_fu_434_p3 = {{p_Result_s_fu_226_p3}, {63'd4609753056924675352}};

assign p_Result_79_fu_350_p3 = {{1'd0}, {tmp_fu_346_p1}};

assign p_Result_80_fu_369_p3 = {{1'd0}, {tmp_99_fu_365_p1}};

assign p_Result_s_fu_226_p3 = p_Val2_60_fu_222_p1[32'd63];

assign p_Val2_60_fu_222_p1 = y_in;

assign p_Val2_s_fu_196_p1 = x_in;

assign ret_i_i_i1_fu_502_p1 = p_Result_73_fu_494_p3;

assign ret_i_i_i2_fu_490_p1 = p_Result_74_fu_482_p3;

assign ret_i_i_i3_fu_478_p1 = p_Result_75_fu_470_p3;

assign ret_i_i_i4_fu_466_p1 = p_Result_76_fu_458_p3;

assign ret_i_i_i5_fu_454_p1 = p_Result_77_fu_446_p3;

assign ret_i_i_i6_fu_442_p1 = p_Result_78_fu_434_p3;

assign tmp_105_demorgan_fu_278_p2 = (tmp_i2_fu_266_p2 & tmp_i2_55_fu_272_p2);

assign tmp_129_demorgan_fu_334_p2 = (tmp_i2_fu_266_p2 & tmp_45_fu_308_p2);

assign tmp_131_demorgan_fu_340_p2 = (tmp_i_fu_248_p2 & tmp_43_fu_290_p2);

assign tmp_26_fu_396_p2 = (tmp_43_fu_290_p2 | notlhs_fu_390_p2);

assign tmp_270_neg_fu_510_p2 = (tmp_270_to_int_fu_506_p1 ^ 64'd9223372036854775808);

assign tmp_270_to_int_fu_506_p1 = c_reg_82;

assign tmp_271_neg_fu_523_p2 = (tmp_271_to_int_fu_520_p1 ^ 64'd9223372036854775808);

assign tmp_271_to_int_fu_520_p1 = d_reg_631;

assign tmp_27_fu_408_p2 = (tmp_45_fu_308_p2 | notlhs2_fu_402_p2);

assign tmp_28_fu_414_p2 = (tmp_27_fu_408_p2 & tmp_26_fu_396_p2);

assign tmp_29_fu_186_p0 = p_Result_79_fu_350_p3;

assign tmp_29_fu_186_p1 = p_Result_80_fu_369_p3;

assign tmp_30_fu_420_p2 = (tmp_29_fu_186_p2 & tmp_28_fu_414_p2);

assign tmp_43_fu_290_p2 = ((loc_V_9_fu_244_p1 == 52'd0) ? 1'b1 : 1'b0);

assign tmp_44_fu_302_p2 = ((loc_V_fu_208_p4 == 11'd0) ? 1'b1 : 1'b0);

assign tmp_45_fu_308_p2 = ((loc_V_7_fu_218_p1 == 52'd0) ? 1'b1 : 1'b0);

assign tmp_46_fu_320_p1 = p_Result_s_fu_226_p3;

assign tmp_47_fu_516_p1 = tmp_270_neg_fu_510_p2;

assign tmp_48_fu_529_p1 = tmp_271_neg_fu_523_p2;

assign tmp_99_fu_365_p1 = p_Val2_s_fu_196_p1[62:0];

assign tmp_demorgan_fu_260_p2 = (tmp_i_fu_248_p2 & tmp_i_54_fu_254_p2);

assign tmp_fu_346_p1 = p_Val2_60_fu_222_p1[62:0];

assign tmp_i2_55_fu_272_p2 = ((loc_V_7_fu_218_p1 != 52'd0) ? 1'b1 : 1'b0);

assign tmp_i2_fu_266_p2 = ((loc_V_fu_208_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign tmp_i3_fu_384_p2 = ((p_Result_80_fu_369_p3 == p_Result_79_fu_350_p3) ? 1'b1 : 1'b0);

assign tmp_i_54_fu_254_p2 = ((loc_V_9_fu_244_p1 != 52'd0) ? 1'b1 : 1'b0);

assign tmp_i_fu_248_p2 = ((loc_V_8_fu_234_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign tmp_s_fu_284_p2 = ((loc_V_8_fu_234_p4 == 11'd0) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    a_reg_573[63] <= 1'b0;
    b_reg_579[63] <= 1'b0;
end

endmodule //atan2_cordic_double_s
