#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000034fae0 .scope module, "test" "test" 2 10;
 .timescale 0 0;
v000000000070c5d0_0 .net "clk", 0 0, v00000000006aed90_0;  1 drivers
v000000000070c670_0 .var "data", 0 0;
v000000000070c710_0 .net "found_by_mealy", 0 0, v00000000006adb60_0;  1 drivers
v000000000070c7b0_0 .net "found_by_moore", 0 0, v000000000070c490_0;  1 drivers
S_00000000006af0e0 .scope module, "clock1" "clock" 2 16, 3 10 0, S_000000000034fae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk"
v00000000006aed90_0 .var "clk", 0 0;
S_0000000000693f00 .scope module, "me_1101" "mealy_1101" 2 18, 4 86 0, S_000000000034fae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /OUTPUT 1 "found"
v000000000070bd10_0 .net "clock", 0 0, v00000000006aed90_0;  alias, 1 drivers
v000000000070bdb0_0 .var "curr_state", 1 0;
v000000000070be50_0 .net "data", 0 0, v000000000070c670_0;  1 drivers
v000000000070bef0_0 .net "found", 0 0, v00000000006adb60_0;  alias, 1 drivers
v000000000070bf90_0 .net "new_state", 1 0, v000000000070bc70_0;  1 drivers
E_0000000000695d50 .event edge, v000000000070bc70_0;
S_00000000006ad850 .scope module, "sm" "mealy_state_manager" 4 91, 4 12 0, S_0000000000693f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /INPUT 2 "curr_state"
    .port_info 3 /OUTPUT 2 "new_state"
    .port_info 4 /OUTPUT 1 "found"
P_00000000006ad9d0 .param/l "state0" 0 4 15, C4<00>;
P_00000000006ada08 .param/l "state1" 0 4 16, C4<01>;
P_00000000006ada40 .param/l "state2" 0 4 17, C4<10>;
P_00000000006ada78 .param/l "state3" 0 4 18, C4<11>;
v0000000000694080_0 .net "clock", 0 0, v00000000006aed90_0;  alias, 1 drivers
v00000000006adac0_0 .net "curr_state", 1 0, v000000000070bdb0_0;  1 drivers
v00000000006adb60_0 .var "found", 0 0;
v000000000070bbd0_0 .net "in", 0 0, v000000000070c670_0;  alias, 1 drivers
v000000000070bc70_0 .var "new_state", 1 0;
E_0000000000695dd0 .event posedge, v00000000006aed90_0;
S_00000000006937c0 .scope module, "mo_1101" "moore_1101" 2 19, 5 69 0, S_000000000034fae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /OUTPUT 1 "found"
v000000000070c2b0_0 .net "clock", 0 0, v00000000006aed90_0;  alias, 1 drivers
v000000000070c350_0 .var "curr_state", 2 0;
v000000000070c3f0_0 .net "data", 0 0, v000000000070c670_0;  alias, 1 drivers
v000000000070c490_0 .var "found", 0 0;
v000000000070c530_0 .net "new_state", 2 0, v000000000070c210_0;  1 drivers
E_0000000000695710 .event edge, v000000000070c210_0;
S_0000000000693940 .scope module, "sm" "moore_state_manager" 5 75, 5 12 0, S_00000000006937c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /INPUT 3 "curr_state"
    .port_info 3 /OUTPUT 3 "new_state"
P_00000000006a84c0 .param/l "state0" 0 5 15, C4<000>;
P_00000000006a84f8 .param/l "state1" 0 5 16, C4<001>;
P_00000000006a8530 .param/l "state2" 0 5 17, C4<010>;
P_00000000006a8568 .param/l "state3" 0 5 18, C4<011>;
P_00000000006a85a0 .param/l "state4" 0 5 19, C4<100>;
v000000000070c030_0 .net "clock", 0 0, v00000000006aed90_0;  alias, 1 drivers
v000000000070c0d0_0 .net "curr_state", 2 0, v000000000070c350_0;  1 drivers
v000000000070c170_0 .net "in", 0 0, v000000000070c670_0;  alias, 1 drivers
v000000000070c210_0 .var "new_state", 2 0;
    .scope S_00000000006af0e0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000006aed90_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00000000006af0e0;
T_1 ;
    %delay 12, 0;
    %load/vec4 v00000000006aed90_0;
    %inv;
    %store/vec4 v00000000006aed90_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000006ad850;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000006adb60_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_00000000006ad850;
T_3 ;
    %wait E_0000000000695dd0;
    %load/vec4 v00000000006adac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v000000000070bbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000070bc70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000006adb60_0, 0, 1;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000070bc70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000006adb60_0, 0, 1;
T_3.6 ;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v000000000070bbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000000000070bc70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000006adb60_0, 0, 1;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000070bc70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000006adb60_0, 0, 1;
T_3.8 ;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v000000000070bbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000000000070bc70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000006adb60_0, 0, 1;
    %jmp T_3.10;
T_3.9 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000000000070bc70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000006adb60_0, 0, 1;
T_3.10 ;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v000000000070bbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000070bc70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000006adb60_0, 0, 1;
    %jmp T_3.12;
T_3.11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000070bc70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000006adb60_0, 0, 1;
T_3.12 ;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000693f00;
T_4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000070bdb0_0, 0, 2;
    %end;
    .thread T_4;
    .scope S_0000000000693f00;
T_5 ;
    %wait E_0000000000695d50;
    %load/vec4 v000000000070bf90_0;
    %store/vec4 v000000000070bdb0_0, 0, 2;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000000693940;
T_6 ;
    %wait E_0000000000695dd0;
    %load/vec4 v000000000070c0d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v000000000070c170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000000000070c210_0, 0, 3;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000070c210_0, 0, 3;
T_6.7 ;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v000000000070c170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000000000070c210_0, 0, 3;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000070c210_0, 0, 3;
T_6.9 ;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v000000000070c170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000000000070c210_0, 0, 3;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000000000070c210_0, 0, 3;
T_6.11 ;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v000000000070c170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000000000070c210_0, 0, 3;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000070c210_0, 0, 3;
T_6.13 ;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v000000000070c170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000000000070c210_0, 0, 3;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000070c210_0, 0, 3;
T_6.15 ;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000006937c0;
T_7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000070c350_0, 0, 3;
    %end;
    .thread T_7;
    .scope S_00000000006937c0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000070c490_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_00000000006937c0;
T_9 ;
    %wait E_0000000000695710;
    %load/vec4 v000000000070c530_0;
    %store/vec4 v000000000070c350_0, 0, 3;
    %load/vec4 v000000000070c350_0;
    %parti/s 1, 2, 3;
    %store/vec4 v000000000070c490_0, 0, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000000000034fae0;
T_10 ;
    %wait E_0000000000695dd0;
    %delay 2, 0;
    %vpi_call 2 23 "$display", "%b\011%b\011%b\011%4d", v000000000070c670_0, v000000000070c710_0, v000000000070c7b0_0, $time {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_000000000034fae0;
T_11 ;
    %vpi_call 2 28 "$display", "\000" {0 0 0};
    %vpi_call 2 29 "$display", "Exemplo_1101 - Axell Brendow - 631822" {0 0 0};
    %vpi_call 2 30 "$display", "\000" {0 0 0};
    %vpi_call 2 31 "$display", "data\011mealy\011moore\011time" {0 0 0};
    %vpi_call 2 32 "$display", "\000" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000070c670_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000070c670_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000070c670_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000070c670_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000070c670_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000070c670_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000070c670_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000070c670_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000070c670_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000070c670_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000070c670_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000070c670_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000070c670_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000070c670_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000070c670_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000070c670_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000070c670_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000070c670_0, 0, 1;
    %delay 24, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "Exemplo_1101.v";
    "./clock.v";
    "./Mealy_1101.v";
    "./Moore_1101.v";
