Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date             : Thu Jul 19 06:16:14 2018
| Host             : ubuntu running 64-bit Ubuntu 16.04.4 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7a35tftg256-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.241        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.169        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 83.8         |
| Junction Temperature (C) | 26.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.004 |        8 |       --- |             --- |
| Slice Logic             |     0.001 |     1054 |       --- |             --- |
|   LUT as Logic          |    <0.001 |      281 |     20800 |            1.35 |
|   Register              |    <0.001 |      625 |     41600 |            1.50 |
|   CARRY4                |    <0.001 |       21 |      8150 |            0.26 |
|   Others                |     0.000 |       67 |       --- |             --- |
|   LUT as Shift Register |     0.000 |        3 |      9600 |            0.03 |
| Signals                 |     0.001 |      789 |       --- |             --- |
| Block RAM               |    <0.001 |      0.5 |        50 |            1.00 |
| MMCM                    |     0.090 |        1 |         5 |           20.00 |
| I/O                     |     0.071 |       59 |       170 |           34.71 |
| Static Power            |     0.072 |          |           |                 |
| Total                   |     0.241 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.018 |       0.009 |      0.010 |
| Vccaux    |       1.800 |     0.065 |       0.052 |      0.013 |
| Vcco33    |       3.300 |     0.021 |       0.020 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------+------------------------------------------------------------+-----------------+
| Clock                             | Domain                                                     | Constraint (ns) |
+-----------------------------------+------------------------------------------------------------+-----------------+
| clk_100_180_design_1_clk_wiz_0_0  | design_1_i/clk_wiz_0/inst/clk_100_180_design_1_clk_wiz_0_0 |            10.0 |
| clk_100_design_1_clk_wiz_0_0      | design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0     |            10.0 |
| clk_25_design_1_clk_wiz_0_0       | design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0      |            40.0 |
| clk_50_design_1_clk_wiz_0_0       | design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0      |            14.3 |
| clkfbout_design_1_clk_wiz_0_0     | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0    |            20.0 |
| design_1_i/clk_wiz_0/inst/clk_in1 | sys_clk_i_IBUF                                             |            20.0 |
+-----------------------------------+------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------+-----------+
| Name                                                                                  | Power (W) |
+---------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                      |     0.169 |
|   design_1_i                                                                          |     0.098 |
|     ADC2FIFO_0                                                                        |     0.000 |
|     ADC2FIFO_1                                                                        |     0.000 |
|     ADC2FIFO_2                                                                        |     0.000 |
|     ADC2FIFO_3                                                                        |     0.000 |
|     FIFO_RD_Mux_0                                                                     |    <0.001 |
|       inst                                                                            |    <0.001 |
|     SPI_ADC_0                                                                         |    <0.001 |
|       inst                                                                            |    <0.001 |
|     SPI_ADC_1                                                                         |    <0.001 |
|       inst                                                                            |    <0.001 |
|     SPI_ADC_2                                                                         |    <0.001 |
|       inst                                                                            |    <0.001 |
|     SPI_ADC_3                                                                         |    <0.001 |
|       inst                                                                            |    <0.001 |
|     SPI_ADC_4                                                                         |    <0.001 |
|       inst                                                                            |    <0.001 |
|     SPI_ADC_5                                                                         |    <0.001 |
|       inst                                                                            |    <0.001 |
|     SPI_ADC_6                                                                         |    <0.001 |
|       inst                                                                            |    <0.001 |
|     SPI_ADC_7                                                                         |    <0.001 |
|       inst                                                                            |    <0.001 |
|     clk_wiz_0                                                                         |     0.091 |
|       inst                                                                            |     0.091 |
|     fifo_generator_0                                                                  |     0.004 |
|       U0                                                                              |     0.004 |
|         inst_fifo_gen                                                                 |     0.004 |
|           gconvfifo.rf                                                                |     0.004 |
|             grf.rf                                                                    |     0.004 |
|               gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                 rd_pntr_cdc_inst                                                      |    <0.001 |
|                 wr_pntr_cdc_inst                                                      |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                 gr1.gr1_int.rfwft                                                     |    <0.001 |
|                 gras.rsts                                                             |    <0.001 |
|                   c0                                                                  |    <0.001 |
|                   c1                                                                  |    <0.001 |
|                 rpntr                                                                 |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                 gwas.gpf.wrpf                                                         |    <0.001 |
|                 gwas.wsts                                                             |    <0.001 |
|                   c1                                                                  |    <0.001 |
|                   c2                                                                  |    <0.001 |
|                 wpntr                                                                 |    <0.001 |
|               gntv_or_sync_fifo.mem                                                   |     0.002 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                              |     0.001 |
|                   inst_blk_mem_gen                                                    |     0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                              |     0.001 |
|                       valid.cstr                                                      |     0.001 |
|                         ramloop[0].ram.r                                              |     0.001 |
|                           prim_noinit.ram                                             |     0.001 |
|               rstblk                                                                  |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|     fifo_read_controller_0                                                            |    <0.001 |
|       inst                                                                            |    <0.001 |
|     led_controller_0                                                                  |    <0.001 |
|       inst                                                                            |    <0.001 |
|     sys_ctrl_0                                                                        |    <0.001 |
|       inst                                                                            |    <0.001 |
|     util_vector_logic_0                                                               |     0.000 |
+---------------------------------------------------------------------------------------+-----------+


