// Seed: 113415173
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = (id_2) == id_3;
  assign id_1 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
  module_0(
      id_3, id_3, id_1
  );
  assign id_2#(
      .id_2(1'b0),
      .id_1(1'b0)
  ) = 1'b0;
  wire id_5;
  assign id_4[1] = id_3;
endmodule
