// Seed: 3714632615
module module_0 (
    output wand id_0,
    output supply1 id_1
);
  logic id_3;
  assign id_0 = 1;
  assign id_1 = 1'b0;
  wire id_4;
  assign id_3 = -1 & id_4 % id_4;
  logic [7:0] id_5;
  assign id_1 = id_5[(-1)];
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input tri id_2,
    input uwire id_3
    , id_27,
    input wand id_4,
    input uwire id_5,
    input wand id_6,
    input tri1 id_7,
    input tri0 id_8,
    input tri1 id_9,
    input wor id_10,
    output wor id_11,
    output wire id_12,
    output tri0 id_13,
    input tri id_14
    , id_28,
    input wand id_15,
    input wand id_16,
    input tri1 id_17,
    output tri0 id_18,
    output supply1 id_19,
    output tri id_20,
    input uwire id_21,
    input tri0 id_22,
    output supply0 id_23,
    input wand id_24,
    output wire id_25
);
  module_0 modCall_1 (
      id_19,
      id_25
  );
endmodule
