<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230005934A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230005934</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17561218</doc-number><date>20211223</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>KR</country><doc-number>10-2021-0085807</doc-number><date>20210630</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>108</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>G</section><class>11</class><subclass>C</subclass><main-group>11</main-group><subgroup>408</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>10897</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>10805</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>G</section><class>11</class><subclass>C</subclass><main-group>11</main-group><subgroup>4085</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">SEMICONDUCTOR MEMORY DEVICE</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>SK hynix Inc.</orgname><address><city>Gyeonggi-do</city><country>KR</country></address></addressbook><residence><country>KR</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>KIM</last-name><first-name>Kyung Bo</first-name><address><city>Gyeonggi-do</city><country>KR</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>KIM</last-name><first-name>Hyun Jung</first-name><address><city>Gyeonggi-do</city><country>KR</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>KIM</last-name><first-name>Song</first-name><address><city>Gyeonggi-do</city><country>KR</country></address></addressbook></inventor></inventors></us-parties></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A semiconductor memory device comprises: a memory cell array including a word line stack including word lines vertically stacked; and a sub word line driver block including sub word lines disposed below an end portion of the word line stack, wherein the word lines and the sub word lines extend in directions, respectively, crossing each other.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="121.67mm" wi="148.76mm" file="US20230005934A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="133.86mm" wi="122.09mm" file="US20230005934A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="139.28mm" wi="150.79mm" file="US20230005934A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="109.14mm" wi="104.65mm" file="US20230005934A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="194.90mm" wi="159.43mm" file="US20230005934A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="164.76mm" wi="149.01mm" file="US20230005934A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="165.78mm" wi="149.78mm" file="US20230005934A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="183.47mm" wi="134.54mm" file="US20230005934A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="125.48mm" wi="152.82mm" file="US20230005934A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="198.54mm" wi="149.01mm" orientation="landscape" file="US20230005934A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="194.73mm" wi="137.33mm" orientation="landscape" file="US20230005934A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATIONS</heading><p id="p-0002" num="0001">The present application claims priority to Korean Patent Application No. 10-2021-0085807, filed on Jun. 30, 2021, which is incorporated herein by reference in its entirety.</p><heading id="h-0002" level="1">BACKGROUND</heading><heading id="h-0003" level="1">1. Field</heading><p id="p-0003" num="0002">Present invention relates to a semiconductor device and, more particularly, to a semiconductor memory device.</p><heading id="h-0004" level="1">2. Description of the Related Art</heading><p id="p-0004" num="0003">Integration degree of two-dimensional semiconductor memory devices is mainly determined by the area occupied by memory cells. Thus, the integration degree is mainly affected by the level of a fine-pattern fabrication technology. The integration degree of two-dimensional semiconductor memory devices is still increasing, but the increase is limited because fabricating finer patterns requires highly expensive tools. Accordingly, three-dimensional (3D) semiconductor memory devices having three-dimensionally arranged memory cells are being suggested.</p><heading id="h-0005" level="1">SUMMARY</heading><p id="p-0005" num="0004">Various embodiments of the present invention provide a highly integrated semiconductor memory device.</p><p id="p-0006" num="0005">A semiconductor memory device according to an embodiment of the present invention comprises: a memory cell array including a word line stack including word lines vertically stacked; and a sub word line driver block including sub word lines disposed below an end portion of the word line stack, wherein the word lines and the sub word lines extend in directions, respectively, crossing each other.</p><p id="p-0007" num="0006">A memory cell array according to an embodiment of the present invention comprises: a plurality of memory cells, each of the memory cells including a laterally oriented active layer, a vertically oriented bit line connected to one side of the laterally oriented active layer, and a capacitor connected to another side of the laterally oriented active layer; and a word line stack including a plurality of double word lines vertically stacked, each double word line including an upper and a lower word line facing each other with a corresponding laterally oriented active layer disposed therebetween, wherein opposite edge portions of each of the double word lines have a step shape defining contact portions for placing word line contact pads connecting the double word lines to corresponding sub word line drivers via interconnect metal lines.</p><p id="p-0008" num="0007">By arranging word lines of a memory cell array and sub word lines of a sub word line driver to cross each other, the present invention may simplify interconnections which connect the word lines and the sub word lines.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0006" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0009" num="0008"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a schematic perspective view illustrating a memory cell of a semiconductor memory device according to an embodiment of the present invention.</p><p id="p-0010" num="0009"><figref idref="DRAWINGS">FIG. <b>2</b>A</figref> is a cross-sectional view of a semiconductor device taken along line A<b>1</b>-A<b>1</b>&#x2032; of <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p><p id="p-0011" num="0010"><figref idref="DRAWINGS">FIG. <b>2</b>B</figref> is an enlarged view of a transistor TR.</p><p id="p-0012" num="0011"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a schematic perspective view illustrating a semiconductor memory device according to an embodiment of the present invention.</p><p id="p-0013" num="0012"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a cross-sectional view illustrating edge portions of double word lines of <figref idref="DRAWINGS">FIG. <b>3</b></figref>.</p><p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a schematic cross-sectional view illustrating a memory cell array of a semiconductor memory device according to an embodiment of the present invention.</p><p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is an equivalent circuit diagram illustrating a sub word line driver block according to an embodiment of the present invention.</p><p id="p-0016" num="0015"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is a plan view illustrating the sub word line driver block of <figref idref="DRAWINGS">FIG. <b>6</b></figref>.</p><p id="p-0017" num="0016"><figref idref="DRAWINGS">FIG. <b>8</b></figref> is a schematic perspective view illustrating a connection structure between sub word lines and double word lines.</p><p id="p-0018" num="0017"><figref idref="DRAWINGS">FIG. <b>9</b></figref> is a schematic perspective view illustrating a semiconductor memory device according to another embodiment of the present invention.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0007" level="1">DETAILED DESCRIPTION</heading><p id="p-0019" num="0018">Various embodiments described herein will be described with reference to cross-sectional views, plan views and block diagrams, which are ideal schematic views of the present invention. Therefore, the structures of the drawings may be modified by fabricating technology and/or tolerances. Various embodiments of the present invention are not limited to the specific structures shown in the drawings, but include any changes in the structures that may be produced according to the fabricating process. Also, any regions and shapes of regions illustrated in the drawings have schematic views, which are intended to illustrate specific examples of structures of regions of the various elements, and are not intended to limit the scope of the invention.</p><p id="p-0020" num="0019">In an embodiment to be described below, memory cell density may be increased and parasitic capacitance may be decreased by vertically stacking memory cells.</p><p id="p-0021" num="0020"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a schematic perspective view of a memory cell of a semiconductor memory device according to an embodiment of the present invention. <figref idref="DRAWINGS">FIG. <b>2</b>A</figref> is a cross-sectional view of the semiconductor memory device taken along the line A<b>1</b>-A<b>1</b>&#x2032; of <figref idref="DRAWINGS">FIG. <b>1</b></figref>. <figref idref="DRAWINGS">FIG. <b>2</b>B</figref> is an enlarged view of the transistor TR.</p><p id="p-0022" num="0021">Referring to <figref idref="DRAWINGS">FIGS. <b>1</b>, <b>2</b>A, and <b>2</b>B</figref>, the semiconductor memory device according to an embodiment of the present invention may include a memory cell MC. The memory cell MC may include a bit line BL, a transistor TR, and a capacitor CAP. The transistor TR may include an active layer ACT, a gate dielectric layer GD, and a double word line DWL. The capacitor CAP may include a storage node SN, a dielectric layer DE, and a plate node PN.</p><p id="p-0023" num="0022">The bit line BL may have a pillar shape extending in a first direction D<b>1</b>. The active layer ACT may have a bar-shape extending in a second direction D<b>2</b> crossing the first direction D<b>1</b>. The double word line DWL may have a line-shape extending in a third direction D<b>3</b> crossing both the first and the second directions D<b>1</b> and D<b>2</b>. The plate node PN of the capacitor CAP may be connected to the plate line PL.</p><p id="p-0024" num="0023">The bit line BL may be vertically oriented along the first direction D<b>1</b>. The bit line BL may be referred to as a vertically oriented bit line, a vertically extended bit line, or a pillar shape bit line. The bit line BL may include a conductive material. The bit line BL may include a silicon-based material, a metal-based material, or a combination thereof. The bit line BL may include polysilicon, metal, metal nitride, metal silicide, or a combination thereof. The bit line BL may include polysilicon, titanium nitride, tungsten, or a combination thereof. For example, the bit line BL may include polysilicon doped with N-type impurities or titanium nitride (TiN). The bit line BL may include a stack of titanium nitride and tungsten (TiN/W).</p><p id="p-0025" num="0024">The transistor TR may include an active layer ACT, a gate dielectric layer GD, and a double word line DWL. The double word line DWL may extend in the third direction D<b>3</b>, and the active layer ACT may extend in the second direction D<b>2</b>. The active layer ACT may be laterally arranged from the bit line BL. The active layer ACT may include a thin-body channel CH, a first source/drain region SR disposed between the thin-body channel CH and the bit line BL, and a second source/drain region DR disposed between the thin thin-body channel CH and the capacitor CAP. The double word line DWL may include a first word line WL<b>1</b> and a second word line WL<b>2</b>. The first word line WL<b>1</b> and the second word line WL<b>2</b> may face each other with the active layer ACT interposed therebetween. A gate dielectric layer GD may be formed on upper and lower surfaces of the active layer ACT.</p><p id="p-0026" num="0025">The active layer ACT may include a semiconductor material or an oxide semiconductor material. For example, the active layer ACT may include silicon, germanium, silicon-germanium, or indium gallium zinc oxide (IGZO).</p><p id="p-0027" num="0026">The first source/drain region SR and the second source/drain region DR may be doped with impurities of the same conductivity type. The first source/drain region SR and the second source/drain region DR may be doped with an N-type impurity or a P-type impurity. The first source/drain region SR and the second source/drain region DR may include at least one impurity selected from the group consisting of arsenic (As), phosphorus (P), boron (B), indium (In), and a combination thereof. A first side of the first source/drain region SR may contact the bit line BL, and a second side of the first source/drain region SR may contact the thin-body channel CH. A first side of the second source/drain region DR may contact the storage node SN, and a second side of the second source/drain region DR may contact the thin-body channel CH. The second side of the first source/drain region SR and the second side of the second source/drain region DR may partially overlap side surfaces of the first and second word lines WL<b>1</b> and WL<b>2</b>. A lateral length of the thin-body channel CH in the second direction D<b>2</b> may be greater than lateral lengths of the first and second source/drain regions SR and DR in the second direction D<b>2</b>. In another embodiment (not shown), the lateral length of the thin-body channel CH in the second direction D<b>2</b> may be smaller than the lateral lengths of the first and second source/drain regions SR and DR in the second direction D<b>2</b>. A bit line side-ohmic contact BOC may be formed between the first source/drain region SR and the bit line BL. The bit line side-ohmic contact BOC may be formed when the metal of the bit line BL reacts with the silicon of the first source/drain region SR. The bit line side-ohmic contact BOC may include metal silicide, and may be formed on one edge of the active layer ACT, that is, on the first side of the first source/drain region SR. A storage node side-ohmic contact SOC may be formed between the second source/drain region DR and the storage node SN. The storage node side-ohmic contact SOC may include metal silicide, and may be formed on the other edge of the active layer ACT, that is, on the first side of the second source/drain region DR. The storage node side-ohmic contact SOC may be formed when the metal of the storage node SN reacts with the silicon of the second source/drain region DR.</p><p id="p-0028" num="0027">The gate dielectric layer GD may include silicon oxide, silicon nitride, metal oxide, metal oxynitride, metal silicate, a high-k material, a ferroelectric material, an anti-ferroelectric material, or a combination thereof. The gate dielectric layer GD may include SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, HfO<sub>2</sub>, Al<sub>2</sub>O<sub>3</sub>, ZrO<sub>2</sub>, AlON, HfON, HfSiO, HfSiON, or a combination thereof.</p><p id="p-0029" num="0028">The first and second word lines WL<b>1</b> and WL<b>2</b> of the double word line DWL may include a metal, a metal nitride, a metal silicide, a metal mixture, a metal alloy, or a semiconductor material. The double word line DWL may include titanium nitride, tungsten, polysilicon, or a combination thereof. For example, the double word line DWL may include a TiN/W stack in which titanium nitride and tungsten are sequentially stacked. The double word line DWL may include an N-type work function material or a P-type work function material. The N-type work function material may have a low work function of 4.5 eV or less, and the P-type work function material may have a high work function of 4.5 eV or more.</p><p id="p-0030" num="0029">The capacitor CAP may be laterally disposed from the transistor TR along the second direction D<b>2</b>. The capacitor CAP may include the storage node SN laterally extending from the active layer ACT along the second direction D<b>2</b>. The capacitor CAP may further include a dielectric layer DE and a plate node PN which are formed over the storage node SN. The storage node SN, the dielectric layer DE, and the plate node PN may be laterally arranged along the second direction D<b>2</b>. The storage node SN may have a laterally oriented cylinder-shape. The dielectric layer DE may conformally cover the cylinder inner wall and the cylinder outer wall of the storage node SN. The plate node PN may have a shape extending into a cylinder inner wall and a cylinder outer wall of the storage node SN on the dielectric layer DE. The plate node PN may have an &#x201c;E&#x201d; shape having a vertical bar and three horizontal bars extending from the vertical bar with a middle horizontal bar extending into the cylinder inner wall of the storage node and the outer horizontal bars extending around the cylinder outer wall of the storage node SN on the dielectric layer DE. The plate node PN may be connected to the plate line PL. More specifically, the vertical bar of the plate node PN may be connected to the plate line PL. The storage node SN may be electrically connected to the second source/drain region DR and the storage node-side ohmic contact SOC.</p><p id="p-0031" num="0030">The storage node SN may have a three-dimensional structure, and the storage node SN of the three-dimensional structure may be laterally oriented to the second direction D<b>2</b>. As an example of the three-dimensional structure, the storage node SN may have a cylinder shape. In another embodiment, the storage node SN may have a pillar shape or a pylinder shape. The pylinder shape may refer to a structure in which a pillar shape and a cylinder shape are merged. The top surface of the storage node SN may be positioned at the same level as the top surface of the first word line WL<b>1</b>. The bottom surface of the storage node SN may be positioned at the same level as the bottom surface of the second word line WL<b>2</b>.</p><p id="p-0032" num="0031">The plate node PN may include an inner node N<b>1</b> and outer nodes N<b>2</b>, N<b>3</b>, and N<b>4</b>. The inner node N<b>1</b> and the outer nodes N<b>2</b>, N<b>3</b>, and N<b>4</b> may be interconnected. The inner node N<b>1</b> may be disposed inside the cylinder of the storage node SN. The outer nodes N<b>2</b> and N<b>3</b> may be disposed outside the cylinder of the storage node SN with the dielectric layer DE interposed therebetween. The outer node N<b>4</b> may interconnect the inner node N<b>1</b> and the outer nodes N<b>2</b> and N<b>3</b>. The outer nodes N<b>2</b> and N<b>3</b> may be disposed to surround the cylinder outer wall of the storage node SN. The outer node N<b>4</b> may be connected to the plate line PL.</p><p id="p-0033" num="0032">The storage node SN and the plate node PN may include a metal, a noble metal, a metal nitride, a conductive metal oxide, a conductive noble metal oxide, a metal carbide, a metal silicide, or a combination thereof. For example, the storage node SN and the plate node PN may include titanium (Ti), titanium nitride (TiN), tantalum (Ta), tantalum nitride (TaN), tungsten (W), tungsten nitride (WN), ruthenium (Ru), ruthenium oxide (RuO<sub>2</sub>), iridium (Ir), iridium oxide (IrO<sub>2</sub>), platinum (Pt), molybdenum (Mo), molybdenum oxide (MoO), a titanium nitride/tungsten (TiN/W) stack, or a stack of tungsten nitride/tungsten (WN/W) stack. The plate node PN may include a combination of a metal-based material and a silicon-based material. For example, the plate node PN may be a stack of titanium nitride/silicon germanium/tungsten nitride (TiN/SiGe/WN). In the titanium nitride/silicon germanium/tungsten nitride (TiN/SiGe/WN) stack, silicon germanium may be a gap-fill material filling the inside of the cylinder of the storage node SN, titanium nitride (TiN) may be used as the plate node PN of the capacitor CAP, and tungsten nitride may be a low-resistivity material.</p><p id="p-0034" num="0033">The dielectric layer DE may include silicon oxide, silicon nitride, a high-k material, or a combination thereof. The high-k material may have a higher dielectric constant than silicon oxide. Silicon oxide (SiO<sub>2</sub>) may have a dielectric constant of about 3.9, and the dielectric layer DE may include a high-k material having a dielectric constant of 4 or more. The high-k material may have a dielectric constant of about 20 or more. The high dielectric constant material may include hafnium oxide (HfO<sub>2</sub>), zirconium oxide (ZrO<sub>2</sub>), aluminum oxide (Al<sub>2</sub>O<sub>3</sub>), lanthanum oxide (La<sub>2</sub>O<sub>3</sub>), titanium oxide (TiO<sub>2</sub>), tantalum oxide (Ta<sub>2</sub>O<sub>5</sub>), niobium oxide (Nb<sub>2</sub>O<sub>5</sub>), or strontium titanium oxide (SrTiO<sub>3</sub>). In another embodiment, the dielectric layer DE may be formed of a composite layer including two or more layers of the aforementioned high-k material.</p><p id="p-0035" num="0034">The dielectric layer DE may be formed of a zirconium (Zr)-based oxide. The dielectric layer DE may have a stack structure including zirconium oxide (ZrO<sub>2</sub>). The stack structure including zirconium oxide (ZrO<sub>2</sub>) may include a ZA (ZrO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>) stack or a ZAZ (ZrO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub>) stack. The ZA stack may have a structure in which aluminum oxide (Al<sub>2</sub>O<sub>3</sub>) is stacked on zirconium oxide (ZrO<sub>2</sub>). The ZAZ stack may have a structure in which zirconium oxide (ZrO<sub>2</sub>), aluminum oxide (Al<sub>2</sub>O<sub>3</sub>), and zirconium oxide (ZrO<sub>2</sub>) are sequentially stacked. The ZA stack and the ZAZ stack may be referred to as a zirconium oxide (ZrO<sub>2</sub>)-based layer. In another embodiment, the dielectric layer DE may be formed of hafnium-based oxide. The dielectric layer DE may have a stack structure including hafnium oxide (HfO<sub>2</sub>). The stack structure including hafnium oxide (HfO<sub>2</sub>) may include an HA (HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>) stack or an HAH (HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>) stack. The HA stack may have a structure in which aluminum oxide (Al<sub>2</sub>O<sub>3</sub>) is stacked on hafnium oxide (HfO<sub>2</sub>). The HAH stack may have a structure in which hafnium oxide (HfO<sub>2</sub>), aluminum oxide (Al<sub>2</sub>O<sub>3</sub>), and hafnium oxide (HfO<sub>2</sub>) are sequentially stacked. The HA stack and the HAH stack may be referred to as a hafnium oxide (HfO<sub>2</sub>)-based layer. In the ZA stack, ZAZ stack, HA stack, and HAH stack, the aluminum oxide (Al<sub>2</sub>O<sub>3</sub>) may have a larger band gap than zirconium oxide (ZrO<sub>2</sub>) and hafnium oxide (HfO<sub>2</sub>). Aluminum oxide (Al<sub>2</sub>O<sub>3</sub>) may have a lower dielectric constant than zirconium oxide (ZrO<sub>2</sub>) and hafnium oxide (HfO<sub>2</sub>). Accordingly, the dielectric layer DE may include a stack of a high-k material and a high-bandgap material having a band gap larger than that of a high-k material. The dielectric layer DE may include silicon oxide (SiO<sub>2</sub>) as a high bandgap material other than aluminum oxide (Al<sub>2</sub>O<sub>3</sub>). Since the dielectric layer DE includes a high bandgap material, leakage current may be suppressed. The high bandgap material may be thinner than the high-k material. In another embodiment, the dielectric layer DE may include a laminated structure in which a high-k material and a high-bandgap material are alternately stacked. For example, the dielectric layer DE may include ZAZA (ZrO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>), ZAZAZ (ZrO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/ZrO<sub>2</sub>), HAHA (HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>), or HAHAH (HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>). In the laminated structures described above, aluminum oxide (Al<sub>2</sub>O<sub>3</sub>) may be thinner than zirconium oxide and hafnium oxide.</p><p id="p-0036" num="0035">In another embodiment, the dielectric layer DE may include a stack structure, a laminate structure, or a mutual mixing structure including zirconium oxide, hafnium oxide, or aluminum oxide.</p><p id="p-0037" num="0036">In another embodiment, an interface control layer for improving leakage current may be further formed between the storage node SN and the dielectric layer DE. The interface control layer may include titanium oxide (TiO<sub>2</sub>). The interface control layer may also be formed between the plate node PN and the dielectric layer DE.</p><p id="p-0038" num="0037">The capacitor CAP may include a metal-insulator-metal (MIM) capacitor. The storage node SN and the plate node PN may include a metal-based material.</p><p id="p-0039" num="0038">The capacitor CAP may be replaced with other data storage materials. For example, the data storage material may include a phase change material, a magnetic tunnel junction (MTJ), or a variable resistor material.</p><p id="p-0040" num="0039">Referring back to <figref idref="DRAWINGS">FIGS. <b>2</b>A and <b>2</b>B</figref>, the transistor TR is a cell transistor and may have a double word line DWL. In the double word line DWL, the first word line WL<b>1</b> and the second word line WL<b>2</b> may have the same electric potential. For example, the first word line WL<b>1</b> and the second word line WL<b>2</b> may form a pair to drive one memory cell MC. The same word line driving voltage may be applied to the first word line WL<b>1</b> and the second word line WL<b>2</b>. As such, the memory cell MC according to the present embodiment may have a structure in which the first and second word lines WL<b>1</b> and WL<b>2</b>, or the double word line DWL, are disposed adjacent to one thin-body channel CH.</p><p id="p-0041" num="0040">In another embodiment, the first word line WL<b>1</b> and the second word line WL<b>2</b> may have different electric potentials. For example, a word line driving voltage may be applied to the first word line WL<b>1</b>, and a ground voltage may be applied to the second word line WL<b>2</b>. The second word line WL<b>2</b> may be referred to as a back word line or a shield word line. In another embodiment, a ground voltage may be applied to the first word line WL<b>1</b>, and a word line driving voltage may be applied to the second word line WL<b>2</b>.</p><p id="p-0042" num="0041">The first and second word lines WL<b>1</b> and WL<b>2</b> may each have a first thickness V<b>1</b> in the first direction D<b>1</b>, and the active layer ACT may have a second thickness V<b>2</b> in the first direction D<b>1</b>. The first thickness V<b>1</b> and the second thickness V<b>2</b> may refer to a vertical thickness. The second thickness V<b>2</b> may be smaller than the first thickness V<b>1</b>. The active layer ACT may have a thickness smaller than that of the first and second word lines WL<b>1</b> and WL<b>2</b>. The active layer ACT may be referred to as a thin-body active layer.</p><p id="p-0043" num="0042">The thin-body channel CH may have a second thickness V<b>2</b> in the first direction D<b>1</b>. The second thickness V<b>2</b> of the thin-body channel CH may be smaller than that of the first and second word lines WL<b>1</b> and WL<b>2</b>. The second thickness V<b>2</b> of the thin-body channel CH may be greater than that of the gate dielectric layer GD.</p><p id="p-0044" num="0043">The first source/drain region SR may have a third thickness V<b>3</b> in the first direction D<b>1</b>, and the second source/drain region DR may have a fourth thickness V<b>4</b> in the first direction D<b>1</b>. The third thickness V<b>3</b> of the first source/drain region SR, the fourth thickness V<b>4</b> of the second source/drain region DR, and the second thickness V<b>2</b> of the thin-body channel CH may be the same. The third thickness V<b>3</b> of the first source/drain region SR and the fourth thickness V<b>4</b> of the second source/drain region DR may be smaller than the first thickness of the first and second word lines WL<b>1</b> and WL<b>2</b>.</p><p id="p-0045" num="0044">The second thickness V<b>2</b> of the thin-body channel CH may be 10 nm or less (1 to 10 nm). The third thickness V<b>3</b> of the first source/drain region SR and the fourth thickness V<b>4</b> of the second source/drain region DR may be 10 nm or less. In another embodiment, the third thickness V<b>3</b> of the first source/drain region SR and the fourth thickness V<b>4</b> of the second source/drain region DR may be smaller than the first thickness V<b>1</b> of the first and second word lines WL<b>1</b> and WL<b>2</b> and greater than the second thickness V<b>2</b> of the thin-body channel CH.</p><p id="p-0046" num="0045">An upper surface and a lower surface of the active layer ACT may have a flat surface. That is, an upper surface and a lower surface of the active layer ACT may be parallel to each other in the second direction D<b>2</b>.</p><p id="p-0047" num="0046"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a schematic perspective view of a semiconductor memory device according to an embodiment of the present invention.</p><p id="p-0048" num="0047">Referring to <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the semiconductor memory device <b>100</b> may include a memory cell array MCA. A plurality of memory cells MC of <figref idref="DRAWINGS">FIGS. <b>1</b>, <b>2</b>A and <b>2</b>B</figref> may be arranged in the first to third directions D<b>1</b>, D<b>2</b>, and D<b>3</b> to form a multi-layered memory cell array MCA. <figref idref="DRAWINGS">FIG. <b>3</b></figref> illustrates a three-dimensional memory cell array composed of four memory cells. In the memory cell array MCA, two double word lines DWL may be vertically stacked in the first direction D<b>1</b>. Each double word line DWL may include a pair of the first word line WL<b>1</b> and the second word line WL<b>2</b>. Between the first word line WL<b>1</b> and the second word line WL<b>2</b>, a plurality of active layers ACT may be arranged laterally in the third direction D<b>3</b> being spaced apart from each other. Referring to <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>, the thin-body channel CH of the active layer ACT may be disposed between the first word line WL<b>1</b> and the second word line WL<b>2</b>.</p><p id="p-0049" num="0048">The memory cell array MCA may include a three-dimensional array of memory cells.</p><p id="p-0050" num="0049">The semiconductor memory device <b>100</b> may further include a substrate PERI, and the substrate PERI may include a peripheral circuit portion. Hereinafter, the substrate PERI will be abbreviated as a peripheral circuit portion PERI. The bit lines BL of the memory cell array MCA may be vertically oriented with respect to the surface of the peripheral circuit portion PERI along the first direction D<b>1</b>. The double word lines DWL may be oriented parallel to the surface of the peripheral circuit portion PERI along the third direction D<b>3</b>. The peripheral circuit portion PERI may be located at a lower level than the memory cell array MCA. This may be referred to as a cell over PERI (COP) structure.</p><p id="p-0051" num="0050"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a cross-sectional view illustrating edge portions of double word lines of <figref idref="DRAWINGS">FIG. <b>3</b></figref>.</p><p id="p-0052" num="0051">Referring to <figref idref="DRAWINGS">FIG. <b>4</b></figref>, both edge portions of each of the double word lines DWL may have a step shape, and the step shape may define contact portions CA. Each of the first word lines WL<b>1</b> and the second word lines WL<b>2</b> may include edge portions on both sides, that is, contact portions CA. Each of the contact portions CA may have a step shape.</p><p id="p-0053" num="0052">Word line pads WLP<b>1</b> and WLP<b>2</b> may be respectively connected to the contact portions CA. The first word line pad WLP<b>1</b> may be connected to the contact portions CA of the first and second word lines WL<b>1</b> and WL<b>2</b> disposed at an upper level, and the second word line pad WLP<b>2</b> may be connected to the contact portions CA of the first and second word lines WL<b>1</b> and WL<b>2</b> at a lower level. The first and second word lines WL<b>1</b> and WL<b>2</b> at the upper level may be interconnected by the first word line pad WLP<b>1</b>. The first and second word lines WL<b>1</b> and WL<b>2</b> at the lower level may be interconnected by the second word line pad WLP<b>2</b>.</p><p id="p-0054" num="0053">The peripheral circuit portion PERI may include at least one control circuit for driving the memory cell array MCA. At least one control circuit of the peripheral circuit portion PERI may include an N-channel transistor, a P-channel transistor, a CMOS circuit, or a combination thereof. At least one control circuit of the peripheral circuit portion PERI may include an address decoder circuit, a read circuit, a write circuit, and the like. At least one control circuit of the peripheral circuit portion PERI may include a planar channel transistor, a recess channel transistor, a buried gate transistor, and a fin channel transistor (FinFET), and the like.</p><p id="p-0055" num="0054">For example, the peripheral circuit portion PERI may include a sub word line driver block and a sense amplifier SA. The sub word line driver block will be illustrated with reference to <figref idref="DRAWINGS">FIGS. <b>6</b> and <b>7</b></figref>, which will be described below. The sub word line driver block may include a plurality of sub word line drivers. In <figref idref="DRAWINGS">FIG. <b>4</b></figref>, the sub word line driver block may include first and second sub word line drivers SWD<b>1</b> and SWD<b>2</b>. The first and second word lines WL<b>1</b> and WL<b>2</b> at the upper level may be connected to the first sub word line driver SWD<b>1</b> through the first word line pads WLP<b>1</b> and a first interconnection MI<b>1</b>. The first and second word lines WL<b>1</b> and WL<b>2</b> at the lower level may be connected to the second sub word line driver SWD<b>2</b> through the second word line pads WLP<b>2</b> and a second interconnection MI<b>2</b>. The bit lines BL may be connected to the sense amplifier SA through a third interconnection MI<b>3</b>. The third interconnection MI<b>3</b> may have a multi-level metal structure including a plurality of vias and a plurality of metal lines.</p><p id="p-0056" num="0055">The double word lines DWL may be driven by the first and second sub word line drivers SWD<b>1</b> and SWD<b>2</b>. The sub word line drivers SWD<b>1</b> and SWD<b>2</b> may be disposed below the step structures of the double word lines DWL.</p><p id="p-0057" num="0056"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a schematic cross-sectional view of a memory cell array of a semiconductor memory device according to another embodiment of the present invention. <figref idref="DRAWINGS">FIG. <b>5</b></figref> illustrates a semiconductor memory device <b>111</b> having a Peri Over Cell (POC) structure. In <figref idref="DRAWINGS">FIG. <b>5</b></figref>, detailed descriptions of duplicate components with those of <figref idref="DRAWINGS">FIG. <b>4</b></figref> will be omitted.</p><p id="p-0058" num="0057">Referring to <figref idref="DRAWINGS">FIG. <b>5</b></figref>, the semiconductor memory device <b>111</b> may include a memory cell array MCA and a peripheral circuit portion PERI&#x2032;. The peripheral circuit portion PERI&#x2032; may be positioned at a higher level than the memory cell array MCA. This may be referred to as a POC (PERI over Cell) structure.</p><p id="p-0059" num="0058">The peripheral circuit portion PERI&#x2032; may include first and second sub word line drivers SWD<b>1</b> and SWD<b>2</b> and a sense amplifier SA. The upper-level double word lines DWL may be connected to the first sub word line driver SWD<b>1</b> through the first word line pads WLP<b>1</b> and the first interconnection MI<b>1</b>. The lower-level double word lines DWL may be connected to the second sub word line driver SWD<b>2</b> through the second word line pads WLP<b>2</b> and the second interconnection MI<b>2</b>. The bit lines BL may be connected to the sense amplifier SA through the third interconnection MI<b>3</b>. The first to third interconnections MI<b>1</b>, MI<b>2</b>, and MI<b>3</b> may have a multi-level metal structure including a plurality of vias and a plurality of metal lines.</p><p id="p-0060" num="0059"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is an equivalent circuit diagram illustrating a sub word line driver block according to an embodiment of the present invention. <figref idref="DRAWINGS">FIG. <b>7</b></figref> is a plan view illustrating the sub word line driver block of <figref idref="DRAWINGS">FIG. <b>6</b></figref>.</p><p id="p-0061" num="0060">Referring to <figref idref="DRAWINGS">FIGS. <b>6</b> and <b>7</b></figref>, the sub word line driver block <b>200</b> may include a plurality of sub word line drivers SWD<b>1</b> to SWD<b>8</b>. The double word lines DWL<b>1</b> to DWL<b>8</b> may be driven by the sub word line drivers SWD<b>1</b> to SWD<b>8</b> disposed in the sub word line driver block <b>200</b>.</p><p id="p-0062" num="0061">The sub word line drivers SWD<b>1</b> to SWD<b>8</b> may be electrically connected to respective double word lines DWL<b>1</b> to DWL<b>8</b> through respective sub word lines SWL<b>1</b> to SWL<b>8</b> and the interconnections ICT.</p><p id="p-0063" num="0062">The sub word line driver block <b>200</b> may include a first group sub word line driver G<b>1</b>_SWD and a second group sub word line driver G<b>2</b>_SWD. The first group sub word line driver G<b>1</b>_SWD may include first to fourth sub word line drivers SWD<b>1</b>, SWD<b>2</b>, SWD<b>3</b>, and SWD<b>4</b>. The second group sub-word line driver G<b>2</b>_SWD may include fifth to eighth sub-word line drivers SWD<b>5</b>, SWD<b>6</b>, SWD<b>7</b>, and SWD<b>8</b>.</p><p id="p-0064" num="0063">The sub word line drivers SWD<b>1</b>, SWD<b>2</b>, SWD<b>3</b>, and SWD<b>4</b> of the first group sub word line driver G<b>1</b>_SWD may be driven in response to a first main word line MWL<b>1</b>. The sub word line drivers SWD<b>5</b>, SWD<b>6</b>, SWD<b>7</b>, and SWD<b>8</b> of the second group sub word line driver G<b>2</b>_SWD may be driven in response to a second main word line MWL<b>2</b>.</p><p id="p-0065" num="0064">The sub word line drivers SWD<b>1</b> to SWD<b>8</b> are activated by the first sub word line driver enable signals FX<b>0</b>, FX<b>2</b>, FX<b>4</b>, and FX<b>6</b> and the second sub word line driver enable signals FXB<b>0</b>, FXB<b>2</b>, FXB<b>4</b>, and FXB<b>6</b>. The activated sub-word line drivers SWD<b>1</b> to SWD<b>8</b> may drive the double word lines DWL<b>1</b> to DWL<b>8</b>, respectively.</p><p id="p-0066" num="0065">The first group sub word line driver G<b>1</b>_SWD and the second group sub word line driver G<b>2</b>_SWD may receive inputs from the first sub word line driver enable signals FX<b>0</b>, FX<b>2</b>, FX<b>4</b>, and FX<b>6</b> and the second sub word line driver enable signals FXB<b>0</b>, FXB<b>2</b>, FXB<b>4</b>, and FXB<b>6</b>. The second sub-word line driver enable signals FXB<b>0</b> to FXB<b>6</b> may be inversion signals of the first sub word line driver enable signals FX<b>0</b> to FX<b>6</b>.</p><p id="p-0067" num="0066">Each of the sub word line drivers SWD<b>1</b> to SWD<b>8</b> may include a PMOSFET MP, first and second NMOSFETs MN<b>1</b> and MN<b>2</b>, and a sub word line SWL<b>1</b> to SWL<b>8</b>. Taking the first sub word line driver SWD<b>1</b> as an example, the gate of the PMOSFET MP and the gate of the first NMOSFET MN<b>1</b> may be connected to the first main word line ML<b>1</b>. The drain of the PMOSFET MP may receive the first sub word line driver enable signal FX<b>0</b>, and the source of the PMOSFET MP may be connected to the first sub word line SWL<b>1</b>. A source of the first NMOSFET MN<b>1</b> may be connected to the ground potential VBBW, and the drain of the first NMOSFET MN<b>1</b> may be connected to the first sub word line SWL<b>1</b>. The gate of the second NMOSFET MN<b>2</b> may receive the second sub word line driver enable signal FXB<b>0</b>, the source of the second NMOSFET MN<b>2</b> may be connected to the ground potential VBBW, and the drain of the second NMOSFET MN<b>2</b> may be connected to the first sub word line SWL<b>1</b>. The gate of the PMOSFET MP and the gate of the first NMOSFET MN<b>1</b> may be commonly connected to the first main word line MWL<b>1</b>, and the source of the PMOSFET MP, the drain of the first NMOSFET MN<b>1</b>, and the drain of the second NMOSFET MN<b>2</b> may be commonly connected to the first sub word line SWL<b>1</b>. The first sub word line SWL<b>1</b> may be connected to the first double word line DWL<b>1</b> through the interconnection ICT. The first double word line DWL<b>1</b> and the first sub word line SWL<b>1</b> may extend in directions crossing each other. For example, the first double word line DWL<b>1</b> may extend in the first direction D<b>11</b>, and the first sub word line SWL<b>1</b> may extend in the second direction D<b>12</b> crossing the first direction D<b>11</b>.</p><p id="p-0068" num="0067">The PMOSFET MP, the first and second NMOSFETs MN<b>1</b> and MN<b>2</b> of all the sub word line drivers SWD<b>1</b> to SWD<b>8</b> may have the same structure.</p><p id="p-0069" num="0068">Referring back to <figref idref="DRAWINGS">FIG. <b>7</b></figref>, each of the main word lines MWL<b>1</b> and MWL<b>2</b> may extend in the first direction D<b>11</b>. Each of the main word lines MWL<b>1</b> and MWL<b>2</b> may have a bent shape, for example, a &#x2018;&#x2283;&#x2019; shape. In another embodiment, each of the main word lines MWL<b>1</b> and MWL<b>2</b> may have a line-type or an island-type and be connected through interconnections. Portions of the main word lines MWL<b>1</b> and MWL<b>2</b> may extend in a direction crossing the sub word lines SWL<b>1</b> to SWL<b>8</b>. The main word lines MWL<b>1</b> and MWL<b>2</b> may refer to gates of the PMOSFET MP and the first NMOSFET MN<b>1</b>. The gates MN<b>2</b>_G of the second NMOSFETs MN<b>2</b> may be independently formed from each other.</p><p id="p-0070" num="0069">The sub-word lines SWL<b>1</b> to SWL<b>8</b> may be disposed at a higher level than the main word lines MWL<b>1</b> and MWL<b>2</b>.</p><p id="p-0071" num="0070">The PMOSFETs MP of the sub word line drivers SWD<b>1</b> to SWD<b>8</b> may include an N-type well NW and island-type active layers IACT<b>1</b>. The island-type active layers IACT<b>1</b> of the PMOSFETs MP may be defined in the N-type well NW and may extend in the second direction D<b>12</b>. The first and second NMOSFETs MN<b>1</b> and MN<b>2</b> of the sub word line drivers SWD<b>1</b> to SWD<b>8</b> may include a P-type well PW and island-type active layers IACT<b>2</b>. The island-type active layers IACT<b>2</b> of the first and second NMOSFETs MN<b>1</b> and MN<b>2</b> may be defined in the P-type well PW and may extend in the second direction D<b>12</b>. The first and second NMOSFETs MN<b>1</b> and MN<b>2</b> may share the island-type active layer IACT<b>2</b>.</p><p id="p-0072" num="0071"><figref idref="DRAWINGS">FIG. <b>8</b></figref> is a schematic perspective view illustrating a connection structure between double word lines and sub word lines according to an embodiment of the present invention.</p><p id="p-0073" num="0072">Referring to <figref idref="DRAWINGS">FIG. <b>8</b></figref>, double word lines DWL<b>1</b> to DWL<b>8</b> may extend along the first direction D<b>11</b>, and the double word lines DWL<b>1</b> to DWL<b>8</b> may be vertically stacked along the third direction D<b>13</b>.</p><p id="p-0074" num="0073">The sub word lines SWL<b>1</b> to SWL<b>8</b> may extend in the second direction D<b>12</b>. The first direction D<b>11</b> and the second direction D<b>12</b> may cross each other, the second direction D<b>12</b> and the third direction D<b>13</b> may cross each other, and the first direction D<b>11</b> and the third direction D<b>13</b> may cross each other. The sub word lines SWL<b>1</b> to SWL<b>8</b> and the double word lines DWL<b>1</b> to DWL<b>8</b> may cross each other.</p><p id="p-0075" num="0074">The lengths of the sub word lines SWL<b>1</b> to SWL<b>8</b> may be smaller than the lengths of the double word lines DWL<b>1</b> to DWL<b>8</b>.</p><p id="p-0076" num="0075">The sub word lines SWL<b>1</b> to SWL<b>8</b> and the double word lines DWL<b>1</b> to DWL<b>8</b> may be electrically connected to each other through the interconnections ICT. Each of the interconnections ICT may include a plurality of vias CV<b>1</b> and CV<b>2</b> and metal interconnections ML. The metal interconnections ML may be parallel to each other. The metal interconnections ML may extend in the second direction D<b>12</b>. The sub word lines SWL<b>1</b> to SWL<b>8</b> and the metal interconnections ML may extend in the same direction. In another embodiment, the metal interconnections ML may extend in the first direction D<b>11</b>. The sub word lines SWL<b>1</b> to SWL<b>8</b> may be disposed at a level lower than the double word lines DWL<b>1</b> to DWL<b>8</b>, and the metal interconnections ML may be disposed at a higher level than the double word lines DWL<b>1</b> to DWL<b>8</b>. The sub word lines SWL<b>1</b> to SWL<b>8</b> may be disposed at a level lower than the double word line DWL<b>1</b> which is disposed at the lowest level among the double word lines DWL<b>1</b> to DWL <b>8</b>, and the metal interconnections ML may be disposed at a higher level than the double word line DWL<b>8</b> which is disposed at the highest level among the double word lines DWL<b>1</b> to DWL<b>8</b>.</p><p id="p-0077" num="0076">The first and second NMOSFETs MN<b>1</b> and MN<b>2</b> and the PMOSFETs of the sub word line drivers SWD<b>1</b> to SWD<b>8</b> may be arranged to be advantageous for interlocking one step pitch of the stepped structure of the double word lines DWL<b>1</b> to DWL<b>8</b>. The first and second NMOSFETs MN<b>1</b> and MN<b>2</b> and the PMOSFET MP may be disposed in a direction vertical to the sub word lines SWL<b>1</b> to SWL<b>8</b> on the same plane. In addition, the sub word lines SWL<b>1</b> to SWL<b>8</b> may be disposed to vertically cross the double word lines DWL<b>1</b> to DWL<b>8</b>.</p><p id="p-0078" num="0077">As described above, the interconnections ICT for connecting the double word lines DWL<b>1</b> to DWL<b>8</b> to the sub word line drivers SWD<b>1</b> to SWD<b>8</b> may be simplified because the sub word lines SWL<b>1</b> to SWL<b>8</b> and the double word lines DWL<b>1</b> to DWL<b>8</b> are arranged to cross each other vertically. In addition, since the sub word lines SWL<b>1</b> to SWL<b>8</b> and the double word lines DWL<b>1</b> to DWL<b>8</b> are arranged to be vertical to each other, a large width of the interconnections ICT can be achieved. Thus, process difficulty may be reduced by securing a large width of the interconnections ICT and minimizing the use of bent-shape interconnections ICT.</p><p id="p-0079" num="0078"><figref idref="DRAWINGS">FIG. <b>9</b></figref> is a schematic perspective view illustrating a semiconductor memory device according to another embodiment of the present invention.</p><p id="p-0080" num="0079">Referring to <figref idref="DRAWINGS">FIG. <b>9</b></figref>, the semiconductor memory device <b>300</b> may include first and second memory cell arrays MCA<b>301</b> and MCA<b>302</b>, and sub word line driver blocks SWD_B<b>1</b> and SWD_B<b>2</b> disposed at a level lower than the first and second memory cell arrays MCA<b>301</b> and MCA<b>302</b>. The first memory cell array MCA<b>301</b> may include a first double word line stack DWLS<b>1</b>, and the second memory cell array MCA<b>302</b> may include a second double word line stack DWLS<b>2</b>. The first double word line stack DWLS<b>1</b> may include a plurality of double word lines DWL<b>11</b> to DWL<b>14</b>, and the second double word line stack DWLS<b>2</b> may include a plurality of double word lines DWL<b>21</b> to DWL<b>24</b>. The number of double word lines in the first and second double word line stacks DWLS<b>1</b> and DWLS<b>2</b> may change.</p><p id="p-0081" num="0080">The sub word line driver blocks SWD_B<b>1</b> and SWD_B<b>2</b> may include first sub word line driver block SWD_B<b>1</b> and a second sub word line driver block SWD_B<b>2</b>. Each of the first sub word line driver block SWD_B<b>1</b> and the second sub-word line driver block SWD_B<b>2</b> may include a plurality of PMOSFETs PMOS and a plurality of NMOSFETs NMOS. The first sub word line driver block SWD_B<b>1</b> and the second sub word line driver block SWD_B<b>2</b> may share NMOSFETs NMOS. In other embodiments, the NMOSFETs NMOS of the first sub-word line driver block SWD_B<b>1</b> and the NMOSFETs NMOS of the second sub-word line driver block SWD_B<b>2</b> may be disposed adjacent to each other.</p><p id="p-0082" num="0081">The first sub word line driver block SWD_B<b>1</b> and the second sub word line driver block SWD_B<b>2</b> may each include a plurality of sub word lines SWL. The sub word lines SWL of the first sub word line driver block SWD_B<b>1</b> and the sub word lines SWL of the second sub word line driver block SWD_B<b>2</b> may be disposed at the same level. The sub word lines SWL and the double word lines DWL<b>11</b> to DWL<b>14</b> and DWL<b>21</b> to DWL<b>24</b> may cross each other. Referring to <figref idref="DRAWINGS">FIGS. <b>6</b> and <b>7</b></figref>, each of the sub word lines SWL may be electrically connected to NMOSFETs and PMOSFETs, and individual sub word lines SWL and individual double word lines DWL<b>11</b> to DWL<b>14</b> and DWL<b>21</b> to DWL<b>24</b> may be connected to each other.</p><p id="p-0083" num="0082">The sub word lines SWL and the double word lines DWL<b>11</b> to DWL<b>14</b> and DWL<b>21</b> to DWL<b>24</b> may be electrically connected to each other through the interconnections ICT.</p><p id="p-0084" num="0083">The present invention described above is not limited to the above-described embodiments and the accompanying drawings, and it will be apparent to those skilled in the art that various substitutions, modifications, and changes may be made thereto without departing from the spirit and scope of the present invention.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A semiconductor memory device, comprising:<claim-text>a memory cell array including a word line stack including word lines vertically stacked; and</claim-text><claim-text>a sub word line driver block including sub word lines disposed below an end portion of the word line stack,</claim-text><claim-text>wherein the word lines and the sub word lines extend in directions, respectively, crossing each other.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The semiconductor memory device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the word line stack is disposed at a higher level than the sub word lines.</claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The semiconductor memory device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the end portion of the word line stack has a step structure.</claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The semiconductor memory device of <claim-ref idref="CLM-00001">claim 1</claim-ref>,<claim-text>wherein the sub word line driver block includes a plurality of p-type metal-oxide-semiconductor field-effect transistors (PMOSFETs) and a plurality of n-type metal-oxide-semiconductor field-effect transistors (NMOSFETs), the plurality of PMOSFETs and the plurality of NMOSFETs being connected to the sub word lines, and</claim-text><claim-text>wherein the PMOSFETs and the NMOSFETs are disposed at a lower level than the sub word lines.</claim-text></claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The semiconductor memory device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the sub word line driver block includes a plurality of sub word line drivers for controlling the word lines of the word line stack, and the sub word line drivers are connected to the sub word lines, respectively.</claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The semiconductor memory device of <claim-ref idref="CLM-00005">claim 5</claim-ref>,<claim-text>wherein the word line stack includes a lower-level word line stack and an upper-level word line stack, and</claim-text><claim-text>wherein the lower-level word line stack and the upper-level word line stack are connected to different groups of the sub word line drivers.</claim-text></claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The semiconductor memory device of <claim-ref idref="CLM-00006">claim 6</claim-ref>,<claim-text>wherein the different groups of the sub word line drivers include a first group of the sub word line drivers and a second group of the sub word line drivers, and</claim-text><claim-text>wherein the first group of the sub word line drivers and the second group of the sub word line drivers share different main word lines.</claim-text></claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The semiconductor memory device of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein the main word lines have a &#x2018;&#x2283;&#x2019; shape.</claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The semiconductor memory device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the word lines and the sub word lines of the word line stack are connected to each other through interconnections.</claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The semiconductor memory device of <claim-ref idref="CLM-00001">claim 1</claim-ref>,<claim-text>wherein the memory cell array includes a plurality of memory cells, and</claim-text><claim-text>wherein each of the memory cells includes:</claim-text><claim-text>a laterally oriented active layer;</claim-text><claim-text>a vertically oriented bit line connected to one side of the laterally oriented active layer; and</claim-text><claim-text>a capacitor connected to another side of the laterally oriented active layer.</claim-text></claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The semiconductor memory device of <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein the capacitor includes a cylinder-type storage node.</claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The semiconductor memory device of <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein the laterally oriented active layer includes a thin-body channel having a smaller thickness than each of the word lines.</claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The semiconductor memory device of <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein the word lines include a double word line in which two word lines face each other with the thin-body channel interposed therebetween.</claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The semiconductor memory device of <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein the thin-body channel includes a semiconductor material or an oxide semiconductor material.</claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The semiconductor memory device of <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein the thin-body channel includes polysilicon, germanium, silicon-germanium, or IGZO (Indium Gallium Zinc Oxide).</claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The semiconductor memory device of <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein the memory cells are Dynamic Random-Access Memory (DRAM) cells.</claim-text></claim></claims></us-patent-application>