

================================================================
== Vitis HLS Report for 'convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS'
================================================================
* Date:           Fri Dec 13 17:10:09 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lenet_conv1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    58812|    58812|  0.588 ms|  0.588 ms|  58812|  58812|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                              Loop Name                              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11  |    58810|    58810|        14|          3|          1|  19600|       yes|
        +---------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 3, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:46]   --->   Operation 17 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kw = alloca i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:49]   --->   Operation 18 'alloca' 'kw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kh = alloca i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48]   --->   Operation 19 'alloca' 'kh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten69 = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%w = alloca i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45]   --->   Operation 21 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten83 = alloca i32 1"   --->   Operation 22 'alloca' 'indvar_flatten83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%h = alloca i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 23 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten105 = alloca i32 1"   --->   Operation 24 'alloca' 'indvar_flatten105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%local_bias_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_bias_load_1"   --->   Operation 25 'read' 'local_bias_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add_ln51_2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %add_ln51_2"   --->   Operation 26 'read' 'add_ln51_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln44_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln44_1"   --->   Operation 27 'read' 'sext_ln44_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln44_1_cast = sext i62 %sext_ln44_1_read"   --->   Operation 28 'sext' 'sext_ln44_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUTPUT_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1680, void @empty_5, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten105"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln44 = store i5 0, i5 %h" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 31 'store' 'store_ln44' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten83"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln45 = store i5 0, i5 %w" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45]   --->   Operation 33 'store' 'store_ln45' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten69"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln48 = store i3 0, i3 %kh" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48]   --->   Operation 35 'store' 'store_ln48' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln49 = store i3 0, i3 %kw" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:49]   --->   Operation 36 'store' 'store_ln49' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln46 = store i32 0, i32 %sum" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:46]   --->   Operation 37 'store' 'store_ln46' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc96.1"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.80>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten69_load = load i6 %indvar_flatten69" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48]   --->   Operation 39 'load' 'indvar_flatten69_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten83_load = load i10 %indvar_flatten83" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45]   --->   Operation 40 'load' 'indvar_flatten83_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten105_load = load i15 %indvar_flatten105" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 41 'load' 'indvar_flatten105_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUTPUT_r"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.84ns)   --->   "%icmp_ln44 = icmp_eq  i15 %indvar_flatten105_load, i15 19600" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 43 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.84ns)   --->   "%add_ln44 = add i15 %indvar_flatten105_load, i15 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 44 'add' 'add_ln44' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.inc114.1, void %for.inc117.1.exitStub" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 45 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%kw_load = load i3 %kw" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:46]   --->   Operation 46 'load' 'kw_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%kh_load = load i3 %kh" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45]   --->   Operation 47 'load' 'kh_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%w_load = load i5 %w" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 48 'load' 'w_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%h_load = load i5 %h" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 49 'load' 'h_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.78ns)   --->   "%add_ln44_1 = add i5 %h_load, i5 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 50 'add' 'add_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.78ns)   --->   "%icmp_ln45 = icmp_eq  i10 %indvar_flatten83_load, i10 700" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45]   --->   Operation 51 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.41ns)   --->   "%select_ln44 = select i1 %icmp_ln45, i5 0, i5 %w_load" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 52 'select' 'select_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.28ns)   --->   "%xor_ln44 = xor i1 %icmp_ln45, i1 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 53 'xor' 'xor_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.67ns)   --->   "%icmp_ln49 = icmp_eq  i3 %kw_load, i3 5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:49]   --->   Operation 54 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln44)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.78ns)   --->   "%icmp_ln48 = icmp_eq  i6 %indvar_flatten69_load, i6 25" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48]   --->   Operation 55 'icmp' 'icmp_ln48' <Predicate = (!icmp_ln44)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.28ns)   --->   "%and_ln44 = and i1 %icmp_ln48, i1 %xor_ln44" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 56 'and' 'and_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.41ns)   --->   "%select_ln44_2 = select i1 %icmp_ln45, i5 %add_ln44_1, i5 %h_load" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 57 'select' 'select_ln44_2' <Predicate = (!icmp_ln44)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.78ns)   --->   "%add_ln45_1 = add i5 %select_ln44, i5 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45]   --->   Operation 58 'add' 'add_ln45_1' <Predicate = (!icmp_ln44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.28ns)   --->   "%or_ln45 = or i1 %and_ln44, i1 %icmp_ln45" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45]   --->   Operation 59 'or' 'or_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.20ns)   --->   "%select_ln45_3 = select i1 %or_ln45, i3 0, i3 %kh_load" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45]   --->   Operation 60 'select' 'select_ln45_3' <Predicate = (!icmp_ln44)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln45)   --->   "%xor_ln45 = xor i1 %icmp_ln48, i1 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45]   --->   Operation 61 'xor' 'xor_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln45)   --->   "%or_ln45_2 = or i1 %icmp_ln45, i1 %xor_ln45" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45]   --->   Operation 62 'or' 'or_ln45_2' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln45)   --->   "%and_ln44_2 = and i1 %xor_ln44, i1 %icmp_ln49" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 63 'and' 'and_ln44_2' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln45 = and i1 %and_ln44_2, i1 %or_ln45_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45]   --->   Operation 64 'and' 'and_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.41ns)   --->   "%select_ln45_4 = select i1 %and_ln44, i5 %add_ln45_1, i5 %select_ln44" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45]   --->   Operation 65 'select' 'select_ln45_4' <Predicate = (!icmp_ln44)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.67ns)   --->   "%add_ln48_1 = add i3 %select_ln45_3, i3 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48]   --->   Operation 66 'add' 'add_ln48_1' <Predicate = (!icmp_ln44)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln46)   --->   "%or_ln46_1 = or i1 %and_ln45, i1 %and_ln44" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:46]   --->   Operation 67 'or' 'or_ln46_1' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln46)   --->   "%or_ln46 = or i1 %or_ln46_1, i1 %icmp_ln45" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:46]   --->   Operation 68 'or' 'or_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln46 = select i1 %or_ln46, i3 0, i3 %kw_load" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:46]   --->   Operation 69 'select' 'select_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.20ns)   --->   "%select_ln48_1 = select i1 %and_ln45, i3 %add_ln48_1, i3 %select_ln45_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48]   --->   Operation 70 'select' 'select_ln48_1' <Predicate = (!icmp_ln44)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i3 %select_ln48_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 71 'zext' 'zext_ln51' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.78ns)   --->   "%add_ln51 = add i6 %add_ln51_2_read, i6 %zext_ln51" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 72 'add' 'add_ln51' <Predicate = (!icmp_ln44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln51_5 = zext i6 %add_ln51" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 73 'zext' 'zext_ln51_5' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln51, i2 0" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 74 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_4 = add i8 %tmp, i8 %zext_ln51_5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 75 'add' 'add_ln51_4' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i3 %select_ln48_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48]   --->   Operation 76 'zext' 'zext_ln48' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.78ns)   --->   "%empty = add i5 %zext_ln48, i5 %select_ln44_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48]   --->   Operation 77 'add' 'empty' <Predicate = (!icmp_ln44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln51_6 = zext i3 %select_ln46" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 78 'zext' 'zext_ln51_6' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln51_5 = add i8 %add_ln51_4, i8 %zext_ln51_6" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 79 'add' 'add_ln51_5' <Predicate = (!icmp_ln44)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln51_7 = zext i8 %add_ln51_5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 80 'zext' 'zext_ln51_7' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%local_weights_addr = getelementptr i32 %local_weights, i64 0, i64 %zext_ln51_7" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 81 'getelementptr' 'local_weights_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i3 %select_ln46" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:49]   --->   Operation 82 'zext' 'zext_ln49' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.78ns)   --->   "%add_ln51_1 = add i5 %zext_ln49, i5 %select_ln45_4" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 83 'add' 'add_ln51_1' <Predicate = (!icmp_ln44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty, i5 %add_ln51_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 84 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln51_3 = zext i10 %tmp_9" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 85 'zext' 'zext_ln51_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%local_input_addr = getelementptr i32 %local_input, i64 0, i64 %zext_ln51_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 86 'getelementptr' 'local_input_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 87 [2/2] (1.23ns)   --->   "%local_input_load = load i10 %local_input_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 87 'load' 'local_input_load' <Predicate = (!icmp_ln44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 88 [2/2] (1.23ns)   --->   "%local_weights_load = load i8 %local_weights_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 88 'load' 'local_weights_load' <Predicate = (!icmp_ln44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 150> <RAM>
ST_2 : Operation 89 [1/1] (0.67ns)   --->   "%add_ln49 = add i3 %select_ln46, i3 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:49]   --->   Operation 89 'add' 'add_ln49' <Predicate = (!icmp_ln44)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.67ns)   --->   "%icmp_ln49_2 = icmp_eq  i3 %add_ln49, i3 5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:49]   --->   Operation 90 'icmp' 'icmp_ln49_2' <Predicate = (!icmp_ln44)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.67ns)   --->   "%icmp_ln48_2 = icmp_eq  i3 %select_ln48_1, i3 4" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48]   --->   Operation 91 'icmp' 'icmp_ln48_2' <Predicate = (!icmp_ln44)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49_2, void %new.latch.for.inc96.1.split, void %last.iter.for.inc96.1.split" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:49]   --->   Operation 92 'br' 'br_ln49' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln48_2, void %new.latch.for.inc99.1, void %last.iter.for.inc99.1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:49]   --->   Operation 93 'br' 'br_ln49' <Predicate = (!icmp_ln44 & icmp_ln49_2)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln49 = br void %new.latch.for.inc96.1.split" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:49]   --->   Operation 94 'br' 'br_ln49' <Predicate = (!icmp_ln44 & icmp_ln49_2)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.78ns)   --->   "%add_ln48 = add i6 %indvar_flatten69_load, i6 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48]   --->   Operation 95 'add' 'add_ln48' <Predicate = (!icmp_ln44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.38ns)   --->   "%select_ln48 = select i1 %or_ln45, i6 1, i6 %add_ln48" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48]   --->   Operation 96 'select' 'select_ln48' <Predicate = (!icmp_ln44)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.78ns)   --->   "%add_ln45 = add i10 %indvar_flatten83_load, i10 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45]   --->   Operation 97 'add' 'add_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.40ns)   --->   "%select_ln45_5 = select i1 %icmp_ln45, i10 1, i10 %add_ln45" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45]   --->   Operation 98 'select' 'select_ln45_5' <Predicate = (!icmp_ln44)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.42ns)   --->   "%store_ln44 = store i15 %add_ln44, i15 %indvar_flatten105" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 99 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.42>
ST_2 : Operation 100 [1/1] (0.42ns)   --->   "%store_ln44 = store i5 %select_ln44_2, i5 %h" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 100 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.42>
ST_2 : Operation 101 [1/1] (0.42ns)   --->   "%store_ln45 = store i10 %select_ln45_5, i10 %indvar_flatten83" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45]   --->   Operation 101 'store' 'store_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.42>
ST_2 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln45 = store i5 %select_ln45_4, i5 %w" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45]   --->   Operation 102 'store' 'store_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.42>
ST_2 : Operation 103 [1/1] (0.42ns)   --->   "%store_ln48 = store i6 %select_ln48, i6 %indvar_flatten69" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48]   --->   Operation 103 'store' 'store_ln48' <Predicate = (!icmp_ln44)> <Delay = 0.42>
ST_2 : Operation 104 [1/1] (0.42ns)   --->   "%store_ln48 = store i3 %select_ln48_1, i3 %kh" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:48]   --->   Operation 104 'store' 'store_ln48' <Predicate = (!icmp_ln44)> <Delay = 0.42>
ST_2 : Operation 105 [1/1] (0.42ns)   --->   "%store_ln49 = store i3 %add_ln49, i3 %kw" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:49]   --->   Operation 105 'store' 'store_ln49' <Predicate = (!icmp_ln44)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 106 [1/2] (1.23ns)   --->   "%local_input_load = load i10 %local_input_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 106 'load' 'local_input_load' <Predicate = (!icmp_ln44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 107 [1/2] (1.23ns)   --->   "%local_weights_load = load i8 %local_weights_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 107 'load' 'local_weights_load' <Predicate = (!icmp_ln44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 150> <RAM>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 108 [3/3] (7.01ns)   --->   "%mul_1 = fmul i32 %local_input_load, i32 %local_weights_load" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 108 'fmul' 'mul_1' <Predicate = (!icmp_ln44)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 109 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %local_input_load, i32 %local_weights_load" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 109 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 110 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %local_input_load, i32 %local_weights_load" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 110 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.88>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45]   --->   Operation 111 'load' 'sum_load' <Predicate = (!or_ln45)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.44ns)   --->   "%select_ln45 = select i1 %or_ln45, i32 0, i32 %sum_load" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45]   --->   Operation 112 'select' 'select_ln45' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 113 [4/4] (6.43ns)   --->   "%sum_2 = fadd i32 %select_ln45, i32 %mul_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 113 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 114 [3/4] (6.43ns)   --->   "%sum_2 = fadd i32 %select_ln45, i32 %mul_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 114 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 115 [2/4] (6.43ns)   --->   "%sum_2 = fadd i32 %select_ln45, i32 %mul_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 115 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.86>
ST_10 : Operation 116 [1/4] (6.43ns)   --->   "%sum_2 = fadd i32 %select_ln45, i32 %mul_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:51]   --->   Operation 116 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.42ns)   --->   "%store_ln46 = store i32 %sum_2, i32 %sum" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:46]   --->   Operation 117 'store' 'store_ln46' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln49 = br void %for.inc96.1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:49]   --->   Operation 118 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 119 [4/4] (6.43ns)   --->   "%add104_1 = fadd i32 %sum_2, i32 %local_bias_load_1_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:55]   --->   Operation 119 'fadd' 'add104_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 120 [3/4] (6.43ns)   --->   "%add104_1 = fadd i32 %sum_2, i32 %local_bias_load_1_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:55]   --->   Operation 120 'fadd' 'add104_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 130 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 121 [2/4] (6.43ns)   --->   "%add104_1 = fadd i32 %sum_2, i32 %local_bias_load_1_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:55]   --->   Operation 121 'fadd' 'add104_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 122 [1/4] (6.43ns)   --->   "%add104_1 = fadd i32 %sum_2, i32 %local_bias_load_1_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:55]   --->   Operation 122 'fadd' 'add104_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%bitcast_ln55 = bitcast i32 %add104_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:55]   --->   Operation 123 'bitcast' 'bitcast_ln55' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%OUTPUT_r_addr = getelementptr i32 %OUTPUT_r, i64 %sext_ln44_1_cast" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44]   --->   Operation 124 'getelementptr' 'OUTPUT_r_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11_str"   --->   Operation 125 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 19600, i64 19600, i64 19600"   --->   Operation 126 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "%specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:50]   --->   Operation 127 'specpipeline' 'specpipeline_ln50' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 128 [1/1] (7.30ns)   --->   "%write_ln55 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %OUTPUT_r_addr, i32 %bitcast_ln55, i4 15" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:55]   --->   Operation 128 'write' 'write_ln55' <Predicate = (icmp_ln49_2 & icmp_ln48_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln49 = br void %new.latch.for.inc99.1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:49]   --->   Operation 129 'br' 'br_ln49' <Predicate = (icmp_ln49_2 & icmp_ln48_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ OUTPUT_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln44_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln51_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ local_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ local_bias_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                    (alloca           ) [ 0111111111100000]
kw                     (alloca           ) [ 0110000000000000]
kh                     (alloca           ) [ 0110000000000000]
indvar_flatten69       (alloca           ) [ 0110000000000000]
w                      (alloca           ) [ 0110000000000000]
indvar_flatten83       (alloca           ) [ 0110000000000000]
h                      (alloca           ) [ 0110000000000000]
indvar_flatten105      (alloca           ) [ 0110000000000000]
local_bias_load_1_read (read             ) [ 0111111111111110]
add_ln51_2_read        (read             ) [ 0010000000000000]
sext_ln44_1_read       (read             ) [ 0000000000000000]
sext_ln44_1_cast       (sext             ) [ 0111111111111111]
specinterface_ln0      (specinterface    ) [ 0000000000000000]
store_ln0              (store            ) [ 0000000000000000]
store_ln44             (store            ) [ 0000000000000000]
store_ln0              (store            ) [ 0000000000000000]
store_ln45             (store            ) [ 0000000000000000]
store_ln0              (store            ) [ 0000000000000000]
store_ln48             (store            ) [ 0000000000000000]
store_ln49             (store            ) [ 0000000000000000]
store_ln46             (store            ) [ 0000000000000000]
br_ln0                 (br               ) [ 0000000000000000]
indvar_flatten69_load  (load             ) [ 0000000000000000]
indvar_flatten83_load  (load             ) [ 0000000000000000]
indvar_flatten105_load (load             ) [ 0000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000]
icmp_ln44              (icmp             ) [ 0111111111111000]
add_ln44               (add              ) [ 0000000000000000]
br_ln44                (br               ) [ 0000000000000000]
kw_load                (load             ) [ 0000000000000000]
kh_load                (load             ) [ 0000000000000000]
w_load                 (load             ) [ 0000000000000000]
h_load                 (load             ) [ 0000000000000000]
add_ln44_1             (add              ) [ 0000000000000000]
icmp_ln45              (icmp             ) [ 0000000000000000]
select_ln44            (select           ) [ 0000000000000000]
xor_ln44               (xor              ) [ 0000000000000000]
icmp_ln49              (icmp             ) [ 0000000000000000]
icmp_ln48              (icmp             ) [ 0000000000000000]
and_ln44               (and              ) [ 0000000000000000]
select_ln44_2          (select           ) [ 0000000000000000]
add_ln45_1             (add              ) [ 0000000000000000]
or_ln45                (or               ) [ 0111111100000000]
select_ln45_3          (select           ) [ 0000000000000000]
xor_ln45               (xor              ) [ 0000000000000000]
or_ln45_2              (or               ) [ 0000000000000000]
and_ln44_2             (and              ) [ 0000000000000000]
and_ln45               (and              ) [ 0000000000000000]
select_ln45_4          (select           ) [ 0000000000000000]
add_ln48_1             (add              ) [ 0000000000000000]
or_ln46_1              (or               ) [ 0000000000000000]
or_ln46                (or               ) [ 0000000000000000]
select_ln46            (select           ) [ 0000000000000000]
select_ln48_1          (select           ) [ 0000000000000000]
zext_ln51              (zext             ) [ 0000000000000000]
add_ln51               (add              ) [ 0000000000000000]
zext_ln51_5            (zext             ) [ 0000000000000000]
tmp                    (bitconcatenate   ) [ 0000000000000000]
add_ln51_4             (add              ) [ 0000000000000000]
zext_ln48              (zext             ) [ 0000000000000000]
empty                  (add              ) [ 0000000000000000]
zext_ln51_6            (zext             ) [ 0000000000000000]
add_ln51_5             (add              ) [ 0000000000000000]
zext_ln51_7            (zext             ) [ 0000000000000000]
local_weights_addr     (getelementptr    ) [ 0001000000000000]
zext_ln49              (zext             ) [ 0000000000000000]
add_ln51_1             (add              ) [ 0000000000000000]
tmp_9                  (bitconcatenate   ) [ 0000000000000000]
zext_ln51_3            (zext             ) [ 0000000000000000]
local_input_addr       (getelementptr    ) [ 0001000000000000]
add_ln49               (add              ) [ 0000000000000000]
icmp_ln49_2            (icmp             ) [ 0111111111111111]
icmp_ln48_2            (icmp             ) [ 0111111111111111]
br_ln49                (br               ) [ 0000000000000000]
br_ln49                (br               ) [ 0000000000000000]
br_ln49                (br               ) [ 0000000000000000]
add_ln48               (add              ) [ 0000000000000000]
select_ln48            (select           ) [ 0000000000000000]
add_ln45               (add              ) [ 0000000000000000]
select_ln45_5          (select           ) [ 0000000000000000]
store_ln44             (store            ) [ 0000000000000000]
store_ln44             (store            ) [ 0000000000000000]
store_ln45             (store            ) [ 0000000000000000]
store_ln45             (store            ) [ 0000000000000000]
store_ln48             (store            ) [ 0000000000000000]
store_ln48             (store            ) [ 0000000000000000]
store_ln49             (store            ) [ 0000000000000000]
local_input_load       (load             ) [ 0111111000000000]
local_weights_load     (load             ) [ 0111111000000000]
mul_1                  (fmul             ) [ 0111000111100000]
sum_load               (load             ) [ 0000000000000000]
select_ln45            (select           ) [ 0111000011100000]
sum_2                  (fadd             ) [ 0111000000011110]
store_ln46             (store            ) [ 0000000000000000]
br_ln49                (br               ) [ 0000000000000000]
add104_1               (fadd             ) [ 0000000000000000]
bitcast_ln55           (bitcast          ) [ 0001000000000001]
OUTPUT_r_addr          (getelementptr    ) [ 0000000000000000]
specloopname_ln0       (specloopname     ) [ 0000000000000000]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000000000]
specpipeline_ln50      (specpipeline     ) [ 0000000000000000]
write_ln55             (write            ) [ 0000000000000000]
br_ln49                (br               ) [ 0000000000000000]
ret_ln0                (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="OUTPUT_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln44_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln44_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add_ln51_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln51_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="local_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="local_input">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="local_bias_load_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_bias_load_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="sum_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="kw_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kw/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="kh_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kh/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="indvar_flatten69_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten69/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="w_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="indvar_flatten83_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten83/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="h_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="indvar_flatten105_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten105/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="local_bias_load_1_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="local_bias_load_1_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="add_ln51_2_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="0"/>
<pin id="136" dir="0" index="1" bw="6" slack="0"/>
<pin id="137" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln51_2_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sext_ln44_1_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="62" slack="0"/>
<pin id="142" dir="0" index="1" bw="62" slack="0"/>
<pin id="143" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln44_1_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln55_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="32" slack="1"/>
<pin id="150" dir="0" index="3" bw="1" slack="0"/>
<pin id="151" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln55/15 "/>
</bind>
</comp>

<comp id="154" class="1004" name="local_weights_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_weights_addr/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="local_input_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="10" slack="0"/>
<pin id="165" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_input_addr/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_input_load/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_weights_load/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="1"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_2/7 add104_1/11 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="0" index="1" bw="32" slack="1"/>
<pin id="187" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sext_ln44_1_cast_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="62" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44_1_cast/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln0_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="15" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln44_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="5" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln0_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="10" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln45_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="5" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln0_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="6" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln48_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="3" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln49_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="3" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln46_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="indvar_flatten69_load_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="1"/>
<pin id="234" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten69_load/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="indvar_flatten83_load_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="10" slack="1"/>
<pin id="237" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten83_load/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="indvar_flatten105_load_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="15" slack="1"/>
<pin id="240" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten105_load/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln44_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="15" slack="0"/>
<pin id="243" dir="0" index="1" bw="15" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln44_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="15" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="kw_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="1"/>
<pin id="255" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kw_load/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="kh_load_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="1"/>
<pin id="258" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kh_load/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="w_load_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="1"/>
<pin id="261" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="h_load_load_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="1"/>
<pin id="264" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_load/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="add_ln44_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_1/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_ln45_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="10" slack="0"/>
<pin id="273" dir="0" index="1" bw="10" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="select_ln44_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="5" slack="0"/>
<pin id="281" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="xor_ln44_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="icmp_ln49_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="0"/>
<pin id="293" dir="0" index="1" bw="3" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="icmp_ln48_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="6" slack="0"/>
<pin id="299" dir="0" index="1" bw="6" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="and_ln44_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="select_ln44_2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="5" slack="0"/>
<pin id="312" dir="0" index="2" bw="5" slack="0"/>
<pin id="313" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_2/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="add_ln45_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_1/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="or_ln45_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln45/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="select_ln45_3_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="3" slack="0"/>
<pin id="333" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_3/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="xor_ln45_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln45/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="or_ln45_2_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln45_2/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="and_ln44_2_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44_2/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="and_ln45_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln45/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="select_ln45_4_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="5" slack="0"/>
<pin id="364" dir="0" index="2" bw="5" slack="0"/>
<pin id="365" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_4/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln48_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="3" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_1/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="or_ln46_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46_1/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="or_ln46_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="select_ln46_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="0" index="2" bw="3" slack="0"/>
<pin id="391" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="select_ln48_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="3" slack="0"/>
<pin id="398" dir="0" index="2" bw="3" slack="0"/>
<pin id="399" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln48_1/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln51_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="3" slack="0"/>
<pin id="405" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln51_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="6" slack="1"/>
<pin id="409" dir="0" index="1" bw="3" slack="0"/>
<pin id="410" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln51_5_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="6" slack="0"/>
<pin id="414" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_5/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="0"/>
<pin id="418" dir="0" index="1" bw="6" slack="0"/>
<pin id="419" dir="0" index="2" bw="1" slack="0"/>
<pin id="420" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln51_4_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="0"/>
<pin id="426" dir="0" index="1" bw="6" slack="0"/>
<pin id="427" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_4/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln48_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="3" slack="0"/>
<pin id="432" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="empty_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="3" slack="0"/>
<pin id="436" dir="0" index="1" bw="5" slack="0"/>
<pin id="437" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln51_6_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="3" slack="0"/>
<pin id="442" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_6/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="add_ln51_5_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="0"/>
<pin id="446" dir="0" index="1" bw="3" slack="0"/>
<pin id="447" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_5/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln51_7_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="0"/>
<pin id="452" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_7/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln49_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="3" slack="0"/>
<pin id="457" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln51_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="3" slack="0"/>
<pin id="461" dir="0" index="1" bw="5" slack="0"/>
<pin id="462" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_1/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_9_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="10" slack="0"/>
<pin id="467" dir="0" index="1" bw="5" slack="0"/>
<pin id="468" dir="0" index="2" bw="5" slack="0"/>
<pin id="469" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln51_3_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="10" slack="0"/>
<pin id="475" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_3/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="add_ln49_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="3" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="icmp_ln49_2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="3" slack="0"/>
<pin id="486" dir="0" index="1" bw="3" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49_2/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="icmp_ln48_2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="3" slack="0"/>
<pin id="492" dir="0" index="1" bw="3" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48_2/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="add_ln48_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="6" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="select_ln48_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="0" index="2" bw="6" slack="0"/>
<pin id="506" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln48/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="add_ln45_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="10" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="select_ln45_5_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="0" index="2" bw="10" slack="0"/>
<pin id="520" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_5/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="store_ln44_store_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="15" slack="0"/>
<pin id="526" dir="0" index="1" bw="15" slack="1"/>
<pin id="527" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="store_ln44_store_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="5" slack="0"/>
<pin id="531" dir="0" index="1" bw="5" slack="1"/>
<pin id="532" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="store_ln45_store_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="10" slack="0"/>
<pin id="536" dir="0" index="1" bw="10" slack="1"/>
<pin id="537" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="store_ln45_store_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="5" slack="0"/>
<pin id="541" dir="0" index="1" bw="5" slack="1"/>
<pin id="542" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="store_ln48_store_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="6" slack="0"/>
<pin id="546" dir="0" index="1" bw="6" slack="1"/>
<pin id="547" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="store_ln48_store_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="3" slack="0"/>
<pin id="551" dir="0" index="1" bw="3" slack="1"/>
<pin id="552" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="store_ln49_store_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="3" slack="0"/>
<pin id="556" dir="0" index="1" bw="3" slack="1"/>
<pin id="557" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="sum_load_load_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="6"/>
<pin id="561" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/7 "/>
</bind>
</comp>

<comp id="562" class="1004" name="select_ln45_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="5"/>
<pin id="564" dir="0" index="1" bw="32" slack="0"/>
<pin id="565" dir="0" index="2" bw="32" slack="0"/>
<pin id="566" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45/7 "/>
</bind>
</comp>

<comp id="570" class="1004" name="store_ln46_store_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="0"/>
<pin id="572" dir="0" index="1" bw="32" slack="9"/>
<pin id="573" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/10 "/>
</bind>
</comp>

<comp id="575" class="1004" name="bitcast_ln55_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="0"/>
<pin id="577" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln55/14 "/>
</bind>
</comp>

<comp id="579" class="1004" name="OUTPUT_r_addr_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="0"/>
<pin id="581" dir="0" index="1" bw="62" slack="14"/>
<pin id="582" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUTPUT_r_addr/15 "/>
</bind>
</comp>

<comp id="585" class="1005" name="sum_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="0"/>
<pin id="587" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="592" class="1005" name="kw_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="3" slack="0"/>
<pin id="594" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="kw "/>
</bind>
</comp>

<comp id="599" class="1005" name="kh_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="3" slack="0"/>
<pin id="601" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="kh "/>
</bind>
</comp>

<comp id="606" class="1005" name="indvar_flatten69_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="6" slack="0"/>
<pin id="608" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten69 "/>
</bind>
</comp>

<comp id="613" class="1005" name="w_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="5" slack="0"/>
<pin id="615" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="620" class="1005" name="indvar_flatten83_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="10" slack="0"/>
<pin id="622" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten83 "/>
</bind>
</comp>

<comp id="627" class="1005" name="h_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="5" slack="0"/>
<pin id="629" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="634" class="1005" name="indvar_flatten105_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="15" slack="0"/>
<pin id="636" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten105 "/>
</bind>
</comp>

<comp id="641" class="1005" name="local_bias_load_1_read_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="10"/>
<pin id="643" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="local_bias_load_1_read "/>
</bind>
</comp>

<comp id="646" class="1005" name="add_ln51_2_read_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="6" slack="1"/>
<pin id="648" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln51_2_read "/>
</bind>
</comp>

<comp id="651" class="1005" name="sext_ln44_1_cast_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="64" slack="14"/>
<pin id="653" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="sext_ln44_1_cast "/>
</bind>
</comp>

<comp id="656" class="1005" name="icmp_ln44_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="1"/>
<pin id="658" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln44 "/>
</bind>
</comp>

<comp id="660" class="1005" name="or_ln45_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="5"/>
<pin id="662" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="or_ln45 "/>
</bind>
</comp>

<comp id="665" class="1005" name="local_weights_addr_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="1"/>
<pin id="667" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="local_weights_addr "/>
</bind>
</comp>

<comp id="670" class="1005" name="local_input_addr_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="10" slack="1"/>
<pin id="672" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="local_input_addr "/>
</bind>
</comp>

<comp id="675" class="1005" name="icmp_ln49_2_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="13"/>
<pin id="677" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln49_2 "/>
</bind>
</comp>

<comp id="679" class="1005" name="icmp_ln48_2_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="13"/>
<pin id="681" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln48_2 "/>
</bind>
</comp>

<comp id="683" class="1005" name="local_input_load_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="1"/>
<pin id="685" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="local_input_load "/>
</bind>
</comp>

<comp id="688" class="1005" name="local_weights_load_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="1"/>
<pin id="690" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="local_weights_load "/>
</bind>
</comp>

<comp id="693" class="1005" name="mul_1_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="1"/>
<pin id="695" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_1 "/>
</bind>
</comp>

<comp id="698" class="1005" name="select_ln45_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln45 "/>
</bind>
</comp>

<comp id="703" class="1005" name="sum_2_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="1"/>
<pin id="705" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 "/>
</bind>
</comp>

<comp id="708" class="1005" name="bitcast_ln55_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="1"/>
<pin id="710" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln55 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="92" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="94" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="72" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="8" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="72" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="161" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="154" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="191"><net_src comp="140" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="38" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="40" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="42" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="40" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="44" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="46" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="46" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="48" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="245"><net_src comp="238" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="52" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="238" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="54" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="269"><net_src comp="262" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="56" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="235" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="58" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="282"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="40" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="259" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="289"><net_src comp="271" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="60" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="253" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="62" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="232" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="64" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="285" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="314"><net_src comp="271" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="265" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="262" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="277" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="56" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="303" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="271" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="46" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="256" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="341"><net_src comp="297" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="60" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="271" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="337" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="285" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="291" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="349" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="343" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="366"><net_src comp="303" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="317" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="277" pin="3"/><net_sink comp="361" pin=2"/></net>

<net id="373"><net_src comp="329" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="66" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="355" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="303" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="375" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="271" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="392"><net_src comp="381" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="46" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="253" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="400"><net_src comp="355" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="369" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="329" pin="3"/><net_sink comp="395" pin=2"/></net>

<net id="406"><net_src comp="395" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="403" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="415"><net_src comp="407" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="68" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="407" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="70" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="428"><net_src comp="416" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="412" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="395" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="430" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="309" pin="3"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="387" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="424" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="440" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="453"><net_src comp="444" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="458"><net_src comp="387" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="455" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="361" pin="3"/><net_sink comp="459" pin=1"/></net>

<net id="470"><net_src comp="74" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="434" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="459" pin="2"/><net_sink comp="465" pin=2"/></net>

<net id="476"><net_src comp="465" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="482"><net_src comp="387" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="66" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="62" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="395" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="76" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="232" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="78" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="507"><net_src comp="323" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="78" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="496" pin="2"/><net_sink comp="502" pin=2"/></net>

<net id="514"><net_src comp="235" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="80" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="271" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="80" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="510" pin="2"/><net_sink comp="516" pin=2"/></net>

<net id="528"><net_src comp="247" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="533"><net_src comp="309" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="538"><net_src comp="516" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="543"><net_src comp="361" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="548"><net_src comp="502" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="553"><net_src comp="395" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="558"><net_src comp="478" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="567"><net_src comp="48" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="568"><net_src comp="559" pin="1"/><net_sink comp="562" pin=2"/></net>

<net id="569"><net_src comp="562" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="574"><net_src comp="180" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="180" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="0" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="579" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="588"><net_src comp="96" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="591"><net_src comp="585" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="595"><net_src comp="100" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="598"><net_src comp="592" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="602"><net_src comp="104" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="604"><net_src comp="599" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="605"><net_src comp="599" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="609"><net_src comp="108" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="612"><net_src comp="606" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="616"><net_src comp="112" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="619"><net_src comp="613" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="623"><net_src comp="116" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="626"><net_src comp="620" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="630"><net_src comp="120" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="633"><net_src comp="627" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="637"><net_src comp="124" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="640"><net_src comp="634" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="644"><net_src comp="128" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="649"><net_src comp="134" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="654"><net_src comp="188" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="659"><net_src comp="241" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="323" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="668"><net_src comp="154" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="673"><net_src comp="161" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="678"><net_src comp="484" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="490" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="686"><net_src comp="168" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="691"><net_src comp="174" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="696"><net_src comp="184" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="701"><net_src comp="562" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="706"><net_src comp="180" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="711"><net_src comp="575" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="146" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUTPUT_r | {15 }
 - Input state : 
	Port: convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS : sext_ln44_1 | {1 }
	Port: convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS : add_ln51_2 | {1 }
	Port: convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS : local_weights | {2 3 }
	Port: convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS : local_input | {2 3 }
	Port: convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS : local_bias_load_1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln44 : 1
		store_ln0 : 1
		store_ln45 : 1
		store_ln0 : 1
		store_ln48 : 1
		store_ln49 : 1
		store_ln46 : 1
	State 2
		icmp_ln44 : 1
		add_ln44 : 1
		br_ln44 : 2
		add_ln44_1 : 1
		icmp_ln45 : 1
		select_ln44 : 2
		xor_ln44 : 2
		icmp_ln49 : 1
		icmp_ln48 : 1
		and_ln44 : 2
		select_ln44_2 : 2
		add_ln45_1 : 3
		or_ln45 : 2
		select_ln45_3 : 2
		xor_ln45 : 2
		or_ln45_2 : 2
		and_ln44_2 : 2
		and_ln45 : 2
		select_ln45_4 : 2
		add_ln48_1 : 3
		or_ln46_1 : 2
		or_ln46 : 2
		select_ln46 : 2
		select_ln48_1 : 4
		zext_ln51 : 5
		add_ln51 : 6
		zext_ln51_5 : 7
		tmp : 7
		add_ln51_4 : 8
		zext_ln48 : 5
		empty : 6
		zext_ln51_6 : 3
		add_ln51_5 : 9
		zext_ln51_7 : 10
		local_weights_addr : 11
		zext_ln49 : 3
		add_ln51_1 : 4
		tmp_9 : 5
		zext_ln51_3 : 6
		local_input_addr : 7
		local_input_load : 8
		local_weights_load : 12
		add_ln49 : 3
		icmp_ln49_2 : 4
		icmp_ln48_2 : 5
		br_ln49 : 5
		br_ln49 : 6
		add_ln48 : 1
		select_ln48 : 2
		add_ln45 : 1
		select_ln45_5 : 2
		store_ln44 : 2
		store_ln44 : 3
		store_ln45 : 3
		store_ln45 : 3
		store_ln48 : 3
		store_ln48 : 5
		store_ln49 : 4
	State 3
	State 4
	State 5
	State 6
	State 7
		select_ln45 : 1
		sum_2 : 2
	State 8
	State 9
	State 10
		store_ln46 : 1
	State 11
	State 12
	State 13
	State 14
		bitcast_ln55 : 1
	State 15
		write_ln55 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|   fadd   |             grp_fu_180             |    2    |   227   |   214   |
|----------|------------------------------------|---------|---------|---------|
|   fmul   |             grp_fu_184             |    3    |   128   |   135   |
|----------|------------------------------------|---------|---------|---------|
|          |           add_ln44_fu_247          |    0    |    0    |    22   |
|          |          add_ln44_1_fu_265         |    0    |    0    |    12   |
|          |          add_ln45_1_fu_317         |    0    |    0    |    12   |
|          |          add_ln48_1_fu_369         |    0    |    0    |    10   |
|          |           add_ln51_fu_407          |    0    |    0    |    13   |
|    add   |          add_ln51_4_fu_424         |    0    |    0    |    19   |
|          |            empty_fu_434            |    0    |    0    |    12   |
|          |          add_ln51_5_fu_444         |    0    |    0    |    19   |
|          |          add_ln51_1_fu_459         |    0    |    0    |    12   |
|          |           add_ln49_fu_478          |    0    |    0    |    10   |
|          |           add_ln48_fu_496          |    0    |    0    |    13   |
|          |           add_ln45_fu_510          |    0    |    0    |    17   |
|----------|------------------------------------|---------|---------|---------|
|          |          icmp_ln44_fu_241          |    0    |    0    |    22   |
|          |          icmp_ln45_fu_271          |    0    |    0    |    17   |
|   icmp   |          icmp_ln49_fu_291          |    0    |    0    |    10   |
|          |          icmp_ln48_fu_297          |    0    |    0    |    13   |
|          |         icmp_ln49_2_fu_484         |    0    |    0    |    10   |
|          |         icmp_ln48_2_fu_490         |    0    |    0    |    10   |
|----------|------------------------------------|---------|---------|---------|
|          |         select_ln44_fu_277         |    0    |    0    |    5    |
|          |        select_ln44_2_fu_309        |    0    |    0    |    5    |
|          |        select_ln45_3_fu_329        |    0    |    0    |    3    |
|          |        select_ln45_4_fu_361        |    0    |    0    |    5    |
|  select  |         select_ln46_fu_387         |    0    |    0    |    3    |
|          |        select_ln48_1_fu_395        |    0    |    0    |    3    |
|          |         select_ln48_fu_502         |    0    |    0    |    6    |
|          |        select_ln45_5_fu_516        |    0    |    0    |    10   |
|          |         select_ln45_fu_562         |    0    |    0    |    32   |
|----------|------------------------------------|---------|---------|---------|
|          |           or_ln45_fu_323           |    0    |    0    |    2    |
|    or    |          or_ln45_2_fu_343          |    0    |    0    |    2    |
|          |          or_ln46_1_fu_375          |    0    |    0    |    2    |
|          |           or_ln46_fu_381           |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|          |           and_ln44_fu_303          |    0    |    0    |    2    |
|    and   |          and_ln44_2_fu_349         |    0    |    0    |    2    |
|          |           and_ln45_fu_355          |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|    xor   |           xor_ln44_fu_285          |    0    |    0    |    2    |
|          |           xor_ln45_fu_337          |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|          | local_bias_load_1_read_read_fu_128 |    0    |    0    |    0    |
|   read   |     add_ln51_2_read_read_fu_134    |    0    |    0    |    0    |
|          |    sext_ln44_1_read_read_fu_140    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   write  |       write_ln55_write_fu_146      |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   sext   |       sext_ln44_1_cast_fu_188      |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          zext_ln51_fu_403          |    0    |    0    |    0    |
|          |         zext_ln51_5_fu_412         |    0    |    0    |    0    |
|          |          zext_ln48_fu_430          |    0    |    0    |    0    |
|   zext   |         zext_ln51_6_fu_440         |    0    |    0    |    0    |
|          |         zext_ln51_7_fu_450         |    0    |    0    |    0    |
|          |          zext_ln49_fu_455          |    0    |    0    |    0    |
|          |         zext_ln51_3_fu_473         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|bitconcatenate|             tmp_fu_416             |    0    |    0    |    0    |
|          |            tmp_9_fu_465            |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    5    |   355   |   692   |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|    add_ln51_2_read_reg_646   |    6   |
|     bitcast_ln55_reg_708     |   32   |
|           h_reg_627          |    5   |
|       icmp_ln44_reg_656      |    1   |
|      icmp_ln48_2_reg_679     |    1   |
|      icmp_ln49_2_reg_675     |    1   |
|   indvar_flatten105_reg_634  |   15   |
|   indvar_flatten69_reg_606   |    6   |
|   indvar_flatten83_reg_620   |   10   |
|          kh_reg_599          |    3   |
|          kw_reg_592          |    3   |
|local_bias_load_1_read_reg_641|   32   |
|   local_input_addr_reg_670   |   10   |
|   local_input_load_reg_683   |   32   |
|  local_weights_addr_reg_665  |    8   |
|  local_weights_load_reg_688  |   32   |
|         mul_1_reg_693        |   32   |
|        or_ln45_reg_660       |    1   |
|      select_ln45_reg_698     |   32   |
|   sext_ln44_1_cast_reg_651   |   64   |
|         sum_2_reg_703        |   32   |
|          sum_reg_585         |   32   |
|           w_reg_613          |    5   |
+------------------------------+--------+
|             Total            |   395  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_168 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_174 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_180    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_180    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   196  ||  1.757  ||    41   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |   692  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   41   |
|  Register |    -   |    -   |   395  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    1   |   750  |   733  |
+-----------+--------+--------+--------+--------+
