library ieee;
use ieee.std_logic_1164.all;
entity rw_96x8_sync is
port (
address, data_in: in std_logic_vector(7 downto 0);
writes,clock: in std_logic;
data_out: out std_logic_vector(7 downto 0)
);
end rw_96x8_sync;
architecture arch_rw_96x8_sync of rw_96x8_sync is
begin
end arch_rw_96x8_sync;