{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 14 12:15:16 2021 " "Info: Processing started: Sun Nov 14 12:15:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=on --write_settings_files=off Conv -c Conv " "Info: Command: quartus_eda --read_settings_files=on --write_settings_files=off Conv -c Conv" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Conv EP2AGX45CU17C4 " "Info: Automatically selected device EP2AGX45CU17C4 for design Conv" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 14 12:15:17 2021 " "Info: Processing started: Sun Nov 14 12:15:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda -t d:/altera/91sp2/quartus/common/tcl/internal/nativelink/qnativesim.tcl Conv Conv --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim (VHDL)\" --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Info: Command: quartus_eda -t d:/altera/91sp2/quartus/common/tcl/internal/nativelink/qnativesim.tcl Conv Conv --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim (VHDL)\" --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "Conv Conv --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim (VHDL)\} --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Info: Quartus(args): Conv Conv --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim (VHDL)\} --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Quartus II has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: Quartus II has detected VHDL design -- VHDL simulation models will be used" 0 0 "" 0 -1}
{ "Warning" "0" "" "Warning: File Conv_run_msim_rtl_vhdl.do already exists - backing up current file as Conv_run_msim_rtl_vhdl.do.bak1" {  } {  } 0 0 "Warning: File Conv_run_msim_rtl_vhdl.do already exists - backing up current file as Conv_run_msim_rtl_vhdl.do.bak1" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Generated ModelSim script file D:/intelFPGA_lite/Arquivos/Projetos/Etapa 2/Exercicio 3/simulation/modelsim/Conv_run_msim_rtl_vhdl.do" {  } { { "D:/intelFPGA_lite/Arquivos/Projetos/Etapa 2/Exercicio 3/simulation/modelsim/Conv_run_msim_rtl_vhdl.do" "0" { Text "D:/intelFPGA_lite/Arquivos/Projetos/Etapa 2/Exercicio 3/simulation/modelsim/Conv_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file D:/intelFPGA_lite/Arquivos/Projetos/Etapa 2/Exercicio 3/simulation/modelsim/Conv_run_msim_rtl_vhdl.do" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: tool command file generation was successful" {  } {  } 0 0 "Info: tool command file generation was successful" 0 0 "" 0 -1}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/altera/91sp2/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Info: Evaluation of Tcl script d:/altera/91sp2/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 0 "Evaluation of Tcl script %1!s! was successful" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 14 12:15:18 2021 " "Info: Processing ended: Sun Nov 14 12:15:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 14 12:15:19 2021 " "Info: Processing started: Sun Nov 14 12:15:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda -t d:/altera/91sp2/quartus/common/tcl/internal/nativelink/qnativesim.tcl Conv Conv --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim (VHDL)\" --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Info: Command: quartus_eda -t d:/altera/91sp2/quartus/common/tcl/internal/nativelink/qnativesim.tcl Conv Conv --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim (VHDL)\" --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "Conv Conv --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim (VHDL)\} --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Info: Quartus(args): Conv Conv --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim (VHDL)\} --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: You cannot perform gate-level NativeLink simulation without writing the top-level entity to the design file." { { "Error" "0" "" "Error: You can write the top-level entity to a the design file by turning off the 'Don’t write top-level entity' option in the More EDA Tools Simulation Settings dialog box." {  } {  } 0 0 "You can write the top-level entity to a the design file by turning off the 'Don’t write top-level entity' option in the More EDA Tools Simulation Settings dialog box." 0 0 "" 0 -1}  } {  } 0 0 "Error: You cannot perform gate-level NativeLink simulation without writing the top-level entity to the design file." 0 0 "" 0 -1}
{ "Error" "0" "" "Error: " {  } {  } 0 0 "" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: tool command file generation has failed" {  } {  } 0 0 "Error: tool command file generation has failed" 0 0 "" 0 -1}
{ "Error" "EQNETO_FAIL_EVAL_TCL_CMD" "d:/altera/91sp2/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Error: Fail to evaluate Tcl command d:/altera/91sp2/quartus/common/tcl/internal/nativelink/qnativesim.tcl" {  } {  } 0 0 "Fail to evaluate Tcl command %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Conv.vho D:/intelFPGA_lite/Arquivos/Projetos/Etapa 2/Exercicio 3/simulation/modelsim/ simulation " "Info: Generated file Conv.vho in folder \"D:/intelFPGA_lite/Arquivos/Projetos/Etapa 2/Exercicio 3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 5 s 1  Quartus II " "Error: Quartus II EDA Netlist Writer was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Error: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 14 12:15:20 2021 " "Error: Processing ended: Sun Nov 14 12:15:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Error: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Error: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
