{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 16:19:40 2015 " "Info: Processing started: Tue Nov 24 16:19:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sample_dsp -c sample_dsp " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sample_dsp -c sample_dsp" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/absencoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/absencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 AbsEncoder " "Info: Found entity 1: AbsEncoder" {  } { { "src/AbsEncoder.v" "" { Text "F:/cableDrive/fpga_7dof/src/AbsEncoder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sample_dsp.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/sample_dsp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sample_dsp " "Info: Found entity 1: sample_dsp" {  } { { "src/sample_dsp.bdf" "" { Schematic "F:/cableDrive/fpga_7dof/src/sample_dsp.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ParaBus.v(215) " "Warning (10273): Verilog HDL warning at ParaBus.v(215): extended using \"x\" or \"z\"" {  } { { "src/ParaBus.v" "" { Text "F:/cableDrive/fpga_7dof/src/ParaBus.v" 215 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/parabus.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/parabus.v" { { "Info" "ISGN_ENTITY_NAME" "1 ParaBus " "Info: Found entity 1: ParaBus" {  } { { "src/ParaBus.v" "" { Text "F:/cableDrive/fpga_7dof/src/ParaBus.v" 34 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/encoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Encoder " "Info: Found entity 1: Encoder" {  } { { "src/Encoder.v" "" { Text "F:/cableDrive/fpga_7dof/src/Encoder.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clk_1m.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/clk_1m.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_1M " "Info: Found entity 1: clk_1M" {  } { { "src/clk_1M.v" "" { Text "F:/cableDrive/fpga_7dof/src/clk_1M.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/incencodergroup.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/incencodergroup.v" { { "Info" "ISGN_ENTITY_NAME" "1 IncEncoderGroup " "Info: Found entity 1: IncEncoderGroup" {  } { { "src/IncEncoderGroup.v" "" { Text "F:/cableDrive/fpga_7dof/src/IncEncoderGroup.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "sample_dsp " "Info: Elaborating entity \"sample_dsp\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AbsEncoder AbsEncoder:inst1 " "Info: Elaborating entity \"AbsEncoder\" for hierarchy \"AbsEncoder:inst1\"" {  } { { "src/sample_dsp.bdf" "inst1" { Schematic "F:/cableDrive/fpga_7dof/src/sample_dsp.bdf" { { 456 16 280 840 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParaBus ParaBus:ParaBusInst " "Info: Elaborating entity \"ParaBus\" for hierarchy \"ParaBus:ParaBusInst\"" {  } { { "src/sample_dsp.bdf" "ParaBusInst" { Schematic "F:/cableDrive/fpga_7dof/src/sample_dsp.bdf" { { 112 536 824 592 "ParaBusInst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IncEncoderGroup IncEncoderGroup:inst " "Info: Elaborating entity \"IncEncoderGroup\" for hierarchy \"IncEncoderGroup:inst\"" {  } { { "src/sample_dsp.bdf" "inst" { Schematic "F:/cableDrive/fpga_7dof/src/sample_dsp.bdf" { { 176 224 472 336 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Encoder IncEncoderGroup:inst\|Encoder:encoder_0 " "Info: Elaborating entity \"Encoder\" for hierarchy \"IncEncoderGroup:inst\|Encoder:encoder_0\"" {  } { { "src/IncEncoderGroup.v" "encoder_0" { Text "F:/cableDrive/fpga_7dof/src/IncEncoderGroup.v" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_1M clk_1M:inst45 " "Info: Elaborating entity \"clk_1M\" for hierarchy \"clk_1M:inst45\"" {  } { { "src/sample_dsp.bdf" "inst45" { Schematic "F:/cableDrive/fpga_7dof/src/sample_dsp.bdf" { { 176 8 136 272 "inst45" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_INV LPM_INV:chA_Invert " "Info: Elaborating entity \"LPM_INV\" for hierarchy \"LPM_INV:chA_Invert\"" {  } { { "src/sample_dsp.bdf" "chA_Invert" { Schematic "F:/cableDrive/fpga_7dof/src/sample_dsp.bdf" { { 328 -128 -8 384 "chA_Invert" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_INV:chA_Invert " "Info: Elaborated megafunction instantiation \"LPM_INV:chA_Invert\"" {  } { { "src/sample_dsp.bdf" "" { Schematic "F:/cableDrive/fpga_7dof/src/sample_dsp.bdf" { { 328 -128 -8 384 "chA_Invert" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_INV:chA_Invert " "Info: Instantiated megafunction \"LPM_INV:chA_Invert\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Info: Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "src/sample_dsp.bdf" "" { Schematic "F:/cableDrive/fpga_7dof/src/sample_dsp.bdf" { { 328 -128 -8 384 "chA_Invert" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "src/AbsEncoder.v" "" { Text "F:/cableDrive/fpga_7dof/src/AbsEncoder.v" 12 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/cableDrive/fpga_7dof/sample_dsp.map.smsg " "Info: Generated suppressed messages file F:/cableDrive/fpga_7dof/sample_dsp.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "949 " "Info: Implemented 949 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Info: Implemented 44 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "881 " "Info: Implemented 881 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "357 " "Info: Peak virtual memory: 357 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 24 16:19:53 2015 " "Info: Processing ended: Tue Nov 24 16:19:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
