// Seed: 3488960308
module module_0 (
    input wire id_0,
    output tri id_1,
    input wor id_2,
    input uwire id_3,
    input wand id_4,
    output tri0 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input tri1 id_8,
    input supply0 id_9,
    input tri0 id_10
    , id_18,
    input tri0 id_11,
    output wand id_12,
    output tri1 id_13,
    input wand id_14,
    input tri0 id_15,
    output wand id_16
);
  assign id_5 = 1'd0 - id_6;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output logic id_1,
    input  wor   id_2,
    output uwire id_3
);
  always #1 id_1 <= 1 == "";
  module_0 modCall_1 (
      id_2,
      id_3,
      id_0,
      id_2,
      id_2,
      id_3,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_3,
      id_3,
      id_0,
      id_0,
      id_3
  );
endmodule
