###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Fri Nov  4 01:29:22 2016
#  Command:           analyzeFloorplan -cong -timing -effort high
###############################################################
************************* Analyze Floorplan **************************
    Die Area(um^2)            : 2978868.000000
    Core Area(um^2)           : 2709116.000000
    Chip Density (Counting Std Cells and MACROs and IOs): 45.002%
    Core Density (Counting Std Cells and MACROs)        : 49.482%
    Average utilization       : 57.145%
    Number of instance(s)     : 22548
    Number of Macro(s)        : 0
    Number of IO Pin(s)       : 1264
    Number of Power Domain(s) : 0
************************* Estimation Results *************************
    Total wire length.        : 1.6629e+06
    Congestion (H).           : 0.000%
    Congestion (V).           : 0.004%
    WNS reg2reg (ns).         : -1.8140e-01
    TNS reg2reg (ns).         : -6.8536e+01
**********************************************************************
