Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Nov  3 17:17:15 2019
| Host         : ace-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file TopBlockDesign_wrapper_timing_summary_routed.rpt -pb TopBlockDesign_wrapper_timing_summary_routed.pb -rpx TopBlockDesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : TopBlockDesign_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.893        0.000                      0                 8398        0.061        0.000                      0                 8398        3.000        0.000                       0                  2958  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                    ------------       ----------      --------------
TopBlockDesign_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_TopBlockDesign_clk_wiz_0_0    {0.000 25.000}     50.000          20.000          
  clkfbout_TopBlockDesign_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
clk_fpga_0                               {0.000 10.000}     20.000          50.000          
clk_fpga_1                               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
TopBlockDesign_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_TopBlockDesign_clk_wiz_0_0         43.046        0.000                      0                  646        0.082        0.000                      0                  646       24.500        0.000                       0                   123  
  clkfbout_TopBlockDesign_clk_wiz_0_0                                                                                                                                                      8.751        0.000                       0                     2  
clk_fpga_0                                    11.229        0.000                      0                 7608        0.061        0.000                      0                 7608        7.500        0.000                       0                  2831  
clk_fpga_1                                                                                                                                                                                 7.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                           To Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                           --------                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                           clk_out1_TopBlockDesign_clk_wiz_0_0        1.893        0.000                      0                  232        0.076        0.000                      0                  232  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  TopBlockDesign_i/clk_wiz_0/inst/clk_in1
  To Clock:  TopBlockDesign_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TopBlockDesign_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TopBlockDesign_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TopBlockDesign_clk_wiz_0_0
  To Clock:  clk_out1_TopBlockDesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       43.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.046ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_0/inst/Accu_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[20]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.439ns  (logic 1.696ns (26.340%)  route 4.743ns (73.660%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 54.966 - 50.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.643     5.527    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X33Y80         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/Accu_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.456     5.983 r  TopBlockDesign_i/DDS_0/inst/Accu_reg[5]/Q
                         net (fo=3, routed)           0.814     6.797    TopBlockDesign_i/DDS_0/inst/Accu_reg[5]
    SLICE_X32Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.921 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.921    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_i_3_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.454 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.454    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.571 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.571    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.688 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.688    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.805 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.805    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.037 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__4/O[0]
                         net (fo=4, routed)           3.929    11.966    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[20]
    SLICE_X52Y77         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[20]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.455    54.966    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X52Y77         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[20]_rep__0/C
                         clock pessimism              0.387    55.353    
                         clock uncertainty           -0.103    55.250    
    SLICE_X52Y77         FDRE (Setup_fdre_C_D)       -0.238    55.012    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[20]_rep__0
  -------------------------------------------------------------------
                         required time                         55.012    
                         arrival time                         -11.966    
  -------------------------------------------------------------------
                         slack                                 43.046    

Slack (MET) :             43.119ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_0/inst/Accu_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[20]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.369ns  (logic 1.696ns (26.630%)  route 4.673ns (73.370%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 54.969 - 50.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.643     5.527    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X33Y80         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/Accu_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.456     5.983 r  TopBlockDesign_i/DDS_0/inst/Accu_reg[5]/Q
                         net (fo=3, routed)           0.814     6.797    TopBlockDesign_i/DDS_0/inst/Accu_reg[5]
    SLICE_X32Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.921 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.921    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_i_3_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.454 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.454    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.571 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.571    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.688 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.688    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.805 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.805    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.037 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__4/O[0]
                         net (fo=4, routed)           3.859    11.896    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[20]
    SLICE_X52Y80         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[20]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.458    54.969    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X52Y80         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[20]_rep__1/C
                         clock pessimism              0.387    55.356    
                         clock uncertainty           -0.103    55.253    
    SLICE_X52Y80         FDRE (Setup_fdre_C_D)       -0.238    55.015    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[20]_rep__1
  -------------------------------------------------------------------
                         required time                         55.015    
                         arrival time                         -11.896    
  -------------------------------------------------------------------
                         slack                                 43.119    

Slack (MET) :             43.200ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_0/inst/Accu_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 1.720ns (27.442%)  route 4.548ns (72.558%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 54.969 - 50.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.643     5.527    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X33Y80         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/Accu_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.456     5.983 r  TopBlockDesign_i/DDS_0/inst/Accu_reg[5]/Q
                         net (fo=3, routed)           0.814     6.797    TopBlockDesign_i/DDS_0/inst/Accu_reg[5]
    SLICE_X32Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.921 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.921    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_i_3_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.454 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.454    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.571 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.571    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.688 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.688    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.805 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.805    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.061 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__4/O[2]
                         net (fo=4, routed)           3.734    11.795    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[22]
    SLICE_X52Y80         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.458    54.969    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X52Y80         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep__1/C
                         clock pessimism              0.387    55.356    
                         clock uncertainty           -0.103    55.253    
    SLICE_X52Y80         FDRE (Setup_fdre_C_D)       -0.258    54.995    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep__1
  -------------------------------------------------------------------
                         required time                         54.995    
                         arrival time                         -11.795    
  -------------------------------------------------------------------
                         slack                                 43.200    

Slack (MET) :             43.269ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_0/inst/Accu_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.196ns  (logic 1.720ns (27.760%)  route 4.476ns (72.240%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 54.966 - 50.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.643     5.527    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X33Y80         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/Accu_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.456     5.983 r  TopBlockDesign_i/DDS_0/inst/Accu_reg[5]/Q
                         net (fo=3, routed)           0.814     6.797    TopBlockDesign_i/DDS_0/inst/Accu_reg[5]
    SLICE_X32Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.921 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.921    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_i_3_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.454 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.454    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.571 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.571    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.688 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.688    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.805 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.805    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.061 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__4/O[2]
                         net (fo=4, routed)           3.662    11.723    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[22]
    SLICE_X52Y77         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.455    54.966    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X52Y77         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep__0/C
                         clock pessimism              0.387    55.353    
                         clock uncertainty           -0.103    55.250    
    SLICE_X52Y77         FDRE (Setup_fdre_C_D)       -0.258    54.992    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep__0
  -------------------------------------------------------------------
                         required time                         54.992    
                         arrival time                         -11.723    
  -------------------------------------------------------------------
                         slack                                 43.269    

Slack (MET) :             43.421ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_0/inst/Accu_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[15]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 1.561ns (24.974%)  route 4.690ns (75.026%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 54.979 - 50.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.643     5.527    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X33Y80         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/Accu_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.456     5.983 r  TopBlockDesign_i/DDS_0/inst/Accu_reg[5]/Q
                         net (fo=3, routed)           0.814     6.797    TopBlockDesign_i/DDS_0/inst/Accu_reg[5]
    SLICE_X32Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.921 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.921    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_i_3_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.454 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.454    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.571 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.571    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.902 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2/O[3]
                         net (fo=4, routed)           3.875    11.778    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[15]
    SLICE_X32Y77         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[15]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.468    54.979    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X32Y77         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[15]_rep__0/C
                         clock pessimism              0.521    55.500    
                         clock uncertainty           -0.103    55.397    
    SLICE_X32Y77         FDRE (Setup_fdre_C_D)       -0.199    55.198    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[15]_rep__0
  -------------------------------------------------------------------
                         required time                         55.198    
                         arrival time                         -11.778    
  -------------------------------------------------------------------
                         slack                                 43.421    

Slack (MET) :             43.510ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_0/inst/Accu_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[17]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.118ns  (logic 1.684ns (27.526%)  route 4.434ns (72.474%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 54.983 - 50.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.643     5.527    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X33Y80         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/Accu_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.456     5.983 r  TopBlockDesign_i/DDS_0/inst/Accu_reg[5]/Q
                         net (fo=3, routed)           0.814     6.797    TopBlockDesign_i/DDS_0/inst/Accu_reg[5]
    SLICE_X32Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.921 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.921    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_i_3_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.454 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.454    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.571 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.571    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.688 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.688    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.025 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3/O[1]
                         net (fo=4, routed)           3.620    11.645    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[17]
    SLICE_X38Y81         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[17]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.472    54.983    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X38Y81         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[17]_rep__1/C
                         clock pessimism              0.487    55.470    
                         clock uncertainty           -0.103    55.367    
    SLICE_X38Y81         FDRE (Setup_fdre_C_D)       -0.212    55.155    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[17]_rep__1
  -------------------------------------------------------------------
                         required time                         55.155    
                         arrival time                         -11.645    
  -------------------------------------------------------------------
                         slack                                 43.510    

Slack (MET) :             43.535ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/MultRes0/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 3.297ns (58.441%)  route 2.345ns (41.559%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.074ns = ( 55.074 - 50.000 ) 
    Source Clock Delay      (SCD):    5.818ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.934     5.818    TopBlockDesign_i/DDS_0/inst/LUT/DAC_clk
    RAMB36_X3Y24         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.690 r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_11/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.756    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_11_n_1
    RAMB36_X3Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     9.181 r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_11/DOBDO[0]
                         net (fo=1, routed)           2.279    11.460    TopBlockDesign_i/DDS_0/inst/RAM_Data[11]
    DSP48_X2Y32          DSP48E1                                      r  TopBlockDesign_i/DDS_0/inst/MultRes0/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.562    55.074    TopBlockDesign_i/DDS_0/inst/DAC_clk
    DSP48_X2Y32          DSP48E1                                      r  TopBlockDesign_i/DDS_0/inst/MultRes0/CLK
                         clock pessimism              0.387    55.460    
                         clock uncertainty           -0.103    55.357    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -0.362    54.995    TopBlockDesign_i/DDS_0/inst/MultRes0
  -------------------------------------------------------------------
                         required time                         54.995    
                         arrival time                         -11.460    
  -------------------------------------------------------------------
                         slack                                 43.535    

Slack (MET) :             43.545ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_0/inst/Accu_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[20]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.696ns (27.619%)  route 4.445ns (72.381%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 54.979 - 50.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.643     5.527    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X33Y80         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/Accu_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.456     5.983 r  TopBlockDesign_i/DDS_0/inst/Accu_reg[5]/Q
                         net (fo=3, routed)           0.814     6.797    TopBlockDesign_i/DDS_0/inst/Accu_reg[5]
    SLICE_X32Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.921 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.921    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_i_3_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.454 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.454    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.571 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.571    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.688 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.688    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.805 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.805    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.037 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__4/O[0]
                         net (fo=4, routed)           3.631    11.668    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[20]
    SLICE_X32Y77         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[20]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.468    54.979    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X32Y77         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[20]_rep__2/C
                         clock pessimism              0.521    55.500    
                         clock uncertainty           -0.103    55.397    
    SLICE_X32Y77         FDRE (Setup_fdre_C_D)       -0.184    55.213    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[20]_rep__2
  -------------------------------------------------------------------
                         required time                         55.213    
                         arrival time                         -11.668    
  -------------------------------------------------------------------
                         slack                                 43.545    

Slack (MET) :             43.562ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_0/inst/Accu_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.118ns  (logic 1.720ns (28.113%)  route 4.398ns (71.887%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 54.979 - 50.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.643     5.527    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X33Y80         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/Accu_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.456     5.983 r  TopBlockDesign_i/DDS_0/inst/Accu_reg[5]/Q
                         net (fo=3, routed)           0.814     6.797    TopBlockDesign_i/DDS_0/inst/Accu_reg[5]
    SLICE_X32Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.921 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.921    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_i_3_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.454 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.454    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.571 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.571    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.688 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.688    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.805 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.805    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.061 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__4/O[2]
                         net (fo=4, routed)           3.584    11.645    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[22]
    SLICE_X32Y77         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.468    54.979    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X32Y77         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep__2/C
                         clock pessimism              0.521    55.500    
                         clock uncertainty           -0.103    55.397    
    SLICE_X32Y77         FDRE (Setup_fdre_C_D)       -0.190    55.207    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep__2
  -------------------------------------------------------------------
                         required time                         55.207    
                         arrival time                         -11.645    
  -------------------------------------------------------------------
                         slack                                 43.562    

Slack (MET) :             43.571ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/MultRes0/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 3.297ns (58.930%)  route 2.298ns (41.070%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.074ns = ( 55.074 - 50.000 ) 
    Source Clock Delay      (SCD):    5.829ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.945     5.829    TopBlockDesign_i/DDS_0/inst/LUT/DAC_clk
    RAMB36_X3Y22         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_13/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.701 r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_13/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.767    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_13_n_1
    RAMB36_X3Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     9.192 r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_13/DOBDO[0]
                         net (fo=1, routed)           2.232    11.424    TopBlockDesign_i/DDS_0/inst/RAM_Data[13]
    DSP48_X2Y32          DSP48E1                                      r  TopBlockDesign_i/DDS_0/inst/MultRes0/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.562    55.074    TopBlockDesign_i/DDS_0/inst/DAC_clk
    DSP48_X2Y32          DSP48E1                                      r  TopBlockDesign_i/DDS_0/inst/MultRes0/CLK
                         clock pessimism              0.387    55.460    
                         clock uncertainty           -0.103    55.357    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -0.362    54.995    TopBlockDesign_i/DDS_0/inst/MultRes0
  -------------------------------------------------------------------
                         required time                         54.995    
                         arrival time                         -11.424    
  -------------------------------------------------------------------
                         slack                                 43.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[19]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_2/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.229%)  route 0.156ns (48.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.554     1.755    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X32Y82         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[19]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.164     1.919 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[19]_rep/Q
                         net (fo=10, routed)          0.156     2.075    TopBlockDesign_i/DDS_0/inst/LUT/ADDRBWRADDR[11]
    RAMB36_X2Y16         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_2/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.860     2.382    TopBlockDesign_i/DDS_0/inst/LUT/DAC_clk
    RAMB36_X2Y16         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_2/CLKBWRCLK
                         clock pessimism             -0.572     1.811    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.994    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_2
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[12]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_15/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.911%)  route 0.158ns (49.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.547     1.748    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X32Y75         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[12]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.164     1.912 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[12]_rep__2/Q
                         net (fo=2, routed)           0.158     2.070    TopBlockDesign_i/DDS_0/inst/LUT/RdAddress[4]
    RAMB36_X2Y15         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_15/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.854     2.376    TopBlockDesign_i/DDS_0/inst/LUT/DAC_clk
    RAMB36_X2Y15         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_15/CLKBWRCLK
                         clock pessimism             -0.572     1.805    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.988    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_15
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[11]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_15/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.229%)  route 0.156ns (48.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.550     1.751    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X32Y77         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[11]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.164     1.915 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[11]_rep__2/Q
                         net (fo=2, routed)           0.156     2.071    TopBlockDesign_i/DDS_0/inst/LUT/RdAddress[3]
    RAMB36_X2Y15         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_15/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.854     2.376    TopBlockDesign_i/DDS_0/inst/LUT/DAC_clk
    RAMB36_X2Y15         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_15/CLKBWRCLK
                         clock pessimism             -0.572     1.805    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.988    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_15
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[10]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_2/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.094%)  route 0.170ns (50.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.552     1.753    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X32Y80         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[10]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.164     1.917 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[10]_rep/Q
                         net (fo=10, routed)          0.170     2.087    TopBlockDesign_i/DDS_0/inst/LUT/ADDRBWRADDR[2]
    RAMB36_X2Y16         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_2/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.860     2.382    TopBlockDesign_i/DDS_0/inst/LUT/DAC_clk
    RAMB36_X2Y16         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_2/CLKBWRCLK
                         clock pessimism             -0.572     1.811    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     1.994    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_2
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[14]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_14/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.164ns (27.314%)  route 0.436ns (72.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.552     1.753    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X36Y82         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[14]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164     1.917 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[14]_rep__1/Q
                         net (fo=10, routed)          0.436     2.354    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_10_0[6]
    RAMB36_X3Y16         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_14/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.880     2.402    TopBlockDesign_i/DDS_0/inst/LUT/DAC_clk
    RAMB36_X3Y16         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_14/CLKBWRCLK
                         clock pessimism             -0.325     2.077    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.260    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_14
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[9]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_2/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.029%)  route 0.170ns (50.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.552     1.753    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X32Y80         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.164     1.917 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[9]_rep/Q
                         net (fo=10, routed)          0.170     2.088    TopBlockDesign_i/DDS_0/inst/LUT/ADDRBWRADDR[1]
    RAMB36_X2Y16         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_2/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.860     2.382    TopBlockDesign_i/DDS_0/inst/LUT/DAC_clk
    RAMB36_X2Y16         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_2/CLKBWRCLK
                         clock pessimism             -0.572     1.811    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     1.994    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_2
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[10]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_14/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.164ns (27.235%)  route 0.438ns (72.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.552     1.753    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X36Y82         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[10]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164     1.917 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[10]_rep__1/Q
                         net (fo=10, routed)          0.438     2.355    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_10_0[2]
    RAMB36_X3Y16         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_14/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.880     2.402    TopBlockDesign_i/DDS_0/inst/LUT/DAC_clk
    RAMB36_X3Y16         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_14/CLKBWRCLK
                         clock pessimism             -0.325     2.077    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     2.260    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_14
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[23]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_2/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.334%)  route 0.168ns (50.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.555     1.756    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X32Y83         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[23]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.164     1.920 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[23]_rep/Q
                         net (fo=15, routed)          0.168     2.089    TopBlockDesign_i/DDS_0/inst/LUT/ADDRBWRADDR[15]
    RAMB36_X2Y16         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_2/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.860     2.382    TopBlockDesign_i/DDS_0/inst/LUT/DAC_clk
    RAMB36_X2Y16         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_2/CLKBWRCLK
                         clock pessimism             -0.572     1.811    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.180     1.991    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_2
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_2/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.798%)  route 0.172ns (51.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.555     1.756    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X32Y83         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.164     1.920 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep/Q
                         net (fo=10, routed)          0.172     2.092    TopBlockDesign_i/DDS_0/inst/LUT/ADDRBWRADDR[14]
    RAMB36_X2Y16         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_2/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.860     2.382    TopBlockDesign_i/DDS_0/inst/LUT/DAC_clk
    RAMB36_X2Y16         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_2/CLKBWRCLK
                         clock pessimism             -0.572     1.811    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.994    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_2
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[18]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_15/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.373%)  route 0.160ns (55.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.550     1.751    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X33Y77         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[18]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.128     1.879 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[18]_rep__2/Q
                         net (fo=2, routed)           0.160     2.040    TopBlockDesign_i/DDS_0/inst/LUT/RdAddress[10]
    RAMB36_X2Y15         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_15/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.854     2.376    TopBlockDesign_i/DDS_0/inst/LUT/DAC_clk
    RAMB36_X2Y15         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_15/CLKBWRCLK
                         clock pessimism             -0.572     1.805    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130     1.935    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_15
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_TopBlockDesign_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         50.000      46.116     DSP48_X2Y32      TopBlockDesign_i/DDS_0/inst/MultRes0/CLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         50.000      47.108     RAMB36_X3Y22     TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y18     TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         50.000      47.108     RAMB36_X3Y14     TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         50.000      47.108     RAMB36_X3Y21     TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y23     TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         50.000      47.108     RAMB36_X3Y11     TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         50.000      47.108     RAMB36_X3Y16     TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y12     TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y25     TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y81     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[11]_rep__1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y81     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[12]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y81     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[12]_rep__1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y81     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[13]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y81     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[13]_rep__1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y81     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[14]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y81     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[15]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y81     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[15]_rep__1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y81     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[16]_rep__1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y81     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[17]_rep__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y80     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[10]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y80     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[11]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y77     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[11]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y81     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[11]_rep__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y77     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[11]_rep__2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y81     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[12]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y81     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[12]_rep__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y81     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[13]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y77     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[13]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y81     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[13]_rep__1/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_TopBlockDesign_clk_wiz_0_0
  To Clock:  clkfbout_TopBlockDesign_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_TopBlockDesign_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.229ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.229ns  (logic 1.574ns (19.128%)  route 6.655ns (80.872%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 22.654 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.737     3.031    TopBlockDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[5])
                                                      1.450     4.481 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[5]
                         net (fo=49, routed)          6.060    10.541    TopBlockDesign_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[5]
    SLICE_X34Y86         LUT4 (Prop_lut4_I0_O)        0.124    10.665 r  TopBlockDesign_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[2]_i_1/O
                         net (fo=2, routed)           0.594    11.259    TopBlockDesign_i/axi_gpio_0/U0/gpio_core_1/D[5]
    SLICE_X33Y87         FDSE                                         r  TopBlockDesign_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.475    22.654    TopBlockDesign_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y87         FDSE                                         r  TopBlockDesign_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                         clock pessimism              0.229    22.883    
                         clock uncertainty           -0.302    22.581    
    SLICE_X33Y87         FDSE (Setup_fdse_C_D)       -0.092    22.489    TopBlockDesign_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         22.489    
                         arrival time                         -11.259    
  -------------------------------------------------------------------
                         slack                                 11.229    

Slack (MET) :             11.233ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.224ns  (logic 1.574ns (19.140%)  route 6.650ns (80.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 22.654 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.737     3.031    TopBlockDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[5])
                                                      1.450     4.481 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[5]
                         net (fo=49, routed)          6.060    10.541    TopBlockDesign_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[5]
    SLICE_X34Y86         LUT4 (Prop_lut4_I0_O)        0.124    10.665 r  TopBlockDesign_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[2]_i_1/O
                         net (fo=2, routed)           0.589    11.254    TopBlockDesign_i/axi_gpio_0/U0/gpio_core_1/D[5]
    SLICE_X33Y87         FDSE                                         r  TopBlockDesign_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.475    22.654    TopBlockDesign_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y87         FDSE                                         r  TopBlockDesign_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                         clock pessimism              0.229    22.883    
                         clock uncertainty           -0.302    22.581    
    SLICE_X33Y87         FDSE (Setup_fdse_C_D)       -0.093    22.488    TopBlockDesign_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]
  -------------------------------------------------------------------
                         required time                         22.488    
                         arrival time                         -11.254    
  -------------------------------------------------------------------
                         slack                                 11.233    

Slack (MET) :             11.343ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.856ns  (logic 0.580ns (7.382%)  route 7.276ns (92.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 22.645 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.649     2.943    TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y90         FDRE                                         r  TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          0.859     4.258    TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X42Y91         LUT2 (Prop_lut2_I0_O)        0.124     4.382 r  TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        6.417    10.799    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X35Y77         FDRE                                         r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.466    22.645    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X35Y77         FDRE                                         r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][14]/C
                         clock pessimism              0.229    22.874    
                         clock uncertainty           -0.302    22.572    
    SLICE_X35Y77         FDRE (Setup_fdre_C_R)       -0.429    22.143    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][14]
  -------------------------------------------------------------------
                         required time                         22.143    
                         arrival time                         -10.799    
  -------------------------------------------------------------------
                         slack                                 11.343    

Slack (MET) :             11.343ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.856ns  (logic 0.580ns (7.382%)  route 7.276ns (92.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 22.645 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.649     2.943    TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y90         FDRE                                         r  TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          0.859     4.258    TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X42Y91         LUT2 (Prop_lut2_I0_O)        0.124     4.382 r  TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        6.417    10.799    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X35Y77         FDRE                                         r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.466    22.645    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X35Y77         FDRE                                         r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][8]/C
                         clock pessimism              0.229    22.874    
                         clock uncertainty           -0.302    22.572    
    SLICE_X35Y77         FDRE (Setup_fdre_C_R)       -0.429    22.143    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][8]
  -------------------------------------------------------------------
                         required time                         22.143    
                         arrival time                         -10.799    
  -------------------------------------------------------------------
                         slack                                 11.343    

Slack (MET) :             11.538ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.566ns  (logic 0.580ns (7.666%)  route 6.986ns (92.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 22.644 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.649     2.943    TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y90         FDRE                                         r  TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          0.859     4.258    TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X42Y91         LUT2 (Prop_lut2_I0_O)        0.124     4.382 r  TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        6.127    10.509    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X34Y76         FDRE                                         r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.465    22.644    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X34Y76         FDRE                                         r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9][10]/C
                         clock pessimism              0.229    22.873    
                         clock uncertainty           -0.302    22.571    
    SLICE_X34Y76         FDRE (Setup_fdre_C_R)       -0.524    22.047    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[9][10]
  -------------------------------------------------------------------
                         required time                         22.047    
                         arrival time                         -10.509    
  -------------------------------------------------------------------
                         slack                                 11.538    

Slack (MET) :             11.633ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.566ns  (logic 0.580ns (7.666%)  route 6.986ns (92.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 22.644 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.649     2.943    TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y90         FDRE                                         r  TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          0.859     4.258    TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X42Y91         LUT2 (Prop_lut2_I0_O)        0.124     4.382 r  TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        6.127    10.509    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X35Y76         FDRE                                         r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.465    22.644    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X35Y76         FDRE                                         r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][10]/C
                         clock pessimism              0.229    22.873    
                         clock uncertainty           -0.302    22.571    
    SLICE_X35Y76         FDRE (Setup_fdre_C_R)       -0.429    22.142    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][10]
  -------------------------------------------------------------------
                         required time                         22.142    
                         arrival time                         -10.509    
  -------------------------------------------------------------------
                         slack                                 11.633    

Slack (MET) :             11.637ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.465ns  (logic 0.580ns (7.769%)  route 6.885ns (92.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 22.642 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.649     2.943    TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y90         FDRE                                         r  TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          0.859     4.258    TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X42Y91         LUT2 (Prop_lut2_I0_O)        0.124     4.382 r  TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        6.026    10.408    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X34Y75         FDRE                                         r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.463    22.642    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X34Y75         FDRE                                         r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][10]/C
                         clock pessimism              0.229    22.871    
                         clock uncertainty           -0.302    22.569    
    SLICE_X34Y75         FDRE (Setup_fdre_C_R)       -0.524    22.045    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][10]
  -------------------------------------------------------------------
                         required time                         22.045    
                         arrival time                         -10.408    
  -------------------------------------------------------------------
                         slack                                 11.637    

Slack (MET) :             11.651ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[10][9]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.548ns  (logic 0.580ns (7.684%)  route 6.968ns (92.316%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 22.644 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.649     2.943    TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y90         FDRE                                         r  TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          0.859     4.258    TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X42Y91         LUT2 (Prop_lut2_I0_O)        0.124     4.382 r  TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        6.109    10.491    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X33Y72         FDSE                                         r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[10][9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.465    22.644    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X33Y72         FDSE                                         r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[10][9]/C
                         clock pessimism              0.229    22.873    
                         clock uncertainty           -0.302    22.571    
    SLICE_X33Y72         FDSE (Setup_fdse_C_S)       -0.429    22.142    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[10][9]
  -------------------------------------------------------------------
                         required time                         22.142    
                         arrival time                         -10.491    
  -------------------------------------------------------------------
                         slack                                 11.651    

Slack (MET) :             11.732ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.465ns  (logic 0.580ns (7.769%)  route 6.885ns (92.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 22.642 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.649     2.943    TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y90         FDRE                                         r  TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          0.859     4.258    TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X42Y91         LUT2 (Prop_lut2_I0_O)        0.124     4.382 r  TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        6.026    10.408    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X35Y75         FDRE                                         r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.463    22.642    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X35Y75         FDRE                                         r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][10]/C
                         clock pessimism              0.229    22.871    
                         clock uncertainty           -0.302    22.569    
    SLICE_X35Y75         FDRE (Setup_fdre_C_R)       -0.429    22.140    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][10]
  -------------------------------------------------------------------
                         required time                         22.140    
                         arrival time                         -10.408    
  -------------------------------------------------------------------
                         slack                                 11.732    

Slack (MET) :             11.732ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.465ns  (logic 0.580ns (7.769%)  route 6.885ns (92.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 22.642 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.649     2.943    TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y90         FDRE                                         r  TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          0.859     4.258    TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X42Y91         LUT2 (Prop_lut2_I0_O)        0.124     4.382 r  TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        6.026    10.408    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X35Y75         FDRE                                         r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.463    22.642    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X35Y75         FDRE                                         r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][14]/C
                         clock pessimism              0.229    22.871    
                         clock uncertainty           -0.302    22.569    
    SLICE_X35Y75         FDRE (Setup_fdre_C_R)       -0.429    22.140    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][14]
  -------------------------------------------------------------------
                         required time                         22.140    
                         arrival time                         -10.408    
  -------------------------------------------------------------------
                         slack                                 11.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.190ns (54.406%)  route 0.159ns (45.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.639     0.975    TopBlockDesign_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X44Y100        FDRE                                         r  TopBlockDesign_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  TopBlockDesign_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=3, routed)           0.159     1.275    TopBlockDesign_i/proc_sys_reset_0/U0/SEQ/core_dec_reg_n_0_[1]
    SLICE_X43Y99         LUT2 (Prop_lut2_I0_O)        0.049     1.324 r  TopBlockDesign_i/proc_sys_reset_0/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.324    TopBlockDesign_i/proc_sys_reset_0/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X43Y99         FDRE                                         r  TopBlockDesign_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.825     1.191    TopBlockDesign_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X43Y99         FDRE                                         r  TopBlockDesign_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.107     1.263    TopBlockDesign_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/proc_sys_reset_0/U0/SEQ/bsr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.878%)  route 0.159ns (46.122%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.639     0.975    TopBlockDesign_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X44Y100        FDRE                                         r  TopBlockDesign_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  TopBlockDesign_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=3, routed)           0.159     1.275    TopBlockDesign_i/proc_sys_reset_0/U0/SEQ/core_dec_reg_n_0_[1]
    SLICE_X43Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.320 r  TopBlockDesign_i/proc_sys_reset_0/U0/SEQ/bsr_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.320    TopBlockDesign_i/proc_sys_reset_0/U0/SEQ/p_5_out[2]
    SLICE_X43Y99         FDRE                                         r  TopBlockDesign_i/proc_sys_reset_0/U0/SEQ/bsr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.825     1.191    TopBlockDesign_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X43Y99         FDRE                                         r  TopBlockDesign_i/proc_sys_reset_0/U0/SEQ/bsr_dec_reg[2]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    TopBlockDesign_i/proc_sys_reset_0/U0/SEQ/bsr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (55.019%)  route 0.171ns (44.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.656     0.992    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[31]/Q
                         net (fo=1, routed)           0.171     1.327    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[31]
    SLICE_X26Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.372 r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[31]_i_2__0/O
                         net (fo=1, routed)           0.000     1.372    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[31]_i_2__0_n_0
    SLICE_X26Y99         FDRE                                         r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.844     1.210    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[31]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.121     1.296    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.040%)  route 0.134ns (44.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.556     0.892    TopBlockDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y94         FDRE                                         r  TopBlockDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  TopBlockDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/Q
                         net (fo=1, routed)           0.134     1.190    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X34Y94         SRLC32E                                      r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.825     1.191    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.197%)  route 0.122ns (48.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.576     0.912    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y94         FDRE                                         r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.122     1.162    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X26Y94         SRLC32E                                      r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.843     1.209    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y94         SRLC32E                                      r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.075    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_15/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.262%)  route 0.169ns (50.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.546     0.882    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y76         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg6_reg[1]/Q
                         net (fo=33, routed)          0.169     1.215    TopBlockDesign_i/DDS_0/inst/LUT/LUTAddress[1]
    RAMB36_X2Y15         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_15/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.855     1.221    TopBlockDesign_i/DDS_0/inst/LUT/AXI_clk
    RAMB36_X2Y15         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_15/CLKARDCLK
                         clock pessimism             -0.281     0.940    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.123    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_15
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.655     0.991    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y103        FDRE                                         r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y103        FDRE (Prop_fdre_C_Q)         0.128     1.119 r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.232    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y103        SRL16E                                       r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.929     1.295    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y103        SRL16E                                       r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.291     1.004    
    SLICE_X26Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.134    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg6_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_15/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.843%)  route 0.179ns (52.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.546     0.882    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y76         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg6_reg[2]/Q
                         net (fo=33, routed)          0.179     1.224    TopBlockDesign_i/DDS_0/inst/LUT/LUTAddress[2]
    RAMB36_X2Y15         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_15/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.855     1.221    TopBlockDesign_i/DDS_0/inst/LUT/AXI_clk
    RAMB36_X2Y15         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_15/CLKARDCLK
                         clock pessimism             -0.281     0.940    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.123    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_15
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.187ns (33.408%)  route 0.373ns (66.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.576     0.912    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X29Y96         FDRE                                         r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.373     1.425    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X28Y100        LUT3 (Prop_lut3_I1_O)        0.046     1.471 r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.471    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[1]_i_1__1_n_0
    SLICE_X28Y100        FDRE                                         r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.931     1.297    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.107     1.369    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.233%)  route 0.120ns (44.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.558     0.894    TopBlockDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y93         FDRE                                         r  TopBlockDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  TopBlockDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.120     1.162    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X32Y93         SRLC32E                                      r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.825     1.191    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y93         SRLC32E                                      r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X32Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.057    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         20.000      15.001     MMCME2_ADV_X1Y0  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y22     TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y18     TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y14     TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y21     TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y23     TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y11     TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y16     TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y12     TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y25     TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_0/CLKARDCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.500      MMCME2_ADV_X1Y0  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.501      MMCME2_ADV_X1Y0  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X26Y87     TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X26Y87     TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X26Y87     TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X26Y87     TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y92     TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X26Y85     TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y87     TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y87     TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.500      MMCME2_ADV_X1Y0  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.501      MMCME2_ADV_X1Y0  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y94     TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X32Y93     TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y94     TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X32Y93     TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y94     TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X26Y84     TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y94     TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X32Y93     TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_TopBlockDesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.893ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[20]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        9.474ns  (logic 1.484ns (15.663%)  route 7.990ns (84.337%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        2.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 54.966 - 50.000 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 42.934 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.640    42.934    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y80         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.518    43.452 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[11]/Q
                         net (fo=2, routed)           4.062    47.514    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[11]
    SLICE_X32Y80         LUT2 (Prop_lut2_I1_O)        0.124    47.638 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    47.638    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_1_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.014 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.014    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.131 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.131    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.248 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.248    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    48.480 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__4/O[0]
                         net (fo=4, routed)           3.929    52.408    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[20]
    SLICE_X52Y77         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[20]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.455    54.966    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X52Y77         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[20]_rep__0/C
                         clock pessimism              0.000    54.966    
                         clock uncertainty           -0.426    54.540    
    SLICE_X52Y77         FDRE (Setup_fdre_C_D)       -0.238    54.302    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[20]_rep__0
  -------------------------------------------------------------------
                         required time                         54.302    
                         arrival time                         -52.408    
  -------------------------------------------------------------------
                         slack                                  1.893    

Slack (MET) :             1.967ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[20]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        9.404ns  (logic 1.484ns (15.780%)  route 7.920ns (84.220%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        2.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 54.969 - 50.000 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 42.934 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.640    42.934    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y80         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.518    43.452 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[11]/Q
                         net (fo=2, routed)           4.062    47.514    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[11]
    SLICE_X32Y80         LUT2 (Prop_lut2_I1_O)        0.124    47.638 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    47.638    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_1_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.014 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.014    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.131 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.131    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.248 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.248    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    48.480 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__4/O[0]
                         net (fo=4, routed)           3.859    52.338    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[20]
    SLICE_X52Y80         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[20]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.458    54.969    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X52Y80         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[20]_rep__1/C
                         clock pessimism              0.000    54.969    
                         clock uncertainty           -0.426    54.543    
    SLICE_X52Y80         FDRE (Setup_fdre_C_D)       -0.238    54.305    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[20]_rep__1
  -------------------------------------------------------------------
                         required time                         54.305    
                         arrival time                         -52.338    
  -------------------------------------------------------------------
                         slack                                  1.967    

Slack (MET) :             2.048ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        9.303ns  (logic 1.508ns (16.210%)  route 7.795ns (83.790%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        2.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 54.969 - 50.000 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 42.934 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.640    42.934    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y80         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.518    43.452 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[11]/Q
                         net (fo=2, routed)           4.062    47.514    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[11]
    SLICE_X32Y80         LUT2 (Prop_lut2_I1_O)        0.124    47.638 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    47.638    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_1_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.014 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.014    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.131 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.131    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.248 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.248    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    48.504 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__4/O[2]
                         net (fo=4, routed)           3.734    52.237    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[22]
    SLICE_X52Y80         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.458    54.969    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X52Y80         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep__1/C
                         clock pessimism              0.000    54.969    
                         clock uncertainty           -0.426    54.543    
    SLICE_X52Y80         FDRE (Setup_fdre_C_D)       -0.258    54.285    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep__1
  -------------------------------------------------------------------
                         required time                         54.285    
                         arrival time                         -52.237    
  -------------------------------------------------------------------
                         slack                                  2.048    

Slack (MET) :             2.116ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        9.231ns  (logic 1.508ns (16.335%)  route 7.723ns (83.665%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        2.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 54.966 - 50.000 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 42.934 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.640    42.934    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y80         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.518    43.452 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[11]/Q
                         net (fo=2, routed)           4.062    47.514    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[11]
    SLICE_X32Y80         LUT2 (Prop_lut2_I1_O)        0.124    47.638 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    47.638    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_1_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.014 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.014    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.131 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.131    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.248 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.248    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    48.504 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__4/O[2]
                         net (fo=4, routed)           3.662    52.165    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[22]
    SLICE_X52Y77         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.455    54.966    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X52Y77         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep__0/C
                         clock pessimism              0.000    54.966    
                         clock uncertainty           -0.426    54.540    
    SLICE_X52Y77         FDRE (Setup_fdre_C_D)       -0.258    54.282    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep__0
  -------------------------------------------------------------------
                         required time                         54.282    
                         arrival time                         -52.165    
  -------------------------------------------------------------------
                         slack                                  2.116    

Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[15]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        9.286ns  (logic 1.349ns (14.527%)  route 7.937ns (85.473%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        2.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 54.979 - 50.000 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 42.934 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.640    42.934    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y80         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.518    43.452 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[11]/Q
                         net (fo=2, routed)           4.062    47.514    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[11]
    SLICE_X32Y80         LUT2 (Prop_lut2_I1_O)        0.124    47.638 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    47.638    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_1_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.014 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.014    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    48.345 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2/O[3]
                         net (fo=4, routed)           3.875    52.220    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[15]
    SLICE_X32Y77         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[15]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.468    54.979    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X32Y77         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[15]_rep__0/C
                         clock pessimism              0.000    54.979    
                         clock uncertainty           -0.426    54.553    
    SLICE_X32Y77         FDRE (Setup_fdre_C_D)       -0.199    54.354    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[15]_rep__0
  -------------------------------------------------------------------
                         required time                         54.354    
                         arrival time                         -52.220    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.258ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[17]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        9.153ns  (logic 1.472ns (16.081%)  route 7.681ns (83.919%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        2.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 54.983 - 50.000 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 42.934 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.640    42.934    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y80         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.518    43.452 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[11]/Q
                         net (fo=2, routed)           4.062    47.514    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[11]
    SLICE_X32Y80         LUT2 (Prop_lut2_I1_O)        0.124    47.638 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    47.638    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_1_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.014 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.014    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.131 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.131    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    48.468 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3/O[1]
                         net (fo=4, routed)           3.620    52.087    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[17]
    SLICE_X38Y81         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[17]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.472    54.983    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X38Y81         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[17]_rep__1/C
                         clock pessimism              0.000    54.983    
                         clock uncertainty           -0.426    54.557    
    SLICE_X38Y81         FDRE (Setup_fdre_C_D)       -0.212    54.345    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[17]_rep__1
  -------------------------------------------------------------------
                         required time                         54.345    
                         arrival time                         -52.087    
  -------------------------------------------------------------------
                         slack                                  2.258    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[20]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        9.176ns  (logic 1.484ns (16.172%)  route 7.692ns (83.828%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        2.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 54.979 - 50.000 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 42.934 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.640    42.934    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y80         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.518    43.452 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[11]/Q
                         net (fo=2, routed)           4.062    47.514    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[11]
    SLICE_X32Y80         LUT2 (Prop_lut2_I1_O)        0.124    47.638 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    47.638    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_1_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.014 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.014    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.131 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.131    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.248 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.248    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    48.480 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__4/O[0]
                         net (fo=4, routed)           3.631    52.110    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[20]
    SLICE_X32Y77         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[20]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.468    54.979    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X32Y77         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[20]_rep__2/C
                         clock pessimism              0.000    54.979    
                         clock uncertainty           -0.426    54.553    
    SLICE_X32Y77         FDRE (Setup_fdre_C_D)       -0.184    54.369    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[20]_rep__2
  -------------------------------------------------------------------
                         required time                         54.369    
                         arrival time                         -52.110    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.275ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        9.154ns  (logic 1.508ns (16.474%)  route 7.646ns (83.526%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        2.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 54.979 - 50.000 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 42.934 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.640    42.934    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y80         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.518    43.452 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[11]/Q
                         net (fo=2, routed)           4.062    47.514    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[11]
    SLICE_X32Y80         LUT2 (Prop_lut2_I1_O)        0.124    47.638 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    47.638    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_1_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.014 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.014    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.131 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.131    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.248 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.248    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    48.504 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__4/O[2]
                         net (fo=4, routed)           3.584    52.088    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[22]
    SLICE_X32Y77         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.468    54.979    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X32Y77         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep__2/C
                         clock pessimism              0.000    54.979    
                         clock uncertainty           -0.426    54.553    
    SLICE_X32Y77         FDRE (Setup_fdre_C_D)       -0.190    54.363    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep__2
  -------------------------------------------------------------------
                         required time                         54.363    
                         arrival time                         -52.088    
  -------------------------------------------------------------------
                         slack                                  2.275    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[17]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        9.010ns  (logic 1.472ns (16.337%)  route 7.538ns (83.663%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        2.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 54.979 - 50.000 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 42.934 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.640    42.934    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y80         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.518    43.452 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[11]/Q
                         net (fo=2, routed)           4.062    47.514    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[11]
    SLICE_X32Y80         LUT2 (Prop_lut2_I1_O)        0.124    47.638 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    47.638    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_1_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.014 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.014    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.131 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.131    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    48.468 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3/O[1]
                         net (fo=4, routed)           3.477    51.944    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[17]
    SLICE_X33Y77         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[17]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.468    54.979    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X33Y77         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[17]_rep__2/C
                         clock pessimism              0.000    54.979    
                         clock uncertainty           -0.426    54.553    
    SLICE_X33Y77         FDRE (Setup_fdre_C_D)       -0.274    54.279    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[17]_rep__2
  -------------------------------------------------------------------
                         required time                         54.279    
                         arrival time                         -51.944    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[17]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        9.005ns  (logic 1.472ns (16.346%)  route 7.533ns (83.654%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        2.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 54.979 - 50.000 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 42.934 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.640    42.934    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y80         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.518    43.452 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[11]/Q
                         net (fo=2, routed)           4.062    47.514    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[11]
    SLICE_X32Y80         LUT2 (Prop_lut2_I1_O)        0.124    47.638 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    47.638    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_1_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.014 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.014    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.131 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.131    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    48.468 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3/O[1]
                         net (fo=4, routed)           3.472    51.939    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[17]
    SLICE_X33Y77         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[17]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.468    54.979    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X33Y77         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[17]_rep__0/C
                         clock pessimism              0.000    54.979    
                         clock uncertainty           -0.426    54.553    
    SLICE_X33Y77         FDRE (Setup_fdre_C_D)       -0.275    54.278    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[17]_rep__0
  -------------------------------------------------------------------
                         required time                         54.278    
                         arrival time                         -51.939    
  -------------------------------------------------------------------
                         slack                                  2.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[8]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 0.390ns (18.848%)  route 1.679ns (81.152%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.566     0.902    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y78         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[6]/Q
                         net (fo=2, routed)           1.679     2.709    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[6]
    SLICE_X32Y79         LUT2 (Prop_lut2_I1_O)        0.098     2.807 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.807    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_i_2_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.918 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.918    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.971 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/O[0]
                         net (fo=4, routed)           0.000     2.971    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[8]
    SLICE_X32Y80         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[8]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.817     2.339    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X32Y80         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[8]_rep/C
                         clock pessimism              0.000     2.339    
                         clock uncertainty            0.426     2.765    
    SLICE_X32Y80         FDRE (Hold_fdre_C_D)         0.130     2.895    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[8]_rep
  -------------------------------------------------------------------
                         required time                         -2.895    
                         arrival time                           2.971    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[17]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.252ns (12.157%)  route 1.821ns (87.843%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.570     0.906    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y82         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[17]/Q
                         net (fo=2, routed)           1.821     2.868    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[17]
    SLICE_X32Y82         LUT2 (Prop_lut2_I1_O)        0.045     2.913 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3_i_3/O
                         net (fo=1, routed)           0.000     2.913    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3_i_3_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.979 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3/O[1]
                         net (fo=4, routed)           0.000     2.979    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[17]
    SLICE_X32Y82         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[17]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.819     2.341    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X32Y82         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[17]_rep/C
                         clock pessimism              0.000     2.341    
                         clock uncertainty            0.426     2.767    
    SLICE_X32Y82         FDRE (Hold_fdre_C_D)         0.130     2.897    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[17]_rep
  -------------------------------------------------------------------
                         required time                         -2.897    
                         arrival time                           2.979    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[10]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.403ns (19.354%)  route 1.679ns (80.646%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.566     0.902    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y78         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[6]/Q
                         net (fo=2, routed)           1.679     2.709    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[6]
    SLICE_X32Y79         LUT2 (Prop_lut2_I1_O)        0.098     2.807 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.807    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_i_2_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.918 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.918    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.984 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/O[2]
                         net (fo=4, routed)           0.000     2.984    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[10]
    SLICE_X32Y80         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[10]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.817     2.339    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X32Y80         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[10]_rep/C
                         clock pessimism              0.000     2.339    
                         clock uncertainty            0.426     2.765    
    SLICE_X32Y80         FDRE (Hold_fdre_C_D)         0.130     2.895    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[10]_rep
  -------------------------------------------------------------------
                         required time                         -2.895    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[23]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.290ns (13.862%)  route 1.802ns (86.138%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.570     0.906    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y82         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.128     1.034 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[23]/Q
                         net (fo=2, routed)           1.802     2.836    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[23]
    SLICE_X32Y83         LUT2 (Prop_lut2_I1_O)        0.098     2.934 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__4_i_1/O
                         net (fo=1, routed)           0.000     2.934    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__4_i_1_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.998 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__4/O[3]
                         net (fo=4, routed)           0.000     2.998    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[23]
    SLICE_X32Y83         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[23]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.820     2.342    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X32Y83         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[23]_rep/C
                         clock pessimism              0.000     2.342    
                         clock uncertainty            0.426     2.768    
    SLICE_X32Y83         FDRE (Hold_fdre_C_D)         0.130     2.898    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[23]_rep
  -------------------------------------------------------------------
                         required time                         -2.898    
                         arrival time                           2.998    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[9]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.426ns (20.235%)  route 1.679ns (79.765%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.566     0.902    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y78         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[6]/Q
                         net (fo=2, routed)           1.679     2.709    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[6]
    SLICE_X32Y79         LUT2 (Prop_lut2_I1_O)        0.098     2.807 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.807    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_i_2_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.918 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.918    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     3.007 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/O[1]
                         net (fo=4, routed)           0.000     3.007    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[9]
    SLICE_X32Y80         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[9]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.817     2.339    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X32Y80         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[9]_rep/C
                         clock pessimism              0.000     2.339    
                         clock uncertainty            0.426     2.765    
    SLICE_X32Y80         FDRE (Hold_fdre_C_D)         0.130     2.895    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[9]_rep
  -------------------------------------------------------------------
                         required time                         -2.895    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[11]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.428ns (20.311%)  route 1.679ns (79.689%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.566     0.902    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y78         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[6]/Q
                         net (fo=2, routed)           1.679     2.709    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[6]
    SLICE_X32Y79         LUT2 (Prop_lut2_I1_O)        0.098     2.807 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.807    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_i_2_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.918 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.918    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     3.009 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/O[3]
                         net (fo=4, routed)           0.000     3.009    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[11]
    SLICE_X32Y80         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[11]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.817     2.339    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X32Y80         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[11]_rep/C
                         clock pessimism              0.000     2.339    
                         clock uncertainty            0.426     2.765    
    SLICE_X32Y80         FDRE (Hold_fdre_C_D)         0.130     2.895    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[11]_rep
  -------------------------------------------------------------------
                         required time                         -2.895    
                         arrival time                           3.009    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[12]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.430ns (20.387%)  route 1.679ns (79.613%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        1.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.566     0.902    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y78         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[6]/Q
                         net (fo=2, routed)           1.679     2.709    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[6]
    SLICE_X32Y79         LUT2 (Prop_lut2_I1_O)        0.098     2.807 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.807    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_i_2_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.918 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.918    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.958 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.958    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.011 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2/O[0]
                         net (fo=4, routed)           0.000     3.011    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[12]
    SLICE_X32Y81         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[12]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.818     2.340    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X32Y81         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[12]_rep/C
                         clock pessimism              0.000     2.340    
                         clock uncertainty            0.426     2.766    
    SLICE_X32Y81         FDRE (Hold_fdre_C_D)         0.130     2.896    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[12]_rep
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           3.011    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[19]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.250ns (11.798%)  route 1.869ns (88.202%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.570     0.906    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y82         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[19]/Q
                         net (fo=2, routed)           1.869     2.916    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[19]
    SLICE_X32Y82         LUT2 (Prop_lut2_I1_O)        0.045     2.961 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3_i_1/O
                         net (fo=1, routed)           0.000     2.961    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3_i_1_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     3.025 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3/O[3]
                         net (fo=4, routed)           0.000     3.025    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[19]
    SLICE_X32Y82         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[19]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.819     2.341    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X32Y82         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[19]_rep/C
                         clock pessimism              0.000     2.341    
                         clock uncertainty            0.426     2.767    
    SLICE_X32Y82         FDRE (Hold_fdre_C_D)         0.130     2.897    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[19]_rep
  -------------------------------------------------------------------
                         required time                         -2.897    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[14]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.443ns (20.874%)  route 1.679ns (79.126%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        1.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.566     0.902    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y78         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[6]/Q
                         net (fo=2, routed)           1.679     2.709    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[6]
    SLICE_X32Y79         LUT2 (Prop_lut2_I1_O)        0.098     2.807 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.807    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_i_2_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.918 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.918    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.958 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.958    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     3.024 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2/O[2]
                         net (fo=4, routed)           0.000     3.024    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[14]
    SLICE_X32Y81         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[14]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.818     2.340    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X32Y81         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[14]_rep/C
                         clock pessimism              0.000     2.340    
                         clock uncertainty            0.426     2.766    
    SLICE_X32Y81         FDRE (Hold_fdre_C_D)         0.130     2.896    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[14]_rep
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           3.024    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/Accu_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.251ns (11.963%)  route 1.847ns (88.037%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.571     0.907    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y83         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg1_reg[21]/Q
                         net (fo=3, routed)           1.847     2.895    TopBlockDesign_i/DDS_0/inst/FreqCntrl[21]
    SLICE_X33Y84         LUT2 (Prop_lut2_I0_O)        0.045     2.940 r  TopBlockDesign_i/DDS_0/inst/Accu[20]_i_4/O
                         net (fo=1, routed)           0.000     2.940    TopBlockDesign_i/DDS_0/inst/Accu[20]_i_4_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     3.005 r  TopBlockDesign_i/DDS_0/inst/Accu_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.005    TopBlockDesign_i/DDS_0/inst/Accu_reg[20]_i_1_n_6
    SLICE_X33Y84         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/Accu_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.821     2.343    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X33Y84         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/Accu_reg[21]/C
                         clock pessimism              0.000     2.343    
                         clock uncertainty            0.426     2.769    
    SLICE_X33Y84         FDRE (Hold_fdre_C_D)         0.105     2.874    TopBlockDesign_i/DDS_0/inst/Accu_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.874    
                         arrival time                           3.005    
  -------------------------------------------------------------------
                         slack                                  0.131    





