# DMA Channel 0 registers
DMA_BASE = 0x50000000
CH0_READ_ADDR = DMA_BASE + 0x00
CH0_WRITE_ADDR = DMA_BASE + 0x04
CH0_TRANS_COUNT = DMA_BASE + 0x08
CH0_CTRL_TRIG = DMA_BASE + 0x0C
# PIO0 State Machine 0 TX FIFO register address
PIO0_BASE = 0x50200000
PIO0_TXF0 = PIO0_BASE + 0x10
# DMA ctrl register configuration
CTRL_EN = 0
CTRL_HIGH_PRIORITY = 1
CTRL_DATA_SIZE = 2
CTRL_INCR_READ = 4
CTRL_INCR_WRITE = 5
CTRL_BUSY = 24
CTRL_WRITE_ERROR = 29
CTRL_READ_ERROR = 30
CTRL_CONFIG = 0b0000_0000_0000_0000_0000_00_0000_0_1_1_10_0     # default as disable
