

================================================================
== Vivado HLS Report for 'zculling'
================================================================
* Date:           Wed Jun 24 04:15:30 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        3d
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.328|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- ZCULLING_INIT_ROW   |  66048|  66048|       258|          -|          -|   256|    no    |
        | + ZCULLING_INIT_COL  |    256|    256|         1|          -|          -|   256|    no    |
        |- ZCULLING            |      ?|      ?|         4|          -|          -|     ?|    no    |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.36>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%size_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %size)" [rendering_sw.cpp:200]   --->   Operation 8 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%counter_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %counter)" [rendering_sw.cpp:200]   --->   Operation 9 'read' 'counter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.36ns)   --->   "%icmp_ln205 = icmp eq i12 %counter_read, 0" [rendering_sw.cpp:205]   --->   Operation 10 'icmp' 'icmp_ln205' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln205, label %.preheader.preheader, label %.loopexit" [rendering_sw.cpp:205]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.06ns)   --->   "br label %.preheader" [rendering_sw.cpp:207]   --->   Operation 12 'br' <Predicate = (icmp_ln205)> <Delay = 1.06>

State 2 <SV = 1> <Delay = 1.40>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ %i, %ZCULLING_INIT_ROW_end ], [ 0, %.preheader.preheader ]"   --->   Operation 13 'phi' 'i_0' <Predicate = (icmp_ln205)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.25ns)   --->   "%icmp_ln207 = icmp eq i9 %i_0, -256" [rendering_sw.cpp:207]   --->   Operation 14 'icmp' 'icmp_ln207' <Predicate = (icmp_ln205)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = (icmp_ln205)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.40ns)   --->   "%i = add i9 %i_0, 1" [rendering_sw.cpp:207]   --->   Operation 16 'add' 'i' <Predicate = (icmp_ln205)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln207, label %.loopexit.loopexit, label %ZCULLING_INIT_ROW_begin" [rendering_sw.cpp:207]   --->   Operation 17 'br' <Predicate = (icmp_ln205)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str1) nounwind" [rendering_sw.cpp:208]   --->   Operation 18 'specloopname' <Predicate = (icmp_ln205 & !icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str1)" [rendering_sw.cpp:208]   --->   Operation 19 'specregionbegin' 'tmp' <Predicate = (icmp_ln205 & !icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_1 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %i_0, i8 0)" [rendering_sw.cpp:211]   --->   Operation 20 'bitconcatenate' 'tmp_1' <Predicate = (icmp_ln205 & !icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i17 %tmp_1 to i18" [rendering_sw.cpp:209]   --->   Operation 21 'zext' 'zext_ln209' <Predicate = (icmp_ln205 & !icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.06ns)   --->   "br label %1" [rendering_sw.cpp:209]   --->   Operation 22 'br' <Predicate = (icmp_ln205 & !icmp_ln207)> <Delay = 1.06>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 23 'br' <Predicate = (icmp_ln205 & icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%pixel_cntr_1 = alloca i32"   --->   Operation 24 'alloca' 'pixel_cntr_1' <Predicate = (icmp_ln207) | (!icmp_ln205)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.06ns)   --->   "store i32 0, i32* %pixel_cntr_1" [rendering_sw.cpp:220]   --->   Operation 25 'store' <Predicate = (icmp_ln207) | (!icmp_ln205)> <Delay = 1.06>
ST_2 : Operation 26 [1/1] (1.06ns)   --->   "br label %._crit_edge" [rendering_sw.cpp:220]   --->   Operation 26 'br' <Predicate = (icmp_ln207) | (!icmp_ln205)> <Delay = 1.06>

State 3 <SV = 2> <Delay = 4.17>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%j_0 = phi i9 [ 0, %ZCULLING_INIT_ROW_begin ], [ %j, %2 ]"   --->   Operation 27 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.25ns)   --->   "%icmp_ln209 = icmp eq i9 %j_0, -256" [rendering_sw.cpp:209]   --->   Operation 28 'icmp' 'icmp_ln209' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 29 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.40ns)   --->   "%j = add i9 %j_0, 1" [rendering_sw.cpp:209]   --->   Operation 30 'add' 'j' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln209, label %ZCULLING_INIT_ROW_end, label %2" [rendering_sw.cpp:209]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str2) nounwind" [rendering_sw.cpp:210]   --->   Operation 32 'specloopname' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln211 = zext i9 %j_0 to i18" [rendering_sw.cpp:211]   --->   Operation 33 'zext' 'zext_ln211' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.50ns)   --->   "%add_ln211 = add i18 %zext_ln209, %zext_ln211" [rendering_sw.cpp:211]   --->   Operation 34 'add' 'add_ln211' <Predicate = (!icmp_ln209)> <Delay = 1.50> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln211_1 = zext i18 %add_ln211 to i64" [rendering_sw.cpp:211]   --->   Operation 35 'zext' 'zext_ln211_1' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%z_buffer_addr = getelementptr [65536 x i8]* @z_buffer, i64 0, i64 %zext_ln211_1" [rendering_sw.cpp:211]   --->   Operation 36 'getelementptr' 'z_buffer_addr' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.66ns)   --->   "store i8 -1, i8* %z_buffer_addr, align 1" [rendering_sw.cpp:211]   --->   Operation 37 'store' <Predicate = (!icmp_ln209)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %1" [rendering_sw.cpp:209]   --->   Operation 38 'br' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str1, i32 %tmp)" [rendering_sw.cpp:213]   --->   Operation 39 'specregionend' 'empty_6' <Predicate = (icmp_ln209)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %.preheader" [rendering_sw.cpp:207]   --->   Operation 40 'br' <Predicate = (icmp_ln209)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.66>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%n_0 = phi i31 [ 0, %.loopexit ], [ %n, %._crit_edge.backedge ]"   --->   Operation 41 'phi' 'n_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln220 = zext i31 %n_0 to i32" [rendering_sw.cpp:220]   --->   Operation 42 'zext' 'zext_ln220' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.54ns)   --->   "%icmp_ln220 = icmp slt i32 %zext_ln220, %size_read" [rendering_sw.cpp:220]   --->   Operation 43 'icmp' 'icmp_ln220' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (1.76ns)   --->   "%n = add i31 %n_0, 1" [rendering_sw.cpp:220]   --->   Operation 44 'add' 'n' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln220, label %3, label %5" [rendering_sw.cpp:220]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln222 = zext i31 %n_0 to i64" [rendering_sw.cpp:222]   --->   Operation 46 'zext' 'zext_ln222' <Predicate = (icmp_ln220)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%fragments_x_addr = getelementptr [500 x i8]* %fragments_x, i64 0, i64 %zext_ln222" [rendering_sw.cpp:222]   --->   Operation 47 'getelementptr' 'fragments_x_addr' <Predicate = (icmp_ln220)> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (2.66ns)   --->   "%fragments_x_load = load i8* %fragments_x_addr, align 1" [rendering_sw.cpp:222]   --->   Operation 48 'load' 'fragments_x_load' <Predicate = (icmp_ln220)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%fragments_y_addr = getelementptr [500 x i8]* %fragments_y, i64 0, i64 %zext_ln222" [rendering_sw.cpp:222]   --->   Operation 49 'getelementptr' 'fragments_y_addr' <Predicate = (icmp_ln220)> <Delay = 0.00>
ST_4 : Operation 50 [2/2] (2.66ns)   --->   "%fragments_y_load = load i8* %fragments_y_addr, align 1" [rendering_sw.cpp:222]   --->   Operation 50 'load' 'fragments_y_load' <Predicate = (icmp_ln220)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%pixel_cntr_1_load = load i32* %pixel_cntr_1" [rendering_sw.cpp:232]   --->   Operation 51 'load' 'pixel_cntr_1_load' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "ret i32 %pixel_cntr_1_load" [rendering_sw.cpp:232]   --->   Operation 52 'ret' <Predicate = (!icmp_ln220)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 5.32>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%fragments_z_addr = getelementptr [500 x i8]* %fragments_z, i64 0, i64 %zext_ln222" [rendering_sw.cpp:222]   --->   Operation 53 'getelementptr' 'fragments_z_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [2/2] (2.66ns)   --->   "%fragments_z_load = load i8* %fragments_z_addr, align 1" [rendering_sw.cpp:222]   --->   Operation 54 'load' 'fragments_z_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_5 : Operation 55 [1/2] (2.66ns)   --->   "%fragments_x_load = load i8* %fragments_x_addr, align 1" [rendering_sw.cpp:222]   --->   Operation 55 'load' 'fragments_x_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_5 : Operation 56 [1/2] (2.66ns)   --->   "%fragments_y_load = load i8* %fragments_y_addr, align 1" [rendering_sw.cpp:222]   --->   Operation 56 'load' 'fragments_y_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_2 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %fragments_y_load, i8 %fragments_x_load)" [rendering_sw.cpp:222]   --->   Operation 57 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln222_1 = zext i16 %tmp_2 to i64" [rendering_sw.cpp:222]   --->   Operation 58 'zext' 'zext_ln222_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%z_buffer_addr_1 = getelementptr [65536 x i8]* @z_buffer, i64 0, i64 %zext_ln222_1" [rendering_sw.cpp:222]   --->   Operation 59 'getelementptr' 'z_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [2/2] (2.66ns)   --->   "%z_buffer_load = load i8* %z_buffer_addr_1, align 1" [rendering_sw.cpp:222]   --->   Operation 60 'load' 'z_buffer_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>

State 6 <SV = 4> <Delay = 5.32>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [rendering_sw.cpp:221]   --->   Operation 61 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/2] (2.66ns)   --->   "%fragments_z_load = load i8* %fragments_z_addr, align 1" [rendering_sw.cpp:222]   --->   Operation 62 'load' 'fragments_z_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_6 : Operation 63 [1/2] (2.66ns)   --->   "%z_buffer_load = load i8* %z_buffer_addr_1, align 1" [rendering_sw.cpp:222]   --->   Operation 63 'load' 'z_buffer_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_6 : Operation 64 [1/1] (1.22ns)   --->   "%icmp_ln222 = icmp ult i8 %fragments_z_load, %z_buffer_load" [rendering_sw.cpp:222]   --->   Operation 64 'icmp' 'icmp_ln222' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln222, label %4, label %._crit_edge.backedge" [rendering_sw.cpp:222]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%fragments_color_addr = getelementptr [500 x i8]* %fragments_color, i64 0, i64 %zext_ln222" [rendering_sw.cpp:226]   --->   Operation 66 'getelementptr' 'fragments_color_addr' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_6 : Operation 67 [2/2] (2.66ns)   --->   "%fragments_color_load = load i8* %fragments_color_addr, align 1" [rendering_sw.cpp:226]   --->   Operation 67 'load' 'fragments_color_load' <Predicate = (icmp_ln222)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_6 : Operation 68 [1/1] (2.66ns)   --->   "store i8 %fragments_z_load, i8* %z_buffer_addr_1, align 1" [rendering_sw.cpp:228]   --->   Operation 68 'store' <Predicate = (icmp_ln222)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>

State 7 <SV = 5> <Delay = 5.32>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%pixel_cntr_1_load_1 = load i32* %pixel_cntr_1" [rendering_sw.cpp:227]   --->   Operation 69 'load' 'pixel_cntr_1_load_1' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln224 = sext i32 %pixel_cntr_1_load_1 to i64" [rendering_sw.cpp:224]   --->   Operation 70 'sext' 'sext_ln224' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%pixels_x_addr = getelementptr [500 x i8]* %pixels_x, i64 0, i64 %sext_ln224" [rendering_sw.cpp:224]   --->   Operation 71 'getelementptr' 'pixels_x_addr' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (2.66ns)   --->   "store i8 %fragments_x_load, i8* %pixels_x_addr, align 1" [rendering_sw.cpp:224]   --->   Operation 72 'store' <Predicate = (icmp_ln222)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%pixels_y_addr = getelementptr [500 x i8]* %pixels_y, i64 0, i64 %sext_ln224" [rendering_sw.cpp:225]   --->   Operation 73 'getelementptr' 'pixels_y_addr' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (2.66ns)   --->   "store i8 %fragments_y_load, i8* %pixels_y_addr, align 1" [rendering_sw.cpp:225]   --->   Operation 74 'store' <Predicate = (icmp_ln222)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_7 : Operation 75 [1/2] (2.66ns)   --->   "%fragments_color_load = load i8* %fragments_color_addr, align 1" [rendering_sw.cpp:226]   --->   Operation 75 'load' 'fragments_color_load' <Predicate = (icmp_ln222)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%pixels_color_addr = getelementptr [500 x i8]* %pixels_color, i64 0, i64 %sext_ln224" [rendering_sw.cpp:226]   --->   Operation 76 'getelementptr' 'pixels_color_addr' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (2.66ns)   --->   "store i8 %fragments_color_load, i8* %pixels_color_addr, align 1" [rendering_sw.cpp:226]   --->   Operation 77 'store' <Predicate = (icmp_ln222)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_7 : Operation 78 [1/1] (1.78ns)   --->   "%pixel_cntr = add nsw i32 %pixel_cntr_1_load_1, 1" [rendering_sw.cpp:227]   --->   Operation 78 'add' 'pixel_cntr' <Predicate = (icmp_ln222)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (1.06ns)   --->   "store i32 %pixel_cntr, i32* %pixel_cntr_1" [rendering_sw.cpp:229]   --->   Operation 79 'store' <Predicate = (icmp_ln222)> <Delay = 1.06>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "br label %._crit_edge.backedge" [rendering_sw.cpp:229]   --->   Operation 80 'br' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.36ns
The critical path consists of the following:
	wire read on port 'counter' (rendering_sw.cpp:200) [12]  (0 ns)
	'icmp' operation ('icmp_ln205', rendering_sw.cpp:205) [13]  (1.36 ns)

 <State 2>: 1.4ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', rendering_sw.cpp:207) [18]  (0 ns)
	'add' operation ('i', rendering_sw.cpp:207) [21]  (1.4 ns)

 <State 3>: 4.17ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', rendering_sw.cpp:209) [30]  (0 ns)
	'add' operation ('add_ln211', rendering_sw.cpp:211) [38]  (1.51 ns)
	'getelementptr' operation ('z_buffer_addr', rendering_sw.cpp:211) [40]  (0 ns)
	'store' operation ('store_ln211', rendering_sw.cpp:211) of constant 255 on array 'z_buffer' [41]  (2.66 ns)

 <State 4>: 2.66ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', rendering_sw.cpp:220) [53]  (0 ns)
	'getelementptr' operation ('fragments_x_addr', rendering_sw.cpp:222) [63]  (0 ns)
	'load' operation ('fragments_x_load', rendering_sw.cpp:222) on array 'fragments_x' [64]  (2.66 ns)

 <State 5>: 5.33ns
The critical path consists of the following:
	'load' operation ('fragments_x_load', rendering_sw.cpp:222) on array 'fragments_x' [64]  (2.66 ns)
	'getelementptr' operation ('z_buffer_addr_1', rendering_sw.cpp:222) [69]  (0 ns)
	'load' operation ('z_buffer_load', rendering_sw.cpp:222) on array 'z_buffer' [70]  (2.66 ns)

 <State 6>: 5.33ns
The critical path consists of the following:
	'load' operation ('fragments_z_load', rendering_sw.cpp:222) on array 'fragments_z' [62]  (2.66 ns)
	'store' operation ('store_ln228', rendering_sw.cpp:228) of variable 'fragments_z_load', rendering_sw.cpp:222 on array 'z_buffer' [85]  (2.66 ns)

 <State 7>: 5.33ns
The critical path consists of the following:
	'load' operation ('fragments_color_load', rendering_sw.cpp:226) on array 'fragments_color' [81]  (2.66 ns)
	'store' operation ('store_ln226', rendering_sw.cpp:226) of variable 'fragments_color_load', rendering_sw.cpp:226 on array 'pixels_color' [83]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
