\doxysection{TIM\+\_\+\+Type\+Def Struct Reference}
\label{struct_t_i_m___type_def}\index{TIM\_TypeDef@{TIM\_TypeDef}}


TIM.  




{\ttfamily \#include $<$stm32g474xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SMCR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ DIER}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ EGR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CCMR1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CCMR2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CCER}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CNT}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PSC}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ARR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ RCR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CCR1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CCR2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CCR3}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CCR4}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BDTR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CCR5}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CCR6}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CCMR3}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ DTR2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ECR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ TISEL}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ AF1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ AF2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ OR}
\item 
uint32\+\_\+t \textbf{ RESERVED0} [220]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ DCR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ DMAR}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
TIM. 

Definition at line \textbf{ 861} of file \textbf{ stm32g474xx.\+h}.



\doxysubsection{Field Documentation}
\mbox{\label{struct_t_i_m___type_def_aaa8b893e1390434a07a70d17ea058223}} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!AF1@{AF1}}
\index{AF1@{AF1}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{AF1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t AF1}

TIM alternate function option register 1, Address offset\+: 0x60 

Definition at line \textbf{ 887} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_i_m___type_def_a3d712f76141c5f21d16d3c55ec7d89a0}} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!AF2@{AF2}}
\index{AF2@{AF2}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{AF2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t AF2}

TIM alternate function option register 2, Address offset\+: 0x64 

Definition at line \textbf{ 888} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!ARR@{ARR}}
\index{ARR@{ARR}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{ARR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ARR}

TIM auto-\/reload register, Address offset\+: 0x2C 

Definition at line \textbf{ 874} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!BDTR@{BDTR}}
\index{BDTR@{BDTR}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{BDTR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BDTR}

TIM break and dead-\/time register, Address offset\+: 0x44 

Definition at line \textbf{ 880} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CCER@{CCER}}
\index{CCER@{CCER}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{CCER}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CCER}

TIM capture/compare enable register, Address offset\+: 0x20 

Definition at line \textbf{ 871} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CCMR1@{CCMR1}}
\index{CCMR1@{CCMR1}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{CCMR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CCMR1}

TIM capture/compare mode register 1, Address offset\+: 0x18 

Definition at line \textbf{ 869} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CCMR2@{CCMR2}}
\index{CCMR2@{CCMR2}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{CCMR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CCMR2}

TIM capture/compare mode register 2, Address offset\+: 0x1C 

Definition at line \textbf{ 870} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_i_m___type_def_aeae3f2752306d96164bb0b895aec60da}} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CCMR3@{CCMR3}}
\index{CCMR3@{CCMR3}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{CCMR3}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CCMR3}

TIM capture/compare mode register 3, Address offset\+: 0x50 

Definition at line \textbf{ 883} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CCR1@{CCR1}}
\index{CCR1@{CCR1}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{CCR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CCR1}

TIM capture/compare register 1, Address offset\+: 0x34 

Definition at line \textbf{ 876} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CCR2@{CCR2}}
\index{CCR2@{CCR2}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{CCR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CCR2}

TIM capture/compare register 2, Address offset\+: 0x38 

Definition at line \textbf{ 877} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CCR3@{CCR3}}
\index{CCR3@{CCR3}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{CCR3}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CCR3}

TIM capture/compare register 3, Address offset\+: 0x3C 

Definition at line \textbf{ 878} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CCR4@{CCR4}}
\index{CCR4@{CCR4}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{CCR4}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CCR4}

TIM capture/compare register 4, Address offset\+: 0x40 

Definition at line \textbf{ 879} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_i_m___type_def_a34474d97b298c0bf671b72203ae43713}} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CCR5@{CCR5}}
\index{CCR5@{CCR5}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{CCR5}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CCR5}

TIM capture/compare register 5, Address offset\+: 0x48 

Definition at line \textbf{ 881} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_i_m___type_def_a522126f56497797646c95acb049bfa9c}} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CCR6@{CCR6}}
\index{CCR6@{CCR6}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{CCR6}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CCR6}

TIM capture/compare register 6, Address offset\+: 0x4C 

Definition at line \textbf{ 882} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CNT@{CNT}}
\index{CNT@{CNT}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{CNT}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CNT}

TIM counter register, Address offset\+: 0x24 

Definition at line \textbf{ 872} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{CR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR1}

TIM control register 1, Address offset\+: 0x00 

Definition at line \textbf{ 863} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{CR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR2}

TIM control register 2, Address offset\+: 0x04 

Definition at line \textbf{ 864} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_i_m___type_def_af6225cb8f4938f98204d11afaffd41c9}} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!DCR@{DCR}}
\index{DCR@{DCR}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{DCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t DCR}

TIM DMA control register, Address offset\+: 0x3\+DC 

Definition at line \textbf{ 891} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!DIER@{DIER}}
\index{DIER@{DIER}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{DIER}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t DIER}

TIM DMA/interrupt enable register, Address offset\+: 0x0C 

Definition at line \textbf{ 866} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_i_m___type_def_ab9087f2f31dd5edf59de6a59ae4e67ae}} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!DMAR@{DMAR}}
\index{DMAR@{DMAR}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{DMAR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t DMAR}

TIM DMA address for full transfer, Address offset\+: 0x3\+E0 

Definition at line \textbf{ 892} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_i_m___type_def_ac92e1ab4dfee01a9f734236fb1eee249}} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!DTR2@{DTR2}}
\index{DTR2@{DTR2}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{DTR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t DTR2}

TIM deadtime register 2, Address offset\+: 0x54 

Definition at line \textbf{ 884} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_i_m___type_def_a1c146954c72b1cc2c05a85dd55ae5c9b}} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!ECR@{ECR}}
\index{ECR@{ECR}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{ECR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ECR}

TIM encoder control register, Address offset\+: 0x58 

Definition at line \textbf{ 885} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!EGR@{EGR}}
\index{EGR@{EGR}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{EGR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t EGR}

TIM event generation register, Address offset\+: 0x14 

Definition at line \textbf{ 868} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_i_m___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!OR@{OR}}
\index{OR@{OR}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{OR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t OR}

TIM option register, Address offset\+: 0x68 

Definition at line \textbf{ 889} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_i_m___type_def_a9d4c753f09cbffdbe5c55008f0e8b180}} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!PSC@{PSC}}
\index{PSC@{PSC}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{PSC}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PSC}

TIM prescaler, Address offset\+: 0x28 

Definition at line \textbf{ 873} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_i_m___type_def_aa1b1b7107fcf35abe39d20f5dfc230ee}} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!RCR@{RCR}}
\index{RCR@{RCR}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{RCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t RCR}

TIM repetition counter register, Address offset\+: 0x30 

Definition at line \textbf{ 875} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_i_m___type_def_a04abbde215c2d15692ca847c97db587d}} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{RESERVED0}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0[220]}

Reserved, Address offset\+: 0x6C 

Definition at line \textbf{ 890} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!SMCR@{SMCR}}
\index{SMCR@{SMCR}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{SMCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SMCR}

TIM slave mode control register, Address offset\+: 0x08 

Definition at line \textbf{ 865} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!SR@{SR}}
\index{SR@{SR}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{SR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SR}

TIM status register, Address offset\+: 0x10 

Definition at line \textbf{ 867} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_t_i_m___type_def_a23d4cf627c278273f0b20f88592ae96a}} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!TISEL@{TISEL}}
\index{TISEL@{TISEL}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{TISEL}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t TISEL}

TIM Input Selection register, Address offset\+: 0x5C 

Definition at line \textbf{ 886} of file \textbf{ stm32g474xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\textbf{ stm32g474xx.\+h}\end{DoxyCompactItemize}
