do sim.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:21:00 on Sep 09,2024
# vcom -reportprogress 300 -work work DiviserCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity DiviserCounter
# -- Compiling architecture Behavioral of DiviserCounter
# End time: 19:21:00 on Sep 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:21:00 on Sep 09,2024
# vcom -reportprogress 300 -work work tb_DiviserCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb_DiviserCounter
# -- Compiling architecture Behavioral of tb_DiviserCounter
# End time: 19:21:00 on Sep 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ns work.tb_DiviserCounter 
# Start time: 19:21:00 on Sep 09,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_divisercounter(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.divisercounter(behavioral)
# WARNING: No extended dataflow license exists
# 1
# 1
# Break key hit
quit -sim
# End time: 19:24:28 on Sep 09,2024, Elapsed time: 0:03:28
# Errors: 0, Warnings: 0
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:24:31 on Sep 09,2024
# vcom -reportprogress 300 -work work DiviserCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity DiviserCounter
# -- Compiling architecture Behavioral of DiviserCounter
# End time: 19:24:31 on Sep 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:24:31 on Sep 09,2024
# vcom -reportprogress 300 -work work tb_DiviserCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb_DiviserCounter
# -- Compiling architecture Behavioral of tb_DiviserCounter
# End time: 19:24:31 on Sep 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ns work.tb_DiviserCounter 
# Start time: 19:24:31 on Sep 09,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_divisercounter(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.divisercounter(behavioral)
# WARNING: No extended dataflow license exists
# 1
# 1
quit -sim
# End time: 19:28:15 on Sep 09,2024, Elapsed time: 0:03:44
# Errors: 0, Warnings: 0
