<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

</twCmdLine><twDesign>mojo_top_0_routed.ncd</twDesign><twDesignPath>mojo_top_0_routed.ncd</twDesignPath><twPCF>mojo_top_0.pcf</twPCF><twPcfPath>mojo_top_0.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; 25 MHz HIGH 50%;</twConstName><twItemCnt>9739</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>219</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.833</twMinPer></twConstHead><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.167</twSlack><twSrc BELType="FF">syncgen/CounterX_9_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>10.783</twTotPathDel><twClkSkew dest = "0.286" src = "0.301">0.015</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_9_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X17Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_9_3</twComp><twBEL>syncgen/CounterX_9_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y26.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.040</twDelInfo><twComp>CounterX_9_1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N281</twComp><twBEL>GND_1_o_CounterX[10]_AND_109_o11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.430</twDelInfo><twComp>GND_1_o_CounterX[10]_AND_109_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>R_inv118</twComp><twBEL>CounterX[10]_GND_1_o_LessThan_202_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y26.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.402</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_202_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>R_inv51</twComp><twBEL>R_inv48</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y26.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>R_inv51</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y26.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>R_inv51</twComp><twBEL>R_inv49_SW1_F</twBEL><twBEL>R_inv49_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>N244</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N243</twComp><twBEL>R_inv51</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>R_inv54</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>R_inv59</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>R_inv62</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.525</twLogDel><twRouteDel>8.258</twRouteDel><twTotDel>10.783</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.461</twSlack><twSrc BELType="FF">syncgen/CounterX_9_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>10.489</twTotPathDel><twClkSkew dest = "0.286" src = "0.301">0.015</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_9_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X17Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_9_3</twComp><twBEL>syncgen/CounterX_9_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y26.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.040</twDelInfo><twComp>CounterX_9_1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N281</twComp><twBEL>GND_1_o_CounterX[10]_AND_109_o11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.430</twDelInfo><twComp>GND_1_o_CounterX[10]_AND_109_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>R_inv118</twComp><twBEL>CounterX[10]_GND_1_o_LessThan_202_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y26.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.402</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_202_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>R_inv51</twComp><twBEL>R_inv48</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y26.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>R_inv51</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y26.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>R_inv51</twComp><twBEL>R_inv49_SW1_G</twBEL><twBEL>R_inv49_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>N244</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N243</twComp><twBEL>R_inv51</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>R_inv54</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>R_inv59</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>R_inv62</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.499</twLogDel><twRouteDel>7.990</twRouteDel><twTotDel>10.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.666</twSlack><twSrc BELType="FF">syncgen/CounterX_9_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>10.284</twTotPathDel><twClkSkew dest = "0.286" src = "0.301">0.015</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_9_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X17Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_9_3</twComp><twBEL>syncgen/CounterX_9_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.434</twDelInfo><twComp>CounterX_9_1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_537_o121</twComp><twBEL>CounterX[10]_GND_1_o_LessThan_537_o121_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.860</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_537_o121</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N110</twComp><twBEL>CounterX[10]_GND_1_o_LessThan_38_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.241</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_38_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>SF8383</twComp><twBEL>GND_1_o_CounterX[10]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y26.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>GND_1_o_CounterX[10]_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y26.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>R_inv51</twComp><twBEL>R_inv49_SW1_F</twBEL><twBEL>R_inv49_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>N244</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N243</twComp><twBEL>R_inv51</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>R_inv54</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>R_inv59</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>R_inv62</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.520</twLogDel><twRouteDel>7.764</twRouteDel><twTotDel>10.284</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.692</twSlack><twSrc BELType="FF">syncgen/CounterX_9_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>10.258</twTotPathDel><twClkSkew dest = "0.286" src = "0.301">0.015</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_9_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X17Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_9_3</twComp><twBEL>syncgen/CounterX_9_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.434</twDelInfo><twComp>CounterX_9_1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_537_o121</twComp><twBEL>CounterX[10]_GND_1_o_LessThan_537_o121_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.860</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_537_o121</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N110</twComp><twBEL>CounterX[10]_GND_1_o_LessThan_38_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.241</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_38_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>SF8383</twComp><twBEL>GND_1_o_CounterX[10]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y26.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>GND_1_o_CounterX[10]_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y26.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>R_inv51</twComp><twBEL>R_inv49_SW1_G</twBEL><twBEL>R_inv49_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>N244</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N243</twComp><twBEL>R_inv51</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>R_inv54</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>R_inv59</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>R_inv62</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.494</twLogDel><twRouteDel>7.764</twRouteDel><twTotDel>10.258</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.706</twSlack><twSrc BELType="FF">syncgen/CounterX_9_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>10.244</twTotPathDel><twClkSkew dest = "0.286" src = "0.301">0.015</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_9_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X17Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_9_3</twComp><twBEL>syncgen/CounterX_9_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y27.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.022</twDelInfo><twComp>CounterX_9_1</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N100</twComp><twBEL>GND_1_o_CounterX[10]_LessThan_169_o111_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y23.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_169_o111</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N6</twComp><twBEL>GND_1_o_CounterX[10]_LessThan_57_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y21.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_57_o</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y21.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX_7_3</twComp><twBEL>R_inv201_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.562</twDelInfo><twComp>N80</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GND_1_o_CounterX[10]_AND_14_o</twComp><twBEL>R_inv201</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y26.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>R_inv201</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y26.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>R_inv215</twComp><twBEL>R_inv215</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y26.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>R_inv215</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>R_inv215</twComp><twBEL>R_inv241</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>R_inv241</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.304</twLogDel><twRouteDel>7.940</twRouteDel><twTotDel>10.244</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.834</twSlack><twSrc BELType="FF">syncgen/CounterX_7_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>10.111</twTotPathDel><twClkSkew dest = "0.286" src = "0.306">0.020</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_7_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X17Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_7_3</twComp><twBEL>syncgen/CounterX_7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.437</twDelInfo><twComp>CounterX_7_1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_147_o</twComp><twBEL>GND_1_o_CounterX[10]_LessThan_212_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.635</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_212_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_100_o</twComp><twBEL>GND_1_o_CounterX[10]_LessThan_100_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.237</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_100_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>R_inv27</twComp><twBEL>R_inv228</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y22.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>R_inv228</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N307</twComp><twBEL>R_inv240_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y26.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>N307</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>R_inv215</twComp><twBEL>R_inv241</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>R_inv241</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.040</twLogDel><twRouteDel>8.071</twRouteDel><twTotDel>10.111</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.904</twSlack><twSrc BELType="FF">syncgen/CounterX_10_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>10.046</twTotPathDel><twClkSkew dest = "0.286" src = "0.301">0.015</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_10_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X16Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X16Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CounterX_10_3</twComp><twBEL>syncgen/CounterX_10_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y18.B3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>CounterX_10_1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_537_o121</twComp><twBEL>CounterX[10]_GND_1_o_LessThan_537_o121_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.860</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_537_o121</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N110</twComp><twBEL>CounterX[10]_GND_1_o_LessThan_38_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.241</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_38_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>SF8383</twComp><twBEL>GND_1_o_CounterX[10]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y26.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>GND_1_o_CounterX[10]_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y26.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>R_inv51</twComp><twBEL>R_inv49_SW1_F</twBEL><twBEL>R_inv49_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>N244</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N243</twComp><twBEL>R_inv51</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>R_inv54</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>R_inv59</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>R_inv62</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.615</twLogDel><twRouteDel>7.431</twRouteDel><twTotDel>10.046</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.912</twSlack><twSrc BELType="FF">syncgen/CounterX_10_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>10.038</twTotPathDel><twClkSkew dest = "0.286" src = "0.301">0.015</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_10_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X16Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X16Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CounterX_10_3</twComp><twBEL>syncgen/CounterX_10_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y18.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.480</twDelInfo><twComp>CounterX_10_1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_653_o111</twComp><twBEL>GND_1_o_CounterX[10]_LessThan_653_o111_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.135</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_653_o111</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX_5_7</twComp><twBEL>GND_1_o_CounterX[10]_LessThan_64_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y23.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_64_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_418_o21</twComp><twBEL>GND_1_o_GND_1_o_OR_72_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y23.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.503</twDelInfo><twComp>GND_1_o_GND_1_o_OR_72_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N203</twComp><twBEL>R_inv172</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.228</twDelInfo><twComp>R_inv173</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CounterX_10_3</twComp><twBEL>R_inv242_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y23.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>N319</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>CounterX_10_3</twComp><twBEL>R_inv242_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.675</twDelInfo><twComp>N207</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.415</twLogDel><twRouteDel>7.623</twRouteDel><twTotDel>10.038</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.930</twSlack><twSrc BELType="FF">syncgen/CounterX_10_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>10.020</twTotPathDel><twClkSkew dest = "0.286" src = "0.301">0.015</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_10_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X16Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X16Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CounterX_10_3</twComp><twBEL>syncgen/CounterX_10_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y18.B3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>CounterX_10_1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_537_o121</twComp><twBEL>CounterX[10]_GND_1_o_LessThan_537_o121_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.860</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_537_o121</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N110</twComp><twBEL>CounterX[10]_GND_1_o_LessThan_38_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.241</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_38_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>SF8383</twComp><twBEL>GND_1_o_CounterX[10]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y26.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>GND_1_o_CounterX[10]_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y26.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>R_inv51</twComp><twBEL>R_inv49_SW1_G</twBEL><twBEL>R_inv49_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>N244</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N243</twComp><twBEL>R_inv51</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>R_inv54</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>R_inv59</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>R_inv62</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.589</twLogDel><twRouteDel>7.431</twRouteDel><twTotDel>10.020</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.946</twSlack><twSrc BELType="FF">syncgen/CounterX_9_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>10.004</twTotPathDel><twClkSkew dest = "0.286" src = "0.301">0.015</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_9_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X17Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_9_3</twComp><twBEL>syncgen/CounterX_9_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y26.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.040</twDelInfo><twComp>CounterX_9_1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N281</twComp><twBEL>GND_1_o_CounterX[10]_AND_109_o11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.430</twDelInfo><twComp>GND_1_o_CounterX[10]_AND_109_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>R_inv118</twComp><twBEL>CounterX[10]_GND_1_o_LessThan_202_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y21.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_202_o</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>R_inv192</twComp><twBEL>R_inv114</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>R_inv116</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>R_inv223</twComp><twBEL>R_inv115</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y23.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>R_inv117</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>CounterX_10_3</twComp><twBEL>R_inv242_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.675</twDelInfo><twComp>N207</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.070</twLogDel><twRouteDel>7.934</twRouteDel><twTotDel>10.004</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.979</twSlack><twSrc BELType="FF">syncgen/CounterX_9_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>9.971</twTotPathDel><twClkSkew dest = "0.286" src = "0.301">0.015</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_9_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X17Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_9_3</twComp><twBEL>syncgen/CounterX_9_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.434</twDelInfo><twComp>CounterX_9_1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_537_o121</twComp><twBEL>CounterX[10]_GND_1_o_LessThan_537_o121_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.907</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_537_o121</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GND_1_o_CounterX[10]_AND_14_o</twComp><twBEL>CounterX[10]_GND_1_o_LessThan_35_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.771</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_35_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>R_inv74</twComp><twBEL>R_inv70_G</twBEL><twBEL>R_inv70</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>R_inv73</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>R_inv74</twComp><twBEL>R_inv75</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y27.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.275</twDelInfo><twComp>R_inv78</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>R_inv107</twComp><twBEL>R_inv112</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>R_inv114</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.194</twLogDel><twRouteDel>7.777</twRouteDel><twTotDel>9.971</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.022</twSlack><twSrc BELType="FF">syncgen/CounterX_8_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>9.925</twTotPathDel><twClkSkew dest = "0.286" src = "0.304">0.018</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_8_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X12Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X12Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CounterX_8_4</twComp><twBEL>syncgen/CounterX_8_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y18.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.367</twDelInfo><twComp>CounterX_8_1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_653_o111</twComp><twBEL>GND_1_o_CounterX[10]_LessThan_653_o111_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.135</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_653_o111</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX_5_7</twComp><twBEL>GND_1_o_CounterX[10]_LessThan_64_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y23.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_64_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_418_o21</twComp><twBEL>GND_1_o_GND_1_o_OR_72_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y23.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.503</twDelInfo><twComp>GND_1_o_GND_1_o_OR_72_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N203</twComp><twBEL>R_inv172</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.228</twDelInfo><twComp>R_inv173</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CounterX_10_3</twComp><twBEL>R_inv242_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y23.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>N319</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>CounterX_10_3</twComp><twBEL>R_inv242_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.675</twDelInfo><twComp>N207</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.415</twLogDel><twRouteDel>7.510</twRouteDel><twTotDel>9.925</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.044</twSlack><twSrc BELType="FF">syncgen/CounterX_9_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>9.906</twTotPathDel><twClkSkew dest = "0.286" src = "0.301">0.015</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_9_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X17Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_9_3</twComp><twBEL>syncgen/CounterX_9_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y26.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.040</twDelInfo><twComp>CounterX_9_1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N281</twComp><twBEL>GND_1_o_CounterX[10]_AND_109_o11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y17.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>GND_1_o_CounterX[10]_AND_109_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N238</twComp><twBEL>CounterX[10]_GND_1_o_LessThan_131_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.615</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_131_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>R_inv216</twComp><twBEL>R_inv216</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y22.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>R_inv216</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y22.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N307</twComp><twBEL>R_inv218</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y22.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>R_inv218</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N307</twComp><twBEL>R_inv240_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y26.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>N307</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>R_inv215</twComp><twBEL>R_inv241</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>R_inv241</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.280</twLogDel><twRouteDel>7.626</twRouteDel><twTotDel>9.906</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.060</twSlack><twSrc BELType="FF">syncgen/CounterX_6_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>9.889</twTotPathDel><twClkSkew dest = "0.286" src = "0.302">0.016</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_6_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X15Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y22.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_6_4</twComp><twBEL>syncgen/CounterX_6_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y24.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.215</twDelInfo><twComp>CounterX_6_1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_147_o</twComp><twBEL>GND_1_o_CounterX[10]_LessThan_212_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.635</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_212_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_100_o</twComp><twBEL>GND_1_o_CounterX[10]_LessThan_100_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.237</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_100_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>R_inv27</twComp><twBEL>R_inv228</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y22.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>R_inv228</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N307</twComp><twBEL>R_inv240_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y26.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>N307</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>R_inv215</twComp><twBEL>R_inv241</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>R_inv241</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.040</twLogDel><twRouteDel>7.849</twRouteDel><twTotDel>9.889</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.099</twSlack><twSrc BELType="FF">syncgen/CounterX_3_2</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>9.847</twTotPathDel><twClkSkew dest = "0.286" src = "0.305">0.019</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_3_2</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X15Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y21.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_3_4</twComp><twBEL>syncgen/CounterX_3_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y24.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>CounterX_3_2</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_229_o</twComp><twBEL>CounterX[10]_GND_1_o_LessThan_195_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.822</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_195_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GND_1_o_CounterX[10]_AND_14_o</twComp><twBEL>CounterX[10]_GND_1_o_LessThan_35_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.771</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_35_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>R_inv74</twComp><twBEL>R_inv70_G</twBEL><twBEL>R_inv70</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>R_inv73</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>R_inv74</twComp><twBEL>R_inv75</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y27.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.275</twDelInfo><twComp>R_inv78</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>R_inv107</twComp><twBEL>R_inv112</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>R_inv114</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.170</twLogDel><twRouteDel>7.677</twRouteDel><twTotDel>9.847</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.105</twSlack><twSrc BELType="FF">syncgen/CounterX_9_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>9.845</twTotPathDel><twClkSkew dest = "0.286" src = "0.301">0.015</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_9_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X17Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_9_3</twComp><twBEL>syncgen/CounterX_9_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.434</twDelInfo><twComp>CounterX_9_1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_537_o121</twComp><twBEL>CounterX[10]_GND_1_o_LessThan_537_o121_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.907</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_537_o121</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GND_1_o_CounterX[10]_AND_14_o</twComp><twBEL>CounterX[10]_GND_1_o_LessThan_35_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y19.D4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_35_o</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y19.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SF8214</twComp><twBEL>SF82141</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>SF8214</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>R_inv74</twComp><twBEL>R_inv71</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>R_inv74</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>R_inv74</twComp><twBEL>R_inv75</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y27.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.275</twDelInfo><twComp>R_inv78</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>R_inv107</twComp><twBEL>R_inv112</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>R_inv114</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.285</twLogDel><twRouteDel>7.560</twRouteDel><twTotDel>9.845</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.130</twSlack><twSrc BELType="FF">syncgen/CounterX_10_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>9.820</twTotPathDel><twClkSkew dest = "0.286" src = "0.301">0.015</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_10_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X16Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X16Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CounterX_10_3</twComp><twBEL>syncgen/CounterX_10_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>CounterX_10_1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N281</twComp><twBEL>GND_1_o_CounterX[10]_AND_109_o11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.430</twDelInfo><twComp>GND_1_o_CounterX[10]_AND_109_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>R_inv118</twComp><twBEL>CounterX[10]_GND_1_o_LessThan_202_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y26.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.402</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_202_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>R_inv51</twComp><twBEL>R_inv48</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y26.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>R_inv51</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y26.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>R_inv51</twComp><twBEL>R_inv49_SW1_F</twBEL><twBEL>R_inv49_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.141</twDelInfo><twComp>N244</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N243</twComp><twBEL>R_inv51</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>R_inv54</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>R_inv59</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>R_inv62</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.620</twLogDel><twRouteDel>7.200</twRouteDel><twTotDel>9.820</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.131</twSlack><twSrc BELType="FF">syncgen/CounterX_6_2</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>9.818</twTotPathDel><twClkSkew dest = "0.286" src = "0.302">0.016</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_6_2</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X15Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y22.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_6_4</twComp><twBEL>syncgen/CounterX_6_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y24.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>CounterX_6_2</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_229_o</twComp><twBEL>CounterX[10]_GND_1_o_LessThan_195_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.822</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_195_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GND_1_o_CounterX[10]_AND_14_o</twComp><twBEL>CounterX[10]_GND_1_o_LessThan_35_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.771</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_35_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>R_inv74</twComp><twBEL>R_inv70_G</twBEL><twBEL>R_inv70</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>R_inv73</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>R_inv74</twComp><twBEL>R_inv75</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y27.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.275</twDelInfo><twComp>R_inv78</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>R_inv107</twComp><twBEL>R_inv112</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>R_inv114</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.170</twLogDel><twRouteDel>7.648</twRouteDel><twTotDel>9.818</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.157</twSlack><twSrc BELType="FF">syncgen/CounterX_9_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>9.793</twTotPathDel><twClkSkew dest = "0.286" src = "0.301">0.015</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_9_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X17Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_9_3</twComp><twBEL>syncgen/CounterX_9_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y26.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.040</twDelInfo><twComp>CounterX_9_1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N281</twComp><twBEL>GND_1_o_CounterX[10]_AND_109_o11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y18.D1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.947</twDelInfo><twComp>GND_1_o_CounterX[10]_AND_109_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y18.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_43_o</twComp><twBEL>CounterX[10]_GND_1_o_LessThan_43_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.423</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_43_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y26.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>R_inv206</twComp><twBEL>R_inv206</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y26.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>R_inv206</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>R_inv206</twComp><twBEL>R_inv207</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y26.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>R_inv207</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y26.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>R_inv215</twComp><twBEL>R_inv215</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y26.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>R_inv215</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>R_inv215</twComp><twBEL>R_inv241</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>R_inv241</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.300</twLogDel><twRouteDel>7.493</twRouteDel><twTotDel>9.793</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.157</twSlack><twSrc BELType="FF">syncgen/CounterX_10_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>9.793</twTotPathDel><twClkSkew dest = "0.286" src = "0.301">0.015</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_10_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X16Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X16Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CounterX_10_3</twComp><twBEL>syncgen/CounterX_10_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>CounterX_10_1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N133</twComp><twBEL>GND_1_o_CounterX[10]_LessThan_169_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.595</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_169_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_100_o</twComp><twBEL>GND_1_o_CounterX[10]_LessThan_100_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.237</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_100_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>R_inv27</twComp><twBEL>R_inv228</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y22.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>R_inv228</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N307</twComp><twBEL>R_inv240_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y26.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>N307</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>R_inv215</twComp><twBEL>R_inv241</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>R_inv241</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.135</twLogDel><twRouteDel>7.658</twRouteDel><twTotDel>9.793</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.208</twSlack><twSrc BELType="FF">syncgen/CounterX_9_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>9.742</twTotPathDel><twClkSkew dest = "0.286" src = "0.301">0.015</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_9_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X17Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_9_3</twComp><twBEL>syncgen/CounterX_9_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y27.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.022</twDelInfo><twComp>CounterX_9_1</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N100</twComp><twBEL>GND_1_o_CounterX[10]_LessThan_169_o111_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_169_o111</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y19.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_138_o</twComp><twBEL>CounterX[10]_GND_1_o_LessThan_138_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y21.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_138_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y21.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>GND_1_o_CounterX[10]_AND_74_o</twComp><twBEL>GND_1_o_CounterX[10]_AND_74_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y23.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>GND_1_o_CounterX[10]_AND_74_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N203</twComp><twBEL>R_inv169</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y23.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>R_inv170</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CounterX_10_3</twComp><twBEL>R_inv170</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y23.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>R_inv171</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>CounterX_10_3</twComp><twBEL>R_inv242_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.675</twDelInfo><twComp>N207</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.314</twLogDel><twRouteDel>7.428</twRouteDel><twTotDel>9.742</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.217</twSlack><twSrc BELType="FF">syncgen/CounterX_10_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>9.733</twTotPathDel><twClkSkew dest = "0.286" src = "0.301">0.015</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_10_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X16Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X16Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CounterX_10_3</twComp><twBEL>syncgen/CounterX_10_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y18.B3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>CounterX_10_1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_537_o121</twComp><twBEL>CounterX[10]_GND_1_o_LessThan_537_o121_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.907</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_537_o121</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GND_1_o_CounterX[10]_AND_14_o</twComp><twBEL>CounterX[10]_GND_1_o_LessThan_35_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.771</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_35_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>R_inv74</twComp><twBEL>R_inv70_G</twBEL><twBEL>R_inv70</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>R_inv73</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>R_inv74</twComp><twBEL>R_inv75</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y27.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.275</twDelInfo><twComp>R_inv78</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>R_inv107</twComp><twBEL>R_inv112</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>R_inv114</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.289</twLogDel><twRouteDel>7.444</twRouteDel><twTotDel>9.733</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.225</twSlack><twSrc BELType="FF">syncgen/CounterX_3_2</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>9.721</twTotPathDel><twClkSkew dest = "0.286" src = "0.305">0.019</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_3_2</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X15Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y21.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_3_4</twComp><twBEL>syncgen/CounterX_3_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y24.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>CounterX_3_2</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_229_o</twComp><twBEL>CounterX[10]_GND_1_o_LessThan_195_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.822</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_195_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GND_1_o_CounterX[10]_AND_14_o</twComp><twBEL>CounterX[10]_GND_1_o_LessThan_35_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y19.D4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_35_o</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y19.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SF8214</twComp><twBEL>SF82141</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>SF8214</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>R_inv74</twComp><twBEL>R_inv71</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>R_inv74</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>R_inv74</twComp><twBEL>R_inv75</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y27.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.275</twDelInfo><twComp>R_inv78</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>R_inv107</twComp><twBEL>R_inv112</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>R_inv114</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.261</twLogDel><twRouteDel>7.460</twRouteDel><twTotDel>9.721</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.257</twSlack><twSrc BELType="FF">syncgen/CounterX_6_2</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>9.692</twTotPathDel><twClkSkew dest = "0.286" src = "0.302">0.016</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_6_2</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X15Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y22.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_6_4</twComp><twBEL>syncgen/CounterX_6_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y24.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>CounterX_6_2</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_229_o</twComp><twBEL>CounterX[10]_GND_1_o_LessThan_195_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.822</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_195_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GND_1_o_CounterX[10]_AND_14_o</twComp><twBEL>CounterX[10]_GND_1_o_LessThan_35_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y19.D4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_35_o</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y19.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SF8214</twComp><twBEL>SF82141</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>SF8214</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>R_inv74</twComp><twBEL>R_inv71</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>R_inv74</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>R_inv74</twComp><twBEL>R_inv75</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y27.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.275</twDelInfo><twComp>R_inv78</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>R_inv107</twComp><twBEL>R_inv112</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>R_inv114</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.261</twLogDel><twRouteDel>7.431</twRouteDel><twTotDel>9.692</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.268</twSlack><twSrc BELType="FF">syncgen/CounterX_9_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>9.682</twTotPathDel><twClkSkew dest = "0.286" src = "0.301">0.015</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_9_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X17Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_9_3</twComp><twBEL>syncgen/CounterX_9_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y27.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.022</twDelInfo><twComp>CounterX_9_1</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N100</twComp><twBEL>GND_1_o_CounterX[10]_LessThan_169_o111_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y26.C2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.874</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_169_o111</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N281</twComp><twBEL>GND_1_o_CounterX[10]_LessThan_185_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.642</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_185_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_43_o</twComp><twBEL>R_inv222</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y28.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.187</twDelInfo><twComp>R_inv222</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>R_inv223</twComp><twBEL>R_inv223</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y28.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>R_inv223</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>R_inv223</twComp><twBEL>R_inv225</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y26.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>R_inv225</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>R_inv215</twComp><twBEL>R_inv241</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>R_inv241</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.328</twLogDel><twRouteDel>7.354</twRouteDel><twTotDel>9.682</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.282</twSlack><twSrc BELType="FF">syncgen/CounterX_3_2</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>9.664</twTotPathDel><twClkSkew dest = "0.286" src = "0.305">0.019</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_3_2</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X15Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y21.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_3_4</twComp><twBEL>syncgen/CounterX_3_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y22.A3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.670</twDelInfo><twComp>CounterX_3_2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N233</twComp><twBEL>CounterX[10]_GND_1_o_LessThan_138_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.413</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_138_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N238</twComp><twBEL>CounterX[10]_GND_1_o_LessThan_131_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.615</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_131_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>R_inv216</twComp><twBEL>R_inv216</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y22.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>R_inv216</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y22.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N307</twComp><twBEL>R_inv218</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y22.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>R_inv218</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N307</twComp><twBEL>R_inv240_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y26.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>N307</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>R_inv215</twComp><twBEL>R_inv241</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>R_inv241</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.280</twLogDel><twRouteDel>7.384</twRouteDel><twTotDel>9.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.291</twSlack><twSrc BELType="FF">syncgen/CounterX_9_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>9.659</twTotPathDel><twClkSkew dest = "0.286" src = "0.301">0.015</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_9_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X17Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_9_3</twComp><twBEL>syncgen/CounterX_9_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y26.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.040</twDelInfo><twComp>CounterX_9_1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N281</twComp><twBEL>GND_1_o_CounterX[10]_AND_109_o11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y18.B5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>GND_1_o_CounterX[10]_AND_109_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N134</twComp><twBEL>CounterX[10]_GND_1_o_LessThan_92_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y20.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_92_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N275</twComp><twBEL>GND_1_o_CounterX[10]_AND_48_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>GND_1_o_CounterX[10]_AND_48_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y20.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N275</twComp><twBEL>R_inv146_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>N275</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>R_inv141</twComp><twBEL>R_inv146</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y23.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>R_inv148</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>R_inv141</twComp><twBEL>R_inv147</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>R_inv149</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.309</twLogDel><twRouteDel>7.350</twRouteDel><twTotDel>9.659</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.322</twSlack><twSrc BELType="FF">syncgen/CounterX_9_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>9.628</twTotPathDel><twClkSkew dest = "0.286" src = "0.301">0.015</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_9_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X17Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_9_3</twComp><twBEL>syncgen/CounterX_9_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.165</twDelInfo><twComp>CounterX_9_1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_653_o111</twComp><twBEL>GND_1_o_CounterX[10]_LessThan_653_o111_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.135</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_653_o111</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CounterX_5_7</twComp><twBEL>GND_1_o_CounterX[10]_LessThan_64_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y23.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_64_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_418_o21</twComp><twBEL>GND_1_o_GND_1_o_OR_72_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y23.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.503</twDelInfo><twComp>GND_1_o_GND_1_o_OR_72_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N203</twComp><twBEL>R_inv172</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.228</twDelInfo><twComp>R_inv173</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CounterX_10_3</twComp><twBEL>R_inv242_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y23.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>N319</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>CounterX_10_3</twComp><twBEL>R_inv242_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.675</twDelInfo><twComp>N207</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.320</twLogDel><twRouteDel>7.308</twRouteDel><twTotDel>9.628</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.327</twSlack><twSrc BELType="FF">syncgen/CounterX_10_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>9.623</twTotPathDel><twClkSkew dest = "0.286" src = "0.301">0.015</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_10_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X16Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X16Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CounterX_10_3</twComp><twBEL>syncgen/CounterX_10_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y18.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.480</twDelInfo><twComp>CounterX_10_1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_653_o111</twComp><twBEL>GND_1_o_CounterX[10]_LessThan_653_o111_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y24.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.367</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_653_o111</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SF631</twComp><twBEL>GND_1_o_CounterX[10]_LessThan_62_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y23.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_62_o</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CounterX[10]_GND_1_o_LessThan_418_o21</twComp><twBEL>GND_1_o_GND_1_o_OR_72_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y23.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.503</twDelInfo><twComp>GND_1_o_GND_1_o_OR_72_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N203</twComp><twBEL>R_inv172</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.228</twDelInfo><twComp>R_inv173</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CounterX_10_3</twComp><twBEL>R_inv242_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y23.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>N319</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>CounterX_10_3</twComp><twBEL>R_inv242_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.675</twDelInfo><twComp>N207</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.415</twLogDel><twRouteDel>7.208</twRouteDel><twTotDel>9.623</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.333</twSlack><twSrc BELType="FF">syncgen/CounterX_9_1</twSrc><twDest BELType="FF">vga_R</twDest><twTotPathDel>9.617</twTotPathDel><twClkSkew dest = "0.286" src = "0.301">0.015</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>syncgen/CounterX_9_1</twSrc><twDest BELType='FF'>vga_R</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X17Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CounterX_9_3</twComp><twBEL>syncgen/CounterX_9_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>CounterX_9_1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N133</twComp><twBEL>GND_1_o_CounterX[10]_LessThan_169_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.595</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_169_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_100_o</twComp><twBEL>GND_1_o_CounterX[10]_LessThan_100_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.237</twDelInfo><twComp>GND_1_o_CounterX[10]_LessThan_100_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>R_inv27</twComp><twBEL>R_inv228</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y22.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>R_inv228</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N307</twComp><twBEL>R_inv240_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y26.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>N307</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>R_inv215</twComp><twBEL>R_inv241</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>R_inv241</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>vga_B_OBUF</twComp><twBEL>vga_R_rstpot</twBEL><twBEL>vga_R</twBEL></twPathDel><twLogDel>2.040</twLogDel><twRouteDel>7.577</twRouteDel><twTotDel>9.617</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_BUFGP</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="66"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 25 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="67" type="MINPERIOD" name="Tbcper_I" slack="37.334" period="40.000" constraintValue="40.000" deviceLimit="2.666" freqLimit="375.094" physResource="clk_BUFGP/BUFG/I0" logResource="clk_BUFGP/BUFG/I0" locationPin="BUFGMUX_X2Y11.I0" clockNet="clk_BUFGP/IBUFG"/><twPinLimit anchorID="68" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="CounterX[3]/CLK" logResource="syncgen/CounterX_0/CK" locationPin="SLICE_X12Y21.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="69" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="CounterX[3]/CLK" logResource="syncgen/CounterX_1/CK" locationPin="SLICE_X12Y21.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="70" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="CounterX[3]/CLK" logResource="syncgen/CounterX_2/CK" locationPin="SLICE_X12Y21.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="71" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="CounterX[3]/CLK" logResource="syncgen/CounterX_3/CK" locationPin="SLICE_X12Y21.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="72" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="CounterX[7]/CLK" logResource="syncgen/CounterX_4/CK" locationPin="SLICE_X12Y22.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="73" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="CounterX[7]/CLK" logResource="syncgen/CounterX_5/CK" locationPin="SLICE_X12Y22.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="74" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="CounterX[7]/CLK" logResource="syncgen/CounterX_6/CK" locationPin="SLICE_X12Y22.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="75" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="CounterX[7]/CLK" logResource="syncgen/CounterX_7/CK" locationPin="SLICE_X12Y22.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="76" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="CounterX[10]/CLK" logResource="syncgen/CounterX_8/CK" locationPin="SLICE_X12Y23.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="77" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="CounterX[10]/CLK" logResource="syncgen/CounterX_9/CK" locationPin="SLICE_X12Y23.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="78" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="CounterX[10]/CLK" logResource="syncgen/CounterX_10/CK" locationPin="SLICE_X12Y23.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="79" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="CounterX_8_4/CLK" logResource="syncgen/CounterX_8_1/CK" locationPin="SLICE_X12Y26.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="80" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="CounterX_8_4/CLK" logResource="syncgen/CounterX_8_2/CK" locationPin="SLICE_X12Y26.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="81" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="CounterX_8_4/CLK" logResource="syncgen/CounterX_8_3/CK" locationPin="SLICE_X12Y26.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="82" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="CounterX_8_4/CLK" logResource="syncgen/CounterX_8_4/CK" locationPin="SLICE_X12Y26.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="83" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="CounterY_4_1/CLK" logResource="syncgen/CounterY_1_1/CK" locationPin="SLICE_X12Y29.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="84" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="CounterY_4_1/CLK" logResource="syncgen/CounterY_4_1/CK" locationPin="SLICE_X12Y29.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="85" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="CounterX_4_6/CLK" logResource="syncgen/CounterX_4_5/CK" locationPin="SLICE_X16Y22.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="86" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="CounterX_4_6/CLK" logResource="syncgen/CounterX_4_6/CK" locationPin="SLICE_X16Y22.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="87" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="CounterX_10_3/CLK" logResource="syncgen/CounterX_10_1/CK" locationPin="SLICE_X16Y23.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="88" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="CounterX_10_3/CLK" logResource="syncgen/CounterX_10_2/CK" locationPin="SLICE_X16Y23.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="89" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="CounterX_10_3/CLK" logResource="syncgen/CounterX_10_3/CK" locationPin="SLICE_X16Y23.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="90" type="MINPERIOD" name="Tcp" slack="39.525" period="40.000" constraintValue="40.000" deviceLimit="0.475" freqLimit="2105.263" physResource="CounterY[3]/CLK" logResource="syncgen/CounterY_0/CK" locationPin="SLICE_X14Y30.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="91" type="MINPERIOD" name="Tcp" slack="39.525" period="40.000" constraintValue="40.000" deviceLimit="0.475" freqLimit="2105.263" physResource="CounterY[3]/CLK" logResource="syncgen/CounterY_1/CK" locationPin="SLICE_X14Y30.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="92" type="MINPERIOD" name="Tcp" slack="39.525" period="40.000" constraintValue="40.000" deviceLimit="0.475" freqLimit="2105.263" physResource="CounterY[3]/CLK" logResource="syncgen/CounterY_2/CK" locationPin="SLICE_X14Y30.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="93" type="MINPERIOD" name="Tcp" slack="39.525" period="40.000" constraintValue="40.000" deviceLimit="0.475" freqLimit="2105.263" physResource="CounterY[3]/CLK" logResource="syncgen/CounterY_3/CK" locationPin="SLICE_X14Y30.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="94" type="MINPERIOD" name="Tcp" slack="39.525" period="40.000" constraintValue="40.000" deviceLimit="0.475" freqLimit="2105.263" physResource="CounterY[7]/CLK" logResource="syncgen/CounterY_4/CK" locationPin="SLICE_X14Y31.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="95" type="MINPERIOD" name="Tcp" slack="39.525" period="40.000" constraintValue="40.000" deviceLimit="0.475" freqLimit="2105.263" physResource="CounterY[7]/CLK" logResource="syncgen/CounterY_5/CK" locationPin="SLICE_X14Y31.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="96" type="MINPERIOD" name="Tcp" slack="39.525" period="40.000" constraintValue="40.000" deviceLimit="0.475" freqLimit="2105.263" physResource="CounterY[7]/CLK" logResource="syncgen/CounterY_6/CK" locationPin="SLICE_X14Y31.CLK" clockNet="clk_BUFGP"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="97">0</twUnmetConstCnt><twDataSheet anchorID="98" twNameLen="15"><twClk2SUList anchorID="99" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>10.833</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="100"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>9739</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>2984</twConnCnt></twConstCov><twStats anchorID="101"><twMinPer>10.833</twMinPer><twFootnote number="1" /><twMaxFreq>92.311</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat Nov 25 00:14:18 2017 </twTimestamp></twFoot><twClientInfo anchorID="102"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 223 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
