;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB 12, @10
	SUB 0, 0
	DJN -0, -30
	SUB <100, 503
	SLT 20, 12
	ADD #227, <120
	ADD #272, <531
	SLT <-22, @12
	SLT <-22, @312
	SLT 20, 12
	SUB <100, 503
	SUB 0, 0
	SLT <-22, @312
	DJN -1, @-20
	DJN -1, @-20
	SUB <100, 503
	MOV @121, 106
	SUB <100, 503
	MOV -1, <-26
	SUB @121, 103
	CMP @124, 106
	CMP @124, 106
	DJN -1, @-20
	SPL 0, <-2
	SUB @-127, 100
	SPL 0, <-2
	ADD -1, <-20
	ADD -1, <-20
	ADD 240, 60
	SUB 0, 0
	MOV @121, -103
	SPL 0, <2
	SLT 240, 60
	MOV -1, <-26
	DJN -0, -30
	DJN -1, @-20
	MOV -1, <-26
	CMP -207, <-120
	MOV -1, <-26
	SPL 0, <-2
	MOV -1, <-26
	ADD #230, <1
	CMP -207, <-120
	SPL 0, <-2
	SLT 20, 12
	SPL 0, <-2
	CMP -207, <-120
