{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1490596307077 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1490596307078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 27 02:31:46 2017 " "Processing started: Mon Mar 27 02:31:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1490596307078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1490596307078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_drc --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1490596307078 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Design Assistant" 0 -1 1490596308051 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.sdc " "Reading SDC File: 'Project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1490596308055 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1490596308067 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1490596308067 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1490596308067 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 13 *clk clock " "Ignored filter at Project.sdc(13): *clk could not be matched with a clock" {  } { { "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1490596308068 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 13 Argument -clock is an empty collection " "Ignored set_input_delay at Project.sdc(13): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks *clk\] -max 3 \[all_inputs\] " "set_input_delay -clock \[get_clocks *clk\] -max 3 \[all_inputs\]" {  } { { "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1490596308068 ""}  } { { "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1490596308068 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 15 Argument -clock is an empty collection " "Ignored set_input_delay at Project.sdc(15): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks *clk\] -min 2 \[all_inputs\] " "set_input_delay -clock \[get_clocks *clk\] -min 2 \[all_inputs\]" {  } { { "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1490596308068 ""}  } { { "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1490596308068 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 19 Argument -clock is an empty collection " "Ignored set_output_delay at Project.sdc(19): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks *clk\] 0 \[all_outputs\] " "set_output_delay -clock \[get_clocks *clk\] 0 \[all_outputs\]" {  } { { "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1490596308069 ""}  } { { "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1490596308069 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register altsyncram:imem_rtl_0\|altsyncram_9la1:auto_generated\|ram_block1a33~porta_address_reg1 KEY\[0\] " "Register altsyncram:imem_rtl_0\|altsyncram_9la1:auto_generated\|ram_block1a33~porta_address_reg1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1490596308075 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1490596308075 "|Project|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1490596308076 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1490596308076 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1490596308076 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Design Assistant" 0 -1 1490596308090 ""}
{ "Critical Warning" "WDRC_UNIDENTIFIED_LATCH" "Rule A108: Design should not contain latches 5 " "(High) Rule A108: Design should not contain latches. Found 5 latch(es) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " LEDRout\[1\]~5 " "Node  \"LEDRout\[1\]~5\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 399 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1607 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308610 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " LEDRout\[2\]~9 " "Node  \"LEDRout\[2\]~9\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 399 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1611 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308610 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " LEDRout\[7\]~13 " "Node  \"LEDRout\[7\]~13\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 399 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1615 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308610 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " LEDRout\[8\]~17 " "Node  \"LEDRout\[8\]~17\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 399 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1619 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308610 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " LEDRout\[0\]~1 " "Node  \"LEDRout\[0\]~1\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 399 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1603 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308610 ""}  } {  } 1 308055 "(High) %1!s!. Found %2!d! latch(es) related to this rule." 0 0 "Design Assistant" 0 -1 1490596308610 ""}
{ "Critical Warning" "WDRC_CLK_OTHER_PORT_RACE" "Rule S104: Clock port and any other port of a register should not be driven by the same signal source 16 " "(High) Rule S104: Clock port and any other port of a register should not be driven by the same signal source. Found 16 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " regs\[15\]\[0\] " "Node  \"regs\[15\]\[0\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 458 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 411 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308611 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " regs\[3\]\[0\] " "Node  \"regs\[3\]\[0\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 458 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 807 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308611 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " regs\[7\]\[0\] " "Node  \"regs\[7\]\[0\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 458 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 675 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308611 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " regs\[2\]\[0\] " "Node  \"regs\[2\]\[0\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 458 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 840 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308611 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " regs\[6\]\[0\] " "Node  \"regs\[6\]\[0\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 458 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 708 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308611 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " regs\[1\]\[0\] " "Node  \"regs\[1\]\[0\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 458 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 873 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308611 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " regs\[5\]\[0\] " "Node  \"regs\[5\]\[0\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 458 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 741 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308611 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " regs\[4\]\[0\] " "Node  \"regs\[4\]\[0\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 458 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 774 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308611 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " regs\[0\]\[0\] " "Node  \"regs\[0\]\[0\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 458 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 378 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308611 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " regs\[14\]\[0\] " "Node  \"regs\[14\]\[0\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 458 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 444 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308611 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " regs\[11\]\[0\] " "Node  \"regs\[11\]\[0\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 458 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 543 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308611 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " regs\[10\]\[0\] " "Node  \"regs\[10\]\[0\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 458 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 576 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308611 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " regs\[8\]\[0\] " "Node  \"regs\[8\]\[0\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 458 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 642 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308611 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " regs\[13\]\[0\] " "Node  \"regs\[13\]\[0\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 458 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 477 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308611 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " regs\[9\]\[0\] " "Node  \"regs\[9\]\[0\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 458 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 609 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308611 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " regs\[12\]\[0\] " "Node  \"regs\[12\]\[0\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 458 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 510 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308611 ""}  } {  } 1 308018 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1490596308611 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 1 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 1 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " KEY\[0\] " "Node  \"KEY\[0\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 22 9684 10422 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308617 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1490596308617 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 121 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 121 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " KEY\[0\]~inputCLKENA0 " "Node  \"KEY\[0\]~inputCLKENA0\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 6197 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308618 ""} { "Info" "IDRC_NODES_INFO" " PC\[15\] " "Node  \"PC\[15\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 905 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308618 ""} { "Info" "IDRC_NODES_INFO" " PC\[2\] " "Node  \"PC\[2\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 918 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308618 ""} { "Info" "IDRC_NODES_INFO" " PC\[8\]~_wirecell " "Node  \"PC\[8\]~_wirecell\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 6093 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308618 ""} { "Info" "IDRC_NODES_INFO" " PC\[7\] " "Node  \"PC\[7\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 913 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308618 ""} { "Info" "IDRC_NODES_INFO" " PC\[6\] " "Node  \"PC\[6\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 914 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308618 ""} { "Info" "IDRC_NODES_INFO" " PC\[4\] " "Node  \"PC\[4\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 916 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308618 ""} { "Info" "IDRC_NODES_INFO" " PC\[3\] " "Node  \"PC\[3\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 917 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308618 ""} { "Info" "IDRC_NODES_INFO" " PC\[13\] " "Node  \"PC\[13\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 907 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308618 ""} { "Info" "IDRC_NODES_INFO" " PC\[12\] " "Node  \"PC\[12\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 908 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308618 ""} { "Info" "IDRC_NODES_INFO" " PC\[11\] " "Node  \"PC\[11\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 909 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308618 ""} { "Info" "IDRC_NODES_INFO" " PC\[10\] " "Node  \"PC\[10\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 910 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308618 ""} { "Info" "IDRC_NODES_INFO" " PC\[9\] " "Node  \"PC\[9\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 911 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308618 ""} { "Info" "IDRC_NODES_INFO" " PC\[5\]~DUPLICATE " "Node  \"PC\[5\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 7331 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308618 ""} { "Info" "IDRC_NODES_INFO" " PC\[14\] " "Node  \"PC\[14\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 906 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308618 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:imem_rtl_0\|altsyncram_9la1:auto_generated\|mux_2hb:mux2\|l1_w0_n0_mux_dataout~0 " "Node  \"altsyncram:imem_rtl_0\|altsyncram_9la1:auto_generated\|mux_2hb:mux2\|l1_w0_n0_mux_dataout~0\"" {  } { { "db/mux_2hb.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/mux_2hb.tdf" 30 2 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1639 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308618 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:imem_rtl_0\|altsyncram_9la1:auto_generated\|address_reg_a\[0\] " "Node  \"altsyncram:imem_rtl_0\|altsyncram_9la1:auto_generated\|address_reg_a\[0\]\"" {  } { { "db/altsyncram_9la1.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/altsyncram_9la1.tdf" 39 15 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1537 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308618 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:imem_rtl_0\|altsyncram_9la1:auto_generated\|mux_2hb:mux2\|l1_w3_n0_mux_dataout~0 " "Node  \"altsyncram:imem_rtl_0\|altsyncram_9la1:auto_generated\|mux_2hb:mux2\|l1_w3_n0_mux_dataout~0\"" {  } { { "db/mux_2hb.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/mux_2hb.tdf" 55 2 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1638 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308618 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:imem_rtl_0\|altsyncram_9la1:auto_generated\|mux_2hb:mux2\|l1_w2_n0_mux_dataout~0 " "Node  \"altsyncram:imem_rtl_0\|altsyncram_9la1:auto_generated\|mux_2hb:mux2\|l1_w2_n0_mux_dataout~0\"" {  } { { "db/mux_2hb.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/mux_2hb.tdf" 52 2 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1640 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308618 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:imem_rtl_0\|altsyncram_9la1:auto_generated\|mux_2hb:mux2\|l1_w6_n0_mux_dataout~0 " "Node  \"altsyncram:imem_rtl_0\|altsyncram_9la1:auto_generated\|mux_2hb:mux2\|l1_w6_n0_mux_dataout~0\"" {  } { { "db/mux_2hb.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/mux_2hb.tdf" 58 2 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1653 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308618 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:imem_rtl_0\|altsyncram_9la1:auto_generated\|mux_2hb:mux2\|l1_w7_n0_mux_dataout~0 " "Node  \"altsyncram:imem_rtl_0\|altsyncram_9la1:auto_generated\|mux_2hb:mux2\|l1_w7_n0_mux_dataout~0\"" {  } { { "db/mux_2hb.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/mux_2hb.tdf" 59 2 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1651 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308618 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:imem_rtl_0\|altsyncram_9la1:auto_generated\|mux_2hb:mux2\|l1_w1_n0_mux_dataout~0 " "Node  \"altsyncram:imem_rtl_0\|altsyncram_9la1:auto_generated\|mux_2hb:mux2\|l1_w1_n0_mux_dataout~0\"" {  } { { "db/mux_2hb.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/mux_2hb.tdf" 41 2 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1637 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308618 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[4\] " "Node  \"memaddr_M\[4\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1054 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308618 ""} { "Info" "IDRC_NODES_INFO" " alufunc_A\[3\] " "Node  \"alufunc_A\[3\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 304 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 987 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308618 ""} { "Info" "IDRC_NODES_INFO" " aluin1_A\[31\] " "Node  \"aluin1_A\[31\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 304 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 919 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308618 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:imem_rtl_0\|altsyncram_9la1:auto_generated\|mux_2hb:mux2\|l1_w4_n0_mux_dataout~0 " "Node  \"altsyncram:imem_rtl_0\|altsyncram_9la1:auto_generated\|mux_2hb:mux2\|l1_w4_n0_mux_dataout~0\"" {  } { { "db/mux_2hb.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/mux_2hb.tdf" 56 2 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1652 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308618 ""} { "Info" "IDRC_NODES_INFO" " SevenSeg:ss0\|Equal0~13 " "Node  \"SevenSeg:ss0\|Equal0~13\"" {  } { { "SevenSeg.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/SevenSeg.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 2781 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308618 ""} { "Info" "IDRC_NODES_INFO" " dmem~6 " "Node  \"dmem~6\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 424 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 2759 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308618 ""} { "Info" "IDRC_NODES_INFO" " SevenSeg:ss0\|Equal0~10 " "Node  \"SevenSeg:ss0\|Equal0~10\"" {  } { { "SevenSeg.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/SevenSeg.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 2778 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308618 ""} { "Info" "IDRC_NODES_INFO" " alufunc_A\[0\] " "Node  \"alufunc_A\[0\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 304 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 990 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308618 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1490596308618 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1490596308618 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " KEY\[0\]~inputCLKENA0 " "Node  \"KEY\[0\]~inputCLKENA0\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 6197 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308620 ""} { "Info" "IDRC_NODES_INFO" " alufunc_A\[0\] " "Node  \"alufunc_A\[0\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 304 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 990 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308620 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:imem_rtl_0\|altsyncram_9la1:auto_generated\|mux_2hb:mux2\|l1_w0_n0_mux_dataout~0 " "Node  \"altsyncram:imem_rtl_0\|altsyncram_9la1:auto_generated\|mux_2hb:mux2\|l1_w0_n0_mux_dataout~0\"" {  } { { "db/mux_2hb.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/mux_2hb.tdf" 30 2 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1639 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308620 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:imem_rtl_0\|altsyncram_9la1:auto_generated\|mux_2hb:mux2\|l1_w1_n0_mux_dataout~0 " "Node  \"altsyncram:imem_rtl_0\|altsyncram_9la1:auto_generated\|mux_2hb:mux2\|l1_w1_n0_mux_dataout~0\"" {  } { { "db/mux_2hb.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/mux_2hb.tdf" 41 2 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1637 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308620 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:imem_rtl_0\|altsyncram_9la1:auto_generated\|mux_2hb:mux2\|l1_w2_n0_mux_dataout~0 " "Node  \"altsyncram:imem_rtl_0\|altsyncram_9la1:auto_generated\|mux_2hb:mux2\|l1_w2_n0_mux_dataout~0\"" {  } { { "db/mux_2hb.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/mux_2hb.tdf" 52 2 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1640 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308620 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:imem_rtl_0\|altsyncram_9la1:auto_generated\|mux_2hb:mux2\|l1_w4_n0_mux_dataout~0 " "Node  \"altsyncram:imem_rtl_0\|altsyncram_9la1:auto_generated\|mux_2hb:mux2\|l1_w4_n0_mux_dataout~0\"" {  } { { "db/mux_2hb.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/mux_2hb.tdf" 56 2 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1652 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308620 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:imem_rtl_0\|altsyncram_9la1:auto_generated\|mux_2hb:mux2\|l1_w5_n0_mux_dataout~0 " "Node  \"altsyncram:imem_rtl_0\|altsyncram_9la1:auto_generated\|mux_2hb:mux2\|l1_w5_n0_mux_dataout~0\"" {  } { { "db/mux_2hb.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/mux_2hb.tdf" 57 2 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1650 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308620 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:imem_rtl_0\|altsyncram_9la1:auto_generated\|mux_2hb:mux2\|l1_w6_n0_mux_dataout~0 " "Node  \"altsyncram:imem_rtl_0\|altsyncram_9la1:auto_generated\|mux_2hb:mux2\|l1_w6_n0_mux_dataout~0\"" {  } { { "db/mux_2hb.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/mux_2hb.tdf" 58 2 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1653 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308620 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:imem_rtl_0\|altsyncram_9la1:auto_generated\|mux_2hb:mux2\|l1_w3_n0_mux_dataout~0 " "Node  \"altsyncram:imem_rtl_0\|altsyncram_9la1:auto_generated\|mux_2hb:mux2\|l1_w3_n0_mux_dataout~0\"" {  } { { "db/mux_2hb.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/mux_2hb.tdf" 55 2 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1638 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308620 ""} { "Info" "IDRC_NODES_INFO" " alufunc_A\[2\] " "Node  \"alufunc_A\[2\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 304 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 988 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308620 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:imem_rtl_0\|altsyncram_9la1:auto_generated\|mux_2hb:mux2\|l1_w7_n0_mux_dataout~0 " "Node  \"altsyncram:imem_rtl_0\|altsyncram_9la1:auto_generated\|mux_2hb:mux2\|l1_w7_n0_mux_dataout~0\"" {  } { { "db/mux_2hb.tdf" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/db/mux_2hb.tdf" 59 2 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1651 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308620 ""} { "Info" "IDRC_NODES_INFO" " alufunc_A\[3\] " "Node  \"alufunc_A\[3\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 304 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 987 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308620 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[4\] " "Node  \"memaddr_M\[4\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1054 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308620 ""} { "Info" "IDRC_NODES_INFO" " aluin2_A\[1\] " "Node  \"aluin2_A\[1\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 304 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 981 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308620 ""} { "Info" "IDRC_NODES_INFO" " aluin2_A\[0\] " "Node  \"aluin2_A\[0\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 304 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 982 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308620 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[7\] " "Node  \"memaddr_M\[7\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1051 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308620 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[5\] " "Node  \"memaddr_M\[5\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1053 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308620 ""} { "Info" "IDRC_NODES_INFO" " aluin2_A\[2\] " "Node  \"aluin2_A\[2\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 304 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 980 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308620 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[9\] " "Node  \"memaddr_M\[9\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1049 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308620 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[14\] " "Node  \"memaddr_M\[14\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1044 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308620 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[2\] " "Node  \"memaddr_M\[2\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1056 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308620 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[12\] " "Node  \"memaddr_M\[12\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1046 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308620 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[10\] " "Node  \"memaddr_M\[10\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1048 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308620 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[13\] " "Node  \"memaddr_M\[13\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1045 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308620 ""} { "Info" "IDRC_NODES_INFO" " aluin2_A\[3\] " "Node  \"aluin2_A\[3\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 304 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 979 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308620 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[11\] " "Node  \"memaddr_M\[11\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1047 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308620 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[3\] " "Node  \"memaddr_M\[3\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1055 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308620 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[8\] " "Node  \"memaddr_M\[8\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1050 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308620 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[6\] " "Node  \"memaddr_M\[6\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 1052 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308620 ""} { "Info" "IDRC_NODES_INFO" " PC\[2\] " "Node  \"PC\[2\]\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/Project.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3/" { { 0 { 0 ""} 0 918 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490596308620 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1490596308620 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1490596308620 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "171 22 " "Design Assistant information: finished post-fitting analysis of current design -- generated 171 information messages and 22 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1490596308622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "618 " "Peak virtual memory: 618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1490596308715 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 27 02:31:48 2017 " "Processing ended: Mon Mar 27 02:31:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1490596308715 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1490596308715 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1490596308715 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1490596308715 ""}
