TimeQuest Timing Analyzer report for projetoProcessador
Fri Oct 14 01:39:41 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'Clock'
 12. Slow Model Setup: 'Tstep_Q.T1'
 13. Slow Model Hold: 'Clock'
 14. Slow Model Hold: 'Tstep_Q.T1'
 15. Slow Model Minimum Pulse Width: 'Clock'
 16. Slow Model Minimum Pulse Width: 'Tstep_Q.T1'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'Clock'
 27. Fast Model Setup: 'Tstep_Q.T1'
 28. Fast Model Hold: 'Clock'
 29. Fast Model Hold: 'Tstep_Q.T1'
 30. Fast Model Minimum Pulse Width: 'Clock'
 31. Fast Model Minimum Pulse Width: 'Tstep_Q.T1'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; projetoProcessador                                                ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                 ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets        ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; Clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock }      ;
; Tstep_Q.T1 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Tstep_Q.T1 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 121.86 MHz ; 121.86 MHz      ; Clock      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow Model Setup Summary            ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; Clock      ; -7.206 ; -1053.775     ;
; Tstep_Q.T1 ; -3.692 ; -13.238       ;
+------------+--------+---------------+


+-------------------------------------+
; Slow Model Hold Summary             ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; Clock      ; -2.467 ; -3.248        ;
; Tstep_Q.T1 ; 0.428  ; 0.000         ;
+------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+------------+--------+------------------+
; Clock      ; Slack  ; End Point TNS    ;
+------------+--------+------------------+
; Clock      ; -2.000 ; -411.146         ;
; Tstep_Q.T1 ; 0.500  ; 0.000            ;
+------------+--------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clock'                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; -7.206 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[15]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 8.196      ;
; -7.206 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[15]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 8.196      ;
; -7.206 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[15]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 8.196      ;
; -7.206 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[15]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 8.196      ;
; -7.206 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[15]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 8.196      ;
; -7.206 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[15]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 8.196      ;
; -7.206 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[15]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 8.196      ;
; -7.206 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[15]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 8.196      ;
; -7.153 ; Select[0]                                                                                                                    ; regn:regG|R_OUT[15]          ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.432     ; 6.757      ;
; -7.047 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[14]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 8.037      ;
; -7.047 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[14]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 8.037      ;
; -7.047 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[14]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 8.037      ;
; -7.047 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[14]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 8.037      ;
; -7.047 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[14]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 8.037      ;
; -7.047 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[14]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 8.037      ;
; -7.047 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[14]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 8.037      ;
; -7.047 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[14]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 8.037      ;
; -6.994 ; Select[0]                                                                                                                    ; regn:regG|R_OUT[14]          ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.432     ; 6.598      ;
; -6.976 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[13]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.966      ;
; -6.976 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[13]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.966      ;
; -6.976 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[13]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.966      ;
; -6.976 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[13]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.966      ;
; -6.976 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[13]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.966      ;
; -6.976 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[13]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.966      ;
; -6.976 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[13]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.966      ;
; -6.976 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[13]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.966      ;
; -6.923 ; Select[0]                                                                                                                    ; regn:regG|R_OUT[13]          ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.432     ; 6.527      ;
; -6.905 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[12]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.895      ;
; -6.905 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[12]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.895      ;
; -6.905 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[12]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.895      ;
; -6.905 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[12]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.895      ;
; -6.905 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[12]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.895      ;
; -6.905 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[12]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.895      ;
; -6.905 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[12]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.895      ;
; -6.905 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[12]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.895      ;
; -6.885 ; Select[1]                                                                                                                    ; regn:regG|R_OUT[15]          ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.431     ; 6.490      ;
; -6.852 ; Select[0]                                                                                                                    ; regn:regG|R_OUT[12]          ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.432     ; 6.456      ;
; -6.834 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[11]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.824      ;
; -6.834 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[11]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.824      ;
; -6.834 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[11]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.824      ;
; -6.834 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[11]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.824      ;
; -6.834 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[11]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.824      ;
; -6.834 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[11]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.824      ;
; -6.834 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[11]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.824      ;
; -6.834 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[11]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.824      ;
; -6.781 ; Select[0]                                                                                                                    ; regn:regG|R_OUT[11]          ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.432     ; 6.385      ;
; -6.763 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[10]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.753      ;
; -6.763 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[10]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.753      ;
; -6.763 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[10]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.753      ;
; -6.763 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[10]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.753      ;
; -6.763 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[10]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.753      ;
; -6.763 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[10]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.753      ;
; -6.763 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[10]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.753      ;
; -6.763 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[10]          ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.753      ;
; -6.726 ; Select[1]                                                                                                                    ; regn:regG|R_OUT[14]          ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.431     ; 6.331      ;
; -6.710 ; Select[0]                                                                                                                    ; regn:regG|R_OUT[10]          ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.432     ; 6.314      ;
; -6.692 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[9]           ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.682      ;
; -6.692 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[9]           ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.682      ;
; -6.692 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[9]           ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.682      ;
; -6.692 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[9]           ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.682      ;
; -6.692 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[9]           ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.682      ;
; -6.692 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[9]           ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.682      ;
; -6.692 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[9]           ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.682      ;
; -6.692 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[9]           ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.682      ;
; -6.655 ; Select[1]                                                                                                                    ; regn:regG|R_OUT[13]          ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.431     ; 6.260      ;
; -6.639 ; Select[0]                                                                                                                    ; regn:regG|R_OUT[9]           ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.432     ; 6.243      ;
; -6.621 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[8]           ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.611      ;
; -6.621 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[8]           ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.611      ;
; -6.621 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[8]           ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.611      ;
; -6.621 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[8]           ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.611      ;
; -6.621 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[8]           ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.611      ;
; -6.621 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[8]           ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.611      ;
; -6.621 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[8]           ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.611      ;
; -6.621 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[8]           ; Clock        ; Clock       ; 1.000        ; -0.046     ; 7.611      ;
; -6.602 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; pc_counter:reg_7|saida_pc[7] ; Clock        ; Clock       ; 1.000        ; -0.062     ; 7.576      ;
; -6.602 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; pc_counter:reg_7|saida_pc[7] ; Clock        ; Clock       ; 1.000        ; -0.062     ; 7.576      ;
; -6.602 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; pc_counter:reg_7|saida_pc[7] ; Clock        ; Clock       ; 1.000        ; -0.062     ; 7.576      ;
; -6.602 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; pc_counter:reg_7|saida_pc[7] ; Clock        ; Clock       ; 1.000        ; -0.062     ; 7.576      ;
; -6.602 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; pc_counter:reg_7|saida_pc[7] ; Clock        ; Clock       ; 1.000        ; -0.062     ; 7.576      ;
; -6.602 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; pc_counter:reg_7|saida_pc[7] ; Clock        ; Clock       ; 1.000        ; -0.062     ; 7.576      ;
; -6.602 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; pc_counter:reg_7|saida_pc[7] ; Clock        ; Clock       ; 1.000        ; -0.062     ; 7.576      ;
; -6.602 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; pc_counter:reg_7|saida_pc[7] ; Clock        ; Clock       ; 1.000        ; -0.062     ; 7.576      ;
; -6.584 ; Select[1]                                                                                                                    ; regn:regG|R_OUT[12]          ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.431     ; 6.189      ;
; -6.575 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[0]           ; Clock        ; Clock       ; 1.000        ; -0.052     ; 7.559      ;
; -6.575 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[0]           ; Clock        ; Clock       ; 1.000        ; -0.052     ; 7.559      ;
; -6.575 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[0]           ; Clock        ; Clock       ; 1.000        ; -0.052     ; 7.559      ;
; -6.575 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[0]           ; Clock        ; Clock       ; 1.000        ; -0.052     ; 7.559      ;
; -6.575 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[0]           ; Clock        ; Clock       ; 1.000        ; -0.052     ; 7.559      ;
; -6.575 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[0]           ; Clock        ; Clock       ; 1.000        ; -0.052     ; 7.559      ;
; -6.575 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[0]           ; Clock        ; Clock       ; 1.000        ; -0.052     ; 7.559      ;
; -6.575 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[0]           ; Clock        ; Clock       ; 1.000        ; -0.052     ; 7.559      ;
; -6.568 ; Select[0]                                                                                                                    ; regn:regG|R_OUT[8]           ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.432     ; 6.172      ;
; -6.549 ; Select[0]                                                                                                                    ; pc_counter:reg_7|saida_pc[7] ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.448     ; 6.137      ;
; -6.543 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:reg_0|R_OUT[7]          ; Clock        ; Clock       ; 1.000        ; -0.041     ; 7.538      ;
; -6.543 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:reg_0|R_OUT[7]          ; Clock        ; Clock       ; 1.000        ; -0.041     ; 7.538      ;
; -6.543 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:reg_0|R_OUT[7]          ; Clock        ; Clock       ; 1.000        ; -0.041     ; 7.538      ;
; -6.543 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:reg_0|R_OUT[7]          ; Clock        ; Clock       ; 1.000        ; -0.041     ; 7.538      ;
; -6.543 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:reg_0|R_OUT[7]          ; Clock        ; Clock       ; 1.000        ; -0.041     ; 7.538      ;
; -6.543 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:reg_0|R_OUT[7]          ; Clock        ; Clock       ; 1.000        ; -0.041     ; 7.538      ;
; -6.543 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:reg_0|R_OUT[7]          ; Clock        ; Clock       ; 1.000        ; -0.041     ; 7.538      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Tstep_Q.T1'                                                                                  ;
+--------+----------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-----------+--------------+-------------+--------------+------------+------------+
; -3.692 ; regn:regIR|R_OUT[13] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.339      ; 4.035      ;
; -3.592 ; regn:regIR|R_OUT[15] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.339      ; 3.935      ;
; -3.492 ; regn:regIR|R_OUT[14] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.339      ; 3.835      ;
; -3.399 ; regn:regIR|R_OUT[15] ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.340      ; 3.698      ;
; -3.357 ; regn:regIR|R_OUT[13] ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.340      ; 3.656      ;
; -3.357 ; Tstep_Q.T4           ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.194      ; 3.555      ;
; -3.269 ; regn:regIR|R_OUT[14] ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.340      ; 3.568      ;
; -3.157 ; Tstep_Q.T5           ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.195      ; 3.311      ;
; -3.126 ; Tstep_Q.T4           ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.195      ; 3.280      ;
; -3.116 ; regn:regIR|R_OUT[14] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.194      ; 3.438      ;
; -3.111 ; Tstep_Q.T4           ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.049      ; 3.288      ;
; -3.059 ; regn:regIR|R_OUT[15] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.194      ; 3.381      ;
; -3.031 ; regn:regIR|R_OUT[14] ; Select[3] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.466      ; 3.404      ;
; -3.012 ; regn:regIR|R_OUT[13] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.194      ; 3.334      ;
; -2.990 ; Tstep_Q.T3           ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.445      ; 4.439      ;
; -2.828 ; regn:regIR|R_OUT[15] ; Select[3] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.466      ; 3.201      ;
; -2.767 ; Tstep_Q.T3           ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.446      ; 4.172      ;
; -2.637 ; Tstep_Q.T4           ; Select[3] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.321      ; 2.865      ;
; -2.605 ; regn:regIR|R_OUT[13] ; Select[3] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.466      ; 2.978      ;
; -2.425 ; Tstep_Q.T5           ; Select[3] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.321      ; 2.653      ;
; -2.384 ; Tstep_Q.T5           ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.049      ; 2.561      ;
; -2.326 ; regn:regIR|R_OUT[11] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.301      ; 3.755      ;
; -2.270 ; Tstep_Q.T5           ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.194      ; 2.468      ;
; -2.263 ; regn:regIR|R_OUT[10] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.446      ; 3.713      ;
; -2.226 ; regn:regIR|R_OUT[12] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.446      ; 3.676      ;
; -2.059 ; regn:regIR|R_OUT[12] ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.447      ; 3.465      ;
; -2.030 ; regn:regIR|R_OUT[12] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.301      ; 3.459      ;
; -1.953 ; regn:regIR|R_OUT[2]  ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.301      ; 3.382      ;
; -1.818 ; Tstep_Q.T3           ; Select[3] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.572      ; 3.297      ;
; -1.818 ; regn:regG|R_OUT[0]   ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.438      ; 3.215      ;
; -1.793 ; regn:regG|R_OUT[2]   ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.292      ; 3.213      ;
; -1.702 ; regn:regIR|R_OUT[0]  ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.437      ; 3.098      ;
; -1.565 ; Tstep_Q.T0           ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.293      ; 2.986      ;
; -1.353 ; regn:regG|R_OUT[1]   ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.437      ; 2.794      ;
; -1.337 ; regn:regIR|R_OUT[12] ; Select[3] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.573      ; 2.817      ;
; -1.287 ; Tstep_Q.T3           ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.300      ; 2.715      ;
; -1.233 ; Tstep_Q.T0           ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.438      ; 2.675      ;
; -0.933 ; Tstep_Q.T0           ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.439      ; 2.331      ;
; -0.781 ; regn:regIR|R_OUT[1]  ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.446      ; 2.231      ;
; -0.559 ; regn:regIR|R_OUT[9]  ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.447      ; 1.965      ;
; -0.521 ; regn:regG|R_OUT[3]   ; Select[3] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.564      ; 1.992      ;
+--------+----------------------+-----------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clock'                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.467 ; Tstep_Q.T1                                                                                   ; Tstep_Q.T2                                                                                                                   ; Tstep_Q.T1   ; Clock       ; 0.000        ; 3.906      ; 1.955      ;
; -1.967 ; Tstep_Q.T1                                                                                   ; Tstep_Q.T2                                                                                                                   ; Tstep_Q.T1   ; Clock       ; -0.500       ; 3.906      ; 1.955      ;
; -0.723 ; Tstep_Q.T3                                                                                   ; Tstep_Q.T4                                                                                                                   ; Clock        ; Clock       ; 0.000        ; 1.251      ; 0.794      ;
; -0.031 ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[13] ; regn:regIR|R_OUT[13]                                                                                                         ; Clock        ; Clock       ; 0.000        ; 1.079      ; 1.314      ;
; -0.027 ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[15] ; regn:regIR|R_OUT[15]                                                                                                         ; Clock        ; Clock       ; 0.000        ; 1.079      ; 1.318      ;
; 0.271  ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[14] ; regn:regIR|R_OUT[14]                                                                                                         ; Clock        ; Clock       ; 0.000        ; 1.079      ; 1.616      ;
; 0.513  ; Tstep_Q.T3                                                                                   ; Tstep_Q.T5                                                                                                                   ; Clock        ; Clock       ; 0.000        ; 1.251      ; 2.030      ;
; 0.531  ; pc_counter:reg_7|saida_pc[15]                                                                ; pc_counter:reg_7|saida_pc[15]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.797      ;
; 0.708  ; regn:regIR|R_OUT[9]                                                                          ; Tstep_Q.T4                                                                                                                   ; Clock        ; Clock       ; 0.000        ; 1.252      ; 2.226      ;
; 0.795  ; pc_counter:reg_7|saida_pc[0]                                                                 ; pc_counter:reg_7|saida_pc[0]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.061      ;
; 0.806  ; pc_counter:reg_7|saida_pc[2]                                                                 ; pc_counter:reg_7|saida_pc[2]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; pc_counter:reg_7|saida_pc[4]                                                                 ; pc_counter:reg_7|saida_pc[4]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; pc_counter:reg_7|saida_pc[7]                                                                 ; pc_counter:reg_7|saida_pc[7]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; pc_counter:reg_7|saida_pc[9]                                                                 ; pc_counter:reg_7|saida_pc[9]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; pc_counter:reg_7|saida_pc[11]                                                                ; pc_counter:reg_7|saida_pc[11]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; pc_counter:reg_7|saida_pc[13]                                                                ; pc_counter:reg_7|saida_pc[13]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; pc_counter:reg_7|saida_pc[14]                                                                ; pc_counter:reg_7|saida_pc[14]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.813  ; pc_counter:reg_7|saida_pc[1]                                                                 ; pc_counter:reg_7|saida_pc[1]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.079      ;
; 0.823  ; Tstep_Q.T4                                                                                   ; Tstep_Q.T5                                                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.089      ;
; 0.838  ; pc_counter:reg_7|saida_pc[8]                                                                 ; pc_counter:reg_7|saida_pc[8]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; pc_counter:reg_7|saida_pc[10]                                                                ; pc_counter:reg_7|saida_pc[10]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; pc_counter:reg_7|saida_pc[12]                                                                ; pc_counter:reg_7|saida_pc[12]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; pc_counter:reg_7|saida_pc[5]                                                                 ; pc_counter:reg_7|saida_pc[5]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; pc_counter:reg_7|saida_pc[6]                                                                 ; pc_counter:reg_7|saida_pc[6]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.105      ;
; 0.846  ; pc_counter:reg_7|saida_pc[3]                                                                 ; pc_counter:reg_7|saida_pc[3]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.112      ;
; 0.939  ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[6]  ; regn:regIR|R_OUT[6]                                                                                                          ; Clock        ; Clock       ; 0.000        ; -0.030     ; 1.175      ;
; 0.950  ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[5]  ; regn:regIR|R_OUT[5]                                                                                                          ; Clock        ; Clock       ; 0.000        ; -0.030     ; 1.186      ;
; 0.960  ; regn:A|R_OUT[2]                                                                              ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock        ; Clock       ; 0.000        ; 0.051      ; 1.245      ;
; 0.975  ; regn:A|R_OUT[11]                                                                             ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg11 ; Clock        ; Clock       ; 0.000        ; 0.051      ; 1.260      ;
; 0.975  ; regn:regAddr|R_OUT[0]                                                                        ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.052      ; 1.261      ;
; 0.982  ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[3]  ; regn:regIR|R_OUT[3]                                                                                                          ; Clock        ; Clock       ; 0.000        ; -0.031     ; 1.217      ;
; 0.997  ; regn:A|R_OUT[10]                                                                             ; regn:regG|R_OUT[10]                                                                                                          ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.263      ;
; 1.031  ; regn:A|R_OUT[5]                                                                              ; regn:regG|R_OUT[5]                                                                                                           ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.296      ;
; 1.071  ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[10] ; regn:regIR|R_OUT[10]                                                                                                         ; Clock        ; Clock       ; 0.000        ; -0.028     ; 1.309      ;
; 1.075  ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[9]  ; regn:regIR|R_OUT[9]                                                                                                          ; Clock        ; Clock       ; 0.000        ; -0.028     ; 1.313      ;
; 1.079  ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[11] ; regn:regIR|R_OUT[11]                                                                                                         ; Clock        ; Clock       ; 0.000        ; -0.028     ; 1.317      ;
; 1.103  ; regn:regIR|R_OUT[7]                                                                          ; regn:regAddr|R_OUT[7]                                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.006      ; 1.375      ;
; 1.107  ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[2]  ; regn:regIR|R_OUT[2]                                                                                                          ; Clock        ; Clock       ; 0.000        ; -0.028     ; 1.345      ;
; 1.111  ; regn:A|R_OUT[7]                                                                              ; regn:regG|R_OUT[7]                                                                                                           ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.376      ;
; 1.112  ; regn:reg_6|R_OUT[5]                                                                          ; regn:A|R_OUT[5]                                                                                                              ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.377      ;
; 1.138  ; regn:A|R_OUT[5]                                                                              ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg5  ; Clock        ; Clock       ; 0.000        ; 0.050      ; 1.422      ;
; 1.139  ; regn:A|R_OUT[8]                                                                              ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg8  ; Clock        ; Clock       ; 0.000        ; 0.050      ; 1.423      ;
; 1.147  ; regn:A|R_OUT[4]                                                                              ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg4  ; Clock        ; Clock       ; 0.000        ; 0.051      ; 1.432      ;
; 1.160  ; regn:A|R_OUT[3]                                                                              ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg3  ; Clock        ; Clock       ; 0.000        ; 0.050      ; 1.444      ;
; 1.173  ; regn:A|R_OUT[9]                                                                              ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg9  ; Clock        ; Clock       ; 0.000        ; 0.051      ; 1.458      ;
; 1.178  ; pc_counter:reg_7|saida_pc[0]                                                                 ; pc_counter:reg_7|saida_pc[1]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.444      ;
; 1.189  ; pc_counter:reg_7|saida_pc[14]                                                                ; pc_counter:reg_7|saida_pc[15]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; pc_counter:reg_7|saida_pc[13]                                                                ; pc_counter:reg_7|saida_pc[14]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; pc_counter:reg_7|saida_pc[9]                                                                 ; pc_counter:reg_7|saida_pc[10]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; pc_counter:reg_7|saida_pc[11]                                                                ; pc_counter:reg_7|saida_pc[12]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; pc_counter:reg_7|saida_pc[4]                                                                 ; pc_counter:reg_7|saida_pc[5]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; pc_counter:reg_7|saida_pc[2]                                                                 ; pc_counter:reg_7|saida_pc[3]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.455      ;
; 1.196  ; pc_counter:reg_7|saida_pc[1]                                                                 ; pc_counter:reg_7|saida_pc[2]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.462      ;
; 1.200  ; regn:A|R_OUT[6]                                                                              ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg6  ; Clock        ; Clock       ; 0.000        ; 0.046      ; 1.480      ;
; 1.201  ; regn:A|R_OUT[13]                                                                             ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg13 ; Clock        ; Clock       ; 0.000        ; 0.046      ; 1.481      ;
; 1.203  ; regn:A|R_OUT[14]                                                                             ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg14 ; Clock        ; Clock       ; 0.000        ; 0.046      ; 1.483      ;
; 1.209  ; regn:A|R_OUT[15]                                                                             ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg15 ; Clock        ; Clock       ; 0.000        ; 0.046      ; 1.489      ;
; 1.209  ; regn:A|R_OUT[14]                                                                             ; regn:regG|R_OUT[14]                                                                                                          ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.476      ;
; 1.213  ; regn:A|R_OUT[4]                                                                              ; regn:regG|R_OUT[4]                                                                                                           ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.479      ;
; 1.214  ; regn:regAddr|R_OUT[1]                                                                        ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock        ; Clock       ; 0.000        ; 0.057      ; 1.505      ;
; 1.224  ; pc_counter:reg_7|saida_pc[8]                                                                 ; pc_counter:reg_7|saida_pc[9]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; pc_counter:reg_7|saida_pc[10]                                                                ; pc_counter:reg_7|saida_pc[11]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; pc_counter:reg_7|saida_pc[12]                                                                ; pc_counter:reg_7|saida_pc[13]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.490      ;
; 1.225  ; regn:A|R_OUT[15]                                                                             ; regn:regG|R_OUT[15]                                                                                                          ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.492      ;
; 1.225  ; pc_counter:reg_7|saida_pc[6]                                                                 ; pc_counter:reg_7|saida_pc[7]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.491      ;
; 1.225  ; pc_counter:reg_7|saida_pc[5]                                                                 ; pc_counter:reg_7|saida_pc[6]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.491      ;
; 1.229  ; regn:regAddr|R_OUT[2]                                                                        ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock        ; Clock       ; 0.000        ; 0.057      ; 1.520      ;
; 1.232  ; pc_counter:reg_7|saida_pc[3]                                                                 ; pc_counter:reg_7|saida_pc[4]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.498      ;
; 1.238  ; regn:regAddr|R_OUT[6]                                                                        ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; Clock        ; Clock       ; 0.000        ; 0.057      ; 1.529      ;
; 1.239  ; regn:reg_6|R_OUT[7]                                                                          ; regn:regAddr|R_OUT[7]                                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.005      ; 1.510      ;
; 1.244  ; regn:A|R_OUT[1]                                                                              ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock        ; Clock       ; 0.000        ; 0.046      ; 1.524      ;
; 1.249  ; pc_counter:reg_7|saida_pc[0]                                                                 ; pc_counter:reg_7|saida_pc[2]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.515      ;
; 1.250  ; regn:regIR|R_OUT[11]                                                                         ; Tstep_Q.T4                                                                                                                   ; Clock        ; Clock       ; 0.000        ; 1.252      ; 2.768      ;
; 1.260  ; pc_counter:reg_7|saida_pc[13]                                                                ; pc_counter:reg_7|saida_pc[15]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.526      ;
; 1.260  ; pc_counter:reg_7|saida_pc[9]                                                                 ; pc_counter:reg_7|saida_pc[11]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.526      ;
; 1.260  ; pc_counter:reg_7|saida_pc[11]                                                                ; pc_counter:reg_7|saida_pc[13]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.526      ;
; 1.260  ; pc_counter:reg_7|saida_pc[4]                                                                 ; pc_counter:reg_7|saida_pc[6]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.526      ;
; 1.260  ; pc_counter:reg_7|saida_pc[2]                                                                 ; pc_counter:reg_7|saida_pc[4]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.526      ;
; 1.264  ; regn:A|R_OUT[9]                                                                              ; regn:regG|R_OUT[9]                                                                                                           ; Clock        ; Clock       ; 0.000        ; 0.006      ; 1.536      ;
; 1.267  ; pc_counter:reg_7|saida_pc[1]                                                                 ; pc_counter:reg_7|saida_pc[3]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.533      ;
; 1.281  ; pc_counter:reg_7|saida_pc[7]                                                                 ; pc_counter:reg_7|saida_pc[8]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.547      ;
; 1.284  ; regn:A|R_OUT[2]                                                                              ; regn:regG|R_OUT[2]                                                                                                           ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.550      ;
; 1.285  ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[8]  ; regn:regIR|R_OUT[8]                                                                                                          ; Clock        ; Clock       ; 0.000        ; -0.027     ; 1.524      ;
; 1.295  ; pc_counter:reg_7|saida_pc[12]                                                                ; pc_counter:reg_7|saida_pc[14]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.561      ;
; 1.295  ; pc_counter:reg_7|saida_pc[8]                                                                 ; pc_counter:reg_7|saida_pc[10]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.561      ;
; 1.295  ; pc_counter:reg_7|saida_pc[10]                                                                ; pc_counter:reg_7|saida_pc[12]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.561      ;
; 1.296  ; pc_counter:reg_7|saida_pc[5]                                                                 ; pc_counter:reg_7|saida_pc[7]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.562      ;
; 1.297  ; pc_counter:reg_7|saida_pc[1]                                                                 ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|ram_block1a0~porta_address_reg3         ; Clock        ; Clock       ; 0.000        ; 0.055      ; 1.586      ;
; 1.299  ; pc_counter:reg_7|saida_pc[1]                                                                 ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|ram_block1a0~porta_address_reg1         ; Clock        ; Clock       ; 0.000        ; 0.055      ; 1.588      ;
; 1.301  ; pc_counter:reg_7|saida_pc[1]                                                                 ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|ram_block1a0~porta_address_reg2         ; Clock        ; Clock       ; 0.000        ; 0.055      ; 1.590      ;
; 1.303  ; pc_counter:reg_7|saida_pc[3]                                                                 ; pc_counter:reg_7|saida_pc[5]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.569      ;
; 1.308  ; regn:A|R_OUT[0]                                                                              ; regn:regG|R_OUT[0]                                                                                                           ; Clock        ; Clock       ; 0.000        ; -0.012     ; 1.562      ;
; 1.315  ; regn:reg_1|R_OUT[9]                                                                          ; regn:A|R_OUT[9]                                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.581      ;
; 1.318  ; regn:A|R_OUT[12]                                                                             ; regn:regG|R_OUT[12]                                                                                                          ; Clock        ; Clock       ; 0.000        ; 0.014      ; 1.598      ;
; 1.320  ; pc_counter:reg_7|saida_pc[0]                                                                 ; pc_counter:reg_7|saida_pc[3]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.586      ;
; 1.322  ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[1]  ; regn:regIR|R_OUT[1]                                                                                                          ; Clock        ; Clock       ; 0.000        ; -0.028     ; 1.560      ;
; 1.331  ; pc_counter:reg_7|saida_pc[11]                                                                ; pc_counter:reg_7|saida_pc[14]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.597      ;
; 1.331  ; pc_counter:reg_7|saida_pc[9]                                                                 ; pc_counter:reg_7|saida_pc[12]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.597      ;
; 1.331  ; pc_counter:reg_7|saida_pc[4]                                                                 ; pc_counter:reg_7|saida_pc[7]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.597      ;
; 1.331  ; pc_counter:reg_7|saida_pc[2]                                                                 ; pc_counter:reg_7|saida_pc[5]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.597      ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Tstep_Q.T1'                                                                                  ;
+-------+----------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node            ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+-----------+--------------+-------------+--------------+------------+------------+
; 0.428 ; regn:regG|R_OUT[3]   ; Select[3] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.564      ; 1.992      ;
; 0.518 ; regn:regIR|R_OUT[9]  ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.447      ; 1.965      ;
; 0.785 ; regn:regIR|R_OUT[1]  ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.446      ; 2.231      ;
; 0.879 ; regn:regIR|R_OUT[12] ; Select[3] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.573      ; 2.452      ;
; 0.892 ; Tstep_Q.T0           ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.439      ; 2.331      ;
; 0.925 ; regn:regIR|R_OUT[12] ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.447      ; 2.372      ;
; 1.104 ; Tstep_Q.T0           ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.438      ; 2.542      ;
; 1.193 ; regn:regIR|R_OUT[12] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.446      ; 2.639      ;
; 1.357 ; regn:regG|R_OUT[1]   ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.437      ; 2.794      ;
; 1.394 ; regn:regIR|R_OUT[12] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.301      ; 2.695      ;
; 1.415 ; Tstep_Q.T3           ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.300      ; 2.715      ;
; 1.606 ; Tstep_Q.T3           ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.446      ; 3.052      ;
; 1.661 ; regn:regIR|R_OUT[0]  ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.437      ; 3.098      ;
; 1.693 ; Tstep_Q.T0           ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.293      ; 2.986      ;
; 1.708 ; regn:regIR|R_OUT[2]  ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.301      ; 3.009      ;
; 1.725 ; Tstep_Q.T3           ; Select[3] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.572      ; 3.297      ;
; 1.777 ; regn:regG|R_OUT[0]   ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.438      ; 3.215      ;
; 1.875 ; Tstep_Q.T3           ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.445      ; 3.320      ;
; 1.894 ; regn:regIR|R_OUT[11] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.301      ; 3.195      ;
; 1.909 ; regn:regIR|R_OUT[13] ; Select[3] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.466      ; 2.375      ;
; 1.921 ; regn:regG|R_OUT[2]   ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.292      ; 3.213      ;
; 2.174 ; regn:regIR|R_OUT[15] ; Select[3] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.466      ; 2.640      ;
; 2.249 ; regn:regIR|R_OUT[15] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.339      ; 2.588      ;
; 2.267 ; regn:regIR|R_OUT[10] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.446      ; 3.713      ;
; 2.274 ; Tstep_Q.T5           ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.194      ; 2.468      ;
; 2.332 ; Tstep_Q.T5           ; Select[3] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.321      ; 2.653      ;
; 2.380 ; regn:regIR|R_OUT[14] ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.340      ; 2.720      ;
; 2.460 ; regn:regIR|R_OUT[13] ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.340      ; 2.800      ;
; 2.512 ; Tstep_Q.T5           ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.049      ; 2.561      ;
; 2.544 ; Tstep_Q.T4           ; Select[3] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.321      ; 2.865      ;
; 2.554 ; regn:regIR|R_OUT[14] ; Select[3] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.466      ; 3.020      ;
; 2.577 ; regn:regIR|R_OUT[14] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.194      ; 2.771      ;
; 2.625 ; regn:regIR|R_OUT[13] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.339      ; 2.964      ;
; 2.719 ; regn:regIR|R_OUT[14] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.339      ; 3.058      ;
; 2.725 ; regn:regIR|R_OUT[15] ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.340      ; 3.065      ;
; 2.735 ; regn:regIR|R_OUT[13] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.194      ; 2.929      ;
; 2.756 ; Tstep_Q.T5           ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.195      ; 2.951      ;
; 2.882 ; Tstep_Q.T4           ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.195      ; 3.077      ;
; 3.000 ; regn:regIR|R_OUT[15] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.194      ; 3.194      ;
; 3.102 ; Tstep_Q.T4           ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.049      ; 3.151      ;
; 3.150 ; Tstep_Q.T4           ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.194      ; 3.344      ;
+-------+----------------------+-----------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clock'                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[0]                                  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[0]                                  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[10]                                 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[10]                                 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[11]                                 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[11]                                 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[12]                                 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[12]                                 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[13]                                 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[13]                                 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[14]                                 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[14]                                 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[15]                                 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[15]                                 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[1]                                  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[1]                                  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[2]                                  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[2]                                  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[3]                                  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[3]                                  ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Tstep_Q.T1'                                                                     ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                      ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Rise       ; Select[0]                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Rise       ; Select[0]                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Fall       ; Select[0]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Fall       ; Select[0]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Rise       ; Select[1]                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Rise       ; Select[1]                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Fall       ; Select[1]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Fall       ; Select[1]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Rise       ; Select[2]                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Rise       ; Select[2]                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Fall       ; Select[2]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Fall       ; Select[2]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Rise       ; Select[3]                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Rise       ; Select[3]                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Fall       ; Select[3]|dataa             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Fall       ; Select[3]|dataa             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Fall       ; Selector3~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Fall       ; Selector3~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Fall       ; Selector3~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Fall       ; Selector3~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Fall       ; Selector3~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Fall       ; Selector3~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Rise       ; Selector3~1|dataa           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Rise       ; Selector3~1|dataa           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Rise       ; Tstep_Q.T1|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Rise       ; Tstep_Q.T1|regout           ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Run       ; Clock      ; 5.443 ; 5.443 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Run       ; Clock      ; -4.238 ; -4.238 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Done      ; Clock      ; 11.411 ; 11.411 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Done      ; Clock      ; 6.924 ; 6.924 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------+
; Fast Model Setup Summary            ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; Clock      ; -3.265 ; -466.812      ;
; Tstep_Q.T1 ; -1.132 ; -3.899        ;
+------------+--------+---------------+


+-------------------------------------+
; Fast Model Hold Summary             ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; Clock      ; -1.464 ; -1.707        ;
; Tstep_Q.T1 ; 0.371  ; 0.000         ;
+------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+------------+--------+------------------+
; Clock      ; Slack  ; End Point TNS    ;
+------------+--------+------------------+
; Clock      ; -2.000 ; -411.146         ;
; Tstep_Q.T1 ; 0.500  ; 0.000            ;
+------------+--------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clock'                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; -3.265 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[15]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.246      ;
; -3.265 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[15]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.246      ;
; -3.265 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[15]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.246      ;
; -3.265 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[15]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.246      ;
; -3.265 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[15]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.246      ;
; -3.265 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[15]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.246      ;
; -3.265 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[15]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.246      ;
; -3.265 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[15]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.246      ;
; -3.171 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[14]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.152      ;
; -3.171 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[14]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.152      ;
; -3.171 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[14]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.152      ;
; -3.171 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[14]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.152      ;
; -3.171 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[14]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.152      ;
; -3.171 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[14]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.152      ;
; -3.171 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[14]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.152      ;
; -3.171 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[14]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.152      ;
; -3.136 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[13]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.117      ;
; -3.136 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[13]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.117      ;
; -3.136 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[13]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.117      ;
; -3.136 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[13]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.117      ;
; -3.136 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[13]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.117      ;
; -3.136 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[13]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.117      ;
; -3.136 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[13]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.117      ;
; -3.136 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[13]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.117      ;
; -3.101 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[12]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.082      ;
; -3.101 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[12]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.082      ;
; -3.101 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[12]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.082      ;
; -3.101 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[12]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.082      ;
; -3.101 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[12]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.082      ;
; -3.101 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[12]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.082      ;
; -3.101 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[12]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.082      ;
; -3.101 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[12]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.082      ;
; -3.066 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[11]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.047      ;
; -3.066 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[11]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.047      ;
; -3.066 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[11]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.047      ;
; -3.066 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[11]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.047      ;
; -3.066 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[11]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.047      ;
; -3.066 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[11]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.047      ;
; -3.066 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[11]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.047      ;
; -3.066 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[11]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.047      ;
; -3.031 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[10]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.012      ;
; -3.031 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[10]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.012      ;
; -3.031 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[10]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.012      ;
; -3.031 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[10]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.012      ;
; -3.031 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[10]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.012      ;
; -3.031 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[10]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.012      ;
; -3.031 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[10]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.012      ;
; -3.031 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[10]          ; Clock        ; Clock       ; 1.000        ; -0.051     ; 4.012      ;
; -3.018 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; pc_counter:reg_7|saida_pc[7] ; Clock        ; Clock       ; 1.000        ; -0.067     ; 3.983      ;
; -3.018 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; pc_counter:reg_7|saida_pc[7] ; Clock        ; Clock       ; 1.000        ; -0.067     ; 3.983      ;
; -3.018 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; pc_counter:reg_7|saida_pc[7] ; Clock        ; Clock       ; 1.000        ; -0.067     ; 3.983      ;
; -3.018 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; pc_counter:reg_7|saida_pc[7] ; Clock        ; Clock       ; 1.000        ; -0.067     ; 3.983      ;
; -3.018 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; pc_counter:reg_7|saida_pc[7] ; Clock        ; Clock       ; 1.000        ; -0.067     ; 3.983      ;
; -3.018 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; pc_counter:reg_7|saida_pc[7] ; Clock        ; Clock       ; 1.000        ; -0.067     ; 3.983      ;
; -3.018 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; pc_counter:reg_7|saida_pc[7] ; Clock        ; Clock       ; 1.000        ; -0.067     ; 3.983      ;
; -3.018 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; pc_counter:reg_7|saida_pc[7] ; Clock        ; Clock       ; 1.000        ; -0.067     ; 3.983      ;
; -3.010 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[0]           ; Clock        ; Clock       ; 1.000        ; -0.057     ; 3.985      ;
; -3.010 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[0]           ; Clock        ; Clock       ; 1.000        ; -0.057     ; 3.985      ;
; -3.010 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[0]           ; Clock        ; Clock       ; 1.000        ; -0.057     ; 3.985      ;
; -3.010 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[0]           ; Clock        ; Clock       ; 1.000        ; -0.057     ; 3.985      ;
; -3.010 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[0]           ; Clock        ; Clock       ; 1.000        ; -0.057     ; 3.985      ;
; -3.010 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[0]           ; Clock        ; Clock       ; 1.000        ; -0.057     ; 3.985      ;
; -3.010 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[0]           ; Clock        ; Clock       ; 1.000        ; -0.057     ; 3.985      ;
; -3.010 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[0]           ; Clock        ; Clock       ; 1.000        ; -0.057     ; 3.985      ;
; -2.996 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[9]           ; Clock        ; Clock       ; 1.000        ; -0.051     ; 3.977      ;
; -2.996 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[9]           ; Clock        ; Clock       ; 1.000        ; -0.051     ; 3.977      ;
; -2.996 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[9]           ; Clock        ; Clock       ; 1.000        ; -0.051     ; 3.977      ;
; -2.996 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[9]           ; Clock        ; Clock       ; 1.000        ; -0.051     ; 3.977      ;
; -2.996 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[9]           ; Clock        ; Clock       ; 1.000        ; -0.051     ; 3.977      ;
; -2.996 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[9]           ; Clock        ; Clock       ; 1.000        ; -0.051     ; 3.977      ;
; -2.996 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[9]           ; Clock        ; Clock       ; 1.000        ; -0.051     ; 3.977      ;
; -2.996 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[9]           ; Clock        ; Clock       ; 1.000        ; -0.051     ; 3.977      ;
; -2.976 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:reg_0|R_OUT[7]          ; Clock        ; Clock       ; 1.000        ; -0.048     ; 3.960      ;
; -2.976 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:reg_0|R_OUT[7]          ; Clock        ; Clock       ; 1.000        ; -0.048     ; 3.960      ;
; -2.976 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:reg_0|R_OUT[7]          ; Clock        ; Clock       ; 1.000        ; -0.048     ; 3.960      ;
; -2.976 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:reg_0|R_OUT[7]          ; Clock        ; Clock       ; 1.000        ; -0.048     ; 3.960      ;
; -2.976 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:reg_0|R_OUT[7]          ; Clock        ; Clock       ; 1.000        ; -0.048     ; 3.960      ;
; -2.976 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:reg_0|R_OUT[7]          ; Clock        ; Clock       ; 1.000        ; -0.048     ; 3.960      ;
; -2.976 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:reg_0|R_OUT[7]          ; Clock        ; Clock       ; 1.000        ; -0.048     ; 3.960      ;
; -2.976 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:reg_0|R_OUT[7]          ; Clock        ; Clock       ; 1.000        ; -0.048     ; 3.960      ;
; -2.961 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[8]           ; Clock        ; Clock       ; 1.000        ; -0.051     ; 3.942      ;
; -2.961 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[8]           ; Clock        ; Clock       ; 1.000        ; -0.051     ; 3.942      ;
; -2.961 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[8]           ; Clock        ; Clock       ; 1.000        ; -0.051     ; 3.942      ;
; -2.961 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[8]           ; Clock        ; Clock       ; 1.000        ; -0.051     ; 3.942      ;
; -2.961 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[8]           ; Clock        ; Clock       ; 1.000        ; -0.051     ; 3.942      ;
; -2.961 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[8]           ; Clock        ; Clock       ; 1.000        ; -0.051     ; 3.942      ;
; -2.961 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[8]           ; Clock        ; Clock       ; 1.000        ; -0.051     ; 3.942      ;
; -2.961 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[8]           ; Clock        ; Clock       ; 1.000        ; -0.051     ; 3.942      ;
; -2.950 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:reg_1|R_OUT[7]          ; Clock        ; Clock       ; 1.000        ; -0.049     ; 3.933      ;
; -2.950 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:reg_1|R_OUT[7]          ; Clock        ; Clock       ; 1.000        ; -0.049     ; 3.933      ;
; -2.950 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:reg_1|R_OUT[7]          ; Clock        ; Clock       ; 1.000        ; -0.049     ; 3.933      ;
; -2.950 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:reg_1|R_OUT[7]          ; Clock        ; Clock       ; 1.000        ; -0.049     ; 3.933      ;
; -2.950 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:reg_1|R_OUT[7]          ; Clock        ; Clock       ; 1.000        ; -0.049     ; 3.933      ;
; -2.950 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:reg_1|R_OUT[7]          ; Clock        ; Clock       ; 1.000        ; -0.049     ; 3.933      ;
; -2.950 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:reg_1|R_OUT[7]          ; Clock        ; Clock       ; 1.000        ; -0.049     ; 3.933      ;
; -2.950 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:reg_1|R_OUT[7]          ; Clock        ; Clock       ; 1.000        ; -0.049     ; 3.933      ;
; -2.926 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[7]           ; Clock        ; Clock       ; 1.000        ; -0.051     ; 3.907      ;
; -2.926 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[7]           ; Clock        ; Clock       ; 1.000        ; -0.051     ; 3.907      ;
; -2.926 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[7]           ; Clock        ; Clock       ; 1.000        ; -0.051     ; 3.907      ;
; -2.926 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[7]           ; Clock        ; Clock       ; 1.000        ; -0.051     ; 3.907      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Tstep_Q.T1'                                                                                  ;
+--------+----------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-----------+--------------+-------------+--------------+------------+------------+
; -1.132 ; regn:regIR|R_OUT[13] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.096      ; 1.812      ;
; -1.078 ; regn:regIR|R_OUT[15] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.096      ; 1.758      ;
; -1.012 ; regn:regIR|R_OUT[14] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.096      ; 1.692      ;
; -1.005 ; regn:regIR|R_OUT[13] ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.097      ; 1.667      ;
; -0.990 ; Tstep_Q.T4           ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; -0.002     ; 1.572      ;
; -0.988 ; regn:regIR|R_OUT[15] ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.097      ; 1.650      ;
; -0.949 ; Tstep_Q.T5           ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; -0.001     ; 1.513      ;
; -0.915 ; regn:regIR|R_OUT[14] ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.097      ; 1.577      ;
; -0.908 ; Tstep_Q.T4           ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; -0.065     ; 1.482      ;
; -0.894 ; Tstep_Q.T3           ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.483      ; 1.961      ;
; -0.891 ; Tstep_Q.T4           ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; -0.001     ; 1.455      ;
; -0.875 ; regn:regIR|R_OUT[14] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.033      ; 1.547      ;
; -0.854 ; regn:regIR|R_OUT[14] ; Select[3] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.157      ; 1.541      ;
; -0.845 ; regn:regIR|R_OUT[15] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.033      ; 1.517      ;
; -0.799 ; regn:regIR|R_OUT[13] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.033      ; 1.471      ;
; -0.797 ; Tstep_Q.T3           ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.484      ; 1.846      ;
; -0.753 ; regn:regIR|R_OUT[15] ; Select[3] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.157      ; 1.440      ;
; -0.689 ; Tstep_Q.T4           ; Select[3] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.059      ; 1.278      ;
; -0.644 ; regn:regIR|R_OUT[10] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.484      ; 1.712      ;
; -0.642 ; regn:regIR|R_OUT[13] ; Select[3] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.157      ; 1.329      ;
; -0.624 ; Tstep_Q.T5           ; Select[3] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.059      ; 1.213      ;
; -0.611 ; regn:regIR|R_OUT[11] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.421      ; 1.671      ;
; -0.579 ; Tstep_Q.T5           ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; -0.065     ; 1.153      ;
; -0.550 ; Tstep_Q.T5           ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; -0.002     ; 1.132      ;
; -0.550 ; regn:regIR|R_OUT[12] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.484      ; 1.618      ;
; -0.489 ; regn:regIR|R_OUT[12] ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.485      ; 1.539      ;
; -0.478 ; regn:regIR|R_OUT[12] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.421      ; 1.538      ;
; -0.449 ; regn:regIR|R_OUT[2]  ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.421      ; 1.509      ;
; -0.433 ; regn:regG|R_OUT[0]   ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.476      ; 1.474      ;
; -0.421 ; Tstep_Q.T3           ; Select[3] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.544      ; 1.495      ;
; -0.395 ; regn:regG|R_OUT[2]   ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.412      ; 1.446      ;
; -0.361 ; regn:regIR|R_OUT[0]  ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.476      ; 1.402      ;
; -0.296 ; Tstep_Q.T0           ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.414      ; 1.349      ;
; -0.193 ; regn:regIR|R_OUT[12] ; Select[3] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.545      ; 1.268      ;
; -0.188 ; regn:regG|R_OUT[1]   ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.475      ; 1.247      ;
; -0.168 ; Tstep_Q.T3           ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.420      ; 1.227      ;
; -0.129 ; Tstep_Q.T0           ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.477      ; 1.190      ;
; -0.007 ; Tstep_Q.T0           ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.478      ; 1.050      ;
; 0.028  ; regn:regIR|R_OUT[1]  ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.484      ; 1.040      ;
; 0.124  ; regn:regIR|R_OUT[9]  ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.485      ; 0.926      ;
; 0.159  ; regn:regG|R_OUT[3]   ; Select[3] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.536      ; 0.907      ;
+--------+----------------------+-----------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clock'                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.464 ; Tstep_Q.T1                                                                                   ; Tstep_Q.T2                                                                                                                   ; Tstep_Q.T1   ; Clock       ; 0.000        ; 2.118      ; 0.947      ;
; -0.964 ; Tstep_Q.T1                                                                                   ; Tstep_Q.T2                                                                                                                   ; Tstep_Q.T1   ; Clock       ; -0.500       ; 2.118      ; 0.947      ;
; -0.243 ; Tstep_Q.T3                                                                                   ; Tstep_Q.T4                                                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.485      ; 0.394      ;
; 0.159  ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[13] ; regn:regIR|R_OUT[13]                                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.347      ; 0.658      ;
; 0.162  ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[15] ; regn:regIR|R_OUT[15]                                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.347      ; 0.661      ;
; 0.243  ; pc_counter:reg_7|saida_pc[15]                                                                ; pc_counter:reg_7|saida_pc[15]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.295  ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[14] ; regn:regIR|R_OUT[14]                                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.347      ; 0.794      ;
; 0.328  ; Tstep_Q.T3                                                                                   ; Tstep_Q.T5                                                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.485      ; 0.965      ;
; 0.355  ; pc_counter:reg_7|saida_pc[0]                                                                 ; pc_counter:reg_7|saida_pc[0]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.507      ;
; 0.360  ; pc_counter:reg_7|saida_pc[2]                                                                 ; pc_counter:reg_7|saida_pc[2]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; pc_counter:reg_7|saida_pc[9]                                                                 ; pc_counter:reg_7|saida_pc[9]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; pc_counter:reg_7|saida_pc[11]                                                                ; pc_counter:reg_7|saida_pc[11]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; pc_counter:reg_7|saida_pc[4]                                                                 ; pc_counter:reg_7|saida_pc[4]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; pc_counter:reg_7|saida_pc[7]                                                                 ; pc_counter:reg_7|saida_pc[7]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; pc_counter:reg_7|saida_pc[13]                                                                ; pc_counter:reg_7|saida_pc[13]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; pc_counter:reg_7|saida_pc[14]                                                                ; pc_counter:reg_7|saida_pc[14]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; pc_counter:reg_7|saida_pc[1]                                                                 ; pc_counter:reg_7|saida_pc[1]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.514      ;
; 0.371  ; pc_counter:reg_7|saida_pc[8]                                                                 ; pc_counter:reg_7|saida_pc[8]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; pc_counter:reg_7|saida_pc[10]                                                                ; pc_counter:reg_7|saida_pc[10]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; pc_counter:reg_7|saida_pc[5]                                                                 ; pc_counter:reg_7|saida_pc[5]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; pc_counter:reg_7|saida_pc[6]                                                                 ; pc_counter:reg_7|saida_pc[6]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; pc_counter:reg_7|saida_pc[12]                                                                ; pc_counter:reg_7|saida_pc[12]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; pc_counter:reg_7|saida_pc[3]                                                                 ; pc_counter:reg_7|saida_pc[3]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; Tstep_Q.T4                                                                                   ; Tstep_Q.T5                                                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.526      ;
; 0.379  ; regn:regIR|R_OUT[9]                                                                          ; Tstep_Q.T4                                                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.486      ; 1.017      ;
; 0.414  ; regn:A|R_OUT[2]                                                                              ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.609      ;
; 0.425  ; regn:regAddr|R_OUT[0]                                                                        ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.059      ; 0.622      ;
; 0.427  ; regn:A|R_OUT[11]                                                                             ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg11 ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.622      ;
; 0.453  ; regn:A|R_OUT[10]                                                                             ; regn:regG|R_OUT[10]                                                                                                          ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.605      ;
; 0.460  ; regn:A|R_OUT[5]                                                                              ; regn:regG|R_OUT[5]                                                                                                           ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.612      ;
; 0.471  ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[5]  ; regn:regIR|R_OUT[5]                                                                                                          ; Clock        ; Clock       ; 0.000        ; -0.044     ; 0.579      ;
; 0.481  ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[6]  ; regn:regIR|R_OUT[6]                                                                                                          ; Clock        ; Clock       ; 0.000        ; -0.044     ; 0.589      ;
; 0.482  ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[3]  ; regn:regIR|R_OUT[3]                                                                                                          ; Clock        ; Clock       ; 0.000        ; -0.045     ; 0.589      ;
; 0.487  ; regn:A|R_OUT[5]                                                                              ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg5  ; Clock        ; Clock       ; 0.000        ; 0.056      ; 0.681      ;
; 0.489  ; regn:A|R_OUT[8]                                                                              ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg8  ; Clock        ; Clock       ; 0.000        ; 0.056      ; 0.683      ;
; 0.493  ; pc_counter:reg_7|saida_pc[0]                                                                 ; pc_counter:reg_7|saida_pc[1]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.645      ;
; 0.496  ; regn:A|R_OUT[4]                                                                              ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg4  ; Clock        ; Clock       ; 0.000        ; 0.056      ; 0.690      ;
; 0.498  ; pc_counter:reg_7|saida_pc[9]                                                                 ; pc_counter:reg_7|saida_pc[10]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; pc_counter:reg_7|saida_pc[11]                                                                ; pc_counter:reg_7|saida_pc[12]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; pc_counter:reg_7|saida_pc[2]                                                                 ; pc_counter:reg_7|saida_pc[3]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; pc_counter:reg_7|saida_pc[14]                                                                ; pc_counter:reg_7|saida_pc[15]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; pc_counter:reg_7|saida_pc[13]                                                                ; pc_counter:reg_7|saida_pc[14]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; pc_counter:reg_7|saida_pc[4]                                                                 ; pc_counter:reg_7|saida_pc[5]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.651      ;
; 0.500  ; pc_counter:reg_7|saida_pc[1]                                                                 ; pc_counter:reg_7|saida_pc[2]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.652      ;
; 0.502  ; regn:A|R_OUT[3]                                                                              ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg3  ; Clock        ; Clock       ; 0.000        ; 0.056      ; 0.696      ;
; 0.509  ; regn:A|R_OUT[9]                                                                              ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg9  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 0.704      ;
; 0.511  ; regn:regIR|R_OUT[7]                                                                          ; regn:regAddr|R_OUT[7]                                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.007      ; 0.670      ;
; 0.511  ; pc_counter:reg_7|saida_pc[8]                                                                 ; pc_counter:reg_7|saida_pc[9]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; pc_counter:reg_7|saida_pc[10]                                                                ; pc_counter:reg_7|saida_pc[11]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; pc_counter:reg_7|saida_pc[6]                                                                 ; pc_counter:reg_7|saida_pc[7]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; pc_counter:reg_7|saida_pc[12]                                                                ; pc_counter:reg_7|saida_pc[13]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; pc_counter:reg_7|saida_pc[5]                                                                 ; pc_counter:reg_7|saida_pc[6]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.664      ;
; 0.514  ; pc_counter:reg_7|saida_pc[3]                                                                 ; pc_counter:reg_7|saida_pc[4]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.666      ;
; 0.518  ; regn:reg_6|R_OUT[5]                                                                          ; regn:A|R_OUT[5]                                                                                                              ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.669      ;
; 0.519  ; regn:A|R_OUT[13]                                                                             ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg13 ; Clock        ; Clock       ; 0.000        ; 0.053      ; 0.710      ;
; 0.520  ; regn:A|R_OUT[6]                                                                              ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg6  ; Clock        ; Clock       ; 0.000        ; 0.053      ; 0.711      ;
; 0.522  ; regn:A|R_OUT[14]                                                                             ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg14 ; Clock        ; Clock       ; 0.000        ; 0.053      ; 0.713      ;
; 0.524  ; regn:A|R_OUT[15]                                                                             ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg15 ; Clock        ; Clock       ; 0.000        ; 0.053      ; 0.715      ;
; 0.528  ; pc_counter:reg_7|saida_pc[0]                                                                 ; pc_counter:reg_7|saida_pc[2]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.680      ;
; 0.530  ; regn:regAddr|R_OUT[1]                                                                        ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.732      ;
; 0.533  ; pc_counter:reg_7|saida_pc[9]                                                                 ; pc_counter:reg_7|saida_pc[11]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.685      ;
; 0.533  ; pc_counter:reg_7|saida_pc[11]                                                                ; pc_counter:reg_7|saida_pc[13]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.685      ;
; 0.533  ; pc_counter:reg_7|saida_pc[2]                                                                 ; pc_counter:reg_7|saida_pc[4]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.685      ;
; 0.534  ; pc_counter:reg_7|saida_pc[13]                                                                ; pc_counter:reg_7|saida_pc[15]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.686      ;
; 0.534  ; pc_counter:reg_7|saida_pc[4]                                                                 ; pc_counter:reg_7|saida_pc[6]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.686      ;
; 0.535  ; pc_counter:reg_7|saida_pc[1]                                                                 ; pc_counter:reg_7|saida_pc[3]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.687      ;
; 0.539  ; regn:regAddr|R_OUT[2]                                                                        ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.741      ;
; 0.541  ; regn:A|R_OUT[14]                                                                             ; regn:regG|R_OUT[14]                                                                                                          ; Clock        ; Clock       ; 0.000        ; 0.003      ; 0.696      ;
; 0.543  ; regn:A|R_OUT[1]                                                                              ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock        ; Clock       ; 0.000        ; 0.053      ; 0.734      ;
; 0.543  ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[10] ; regn:regIR|R_OUT[10]                                                                                                         ; Clock        ; Clock       ; 0.000        ; -0.041     ; 0.654      ;
; 0.544  ; regn:regAddr|R_OUT[6]                                                                        ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; Clock        ; Clock       ; 0.000        ; 0.064      ; 0.746      ;
; 0.546  ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[9]  ; regn:regIR|R_OUT[9]                                                                                                          ; Clock        ; Clock       ; 0.000        ; -0.041     ; 0.657      ;
; 0.546  ; regn:A|R_OUT[7]                                                                              ; regn:regG|R_OUT[7]                                                                                                           ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.697      ;
; 0.546  ; pc_counter:reg_7|saida_pc[8]                                                                 ; pc_counter:reg_7|saida_pc[10]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.698      ;
; 0.546  ; pc_counter:reg_7|saida_pc[10]                                                                ; pc_counter:reg_7|saida_pc[12]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.698      ;
; 0.547  ; pc_counter:reg_7|saida_pc[12]                                                                ; pc_counter:reg_7|saida_pc[14]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.699      ;
; 0.547  ; pc_counter:reg_7|saida_pc[5]                                                                 ; pc_counter:reg_7|saida_pc[7]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.699      ;
; 0.548  ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[11] ; regn:regIR|R_OUT[11]                                                                                                         ; Clock        ; Clock       ; 0.000        ; -0.041     ; 0.659      ;
; 0.548  ; regn:A|R_OUT[4]                                                                              ; regn:regG|R_OUT[4]                                                                                                           ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.700      ;
; 0.548  ; regn:A|R_OUT[15]                                                                             ; regn:regG|R_OUT[15]                                                                                                          ; Clock        ; Clock       ; 0.000        ; 0.003      ; 0.703      ;
; 0.549  ; pc_counter:reg_7|saida_pc[3]                                                                 ; pc_counter:reg_7|saida_pc[5]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.701      ;
; 0.551  ; pc_counter:reg_7|saida_pc[1]                                                                 ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|ram_block1a0~porta_address_reg3         ; Clock        ; Clock       ; 0.000        ; 0.060      ; 0.749      ;
; 0.553  ; pc_counter:reg_7|saida_pc[1]                                                                 ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|ram_block1a0~porta_address_reg1         ; Clock        ; Clock       ; 0.000        ; 0.060      ; 0.751      ;
; 0.554  ; pc_counter:reg_7|saida_pc[1]                                                                 ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|ram_block1a0~porta_address_reg2         ; Clock        ; Clock       ; 0.000        ; 0.060      ; 0.752      ;
; 0.554  ; pc_counter:reg_7|saida_pc[7]                                                                 ; pc_counter:reg_7|saida_pc[8]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.706      ;
; 0.563  ; regn:A|R_OUT[9]                                                                              ; regn:regG|R_OUT[9]                                                                                                           ; Clock        ; Clock       ; 0.000        ; 0.007      ; 0.722      ;
; 0.563  ; pc_counter:reg_7|saida_pc[0]                                                                 ; pc_counter:reg_7|saida_pc[3]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.715      ;
; 0.568  ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[2]  ; regn:regIR|R_OUT[2]                                                                                                          ; Clock        ; Clock       ; 0.000        ; -0.041     ; 0.679      ;
; 0.568  ; pc_counter:reg_7|saida_pc[9]                                                                 ; pc_counter:reg_7|saida_pc[12]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.720      ;
; 0.568  ; pc_counter:reg_7|saida_pc[11]                                                                ; pc_counter:reg_7|saida_pc[14]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.720      ;
; 0.568  ; pc_counter:reg_7|saida_pc[2]                                                                 ; pc_counter:reg_7|saida_pc[5]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.720      ;
; 0.569  ; pc_counter:reg_7|saida_pc[4]                                                                 ; pc_counter:reg_7|saida_pc[7]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.721      ;
; 0.570  ; pc_counter:reg_7|saida_pc[1]                                                                 ; pc_counter:reg_7|saida_pc[4]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.722      ;
; 0.572  ; regn:A|R_OUT[2]                                                                              ; regn:regG|R_OUT[2]                                                                                                           ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.725      ;
; 0.574  ; regn:reg_6|R_OUT[7]                                                                          ; regn:regAddr|R_OUT[7]                                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.006      ; 0.732      ;
; 0.581  ; pc_counter:reg_7|saida_pc[8]                                                                 ; pc_counter:reg_7|saida_pc[11]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.733      ;
; 0.581  ; pc_counter:reg_7|saida_pc[10]                                                                ; pc_counter:reg_7|saida_pc[13]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.733      ;
; 0.582  ; pc_counter:reg_7|saida_pc[12]                                                                ; pc_counter:reg_7|saida_pc[15]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.734      ;
; 0.584  ; pc_counter:reg_7|saida_pc[3]                                                                 ; pc_counter:reg_7|saida_pc[6]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.736      ;
; 0.586  ; regn:A|R_OUT[12]                                                                             ; regn:regG|R_OUT[12]                                                                                                          ; Clock        ; Clock       ; 0.000        ; 0.014      ; 0.752      ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Tstep_Q.T1'                                                                                  ;
+-------+----------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node            ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+-----------+--------------+-------------+--------------+------------+------------+
; 0.371 ; regn:regG|R_OUT[3]   ; Select[3] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.536      ; 0.907      ;
; 0.441 ; regn:regIR|R_OUT[9]  ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.485      ; 0.926      ;
; 0.556 ; regn:regIR|R_OUT[1]  ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.484      ; 1.040      ;
; 0.560 ; regn:regIR|R_OUT[12] ; Select[3] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.545      ; 1.105      ;
; 0.572 ; Tstep_Q.T0           ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.478      ; 1.050      ;
; 0.614 ; regn:regIR|R_OUT[12] ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.485      ; 1.099      ;
; 0.652 ; Tstep_Q.T0           ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.477      ; 1.129      ;
; 0.730 ; regn:regIR|R_OUT[12] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.484      ; 1.214      ;
; 0.772 ; regn:regG|R_OUT[1]   ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.475      ; 1.247      ;
; 0.799 ; regn:regIR|R_OUT[12] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.421      ; 1.220      ;
; 0.807 ; Tstep_Q.T3           ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.420      ; 1.227      ;
; 0.882 ; Tstep_Q.T3           ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.484      ; 1.366      ;
; 0.916 ; regn:regIR|R_OUT[13] ; Select[3] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.157      ; 1.073      ;
; 0.926 ; regn:regIR|R_OUT[0]  ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.476      ; 1.402      ;
; 0.935 ; Tstep_Q.T0           ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.414      ; 1.349      ;
; 0.936 ; regn:regIR|R_OUT[2]  ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.421      ; 1.357      ;
; 0.951 ; Tstep_Q.T3           ; Select[3] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.544      ; 1.495      ;
; 0.998 ; regn:regG|R_OUT[0]   ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.476      ; 1.474      ;
; 0.999 ; Tstep_Q.T3           ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.483      ; 1.482      ;
; 1.000 ; regn:regIR|R_OUT[11] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.421      ; 1.421      ;
; 1.034 ; regn:regG|R_OUT[2]   ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.412      ; 1.446      ;
; 1.048 ; regn:regIR|R_OUT[15] ; Select[3] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.157      ; 1.205      ;
; 1.069 ; regn:regIR|R_OUT[15] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.096      ; 1.165      ;
; 1.134 ; Tstep_Q.T5           ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; -0.002     ; 1.132      ;
; 1.146 ; regn:regIR|R_OUT[14] ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.097      ; 1.243      ;
; 1.154 ; Tstep_Q.T5           ; Select[3] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.059      ; 1.213      ;
; 1.155 ; regn:regIR|R_OUT[13] ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.097      ; 1.252      ;
; 1.202 ; regn:regIR|R_OUT[14] ; Select[3] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.157      ; 1.359      ;
; 1.205 ; regn:regIR|R_OUT[14] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.033      ; 1.238      ;
; 1.218 ; Tstep_Q.T5           ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; -0.065     ; 1.153      ;
; 1.219 ; Tstep_Q.T4           ; Select[3] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.059      ; 1.278      ;
; 1.228 ; regn:regIR|R_OUT[10] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.484      ; 1.712      ;
; 1.230 ; regn:regIR|R_OUT[13] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.096      ; 1.326      ;
; 1.286 ; regn:regIR|R_OUT[14] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.096      ; 1.382      ;
; 1.287 ; regn:regIR|R_OUT[15] ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.097      ; 1.384      ;
; 1.297 ; regn:regIR|R_OUT[13] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.033      ; 1.330      ;
; 1.336 ; Tstep_Q.T5           ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; -0.001     ; 1.335      ;
; 1.374 ; Tstep_Q.T4           ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; -0.001     ; 1.373      ;
; 1.429 ; regn:regIR|R_OUT[15] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.033      ; 1.462      ;
; 1.490 ; Tstep_Q.T4           ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; -0.002     ; 1.488      ;
; 1.498 ; Tstep_Q.T4           ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; -0.065     ; 1.433      ;
+-------+----------------------+-----------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clock'                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[0]                                  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[0]                                  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[10]                                 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[10]                                 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[11]                                 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[11]                                 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[12]                                 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[12]                                 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[13]                                 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[13]                                 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[14]                                 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[14]                                 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[15]                                 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[15]                                 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[1]                                  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[1]                                  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[2]                                  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[2]                                  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[3]                                  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[3]                                  ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Tstep_Q.T1'                                                                     ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                      ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Rise       ; Select[0]                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Rise       ; Select[0]                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Fall       ; Select[0]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Fall       ; Select[0]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Rise       ; Select[1]                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Rise       ; Select[1]                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Fall       ; Select[1]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Fall       ; Select[1]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Rise       ; Select[2]                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Rise       ; Select[2]                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Fall       ; Select[2]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Fall       ; Select[2]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Rise       ; Select[3]                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Rise       ; Select[3]                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Fall       ; Select[3]|dataa             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Fall       ; Select[3]|dataa             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Fall       ; Selector3~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Fall       ; Selector3~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Fall       ; Selector3~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Fall       ; Selector3~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Fall       ; Selector3~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Fall       ; Selector3~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Rise       ; Selector3~1|dataa           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Rise       ; Selector3~1|dataa           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Rise       ; Tstep_Q.T1|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Rise       ; Tstep_Q.T1|regout           ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Run       ; Clock      ; 2.822 ; 2.822 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Run       ; Clock      ; -2.270 ; -2.270 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Done      ; Clock      ; 5.727 ; 5.727 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Done      ; Clock      ; 3.849 ; 3.849 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+-----------+--------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack ; -7.206    ; -2.467 ; N/A      ; N/A     ; -2.000              ;
;  Clock           ; -7.206    ; -2.467 ; N/A      ; N/A     ; -2.000              ;
;  Tstep_Q.T1      ; -3.692    ; 0.371  ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS  ; -1067.013 ; -3.248 ; 0.0      ; 0.0     ; -411.146            ;
;  Clock           ; -1053.775 ; -3.248 ; N/A      ; N/A     ; -411.146            ;
;  Tstep_Q.T1      ; -13.238   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+------------------+-----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Run       ; Clock      ; 5.443 ; 5.443 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Run       ; Clock      ; -2.270 ; -2.270 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Done      ; Clock      ; 11.411 ; 11.411 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Done      ; Clock      ; 3.849 ; 3.849 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------+
; Setup Transfers                                                     ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; Clock      ; Clock      ; 8149     ; 0        ; 0        ; 0        ;
; Tstep_Q.T1 ; Clock      ; 4401     ; 1        ; 0        ; 0        ;
; Clock      ; Tstep_Q.T1 ; 116      ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Hold Transfers                                                      ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; Clock      ; Clock      ; 8149     ; 0        ; 0        ; 0        ;
; Tstep_Q.T1 ; Clock      ; 4401     ; 1        ; 0        ; 0        ;
; Clock      ; Tstep_Q.T1 ; 116      ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 25    ; 25   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Oct 14 01:39:39 2022
Info: Command: quartus_sta projetoProcessador -c projetoProcessador
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'projetoProcessador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clock Clock
    Info (332105): create_clock -period 1.000 -name Tstep_Q.T1 Tstep_Q.T1
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.206
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.206     -1053.775 Clock 
    Info (332119):    -3.692       -13.238 Tstep_Q.T1 
Info (332146): Worst-case hold slack is -2.467
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.467        -3.248 Clock 
    Info (332119):     0.428         0.000 Tstep_Q.T1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -411.146 Clock 
    Info (332119):     0.500         0.000 Tstep_Q.T1 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.265
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.265      -466.812 Clock 
    Info (332119):    -1.132        -3.899 Tstep_Q.T1 
Info (332146): Worst-case hold slack is -1.464
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.464        -1.707 Clock 
    Info (332119):     0.371         0.000 Tstep_Q.T1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -411.146 Clock 
    Info (332119):     0.500         0.000 Tstep_Q.T1 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4546 megabytes
    Info: Processing ended: Fri Oct 14 01:39:40 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


