Warning (10268): Verilog HDL information at uart_tx.sv(47): always construct contains both blocking and non-blocking assignments File: I:/WIN/Desktop/ece551 project/uart_tx.sv Line: 47
Info (10281): Verilog HDL Declaration information at uart_tx.sv(5): object "tx" differs only in case from object "TX" in the same scope File: I:/WIN/Desktop/ece551 project/uart_tx.sv Line: 5
Info (10281): Verilog HDL Declaration information at uart_rx.sv(2): object "rx" differs only in case from object "RX" in the same scope File: I:/WIN/Desktop/ece551 project/uart_rx.sv Line: 2
Info (10281): Verilog HDL Declaration information at snn_core.sv(4): object "done" differs only in case from object "DONE" in the same scope File: I:/WIN/Desktop/ece551 project/snn_core.sv Line: 4
