Warnings in file C:\Users\LENOVO PC\My Stuff\SUTD\T4\50002-1D-Team-17\source\au_top.luc:
    Line 11, Column 4 : "io_dip" was never used
    Line 10, Column 4 : "io_button" was never used
Starting Vivado...
The system cannot find the path specified.

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source {C:\Users\LENOVO PC\My Stuff\SUTD\T4\50002-1D-Team-17\work\project.tcl}
# set projDir "C:/Users/LENOVO\ PC/My\ Stuff/SUTD/T4/50002-1D-Team-17/work/vivado"
# set projName "16bitALU"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/LENOVO\ PC/My\ Stuff/SUTD/T4/50002-1D-Team-17/work/verilog/au_top_0.v" "C:/Users/LENOVO\ PC/My\ Stuff/SUTD/T4/50002-1D-Team-17/work/verilog/test_fsm_1.v" "C:/Users/LENOVO\ PC/My\ Stuff/SUTD/T4/50002-1D-Team-17/work/verilog/reset_conditioner_2.v" "C:/Users/LENOVO\ PC/My\ Stuff/SUTD/T4/50002-1D-Team-17/work/verilog/rom_adder1_3.v" "C:/Users/LENOVO\ PC/My\ Stuff/SUTD/T4/50002-1D-Team-17/work/verilog/rom_adder2_4.v" "C:/Users/LENOVO\ PC/My\ Stuff/SUTD/T4/50002-1D-Team-17/work/verilog/rom_boolean_5.v" "C:/Users/LENOVO\ PC/My\ Stuff/SUTD/T4/50002-1D-Team-17/work/verilog/rom_comparator_6.v" "C:/Users/LENOVO\ PC/My\ Stuff/SUTD/T4/50002-1D-Team-17/work/verilog/rom_multiplier1_7.v" "C:/Users/LENOVO\ PC/My\ Stuff/SUTD/T4/50002-1D-Team-17/work/verilog/rom_multiplier2_8.v" "C:/Users/LENOVO\ PC/My\ Stuff/SUTD/T4/50002-1D-Team-17/work/verilog/rom_shifter_9.v" "C:/Users/LENOVO\ PC/My\ Stuff/SUTD/T4/50002-1D-Team-17/work/verilog/alu_10.v" "C:/Users/LENOVO\ PC/My\ Stuff/SUTD/T4/50002-1D-Team-17/work/verilog/adder_11.v" "C:/Users/LENOVO\ PC/My\ Stuff/SUTD/T4/50002-1D-Team-17/work/verilog/boolean_12.v" "C:/Users/LENOVO\ PC/My\ Stuff/SUTD/T4/50002-1D-Team-17/work/verilog/shifter_13.v" "C:/Users/LENOVO\ PC/My\ Stuff/SUTD/T4/50002-1D-Team-17/work/verilog/multiplier_14.v" "C:/Users/LENOVO\ PC/My\ Stuff/SUTD/T4/50002-1D-Team-17/work/verilog/compare_15.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/LENOVO\ PC/My\ Stuff/SUTD/T4/50002-1D-Team-17/work/constraint/alchitry.xdc" "C:/Users/LENOVO\ PC/My\ Stuff/SUTD/T4/50002-1D-Team-17/work/constraint/io.xdc" "C:/Program\ Files/Alchitry/Alchitry\ Labs/library/components/au.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 12
The system cannot find the path specified.

[Tue Mar 15 00:17:44 2022] Launched synth_1...
Run output will be captured here: C:/Users/LENOVO PC/My Stuff/SUTD/T4/50002-1D-Team-17/work/vivado/16bitALU/16bitALU.runs/synth_1/runme.log
# wait_on_run synth_1
[Tue Mar 15 00:17:44 2022] Waiting for synth_1 to finish...
The system cannot find the path specified.

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25392
The system cannot find the path specified.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1307.660 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/LENOVO PC/My Stuff/SUTD/T4/50002-1D-Team-17/work/vivado/16bitALU/16bitALU.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'test_fsm_1' [C:/Users/LENOVO PC/My Stuff/SUTD/T4/50002-1D-Team-17/work/vivado/16bitALU/16bitALU.srcs/sources_1/imports/verilog/test_fsm_1.v:7]
	Parameter ADDER1_test_unit bound to: 3'b000 
	Parameter ADDER2_test_unit bound to: 3'b001 
	Parameter BOOLEAN_test_unit bound to: 3'b010 
	Parameter COMPARE_test_unit bound to: 3'b011 
	Parameter MULTIPLIER1_test_unit bound to: 3'b100 
	Parameter MULTIPLIER2_test_unit bound to: 3'b101 
	Parameter SHIFTER_test_unit bound to: 3'b110 
	Parameter DONE_test_unit bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'rom_adder1_3' [C:/Users/LENOVO PC/My Stuff/SUTD/T4/50002-1D-Team-17/work/vivado/16bitALU/16bitALU.srcs/sources_1/imports/verilog/rom_adder1_3.v:7]
	Parameter A bound to: 224'b11111111111111110000000011111111000000001111111111111111111111110000000011111111000000001111111100000000111111110000000000000000111111111111111100000000111111111111111111111110000000011111111111111111111111100000000011110000 
	Parameter B bound to: 224'b11111111111111110000000111111111111111111111111111111111111111100000000111111111111111111111111111111111000000010000000000000000111111111111111100000000111111111111111111111110000000011111111111111111111110100000001011111111 
	Parameter ALUFN_SIGNAL bound to: 84'b000000000000000000000001000001000001000000000000000001000001000000000000000001000001 
	Parameter EXPECTED_OUTPUT_SUM bound to: 224'b11111111111111100000001011111110000000001111111000000000000000011111111100000000000000010000000000000000000000000000000000000000000000000000000000000000000000001111111111111100000000111111111000000000000001001111111100000000 
	Parameter EXPECTED_OUTPUT_Z bound to: 14'b00000011110000 
	Parameter EXPECTED_OUTPUT_V bound to: 14'b00000000000000 
	Parameter EXPECTED_OUTPUT_N bound to: 14'b10001000001001 
INFO: [Synth 8-6155] done synthesizing module 'rom_adder1_3' (1#1) [C:/Users/LENOVO PC/My Stuff/SUTD/T4/50002-1D-Team-17/work/vivado/16bitALU/16bitALU.srcs/sources_1/imports/verilog/rom_adder1_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'rom_adder2_4' [C:/Users/LENOVO PC/My Stuff/SUTD/T4/50002-1D-Team-17/work/vivado/16bitALU/16bitALU.srcs/sources_1/imports/verilog/rom_adder2_4.v:7]
	Parameter A bound to: 128'b10000000000000001000000000000000011111111111111101111111111111111000000000000000100000000000000001111111111111110111111111111111 
	Parameter B bound to: 128'b11111111111111111000000000000000011111111111111100000000000000010000000000000001011111111111111111111111111111111000000000000000 
	Parameter ALUFN_SIGNAL bound to: 48'b000000000000000000000000000001000001000001000001 
	Parameter EXPECTED_OUTPUT_SUM bound to: 128'b01111111111111110000000000000000111111111111111010000000000000000111111111111111000000000000000110000000000000001111111111111111 
	Parameter EXPECTED_OUTPUT_Z bound to: 8'b01000000 
	Parameter EXPECTED_OUTPUT_V bound to: 8'b11111111 
	Parameter EXPECTED_OUTPUT_N bound to: 8'b00110011 
INFO: [Synth 8-6155] done synthesizing module 'rom_adder2_4' (2#1) [C:/Users/LENOVO PC/My Stuff/SUTD/T4/50002-1D-Team-17/work/vivado/16bitALU/16bitALU.srcs/sources_1/imports/verilog/rom_adder2_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'rom_boolean_5' [C:/Users/LENOVO PC/My Stuff/SUTD/T4/50002-1D-Team-17/work/vivado/16bitALU/16bitALU.srcs/sources_1/imports/verilog/rom_boolean_5.v:7]
	Parameter AND bound to: 6'b011000 
	Parameter OR bound to: 6'b011110 
	Parameter XOR bound to: 6'b010110 
	Parameter A bound to: 6'b011010 
	Parameter NAND bound to: 6'b010111 
	Parameter NOR bound to: 6'b010001 
	Parameter XNOR bound to: 6'b011001 
	Parameter B bound to: 6'b011100 
	Parameter TEST_A bound to: 128'b11111111000000001111111100000000111111110000000011111111000000001111111100000000111111110000000011111111000000001111111100000000 
	Parameter TEST_B bound to: 128'b11110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000 
	Parameter ALUFN bound to: 48'b011000011110010110011010010111010001011001011100 
	Parameter EXP_OUT bound to: 128'b11110000000000001111111111110000000011111111000011111111000000000000000011111111000000000000111111110000000011111111000011110000 
	Parameter EXP_ZVN bound to: 24'b000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'rom_boolean_5' (3#1) [C:/Users/LENOVO PC/My Stuff/SUTD/T4/50002-1D-Team-17/work/vivado/16bitALU/16bitALU.srcs/sources_1/imports/verilog/rom_boolean_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'rom_comparator_6' [C:/Users/LENOVO PC/My Stuff/SUTD/T4/50002-1D-Team-17/work/vivado/16bitALU/16bitALU.srcs/sources_1/imports/verilog/rom_comparator_6.v:7]
	Parameter CMPEQ bound to: 6'b110011 
	Parameter CMPLT bound to: 6'b110101 
	Parameter CMPLE bound to: 6'b110111 
	Parameter TEST_A bound to: 256'b0000001000110111111111001000101100000000000111101000000100001100000000101001111000000000110100101111111000001100000000000111100011111111100111000000001010011110000000000000000001111110111101000000001101100001000000000000101011111111100111000000001010011110 
	Parameter TEST_B bound to: 256'b1111111100101110111111100011010000000000000111100000000100101100000000101010011011111111001011101111111000001100000000000111100000000000011001000000001010100110000000000000000011111110110101001111111000001100000000000000101000000000011001000000001010100110 
	Parameter ALUFN bound to: 96'b110111110111110111110111110111110011110011110011110011110011110011110101110101110101110101110101 
	Parameter EXP_OUT bound to: 256'b0000000000000000000000000000000100000000000000010000000000000001000000000000000100000000000000000000000000000001000000000000000100000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000000000000001 
	Parameter EXP_ZVN bound to: 48'b000001100010000001000000000001100011000100001001 
INFO: [Synth 8-6155] done synthesizing module 'rom_comparator_6' (4#1) [C:/Users/LENOVO PC/My Stuff/SUTD/T4/50002-1D-Team-17/work/vivado/16bitALU/16bitALU.srcs/sources_1/imports/verilog/rom_comparator_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'rom_multiplier1_7' [C:/Users/LENOVO PC/My Stuff/SUTD/T4/50002-1D-Team-17/work/vivado/16bitALU/16bitALU.srcs/sources_1/imports/verilog/rom_multiplier1_7.v:7]
	Parameter TEST_A bound to: 208'b0000000000000000111111111111101100000000000000010000000000000001000000011111010000000001111101001111111000001100000000000000000000000000000001010000000000000101111111111111011000000000000000111111111111111011 
	Parameter TEST_B bound to: 208'b0000000000000101000000000000000000000000000010101111111111110110000000011111010011111110000011001111111000001100000000000000010100000000000000000000000000000010000000000000001000000000000010100000000000001010 
	Parameter ALUFN bound to: 78'b000100000100000100000100000100000100000101000101000101000101000101000101000101 
	Parameter EXP_OUT bound to: 208'b0000000000000000000000000000000000000000000010101111111111110110110100001001000000101111011100001101000010010000000000000000000000000000000000000000000000000010111111111111101100000000000000000000000000000000 
	Parameter EXP_ZVN bound to: 39'b001001001000100000100001000000001001001 
	Parameter EXP_E bound to: 13'b0000000010000 
INFO: [Synth 8-6155] done synthesizing module 'rom_multiplier1_7' (5#1) [C:/Users/LENOVO PC/My Stuff/SUTD/T4/50002-1D-Team-17/work/vivado/16bitALU/16bitALU.srcs/sources_1/imports/verilog/rom_multiplier1_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'rom_multiplier2_8' [C:/Users/LENOVO PC/My Stuff/SUTD/T4/50002-1D-Team-17/work/vivado/16bitALU/16bitALU.srcs/sources_1/imports/verilog/rom_multiplier2_8.v:7]
	Parameter TEST_A bound to: 96'b000000000000000000000000000001010000000000000101111111111111011000000000000000111111111111111011 
	Parameter TEST_B bound to: 96'b000000000000010100000000000000000000000000000010000000000000001000000000000010100000000000001010 
	Parameter ALUFN bound to: 36'b000110000110000110000110000110000110 
	Parameter EXP_OUT bound to: 96'b000000000000000000000000000000000000000000000001000000000000000011111111111111011111111111111011 
	Parameter EXP_ZVN bound to: 18'b001000000001001001 
	Parameter EXP_E bound to: 6'b010000 
INFO: [Synth 8-6155] done synthesizing module 'rom_multiplier2_8' (6#1) [C:/Users/LENOVO PC/My Stuff/SUTD/T4/50002-1D-Team-17/work/vivado/16bitALU/16bitALU.srcs/sources_1/imports/verilog/rom_multiplier2_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'rom_shifter_9' [C:/Users/LENOVO PC/My Stuff/SUTD/T4/50002-1D-Team-17/work/vivado/16bitALU/16bitALU.srcs/sources_1/imports/verilog/rom_shifter_9.v:7]
	Parameter SHL bound to: 6'b100000 
	Parameter SHR bound to: 6'b100001 
	Parameter SRA bound to: 6'b100011 
	Parameter TEST_A bound to: 96'b000000000000101000000010001101110000001101100001111111111111011011111110001110001111110101011010 
	Parameter TEST_B bound to: 96'b000000000000001000000000000000110000000000000100000000000000001000000000000000110000000000000100 
	Parameter ALUFN bound to: 36'b100000100001100011100000100001100011 
	Parameter EXP_ZVN bound to: 18'b000000000001001001 
	Parameter EXP_OUT bound to: 96'b000000000010100000000000011011000000000000100011111111111101100000011111101010111111111111100011 
INFO: [Synth 8-6155] done synthesizing module 'rom_shifter_9' (7#1) [C:/Users/LENOVO PC/My Stuff/SUTD/T4/50002-1D-Team-17/work/vivado/16bitALU/16bitALU.srcs/sources_1/imports/verilog/rom_shifter_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_10' [C:/Users/LENOVO PC/My Stuff/SUTD/T4/50002-1D-Team-17/work/vivado/16bitALU/16bitALU.srcs/sources_1/imports/verilog/alu_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_11' [C:/Users/LENOVO PC/My Stuff/SUTD/T4/50002-1D-Team-17/work/vivado/16bitALU/16bitALU.srcs/sources_1/imports/verilog/adder_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'adder_11' (8#1) [C:/Users/LENOVO PC/My Stuff/SUTD/T4/50002-1D-Team-17/work/vivado/16bitALU/16bitALU.srcs/sources_1/imports/verilog/adder_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_12' [C:/Users/LENOVO PC/My Stuff/SUTD/T4/50002-1D-Team-17/work/vivado/16bitALU/16bitALU.srcs/sources_1/imports/verilog/boolean_12.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_12' (9#1) [C:/Users/LENOVO PC/My Stuff/SUTD/T4/50002-1D-Team-17/work/vivado/16bitALU/16bitALU.srcs/sources_1/imports/verilog/boolean_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_13' [C:/Users/LENOVO PC/My Stuff/SUTD/T4/50002-1D-Team-17/work/vivado/16bitALU/16bitALU.srcs/sources_1/imports/verilog/shifter_13.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_13' (10#1) [C:/Users/LENOVO PC/My Stuff/SUTD/T4/50002-1D-Team-17/work/vivado/16bitALU/16bitALU.srcs/sources_1/imports/verilog/shifter_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiplier_14' [C:/Users/LENOVO PC/My Stuff/SUTD/T4/50002-1D-Team-17/work/vivado/16bitALU/16bitALU.srcs/sources_1/imports/verilog/multiplier_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_14' (11#1) [C:/Users/LENOVO PC/My Stuff/SUTD/T4/50002-1D-Team-17/work/vivado/16bitALU/16bitALU.srcs/sources_1/imports/verilog/multiplier_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_15' [C:/Users/LENOVO PC/My Stuff/SUTD/T4/50002-1D-Team-17/work/vivado/16bitALU/16bitALU.srcs/sources_1/imports/verilog/compare_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_15' (12#1) [C:/Users/LENOVO PC/My Stuff/SUTD/T4/50002-1D-Team-17/work/vivado/16bitALU/16bitALU.srcs/sources_1/imports/verilog/compare_15.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/LENOVO PC/My Stuff/SUTD/T4/50002-1D-Team-17/work/vivado/16bitALU/16bitALU.srcs/sources_1/imports/verilog/