Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Dec  3 19:13:48 2025
| Host         : DESKTOP-6LGOCJL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_ip_test_control_sets_placed.rpt
| Design       : uart_ip_test
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            8 |
| No           | No                    | Yes                    |              37 |           16 |
| No           | Yes                   | No                     |              45 |           12 |
| Yes          | No                    | No                     |              44 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              30 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                   Enable Signal                   |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | msg_index                                         | msg_index[3]_i_1_n_0                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | led[3]_i_1_n_0                                    | rst_IBUF                              |                2 |              4 |         2.00 |
|  div/CLK       |                                                   | rst_IBUF                              |                1 |              4 |         4.00 |
|  div/CLK       | bin/sel                                           | rst_IBUF                              |                1 |              4 |         4.00 |
|  div/CLK       | one/enable0                                       | rst_IBUF                              |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | uart_core/baud16gen/Baud16Tick                    |                                       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG |                                                   | uart_core/baud16gen/cnt[6]_i_1__0_n_0 |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | uart_core/uart_rx/E[0]                            |                                       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | uart_core/uart_tx/RxD_buff[7]_i_1_n_0             |                                       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG |                                                   | uart_core/baudgen/cnt[10]_i_1_n_0     |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG | uart_core/uart_rx/FSM_onehot_state[10]_i_1__0_n_0 |                                       |                2 |             11 |         5.50 |
|  clk_IBUF_BUFG | uart_core/uart_tx/FSM_onehot_state[11]_i_1_n_0    |                                       |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | pace_cnt                                          | pace_cnt[0]_i_1_n_0                   |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG |                                                   |                                       |                8 |             19 |         2.38 |
|  clk_IBUF_BUFG |                                                   | db/cnt[0]_i_1_n_0                     |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                                                   | rst_IBUF                              |               17 |             40 |         2.35 |
+----------------+---------------------------------------------------+---------------------------------------+------------------+----------------+--------------+


