
STM32H7_CM7_ADC_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .ram_d2_noload 00001000  30000000  30000000  0000f000  2**5
                  ALLOC
  1 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         0000c878  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000108  0800cb18  0800cb18  0000db18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  0800cc20  0800cc20  0000e088  2**0
                  CONTENTS, READONLY
  5 .ARM          00000008  0800cc20  0800cc20  0000dc20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  0800cc28  0800cc28  0000e088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  0800cc28  0800cc28  0000dc28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .fini_array   00000004  0800cc2c  0800cc2c  0000dc2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .data         00000088  24000000  0800cc30  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00001494  24000088  0800ccb8  0000e088  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2400151c  0800ccb8  0000e51c  2**0
                  ALLOC
 12 .ARM.attributes 0000002e  00000000  00000000  0000e088  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001830a  00000000  00000000  0000e0b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002da3  00000000  00000000  000263c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000011a8  00000000  00000000  00029168  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d96  00000000  00000000  0002a310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0003cdb9  00000000  00000000  0002b0a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001884a  00000000  00000000  00067e5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00193dbb  00000000  00000000  000806a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00214464  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005404  00000000  00000000  002144a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000073  00000000  00000000  002198ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000088 	.word	0x24000088
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800cb00 	.word	0x0800cb00

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2400008c 	.word	0x2400008c
 80002dc:	0800cb00 	.word	0x0800cb00

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b988 	b.w	80006a8 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	468e      	mov	lr, r1
 80003b8:	4604      	mov	r4, r0
 80003ba:	4688      	mov	r8, r1
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d14a      	bne.n	8000456 <__udivmoddi4+0xa6>
 80003c0:	428a      	cmp	r2, r1
 80003c2:	4617      	mov	r7, r2
 80003c4:	d962      	bls.n	800048c <__udivmoddi4+0xdc>
 80003c6:	fab2 f682 	clz	r6, r2
 80003ca:	b14e      	cbz	r6, 80003e0 <__udivmoddi4+0x30>
 80003cc:	f1c6 0320 	rsb	r3, r6, #32
 80003d0:	fa01 f806 	lsl.w	r8, r1, r6
 80003d4:	fa20 f303 	lsr.w	r3, r0, r3
 80003d8:	40b7      	lsls	r7, r6
 80003da:	ea43 0808 	orr.w	r8, r3, r8
 80003de:	40b4      	lsls	r4, r6
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	fa1f fc87 	uxth.w	ip, r7
 80003e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003ec:	0c23      	lsrs	r3, r4, #16
 80003ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80003f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003f6:	fb01 f20c 	mul.w	r2, r1, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d909      	bls.n	8000412 <__udivmoddi4+0x62>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f101 30ff 	add.w	r0, r1, #4294967295
 8000404:	f080 80ea 	bcs.w	80005dc <__udivmoddi4+0x22c>
 8000408:	429a      	cmp	r2, r3
 800040a:	f240 80e7 	bls.w	80005dc <__udivmoddi4+0x22c>
 800040e:	3902      	subs	r1, #2
 8000410:	443b      	add	r3, r7
 8000412:	1a9a      	subs	r2, r3, r2
 8000414:	b2a3      	uxth	r3, r4
 8000416:	fbb2 f0fe 	udiv	r0, r2, lr
 800041a:	fb0e 2210 	mls	r2, lr, r0, r2
 800041e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000422:	fb00 fc0c 	mul.w	ip, r0, ip
 8000426:	459c      	cmp	ip, r3
 8000428:	d909      	bls.n	800043e <__udivmoddi4+0x8e>
 800042a:	18fb      	adds	r3, r7, r3
 800042c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000430:	f080 80d6 	bcs.w	80005e0 <__udivmoddi4+0x230>
 8000434:	459c      	cmp	ip, r3
 8000436:	f240 80d3 	bls.w	80005e0 <__udivmoddi4+0x230>
 800043a:	443b      	add	r3, r7
 800043c:	3802      	subs	r0, #2
 800043e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000442:	eba3 030c 	sub.w	r3, r3, ip
 8000446:	2100      	movs	r1, #0
 8000448:	b11d      	cbz	r5, 8000452 <__udivmoddi4+0xa2>
 800044a:	40f3      	lsrs	r3, r6
 800044c:	2200      	movs	r2, #0
 800044e:	e9c5 3200 	strd	r3, r2, [r5]
 8000452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000456:	428b      	cmp	r3, r1
 8000458:	d905      	bls.n	8000466 <__udivmoddi4+0xb6>
 800045a:	b10d      	cbz	r5, 8000460 <__udivmoddi4+0xb0>
 800045c:	e9c5 0100 	strd	r0, r1, [r5]
 8000460:	2100      	movs	r1, #0
 8000462:	4608      	mov	r0, r1
 8000464:	e7f5      	b.n	8000452 <__udivmoddi4+0xa2>
 8000466:	fab3 f183 	clz	r1, r3
 800046a:	2900      	cmp	r1, #0
 800046c:	d146      	bne.n	80004fc <__udivmoddi4+0x14c>
 800046e:	4573      	cmp	r3, lr
 8000470:	d302      	bcc.n	8000478 <__udivmoddi4+0xc8>
 8000472:	4282      	cmp	r2, r0
 8000474:	f200 8105 	bhi.w	8000682 <__udivmoddi4+0x2d2>
 8000478:	1a84      	subs	r4, r0, r2
 800047a:	eb6e 0203 	sbc.w	r2, lr, r3
 800047e:	2001      	movs	r0, #1
 8000480:	4690      	mov	r8, r2
 8000482:	2d00      	cmp	r5, #0
 8000484:	d0e5      	beq.n	8000452 <__udivmoddi4+0xa2>
 8000486:	e9c5 4800 	strd	r4, r8, [r5]
 800048a:	e7e2      	b.n	8000452 <__udivmoddi4+0xa2>
 800048c:	2a00      	cmp	r2, #0
 800048e:	f000 8090 	beq.w	80005b2 <__udivmoddi4+0x202>
 8000492:	fab2 f682 	clz	r6, r2
 8000496:	2e00      	cmp	r6, #0
 8000498:	f040 80a4 	bne.w	80005e4 <__udivmoddi4+0x234>
 800049c:	1a8a      	subs	r2, r1, r2
 800049e:	0c03      	lsrs	r3, r0, #16
 80004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a4:	b280      	uxth	r0, r0
 80004a6:	b2bc      	uxth	r4, r7
 80004a8:	2101      	movs	r1, #1
 80004aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80004b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004b6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ba:	429a      	cmp	r2, r3
 80004bc:	d907      	bls.n	80004ce <__udivmoddi4+0x11e>
 80004be:	18fb      	adds	r3, r7, r3
 80004c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004c4:	d202      	bcs.n	80004cc <__udivmoddi4+0x11c>
 80004c6:	429a      	cmp	r2, r3
 80004c8:	f200 80e0 	bhi.w	800068c <__udivmoddi4+0x2dc>
 80004cc:	46c4      	mov	ip, r8
 80004ce:	1a9b      	subs	r3, r3, r2
 80004d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004dc:	fb02 f404 	mul.w	r4, r2, r4
 80004e0:	429c      	cmp	r4, r3
 80004e2:	d907      	bls.n	80004f4 <__udivmoddi4+0x144>
 80004e4:	18fb      	adds	r3, r7, r3
 80004e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004ea:	d202      	bcs.n	80004f2 <__udivmoddi4+0x142>
 80004ec:	429c      	cmp	r4, r3
 80004ee:	f200 80ca 	bhi.w	8000686 <__udivmoddi4+0x2d6>
 80004f2:	4602      	mov	r2, r0
 80004f4:	1b1b      	subs	r3, r3, r4
 80004f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80004fa:	e7a5      	b.n	8000448 <__udivmoddi4+0x98>
 80004fc:	f1c1 0620 	rsb	r6, r1, #32
 8000500:	408b      	lsls	r3, r1
 8000502:	fa22 f706 	lsr.w	r7, r2, r6
 8000506:	431f      	orrs	r7, r3
 8000508:	fa0e f401 	lsl.w	r4, lr, r1
 800050c:	fa20 f306 	lsr.w	r3, r0, r6
 8000510:	fa2e fe06 	lsr.w	lr, lr, r6
 8000514:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000518:	4323      	orrs	r3, r4
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	fa1f fc87 	uxth.w	ip, r7
 8000522:	fbbe f0f9 	udiv	r0, lr, r9
 8000526:	0c1c      	lsrs	r4, r3, #16
 8000528:	fb09 ee10 	mls	lr, r9, r0, lr
 800052c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000530:	fb00 fe0c 	mul.w	lr, r0, ip
 8000534:	45a6      	cmp	lr, r4
 8000536:	fa02 f201 	lsl.w	r2, r2, r1
 800053a:	d909      	bls.n	8000550 <__udivmoddi4+0x1a0>
 800053c:	193c      	adds	r4, r7, r4
 800053e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000542:	f080 809c 	bcs.w	800067e <__udivmoddi4+0x2ce>
 8000546:	45a6      	cmp	lr, r4
 8000548:	f240 8099 	bls.w	800067e <__udivmoddi4+0x2ce>
 800054c:	3802      	subs	r0, #2
 800054e:	443c      	add	r4, r7
 8000550:	eba4 040e 	sub.w	r4, r4, lr
 8000554:	fa1f fe83 	uxth.w	lr, r3
 8000558:	fbb4 f3f9 	udiv	r3, r4, r9
 800055c:	fb09 4413 	mls	r4, r9, r3, r4
 8000560:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000564:	fb03 fc0c 	mul.w	ip, r3, ip
 8000568:	45a4      	cmp	ip, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x1ce>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000572:	f080 8082 	bcs.w	800067a <__udivmoddi4+0x2ca>
 8000576:	45a4      	cmp	ip, r4
 8000578:	d97f      	bls.n	800067a <__udivmoddi4+0x2ca>
 800057a:	3b02      	subs	r3, #2
 800057c:	443c      	add	r4, r7
 800057e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000582:	eba4 040c 	sub.w	r4, r4, ip
 8000586:	fba0 ec02 	umull	lr, ip, r0, r2
 800058a:	4564      	cmp	r4, ip
 800058c:	4673      	mov	r3, lr
 800058e:	46e1      	mov	r9, ip
 8000590:	d362      	bcc.n	8000658 <__udivmoddi4+0x2a8>
 8000592:	d05f      	beq.n	8000654 <__udivmoddi4+0x2a4>
 8000594:	b15d      	cbz	r5, 80005ae <__udivmoddi4+0x1fe>
 8000596:	ebb8 0203 	subs.w	r2, r8, r3
 800059a:	eb64 0409 	sbc.w	r4, r4, r9
 800059e:	fa04 f606 	lsl.w	r6, r4, r6
 80005a2:	fa22 f301 	lsr.w	r3, r2, r1
 80005a6:	431e      	orrs	r6, r3
 80005a8:	40cc      	lsrs	r4, r1
 80005aa:	e9c5 6400 	strd	r6, r4, [r5]
 80005ae:	2100      	movs	r1, #0
 80005b0:	e74f      	b.n	8000452 <__udivmoddi4+0xa2>
 80005b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005b6:	0c01      	lsrs	r1, r0, #16
 80005b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005bc:	b280      	uxth	r0, r0
 80005be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005c2:	463b      	mov	r3, r7
 80005c4:	4638      	mov	r0, r7
 80005c6:	463c      	mov	r4, r7
 80005c8:	46b8      	mov	r8, r7
 80005ca:	46be      	mov	lr, r7
 80005cc:	2620      	movs	r6, #32
 80005ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80005d2:	eba2 0208 	sub.w	r2, r2, r8
 80005d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005da:	e766      	b.n	80004aa <__udivmoddi4+0xfa>
 80005dc:	4601      	mov	r1, r0
 80005de:	e718      	b.n	8000412 <__udivmoddi4+0x62>
 80005e0:	4610      	mov	r0, r2
 80005e2:	e72c      	b.n	800043e <__udivmoddi4+0x8e>
 80005e4:	f1c6 0220 	rsb	r2, r6, #32
 80005e8:	fa2e f302 	lsr.w	r3, lr, r2
 80005ec:	40b7      	lsls	r7, r6
 80005ee:	40b1      	lsls	r1, r6
 80005f0:	fa20 f202 	lsr.w	r2, r0, r2
 80005f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005f8:	430a      	orrs	r2, r1
 80005fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80005fe:	b2bc      	uxth	r4, r7
 8000600:	fb0e 3318 	mls	r3, lr, r8, r3
 8000604:	0c11      	lsrs	r1, r2, #16
 8000606:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800060a:	fb08 f904 	mul.w	r9, r8, r4
 800060e:	40b0      	lsls	r0, r6
 8000610:	4589      	cmp	r9, r1
 8000612:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000616:	b280      	uxth	r0, r0
 8000618:	d93e      	bls.n	8000698 <__udivmoddi4+0x2e8>
 800061a:	1879      	adds	r1, r7, r1
 800061c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000620:	d201      	bcs.n	8000626 <__udivmoddi4+0x276>
 8000622:	4589      	cmp	r9, r1
 8000624:	d81f      	bhi.n	8000666 <__udivmoddi4+0x2b6>
 8000626:	eba1 0109 	sub.w	r1, r1, r9
 800062a:	fbb1 f9fe 	udiv	r9, r1, lr
 800062e:	fb09 f804 	mul.w	r8, r9, r4
 8000632:	fb0e 1119 	mls	r1, lr, r9, r1
 8000636:	b292      	uxth	r2, r2
 8000638:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800063c:	4542      	cmp	r2, r8
 800063e:	d229      	bcs.n	8000694 <__udivmoddi4+0x2e4>
 8000640:	18ba      	adds	r2, r7, r2
 8000642:	f109 31ff 	add.w	r1, r9, #4294967295
 8000646:	d2c4      	bcs.n	80005d2 <__udivmoddi4+0x222>
 8000648:	4542      	cmp	r2, r8
 800064a:	d2c2      	bcs.n	80005d2 <__udivmoddi4+0x222>
 800064c:	f1a9 0102 	sub.w	r1, r9, #2
 8000650:	443a      	add	r2, r7
 8000652:	e7be      	b.n	80005d2 <__udivmoddi4+0x222>
 8000654:	45f0      	cmp	r8, lr
 8000656:	d29d      	bcs.n	8000594 <__udivmoddi4+0x1e4>
 8000658:	ebbe 0302 	subs.w	r3, lr, r2
 800065c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000660:	3801      	subs	r0, #1
 8000662:	46e1      	mov	r9, ip
 8000664:	e796      	b.n	8000594 <__udivmoddi4+0x1e4>
 8000666:	eba7 0909 	sub.w	r9, r7, r9
 800066a:	4449      	add	r1, r9
 800066c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000670:	fbb1 f9fe 	udiv	r9, r1, lr
 8000674:	fb09 f804 	mul.w	r8, r9, r4
 8000678:	e7db      	b.n	8000632 <__udivmoddi4+0x282>
 800067a:	4673      	mov	r3, lr
 800067c:	e77f      	b.n	800057e <__udivmoddi4+0x1ce>
 800067e:	4650      	mov	r0, sl
 8000680:	e766      	b.n	8000550 <__udivmoddi4+0x1a0>
 8000682:	4608      	mov	r0, r1
 8000684:	e6fd      	b.n	8000482 <__udivmoddi4+0xd2>
 8000686:	443b      	add	r3, r7
 8000688:	3a02      	subs	r2, #2
 800068a:	e733      	b.n	80004f4 <__udivmoddi4+0x144>
 800068c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000690:	443b      	add	r3, r7
 8000692:	e71c      	b.n	80004ce <__udivmoddi4+0x11e>
 8000694:	4649      	mov	r1, r9
 8000696:	e79c      	b.n	80005d2 <__udivmoddi4+0x222>
 8000698:	eba1 0109 	sub.w	r1, r1, r9
 800069c:	46c4      	mov	ip, r8
 800069e:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a2:	fb09 f804 	mul.w	r8, r9, r4
 80006a6:	e7c4      	b.n	8000632 <__udivmoddi4+0x282>

080006a8 <__aeabi_idiv0>:
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop

080006ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006ac:	b480      	push	{r7}
 80006ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80006b0:	4b49      	ldr	r3, [pc, #292]	@ (80007d8 <SystemInit+0x12c>)
 80006b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006b6:	4a48      	ldr	r2, [pc, #288]	@ (80007d8 <SystemInit+0x12c>)
 80006b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80006c0:	4b45      	ldr	r3, [pc, #276]	@ (80007d8 <SystemInit+0x12c>)
 80006c2:	691b      	ldr	r3, [r3, #16]
 80006c4:	4a44      	ldr	r2, [pc, #272]	@ (80007d8 <SystemInit+0x12c>)
 80006c6:	f043 0310 	orr.w	r3, r3, #16
 80006ca:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006cc:	4b43      	ldr	r3, [pc, #268]	@ (80007dc <SystemInit+0x130>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	f003 030f 	and.w	r3, r3, #15
 80006d4:	2b06      	cmp	r3, #6
 80006d6:	d807      	bhi.n	80006e8 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006d8:	4b40      	ldr	r3, [pc, #256]	@ (80007dc <SystemInit+0x130>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	f023 030f 	bic.w	r3, r3, #15
 80006e0:	4a3e      	ldr	r2, [pc, #248]	@ (80007dc <SystemInit+0x130>)
 80006e2:	f043 0307 	orr.w	r3, r3, #7
 80006e6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006e8:	4b3d      	ldr	r3, [pc, #244]	@ (80007e0 <SystemInit+0x134>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	4a3c      	ldr	r2, [pc, #240]	@ (80007e0 <SystemInit+0x134>)
 80006ee:	f043 0301 	orr.w	r3, r3, #1
 80006f2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006f4:	4b3a      	ldr	r3, [pc, #232]	@ (80007e0 <SystemInit+0x134>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006fa:	4b39      	ldr	r3, [pc, #228]	@ (80007e0 <SystemInit+0x134>)
 80006fc:	681a      	ldr	r2, [r3, #0]
 80006fe:	4938      	ldr	r1, [pc, #224]	@ (80007e0 <SystemInit+0x134>)
 8000700:	4b38      	ldr	r3, [pc, #224]	@ (80007e4 <SystemInit+0x138>)
 8000702:	4013      	ands	r3, r2
 8000704:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000706:	4b35      	ldr	r3, [pc, #212]	@ (80007dc <SystemInit+0x130>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	f003 0308 	and.w	r3, r3, #8
 800070e:	2b00      	cmp	r3, #0
 8000710:	d007      	beq.n	8000722 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000712:	4b32      	ldr	r3, [pc, #200]	@ (80007dc <SystemInit+0x130>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	f023 030f 	bic.w	r3, r3, #15
 800071a:	4a30      	ldr	r2, [pc, #192]	@ (80007dc <SystemInit+0x130>)
 800071c:	f043 0307 	orr.w	r3, r3, #7
 8000720:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000722:	4b2f      	ldr	r3, [pc, #188]	@ (80007e0 <SystemInit+0x134>)
 8000724:	2200      	movs	r2, #0
 8000726:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000728:	4b2d      	ldr	r3, [pc, #180]	@ (80007e0 <SystemInit+0x134>)
 800072a:	2200      	movs	r2, #0
 800072c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800072e:	4b2c      	ldr	r3, [pc, #176]	@ (80007e0 <SystemInit+0x134>)
 8000730:	2200      	movs	r2, #0
 8000732:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000734:	4b2a      	ldr	r3, [pc, #168]	@ (80007e0 <SystemInit+0x134>)
 8000736:	4a2c      	ldr	r2, [pc, #176]	@ (80007e8 <SystemInit+0x13c>)
 8000738:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800073a:	4b29      	ldr	r3, [pc, #164]	@ (80007e0 <SystemInit+0x134>)
 800073c:	4a2b      	ldr	r2, [pc, #172]	@ (80007ec <SystemInit+0x140>)
 800073e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000740:	4b27      	ldr	r3, [pc, #156]	@ (80007e0 <SystemInit+0x134>)
 8000742:	4a2b      	ldr	r2, [pc, #172]	@ (80007f0 <SystemInit+0x144>)
 8000744:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000746:	4b26      	ldr	r3, [pc, #152]	@ (80007e0 <SystemInit+0x134>)
 8000748:	2200      	movs	r2, #0
 800074a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800074c:	4b24      	ldr	r3, [pc, #144]	@ (80007e0 <SystemInit+0x134>)
 800074e:	4a28      	ldr	r2, [pc, #160]	@ (80007f0 <SystemInit+0x144>)
 8000750:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000752:	4b23      	ldr	r3, [pc, #140]	@ (80007e0 <SystemInit+0x134>)
 8000754:	2200      	movs	r2, #0
 8000756:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000758:	4b21      	ldr	r3, [pc, #132]	@ (80007e0 <SystemInit+0x134>)
 800075a:	4a25      	ldr	r2, [pc, #148]	@ (80007f0 <SystemInit+0x144>)
 800075c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800075e:	4b20      	ldr	r3, [pc, #128]	@ (80007e0 <SystemInit+0x134>)
 8000760:	2200      	movs	r2, #0
 8000762:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000764:	4b1e      	ldr	r3, [pc, #120]	@ (80007e0 <SystemInit+0x134>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	4a1d      	ldr	r2, [pc, #116]	@ (80007e0 <SystemInit+0x134>)
 800076a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800076e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000770:	4b1b      	ldr	r3, [pc, #108]	@ (80007e0 <SystemInit+0x134>)
 8000772:	2200      	movs	r2, #0
 8000774:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000776:	4b1f      	ldr	r3, [pc, #124]	@ (80007f4 <SystemInit+0x148>)
 8000778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800077a:	4a1e      	ldr	r2, [pc, #120]	@ (80007f4 <SystemInit+0x148>)
 800077c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000780:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000782:	4b1d      	ldr	r3, [pc, #116]	@ (80007f8 <SystemInit+0x14c>)
 8000784:	681a      	ldr	r2, [r3, #0]
 8000786:	4b1d      	ldr	r3, [pc, #116]	@ (80007fc <SystemInit+0x150>)
 8000788:	4013      	ands	r3, r2
 800078a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800078e:	d202      	bcs.n	8000796 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000790:	4b1b      	ldr	r3, [pc, #108]	@ (8000800 <SystemInit+0x154>)
 8000792:	2201      	movs	r2, #1
 8000794:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000796:	4b12      	ldr	r3, [pc, #72]	@ (80007e0 <SystemInit+0x134>)
 8000798:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800079c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d113      	bne.n	80007cc <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007a4:	4b0e      	ldr	r3, [pc, #56]	@ (80007e0 <SystemInit+0x134>)
 80007a6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007aa:	4a0d      	ldr	r2, [pc, #52]	@ (80007e0 <SystemInit+0x134>)
 80007ac:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80007b0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80007b4:	4b13      	ldr	r3, [pc, #76]	@ (8000804 <SystemInit+0x158>)
 80007b6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80007ba:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007bc:	4b08      	ldr	r3, [pc, #32]	@ (80007e0 <SystemInit+0x134>)
 80007be:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007c2:	4a07      	ldr	r2, [pc, #28]	@ (80007e0 <SystemInit+0x134>)
 80007c4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80007c8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80007cc:	bf00      	nop
 80007ce:	46bd      	mov	sp, r7
 80007d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d4:	4770      	bx	lr
 80007d6:	bf00      	nop
 80007d8:	e000ed00 	.word	0xe000ed00
 80007dc:	52002000 	.word	0x52002000
 80007e0:	58024400 	.word	0x58024400
 80007e4:	eaf6ed7f 	.word	0xeaf6ed7f
 80007e8:	02020200 	.word	0x02020200
 80007ec:	01ff0000 	.word	0x01ff0000
 80007f0:	01010280 	.word	0x01010280
 80007f4:	580000c0 	.word	0x580000c0
 80007f8:	5c001000 	.word	0x5c001000
 80007fc:	ffff0000 	.word	0xffff0000
 8000800:	51008108 	.word	0x51008108
 8000804:	52004000 	.word	0x52004000

08000808 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 800080c:	4b09      	ldr	r3, [pc, #36]	@ (8000834 <ExitRun0Mode+0x2c>)
 800080e:	68db      	ldr	r3, [r3, #12]
 8000810:	4a08      	ldr	r2, [pc, #32]	@ (8000834 <ExitRun0Mode+0x2c>)
 8000812:	f023 0302 	bic.w	r3, r3, #2
 8000816:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000818:	bf00      	nop
 800081a:	4b06      	ldr	r3, [pc, #24]	@ (8000834 <ExitRun0Mode+0x2c>)
 800081c:	685b      	ldr	r3, [r3, #4]
 800081e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000822:	2b00      	cmp	r3, #0
 8000824:	d0f9      	beq.n	800081a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000826:	bf00      	nop
 8000828:	bf00      	nop
 800082a:	46bd      	mov	sp, r7
 800082c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000830:	4770      	bx	lr
 8000832:	bf00      	nop
 8000834:	58024800 	.word	0x58024800

08000838 <Fill_TestPattern>:

// Fill with a known, easy-to-check pattern:
// even i  (CH6):  6000 + i/2   -> 6000, 6001, 6002, ...
// odd  i  (CH5): 30000 - i/2   -> 30000, 29999, 29998, ...
static inline void Fill_TestPattern(void)
{
 8000838:	b480      	push	{r7}
 800083a:	b083      	sub	sp, #12
 800083c:	af00      	add	r7, sp, #0
    for (uint32_t i = 0; i < 1024; i++) {
 800083e:	2300      	movs	r3, #0
 8000840:	607b      	str	r3, [r7, #4]
 8000842:	e01e      	b.n	8000882 <Fill_TestPattern+0x4a>
        if ((i & 1) == 0) {              // even index
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	f003 0301 	and.w	r3, r3, #1
 800084a:	2b00      	cmp	r3, #0
 800084c:	d10b      	bne.n	8000866 <Fill_TestPattern+0x2e>
            adc_buf_1[i] = (uint16_t)(6000u + (i >> 1));
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	b29a      	uxth	r2, r3
 8000854:	f241 7370 	movw	r3, #6000	@ 0x1770
 8000858:	4413      	add	r3, r2
 800085a:	b299      	uxth	r1, r3
 800085c:	4a0e      	ldr	r2, [pc, #56]	@ (8000898 <Fill_TestPattern+0x60>)
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000864:	e00a      	b.n	800087c <Fill_TestPattern+0x44>
        } else {                         // odd index
            adc_buf_1[i] = (uint16_t)(30000u - (i >> 1));
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	b29a      	uxth	r2, r3
 800086c:	f247 5330 	movw	r3, #30000	@ 0x7530
 8000870:	1a9b      	subs	r3, r3, r2
 8000872:	b299      	uxth	r1, r3
 8000874:	4a08      	ldr	r2, [pc, #32]	@ (8000898 <Fill_TestPattern+0x60>)
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (uint32_t i = 0; i < 1024; i++) {
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	3301      	adds	r3, #1
 8000880:	607b      	str	r3, [r7, #4]
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000888:	d3dc      	bcc.n	8000844 <Fill_TestPattern+0xc>
        }
    }
}
 800088a:	bf00      	nop
 800088c:	bf00      	nop
 800088e:	370c      	adds	r7, #12
 8000890:	46bd      	mov	sp, r7
 8000892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000896:	4770      	bx	lr
 8000898:	24000b10 	.word	0x24000b10

0800089c <avg_interleaved_block>:
// Helper: average one interleaved block: [CH6,CH5,CH6,CH5,...]
// base  : pointer to first sample in the block
// count : number of half-words in the block (must be even)
static inline void avg_interleaved_block(volatile  uint16_t *base, uint32_t count,
                                         uint16_t *avg_ch5, uint16_t *avg_ch6)
{
 800089c:	b480      	push	{r7}
 800089e:	b089      	sub	sp, #36	@ 0x24
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	60f8      	str	r0, [r7, #12]
 80008a4:	60b9      	str	r1, [r7, #8]
 80008a6:	607a      	str	r2, [r7, #4]
 80008a8:	603b      	str	r3, [r7, #0]
    uint32_t sum5 = 0, sum6 = 0;
 80008aa:	2300      	movs	r3, #0
 80008ac:	61fb      	str	r3, [r7, #28]
 80008ae:	2300      	movs	r3, #0
 80008b0:	61bb      	str	r3, [r7, #24]
    // even = CH6, odd = CH5  (because Rank1=CH6, Rank2=CH5)
    for (uint32_t i = 0; i < count; i += 2) {
 80008b2:	2300      	movs	r3, #0
 80008b4:	617b      	str	r3, [r7, #20]
 80008b6:	e017      	b.n	80008e8 <avg_interleaved_block+0x4c>
        sum6 += base[i + 0];
 80008b8:	697b      	ldr	r3, [r7, #20]
 80008ba:	005b      	lsls	r3, r3, #1
 80008bc:	68fa      	ldr	r2, [r7, #12]
 80008be:	4413      	add	r3, r2
 80008c0:	881b      	ldrh	r3, [r3, #0]
 80008c2:	b29b      	uxth	r3, r3
 80008c4:	461a      	mov	r2, r3
 80008c6:	69bb      	ldr	r3, [r7, #24]
 80008c8:	4413      	add	r3, r2
 80008ca:	61bb      	str	r3, [r7, #24]
        sum5 += base[i + 1];
 80008cc:	697b      	ldr	r3, [r7, #20]
 80008ce:	3301      	adds	r3, #1
 80008d0:	005b      	lsls	r3, r3, #1
 80008d2:	68fa      	ldr	r2, [r7, #12]
 80008d4:	4413      	add	r3, r2
 80008d6:	881b      	ldrh	r3, [r3, #0]
 80008d8:	b29b      	uxth	r3, r3
 80008da:	461a      	mov	r2, r3
 80008dc:	69fb      	ldr	r3, [r7, #28]
 80008de:	4413      	add	r3, r2
 80008e0:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < count; i += 2) {
 80008e2:	697b      	ldr	r3, [r7, #20]
 80008e4:	3302      	adds	r3, #2
 80008e6:	617b      	str	r3, [r7, #20]
 80008e8:	697a      	ldr	r2, [r7, #20]
 80008ea:	68bb      	ldr	r3, [r7, #8]
 80008ec:	429a      	cmp	r2, r3
 80008ee:	d3e3      	bcc.n	80008b8 <avg_interleaved_block+0x1c>
    }
    uint32_t pairs = count >> 1;      // count/2 samples per channel
 80008f0:	68bb      	ldr	r3, [r7, #8]
 80008f2:	085b      	lsrs	r3, r3, #1
 80008f4:	613b      	str	r3, [r7, #16]
    *avg_ch5 = (uint16_t)(sum5 / pairs);
 80008f6:	69fa      	ldr	r2, [r7, #28]
 80008f8:	693b      	ldr	r3, [r7, #16]
 80008fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80008fe:	b29a      	uxth	r2, r3
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	801a      	strh	r2, [r3, #0]
    *avg_ch6 = (uint16_t)(sum6 / pairs);
 8000904:	69ba      	ldr	r2, [r7, #24]
 8000906:	693b      	ldr	r3, [r7, #16]
 8000908:	fbb2 f3f3 	udiv	r3, r2, r3
 800090c:	b29a      	uxth	r2, r3
 800090e:	683b      	ldr	r3, [r7, #0]
 8000910:	801a      	strh	r2, [r3, #0]
}
 8000912:	bf00      	nop
 8000914:	3724      	adds	r7, #36	@ 0x24
 8000916:	46bd      	mov	sp, r7
 8000918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091c:	4770      	bx	lr
	...

08000920 <app_check_when_ready>:

int ADC_DMA_Half_Flag = 0;
int ADC_DMA_Full_Flag, MDMA_Full_Flag, MDMA_Block_Flag, MDMA_Buffer_Flag = 0;

void app_check_when_ready(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	af00      	add	r7, sp, #0
    if (ADC_DMA_Full_Flag) {
 8000924:	4b07      	ldr	r3, [pc, #28]	@ (8000944 <app_check_when_ready+0x24>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	2b00      	cmp	r3, #0
 800092a:	d008      	beq.n	800093e <app_check_when_ready+0x1e>
    	ADC_DMA_Full_Flag = 0;
 800092c:	4b05      	ldr	r3, [pc, #20]	@ (8000944 <app_check_when_ready+0x24>)
 800092e:	2200      	movs	r2, #0
 8000930:	601a      	str	r2, [r3, #0]

        // (Re)start when you’re done
        HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, ADC_BUF_LEN);
 8000932:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000936:	4904      	ldr	r1, [pc, #16]	@ (8000948 <app_check_when_ready+0x28>)
 8000938:	4804      	ldr	r0, [pc, #16]	@ (800094c <app_check_when_ready+0x2c>)
 800093a:	f001 fdcf 	bl	80024dc <HAL_ADC_Start_DMA>
    }
}
 800093e:	bf00      	nop
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	24001318 	.word	0x24001318
 8000948:	30000800 	.word	0x30000800
 800094c:	240000b8 	.word	0x240000b8

08000950 <HAL_ADC_ConvCpltCallback>:



void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8000950:	b580      	push	{r7, lr}
 8000952:	b082      	sub	sp, #8
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]

	  if (hadc->Instance == ADC1) {
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	4a0c      	ldr	r2, [pc, #48]	@ (8000990 <HAL_ADC_ConvCpltCallback+0x40>)
 800095e:	4293      	cmp	r3, r2
 8000960:	d111      	bne.n	8000986 <HAL_ADC_ConvCpltCallback+0x36>
	  ADC1_Status =   HAL_ADC_Stop_DMA(&hadc1);
 8000962:	480c      	ldr	r0, [pc, #48]	@ (8000994 <HAL_ADC_ConvCpltCallback+0x44>)
 8000964:	f001 fe7e 	bl	8002664 <HAL_ADC_Stop_DMA>
 8000968:	4603      	mov	r3, r0
 800096a:	461a      	mov	r2, r3
 800096c:	4b0a      	ldr	r3, [pc, #40]	@ (8000998 <HAL_ADC_ConvCpltCallback+0x48>)
 800096e:	701a      	strb	r2, [r3, #0]

		//  SCB_InvalidateDCache_by_Addr((uint32_t*)adc_buf, sizeof(adc_buf));
		  ADC_DMA_Full_Flag += 1;
 8000970:	4b0a      	ldr	r3, [pc, #40]	@ (800099c <HAL_ADC_ConvCpltCallback+0x4c>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	3301      	adds	r3, #1
 8000976:	4a09      	ldr	r2, [pc, #36]	@ (800099c <HAL_ADC_ConvCpltCallback+0x4c>)
 8000978:	6013      	str	r3, [r2, #0]
		      ch_pair_full_ready = 1;   // full 512 samples/channel now ready
 800097a:	4b09      	ldr	r3, [pc, #36]	@ (80009a0 <HAL_ADC_ConvCpltCallback+0x50>)
 800097c:	2201      	movs	r2, #1
 800097e:	701a      	strb	r2, [r3, #0]
		      full_ready = 1;
 8000980:	4b08      	ldr	r3, [pc, #32]	@ (80009a4 <HAL_ADC_ConvCpltCallback+0x54>)
 8000982:	2201      	movs	r2, #1
 8000984:	701a      	strb	r2, [r3, #0]


	    }

}
 8000986:	bf00      	nop
 8000988:	3708      	adds	r7, #8
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	40022000 	.word	0x40022000
 8000994:	240000b8 	.word	0x240000b8
 8000998:	24001316 	.word	0x24001316
 800099c:	24001318 	.word	0x24001318
 80009a0:	24000b0c 	.word	0x24000b0c
 80009a4:	24001315 	.word	0x24001315

080009a8 <HAL_MDMA_BufferCpltCallback>:
//}

uint32_t mdma_blocks, mdma_buffers = 0;

void HAL_MDMA_BufferCpltCallback(MDMA_HandleTypeDef *hdma) // “buffer done” (BFTCIF)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b082      	sub	sp, #8
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
	// MDMA wrote the destinations: make CPU see the data
	MDMA_Buffer_Flag +=1;
 80009b0:	4b07      	ldr	r3, [pc, #28]	@ (80009d0 <HAL_MDMA_BufferCpltCallback+0x28>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	3301      	adds	r3, #1
 80009b6:	4a06      	ldr	r2, [pc, #24]	@ (80009d0 <HAL_MDMA_BufferCpltCallback+0x28>)
 80009b8:	6013      	str	r3, [r2, #0]
	mdma_buffers++;
 80009ba:	4b06      	ldr	r3, [pc, #24]	@ (80009d4 <HAL_MDMA_BufferCpltCallback+0x2c>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	3301      	adds	r3, #1
 80009c0:	4a04      	ldr	r2, [pc, #16]	@ (80009d4 <HAL_MDMA_BufferCpltCallback+0x2c>)
 80009c2:	6013      	str	r3, [r2, #0]

	app_check_when_ready();
 80009c4:	f7ff ffac 	bl	8000920 <app_check_when_ready>


}
 80009c8:	bf00      	nop
 80009ca:	3708      	adds	r7, #8
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bd80      	pop	{r7, pc}
 80009d0:	24001320 	.word	0x24001320
 80009d4:	24001324 	.word	0x24001324

080009d8 <HAL_MDMA_BlockCpltCallback>:
void HAL_MDMA_BlockCpltCallback(MDMA_HandleTypeDef *hdma) // “block done”  (BTIF)
{
 80009d8:	b480      	push	{r7}
 80009da:	b083      	sub	sp, #12
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
	MDMA_Full_Flag += 1;
 80009e0:	4b05      	ldr	r3, [pc, #20]	@ (80009f8 <HAL_MDMA_BlockCpltCallback+0x20>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	3301      	adds	r3, #1
 80009e6:	4a04      	ldr	r2, [pc, #16]	@ (80009f8 <HAL_MDMA_BlockCpltCallback+0x20>)
 80009e8:	6013      	str	r3, [r2, #0]

}
 80009ea:	bf00      	nop
 80009ec:	370c      	adds	r7, #12
 80009ee:	46bd      	mov	sp, r7
 80009f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop
 80009f8:	2400131c 	.word	0x2400131c

080009fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b084      	sub	sp, #16
 8000a00:	af02      	add	r7, sp, #8
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a02:	f001 f8ab 	bl	8001b5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a06:	f000 f8b5 	bl	8000b74 <SystemClock_Config>
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_2 */

  /* USER CODE BEGIN SysInit */

Fill_TestPattern();
 8000a0a:	f7ff ff15 	bl	8000838 <Fill_TestPattern>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_DMA_Init();
 8000a0e:	f000 f9af 	bl	8000d70 <MX_DMA_Init>
  MX_GPIO_Init();
 8000a12:	f000 fbbb 	bl	800118c <MX_GPIO_Init>
  MX_MDMA_Init();
 8000a16:	f000 f9cb 	bl	8000db0 <MX_MDMA_Init>
  MX_ADC1_Init();
 8000a1a:	f000 f91d 	bl	8000c58 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  assert(hdma_adc1.Instance == DMA1_Stream0);   // <— must be true
 8000a1e:	4b44      	ldr	r3, [pc, #272]	@ (8000b30 <main+0x134>)
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	4a44      	ldr	r2, [pc, #272]	@ (8000b34 <main+0x138>)
 8000a24:	4293      	cmp	r3, r2
 8000a26:	d006      	beq.n	8000a36 <main+0x3a>
 8000a28:	4b43      	ldr	r3, [pc, #268]	@ (8000b38 <main+0x13c>)
 8000a2a:	4a44      	ldr	r2, [pc, #272]	@ (8000b3c <main+0x140>)
 8000a2c:	f240 113f 	movw	r1, #319	@ 0x13f
 8000a30:	4843      	ldr	r0, [pc, #268]	@ (8000b40 <main+0x144>)
 8000a32:	f00b f8bd 	bl	800bbb0 <__assert_func>

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a36:	4b43      	ldr	r3, [pc, #268]	@ (8000b44 <main+0x148>)
 8000a38:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000a3c:	4a41      	ldr	r2, [pc, #260]	@ (8000b44 <main+0x148>)
 8000a3e:	f043 0302 	orr.w	r3, r3, #2
 8000a42:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000a46:	4b3f      	ldr	r3, [pc, #252]	@ (8000b44 <main+0x148>)
 8000a48:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000a4c:	f003 0302 	and.w	r3, r3, #2
 8000a50:	607b      	str	r3, [r7, #4]
 8000a52:	687b      	ldr	r3, [r7, #4]
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_OPEN);
 8000a54:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8000a58:	f04f 7080 	mov.w	r0, #16777216	@ 0x1000000
 8000a5c:	f001 f91c 	bl	8001c98 <HAL_SYSCFG_AnalogSwitchConfig>

  ADC1_Status = HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 8000a60:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8000a64:	2100      	movs	r1, #0
 8000a66:	4838      	ldr	r0, [pc, #224]	@ (8000b48 <main+0x14c>)
 8000a68:	f002 fd02 	bl	8003470 <HAL_ADCEx_Calibration_Start>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	461a      	mov	r2, r3
 8000a70:	4b36      	ldr	r3, [pc, #216]	@ (8000b4c <main+0x150>)
 8000a72:	701a      	strb	r2, [r3, #0]

  if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, 1024) != HAL_OK) {
 8000a74:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000a78:	4935      	ldr	r1, [pc, #212]	@ (8000b50 <main+0x154>)
 8000a7a:	4833      	ldr	r0, [pc, #204]	@ (8000b48 <main+0x14c>)
 8000a7c:	f001 fd2e 	bl	80024dc <HAL_ADC_Start_DMA>
 8000a80:	4603      	mov	r3, r0
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d001      	beq.n	8000a8a <main+0x8e>
      Error_Handler();
 8000a86:	f000 fc3d 	bl	8001304 <Error_Handler>
//                    (uint32_t)&ch6_buf[0],
//                    2,                           // BlockDataLength = 2 bytes (half-word)
//                    512);                        // BlockCount     = 512 elements


  HAL_MDMA_Start_IT(&hmdma_mdma_channel0_dma1_stream0_tc_0,
 8000a8a:	4931      	ldr	r1, [pc, #196]	@ (8000b50 <main+0x154>)
 8000a8c:	4a31      	ldr	r2, [pc, #196]	@ (8000b54 <main+0x158>)
 8000a8e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000a92:	9300      	str	r3, [sp, #0]
 8000a94:	2302      	movs	r3, #2
 8000a96:	4830      	ldr	r0, [pc, #192]	@ (8000b58 <main+0x15c>)
 8000a98:	f005 fffe 	bl	8006a98 <HAL_MDMA_Start_IT>
 // HAL_MDMA_GenerateSWRequest(&hmdma_mdma_channel0_dma1_stream0_tc_0);  // <— should fire your MDMA IRQ

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000a9c:	2000      	movs	r0, #0
 8000a9e:	f000 fe5b 	bl	8001758 <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 8000aa2:	2001      	movs	r0, #1
 8000aa4:	f000 fe58 	bl	8001758 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8000aa8:	2002      	movs	r0, #2
 8000aaa:	f000 fe55 	bl	8001758 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000aae:	2101      	movs	r1, #1
 8000ab0:	2000      	movs	r0, #0
 8000ab2:	f000 fef1 	bl	8001898 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000ab6:	4b29      	ldr	r3, [pc, #164]	@ (8000b5c <main+0x160>)
 8000ab8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000abc:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000abe:	4b27      	ldr	r3, [pc, #156]	@ (8000b5c <main+0x160>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000ac4:	4b25      	ldr	r3, [pc, #148]	@ (8000b5c <main+0x160>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000aca:	4b24      	ldr	r3, [pc, #144]	@ (8000b5c <main+0x160>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000ad0:	4b22      	ldr	r3, [pc, #136]	@ (8000b5c <main+0x160>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000ad6:	4921      	ldr	r1, [pc, #132]	@ (8000b5c <main+0x160>)
 8000ad8:	2000      	movs	r0, #0
 8000ada:	f000 ff61 	bl	80019a0 <BSP_COM_Init>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d001      	beq.n	8000ae8 <main+0xec>
  {
    Error_Handler();
 8000ae4:	f000 fc0e 	bl	8001304 <Error_Handler>
  }

  /* USER CODE BEGIN BSP */
  /* -- Sample board code to send message over COM1 port ---- */
  printf("Welcome to STM32 world !\n\r");
 8000ae8:	481d      	ldr	r0, [pc, #116]	@ (8000b60 <main+0x164>)
 8000aea:	f00b f953 	bl	800bd94 <iprintf>
  /* -- Sample board code to switch on leds ---- */
  BSP_LED_On(LED_GREEN);
 8000aee:	2000      	movs	r0, #0
 8000af0:	f000 fea8 	bl	8001844 <BSP_LED_On>
  BSP_LED_On(LED_YELLOW);
 8000af4:	2001      	movs	r0, #1
 8000af6:	f000 fea5 	bl	8001844 <BSP_LED_On>
  BSP_LED_On(LED_RED);
 8000afa:	2002      	movs	r0, #2
 8000afc:	f000 fea2 	bl	8001844 <BSP_LED_On>
    /* USER CODE BEGIN 3 */

	//  HAL_MDMA_GenerateSWRequest(&hmdma_mdma_channel1_sw_0);
	  //HAL_Delay(10);

	   if (half_ready) {
 8000b00:	4b18      	ldr	r3, [pc, #96]	@ (8000b64 <main+0x168>)
 8000b02:	781b      	ldrb	r3, [r3, #0]
 8000b04:	b2db      	uxtb	r3, r3
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d009      	beq.n	8000b1e <main+0x122>
			  // First half: adc_buf[0 .. (ADC_BUF_LEN/2 - 1)]
				 		     avg_interleaved_block(&adc_buf[0], ADC_BUF_LEN/2,
 8000b0a:	4b17      	ldr	r3, [pc, #92]	@ (8000b68 <main+0x16c>)
 8000b0c:	4a17      	ldr	r2, [pc, #92]	@ (8000b6c <main+0x170>)
 8000b0e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b12:	480f      	ldr	r0, [pc, #60]	@ (8000b50 <main+0x154>)
 8000b14:	f7ff fec2 	bl	800089c <avg_interleaved_block>
				 		                           (uint16_t*)&ch5_avg_half, (uint16_t*)&ch6_avg_half);
	       half_ready = 0;
 8000b18:	4b12      	ldr	r3, [pc, #72]	@ (8000b64 <main+0x168>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	701a      	strb	r2, [r3, #0]
	       // ch5_avg_half / ch6_avg_half contain averages of the last half-buffer
	       // ...use or print them...
	   }

	   if (full_ready) {
 8000b1e:	4b14      	ldr	r3, [pc, #80]	@ (8000b70 <main+0x174>)
 8000b20:	781b      	ldrb	r3, [r3, #0]
 8000b22:	b2db      	uxtb	r3, r3
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d0eb      	beq.n	8000b00 <main+0x104>
//			     	     avg_interleaved_block(&adc_buf[ADC_BUF_LEN/2], ADC_BUF_LEN/2, &b5, &b6);
//			     	     ch5_avg_full = (uint16_t)(((uint32_t)a5 + b5) / 2u);
//			     	     ch6_avg_full = (uint16_t)(((uint32_t)a6 + b6) / 2u);


	       full_ready = 0;
 8000b28:	4b11      	ldr	r3, [pc, #68]	@ (8000b70 <main+0x174>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	701a      	strb	r2, [r3, #0]
	   if (half_ready) {
 8000b2e:	e7e7      	b.n	8000b00 <main+0x104>
 8000b30:	2400011c 	.word	0x2400011c
 8000b34:	40020010 	.word	0x40020010
 8000b38:	0800cb18 	.word	0x0800cb18
 8000b3c:	0800cb7c 	.word	0x0800cb7c
 8000b40:	0800cb3c 	.word	0x0800cb3c
 8000b44:	58024400 	.word	0x58024400
 8000b48:	240000b8 	.word	0x240000b8
 8000b4c:	24001316 	.word	0x24001316
 8000b50:	30000800 	.word	0x30000800
 8000b54:	2400070c 	.word	0x2400070c
 8000b58:	24000194 	.word	0x24000194
 8000b5c:	240000a4 	.word	0x240000a4
 8000b60:	0800cb50 	.word	0x0800cb50
 8000b64:	24001314 	.word	0x24001314
 8000b68:	24001312 	.word	0x24001312
 8000b6c:	24001310 	.word	0x24001310
 8000b70:	24001315 	.word	0x24001315

08000b74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b09c      	sub	sp, #112	@ 0x70
 8000b78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b7e:	224c      	movs	r2, #76	@ 0x4c
 8000b80:	2100      	movs	r1, #0
 8000b82:	4618      	mov	r0, r3
 8000b84:	f00b f95b 	bl	800be3e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b88:	1d3b      	adds	r3, r7, #4
 8000b8a:	2220      	movs	r2, #32
 8000b8c:	2100      	movs	r1, #0
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f00b f955 	bl	800be3e <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000b94:	2004      	movs	r0, #4
 8000b96:	f006 fa5d 	bl	8007054 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	603b      	str	r3, [r7, #0]
 8000b9e:	4b2b      	ldr	r3, [pc, #172]	@ (8000c4c <SystemClock_Config+0xd8>)
 8000ba0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ba2:	4a2a      	ldr	r2, [pc, #168]	@ (8000c4c <SystemClock_Config+0xd8>)
 8000ba4:	f023 0301 	bic.w	r3, r3, #1
 8000ba8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000baa:	4b28      	ldr	r3, [pc, #160]	@ (8000c4c <SystemClock_Config+0xd8>)
 8000bac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000bae:	f003 0301 	and.w	r3, r3, #1
 8000bb2:	603b      	str	r3, [r7, #0]
 8000bb4:	4b26      	ldr	r3, [pc, #152]	@ (8000c50 <SystemClock_Config+0xdc>)
 8000bb6:	699b      	ldr	r3, [r3, #24]
 8000bb8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000bbc:	4a24      	ldr	r2, [pc, #144]	@ (8000c50 <SystemClock_Config+0xdc>)
 8000bbe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000bc2:	6193      	str	r3, [r2, #24]
 8000bc4:	4b22      	ldr	r3, [pc, #136]	@ (8000c50 <SystemClock_Config+0xdc>)
 8000bc6:	699b      	ldr	r3, [r3, #24]
 8000bc8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000bcc:	603b      	str	r3, [r7, #0]
 8000bce:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000bd0:	bf00      	nop
 8000bd2:	4b1f      	ldr	r3, [pc, #124]	@ (8000c50 <SystemClock_Config+0xdc>)
 8000bd4:	699b      	ldr	r3, [r3, #24]
 8000bd6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000bda:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000bde:	d1f8      	bne.n	8000bd2 <SystemClock_Config+0x5e>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSI);
 8000be0:	4b1c      	ldr	r3, [pc, #112]	@ (8000c54 <SystemClock_Config+0xe0>)
 8000be2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000be4:	4a1b      	ldr	r2, [pc, #108]	@ (8000c54 <SystemClock_Config+0xe0>)
 8000be6:	f023 0303 	bic.w	r3, r3, #3
 8000bea:	6293      	str	r3, [r2, #40]	@ 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000bec:	2302      	movs	r3, #2
 8000bee:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000bf4:	2340      	movs	r3, #64	@ 0x40
 8000bf6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bfc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c00:	4618      	mov	r0, r3
 8000c02:	f006 fa81 	bl	8007108 <HAL_RCC_OscConfig>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d001      	beq.n	8000c10 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000c0c:	f000 fb7a 	bl	8001304 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c10:	233f      	movs	r3, #63	@ 0x3f
 8000c12:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000c14:	2300      	movs	r3, #0
 8000c16:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000c20:	2300      	movs	r3, #0
 8000c22:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000c24:	2300      	movs	r3, #0
 8000c26:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000c30:	1d3b      	adds	r3, r7, #4
 8000c32:	2101      	movs	r1, #1
 8000c34:	4618      	mov	r0, r3
 8000c36:	f006 fec1 	bl	80079bc <HAL_RCC_ClockConfig>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d001      	beq.n	8000c44 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000c40:	f000 fb60 	bl	8001304 <Error_Handler>
  }
}
 8000c44:	bf00      	nop
 8000c46:	3770      	adds	r7, #112	@ 0x70
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	58000400 	.word	0x58000400
 8000c50:	58024800 	.word	0x58024800
 8000c54:	58024400 	.word	0x58024400

08000c58 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b08a      	sub	sp, #40	@ 0x28
 8000c5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000c5e:	f107 031c 	add.w	r3, r7, #28
 8000c62:	2200      	movs	r2, #0
 8000c64:	601a      	str	r2, [r3, #0]
 8000c66:	605a      	str	r2, [r3, #4]
 8000c68:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000c6a:	463b      	mov	r3, r7
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	601a      	str	r2, [r3, #0]
 8000c70:	605a      	str	r2, [r3, #4]
 8000c72:	609a      	str	r2, [r3, #8]
 8000c74:	60da      	str	r2, [r3, #12]
 8000c76:	611a      	str	r2, [r3, #16]
 8000c78:	615a      	str	r2, [r3, #20]
 8000c7a:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000c7c:	4b38      	ldr	r3, [pc, #224]	@ (8000d60 <MX_ADC1_Init+0x108>)
 8000c7e:	4a39      	ldr	r2, [pc, #228]	@ (8000d64 <MX_ADC1_Init+0x10c>)
 8000c80:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV16;
 8000c82:	4b37      	ldr	r3, [pc, #220]	@ (8000d60 <MX_ADC1_Init+0x108>)
 8000c84:	f44f 12e0 	mov.w	r2, #1835008	@ 0x1c0000
 8000c88:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000c8a:	4b35      	ldr	r3, [pc, #212]	@ (8000d60 <MX_ADC1_Init+0x108>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000c90:	4b33      	ldr	r3, [pc, #204]	@ (8000d60 <MX_ADC1_Init+0x108>)
 8000c92:	2201      	movs	r2, #1
 8000c94:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000c96:	4b32      	ldr	r3, [pc, #200]	@ (8000d60 <MX_ADC1_Init+0x108>)
 8000c98:	2208      	movs	r2, #8
 8000c9a:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000c9c:	4b30      	ldr	r3, [pc, #192]	@ (8000d60 <MX_ADC1_Init+0x108>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000ca2:	4b2f      	ldr	r3, [pc, #188]	@ (8000d60 <MX_ADC1_Init+0x108>)
 8000ca4:	2201      	movs	r2, #1
 8000ca6:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 2;
 8000ca8:	4b2d      	ldr	r3, [pc, #180]	@ (8000d60 <MX_ADC1_Init+0x108>)
 8000caa:	2202      	movs	r2, #2
 8000cac:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000cae:	4b2c      	ldr	r3, [pc, #176]	@ (8000d60 <MX_ADC1_Init+0x108>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000cb4:	4b2a      	ldr	r3, [pc, #168]	@ (8000d60 <MX_ADC1_Init+0x108>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000cba:	4b29      	ldr	r3, [pc, #164]	@ (8000d60 <MX_ADC1_Init+0x108>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000cc0:	4b27      	ldr	r3, [pc, #156]	@ (8000d60 <MX_ADC1_Init+0x108>)
 8000cc2:	2203      	movs	r2, #3
 8000cc4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000cc6:	4b26      	ldr	r3, [pc, #152]	@ (8000d60 <MX_ADC1_Init+0x108>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000ccc:	4b24      	ldr	r3, [pc, #144]	@ (8000d60 <MX_ADC1_Init+0x108>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000cd2:	4b23      	ldr	r3, [pc, #140]	@ (8000d60 <MX_ADC1_Init+0x108>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 8000cda:	4b21      	ldr	r3, [pc, #132]	@ (8000d60 <MX_ADC1_Init+0x108>)
 8000cdc:	2201      	movs	r2, #1
 8000cde:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ce0:	481f      	ldr	r0, [pc, #124]	@ (8000d60 <MX_ADC1_Init+0x108>)
 8000ce2:	f001 fa59 	bl	8002198 <HAL_ADC_Init>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d001      	beq.n	8000cf0 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000cec:	f000 fb0a 	bl	8001304 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000cf4:	f107 031c 	add.w	r3, r7, #28
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	4819      	ldr	r0, [pc, #100]	@ (8000d60 <MX_ADC1_Init+0x108>)
 8000cfc:	f002 fc1c 	bl	8003538 <HAL_ADCEx_MultiModeConfigChannel>
 8000d00:	4603      	mov	r3, r0
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d001      	beq.n	8000d0a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000d06:	f000 fafd 	bl	8001304 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000d0a:	4b17      	ldr	r3, [pc, #92]	@ (8000d68 <MX_ADC1_Init+0x110>)
 8000d0c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d0e:	2306      	movs	r3, #6
 8000d10:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_64CYCLES_5;
 8000d12:	2305      	movs	r3, #5
 8000d14:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d16:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000d1a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000d1c:	2304      	movs	r3, #4
 8000d1e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000d20:	2300      	movs	r3, #0
 8000d22:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000d24:	2300      	movs	r3, #0
 8000d26:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d28:	463b      	mov	r3, r7
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	480c      	ldr	r0, [pc, #48]	@ (8000d60 <MX_ADC1_Init+0x108>)
 8000d2e:	f001 fd0f 	bl	8002750 <HAL_ADC_ConfigChannel>
 8000d32:	4603      	mov	r3, r0
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d001      	beq.n	8000d3c <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000d38:	f000 fae4 	bl	8001304 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 8000d3c:	4b0b      	ldr	r3, [pc, #44]	@ (8000d6c <MX_ADC1_Init+0x114>)
 8000d3e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000d40:	230c      	movs	r3, #12
 8000d42:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d44:	463b      	mov	r3, r7
 8000d46:	4619      	mov	r1, r3
 8000d48:	4805      	ldr	r0, [pc, #20]	@ (8000d60 <MX_ADC1_Init+0x108>)
 8000d4a:	f001 fd01 	bl	8002750 <HAL_ADC_ConfigChannel>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d001      	beq.n	8000d58 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8000d54:	f000 fad6 	bl	8001304 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d58:	bf00      	nop
 8000d5a:	3728      	adds	r7, #40	@ 0x28
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	240000b8 	.word	0x240000b8
 8000d64:	40022000 	.word	0x40022000
 8000d68:	2a000400 	.word	0x2a000400
 8000d6c:	43210000 	.word	0x43210000

08000d70 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d76:	4b0d      	ldr	r3, [pc, #52]	@ (8000dac <MX_DMA_Init+0x3c>)
 8000d78:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000d7c:	4a0b      	ldr	r2, [pc, #44]	@ (8000dac <MX_DMA_Init+0x3c>)
 8000d7e:	f043 0301 	orr.w	r3, r3, #1
 8000d82:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000d86:	4b09      	ldr	r3, [pc, #36]	@ (8000dac <MX_DMA_Init+0x3c>)
 8000d88:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000d8c:	f003 0301 	and.w	r3, r3, #1
 8000d90:	607b      	str	r3, [r7, #4]
 8000d92:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000d94:	2200      	movs	r2, #0
 8000d96:	2100      	movs	r1, #0
 8000d98:	200b      	movs	r0, #11
 8000d9a:	f002 fd86 	bl	80038aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000d9e:	200b      	movs	r0, #11
 8000da0:	f002 fd9d 	bl	80038de <HAL_NVIC_EnableIRQ>

}
 8000da4:	bf00      	nop
 8000da6:	3708      	adds	r7, #8
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	58024400 	.word	0x58024400

08000db0 <MX_MDMA_Init>:
  *   hmdma_mdma_channel1_sw_0
  *   node_mdma_channel1_sw_1
  *   node_mdma_channel1_sw_2
  */
static void MX_MDMA_Init(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b096      	sub	sp, #88	@ 0x58
 8000db4:	af00      	add	r7, sp, #0

  /* MDMA controller clock enable */
  __HAL_RCC_MDMA_CLK_ENABLE();
 8000db6:	4ba8      	ldr	r3, [pc, #672]	@ (8001058 <MX_MDMA_Init+0x2a8>)
 8000db8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000dbc:	4aa6      	ldr	r2, [pc, #664]	@ (8001058 <MX_MDMA_Init+0x2a8>)
 8000dbe:	f043 0301 	orr.w	r3, r3, #1
 8000dc2:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8000dc6:	4ba4      	ldr	r3, [pc, #656]	@ (8001058 <MX_MDMA_Init+0x2a8>)
 8000dc8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000dcc:	f003 0301 	and.w	r3, r3, #1
 8000dd0:	607b      	str	r3, [r7, #4]
 8000dd2:	687b      	ldr	r3, [r7, #4]
  /* Local variables */
  MDMA_LinkNodeConfTypeDef nodeConfig;

  /* Configure MDMA channel MDMA_Channel0 */
  /* Configure MDMA request hmdma_mdma_channel0_dma1_stream0_tc_0 on MDMA_Channel0 */
  hmdma_mdma_channel0_dma1_stream0_tc_0.Instance = MDMA_Channel0;
 8000dd4:	4ba1      	ldr	r3, [pc, #644]	@ (800105c <MX_MDMA_Init+0x2ac>)
 8000dd6:	4aa2      	ldr	r2, [pc, #648]	@ (8001060 <MX_MDMA_Init+0x2b0>)
 8000dd8:	601a      	str	r2, [r3, #0]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.Request = MDMA_REQUEST_DMA1_Stream0_TC;
 8000dda:	4ba0      	ldr	r3, [pc, #640]	@ (800105c <MX_MDMA_Init+0x2ac>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	605a      	str	r2, [r3, #4]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.TransferTriggerMode = MDMA_FULL_TRANSFER;
 8000de0:	4b9e      	ldr	r3, [pc, #632]	@ (800105c <MX_MDMA_Init+0x2ac>)
 8000de2:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 8000de6:	609a      	str	r2, [r3, #8]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.Priority = MDMA_PRIORITY_LOW;
 8000de8:	4b9c      	ldr	r3, [pc, #624]	@ (800105c <MX_MDMA_Init+0x2ac>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	60da      	str	r2, [r3, #12]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 8000dee:	4b9b      	ldr	r3, [pc, #620]	@ (800105c <MX_MDMA_Init+0x2ac>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	611a      	str	r2, [r3, #16]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.SourceInc = MDMA_SRC_INC_HALFWORD;
 8000df4:	4b99      	ldr	r3, [pc, #612]	@ (800105c <MX_MDMA_Init+0x2ac>)
 8000df6:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8000dfa:	615a      	str	r2, [r3, #20]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.DestinationInc = MDMA_DEST_INC_HALFWORD;
 8000dfc:	4b97      	ldr	r3, [pc, #604]	@ (800105c <MX_MDMA_Init+0x2ac>)
 8000dfe:	f44f 6281 	mov.w	r2, #1032	@ 0x408
 8000e02:	619a      	str	r2, [r3, #24]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.SourceDataSize = MDMA_SRC_DATASIZE_HALFWORD;
 8000e04:	4b95      	ldr	r3, [pc, #596]	@ (800105c <MX_MDMA_Init+0x2ac>)
 8000e06:	2210      	movs	r2, #16
 8000e08:	61da      	str	r2, [r3, #28]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.DestDataSize = MDMA_DEST_DATASIZE_HALFWORD;
 8000e0a:	4b94      	ldr	r3, [pc, #592]	@ (800105c <MX_MDMA_Init+0x2ac>)
 8000e0c:	2240      	movs	r2, #64	@ 0x40
 8000e0e:	621a      	str	r2, [r3, #32]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.DataAlignment = MDMA_DATAALIGN_RIGHT;
 8000e10:	4b92      	ldr	r3, [pc, #584]	@ (800105c <MX_MDMA_Init+0x2ac>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	625a      	str	r2, [r3, #36]	@ 0x24
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.BufferTransferLength = 512;
 8000e16:	4b91      	ldr	r3, [pc, #580]	@ (800105c <MX_MDMA_Init+0x2ac>)
 8000e18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e1c:	629a      	str	r2, [r3, #40]	@ 0x28
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.SourceBurst = MDMA_SOURCE_BURST_SINGLE;
 8000e1e:	4b8f      	ldr	r3, [pc, #572]	@ (800105c <MX_MDMA_Init+0x2ac>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	62da      	str	r2, [r3, #44]	@ 0x2c
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.DestBurst = MDMA_DEST_BURST_SINGLE;
 8000e24:	4b8d      	ldr	r3, [pc, #564]	@ (800105c <MX_MDMA_Init+0x2ac>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	631a      	str	r2, [r3, #48]	@ 0x30
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.SourceBlockAddressOffset = 2;
 8000e2a:	4b8c      	ldr	r3, [pc, #560]	@ (800105c <MX_MDMA_Init+0x2ac>)
 8000e2c:	2202      	movs	r2, #2
 8000e2e:	635a      	str	r2, [r3, #52]	@ 0x34
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.DestBlockAddressOffset = 0;
 8000e30:	4b8a      	ldr	r3, [pc, #552]	@ (800105c <MX_MDMA_Init+0x2ac>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	639a      	str	r2, [r3, #56]	@ 0x38


  hmdma_mdma_channel0_dma1_stream0_tc_0.XferBlockCpltCallback =  HAL_MDMA_BlockCpltCallback;
 8000e36:	4b89      	ldr	r3, [pc, #548]	@ (800105c <MX_MDMA_Init+0x2ac>)
 8000e38:	4a8a      	ldr	r2, [pc, #552]	@ (8001064 <MX_MDMA_Init+0x2b4>)
 8000e3a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hmdma_mdma_channel0_dma1_stream0_tc_0.XferBufferCpltCallback =  HAL_MDMA_BufferCpltCallback;
 8000e3c:	4b87      	ldr	r3, [pc, #540]	@ (800105c <MX_MDMA_Init+0x2ac>)
 8000e3e:	4a8a      	ldr	r2, [pc, #552]	@ (8001068 <MX_MDMA_Init+0x2b8>)
 8000e40:	649a      	str	r2, [r3, #72]	@ 0x48
  hmdma_mdma_channel0_dma1_stream0_tc_0.XferCpltCallback   = HAL_MDMA_BlockCpltCallback;
 8000e42:	4b86      	ldr	r3, [pc, #536]	@ (800105c <MX_MDMA_Init+0x2ac>)
 8000e44:	4a87      	ldr	r2, [pc, #540]	@ (8001064 <MX_MDMA_Init+0x2b4>)
 8000e46:	645a      	str	r2, [r3, #68]	@ 0x44



  if (HAL_MDMA_Init(&hmdma_mdma_channel0_dma1_stream0_tc_0) != HAL_OK)
 8000e48:	4884      	ldr	r0, [pc, #528]	@ (800105c <MX_MDMA_Init+0x2ac>)
 8000e4a:	f005 fba4 	bl	8006596 <HAL_MDMA_Init>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d001      	beq.n	8000e58 <MX_MDMA_Init+0xa8>
  {
    Error_Handler();
 8000e54:	f000 fa56 	bl	8001304 <Error_Handler>
  }

  /* Configure post request address and data masks */
  if (HAL_MDMA_ConfigPostRequestMask(&hmdma_mdma_channel0_dma1_stream0_tc_0, 0, 0) != HAL_OK)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	2100      	movs	r1, #0
 8000e5c:	487f      	ldr	r0, [pc, #508]	@ (800105c <MX_MDMA_Init+0x2ac>)
 8000e5e:	f005 fbe6 	bl	800662e <HAL_MDMA_ConfigPostRequestMask>
 8000e62:	4603      	mov	r3, r0
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d001      	beq.n	8000e6c <MX_MDMA_Init+0xbc>
  {
    Error_Handler();
 8000e68:	f000 fa4c 	bl	8001304 <Error_Handler>
  }

  /* Initialize MDMA link node according to specified parameters */
  nodeConfig.Init.Request = MDMA_REQUEST_DMA1_Stream0_TC;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	60bb      	str	r3, [r7, #8]
  nodeConfig.Init.TransferTriggerMode = MDMA_FULL_TRANSFER;
 8000e70:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8000e74:	60fb      	str	r3, [r7, #12]
  nodeConfig.Init.Priority = MDMA_PRIORITY_LOW;
 8000e76:	2300      	movs	r3, #0
 8000e78:	613b      	str	r3, [r7, #16]
  nodeConfig.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	617b      	str	r3, [r7, #20]
  nodeConfig.Init.SourceInc = MDMA_SRC_INC_HALFWORD;
 8000e7e:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000e82:	61bb      	str	r3, [r7, #24]
  nodeConfig.Init.DestinationInc = MDMA_DEST_INC_HALFWORD;
 8000e84:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 8000e88:	61fb      	str	r3, [r7, #28]
  nodeConfig.Init.SourceDataSize = MDMA_SRC_DATASIZE_HALFWORD;
 8000e8a:	2310      	movs	r3, #16
 8000e8c:	623b      	str	r3, [r7, #32]
  nodeConfig.Init.DestDataSize = MDMA_DEST_DATASIZE_HALFWORD;
 8000e8e:	2340      	movs	r3, #64	@ 0x40
 8000e90:	627b      	str	r3, [r7, #36]	@ 0x24
  nodeConfig.Init.DataAlignment = MDMA_DATAALIGN_RIGHT;
 8000e92:	2300      	movs	r3, #0
 8000e94:	62bb      	str	r3, [r7, #40]	@ 0x28
  nodeConfig.Init.BufferTransferLength = 512;
 8000e96:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  nodeConfig.Init.SourceBurst = MDMA_SOURCE_BURST_SINGLE;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	633b      	str	r3, [r7, #48]	@ 0x30
  nodeConfig.Init.DestBurst = MDMA_DEST_BURST_SINGLE;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	637b      	str	r3, [r7, #52]	@ 0x34
  nodeConfig.Init.SourceBlockAddressOffset = 2;
 8000ea4:	2302      	movs	r3, #2
 8000ea6:	63bb      	str	r3, [r7, #56]	@ 0x38
  nodeConfig.Init.DestBlockAddressOffset = 0;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  nodeConfig.PostRequestMaskAddress = 0;
 8000eac:	2300      	movs	r3, #0
 8000eae:	653b      	str	r3, [r7, #80]	@ 0x50
  nodeConfig.PostRequestMaskData = 0;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	657b      	str	r3, [r7, #84]	@ 0x54
  nodeConfig.SrcAddress = (uint32_t)&adc_buf[0];
 8000eb4:	4b6d      	ldr	r3, [pc, #436]	@ (800106c <MX_MDMA_Init+0x2bc>)
 8000eb6:	643b      	str	r3, [r7, #64]	@ 0x40
  nodeConfig.DstAddress = (uint32_t)&ch6_buf[0];
 8000eb8:	4b6d      	ldr	r3, [pc, #436]	@ (8001070 <MX_MDMA_Init+0x2c0>)
 8000eba:	647b      	str	r3, [r7, #68]	@ 0x44
  nodeConfig.BlockDataLength = 2;
 8000ebc:	2302      	movs	r3, #2
 8000ebe:	64bb      	str	r3, [r7, #72]	@ 0x48
  nodeConfig.BlockCount = 512;
 8000ec0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000ec4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_MDMA_LinkedList_CreateNode(&node_mdma_channel0_dma1_stream0_tc_1, &nodeConfig) != HAL_OK)
 8000ec6:	f107 0308 	add.w	r3, r7, #8
 8000eca:	4619      	mov	r1, r3
 8000ecc:	4869      	ldr	r0, [pc, #420]	@ (8001074 <MX_MDMA_Init+0x2c4>)
 8000ece:	f005 fc00 	bl	80066d2 <HAL_MDMA_LinkedList_CreateNode>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d001      	beq.n	8000edc <MX_MDMA_Init+0x12c>
  {
    Error_Handler();
 8000ed8:	f000 fa14 	bl	8001304 <Error_Handler>
  /* USER CODE BEGIN mdma_channel0_dma1_stream0_tc_1 */

  /* USER CODE END mdma_channel0_dma1_stream0_tc_1 */

  /* Connect a node to the linked list */
  if (HAL_MDMA_LinkedList_AddNode(&hmdma_mdma_channel0_dma1_stream0_tc_0, &node_mdma_channel0_dma1_stream0_tc_1, 0) != HAL_OK)
 8000edc:	2200      	movs	r2, #0
 8000ede:	4965      	ldr	r1, [pc, #404]	@ (8001074 <MX_MDMA_Init+0x2c4>)
 8000ee0:	485e      	ldr	r0, [pc, #376]	@ (800105c <MX_MDMA_Init+0x2ac>)
 8000ee2:	f005 fcd2 	bl	800688a <HAL_MDMA_LinkedList_AddNode>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d001      	beq.n	8000ef0 <MX_MDMA_Init+0x140>
  {
    Error_Handler();
 8000eec:	f000 fa0a 	bl	8001304 <Error_Handler>
  }

  /* Initialize MDMA link node according to specified parameters */
  nodeConfig.Init.Request = MDMA_REQUEST_DMA1_Stream0_TC;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	60bb      	str	r3, [r7, #8]
  nodeConfig.Init.TransferTriggerMode = MDMA_FULL_TRANSFER;
 8000ef4:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8000ef8:	60fb      	str	r3, [r7, #12]
  nodeConfig.Init.Priority = MDMA_PRIORITY_LOW;
 8000efa:	2300      	movs	r3, #0
 8000efc:	613b      	str	r3, [r7, #16]
  nodeConfig.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 8000efe:	2300      	movs	r3, #0
 8000f00:	617b      	str	r3, [r7, #20]
  nodeConfig.Init.SourceInc = MDMA_SRC_INC_HALFWORD;
 8000f02:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000f06:	61bb      	str	r3, [r7, #24]
  nodeConfig.Init.DestinationInc = MDMA_DEST_INC_HALFWORD;
 8000f08:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 8000f0c:	61fb      	str	r3, [r7, #28]
  nodeConfig.Init.SourceDataSize = MDMA_SRC_DATASIZE_HALFWORD;
 8000f0e:	2310      	movs	r3, #16
 8000f10:	623b      	str	r3, [r7, #32]
  nodeConfig.Init.DestDataSize = MDMA_DEST_DATASIZE_HALFWORD;
 8000f12:	2340      	movs	r3, #64	@ 0x40
 8000f14:	627b      	str	r3, [r7, #36]	@ 0x24
  nodeConfig.Init.DataAlignment = MDMA_DATAALIGN_RIGHT;
 8000f16:	2300      	movs	r3, #0
 8000f18:	62bb      	str	r3, [r7, #40]	@ 0x28
  nodeConfig.Init.BufferTransferLength = 512;
 8000f1a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000f1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  nodeConfig.Init.SourceBurst = MDMA_SOURCE_BURST_SINGLE;
 8000f20:	2300      	movs	r3, #0
 8000f22:	633b      	str	r3, [r7, #48]	@ 0x30
  nodeConfig.Init.DestBurst = MDMA_DEST_BURST_SINGLE;
 8000f24:	2300      	movs	r3, #0
 8000f26:	637b      	str	r3, [r7, #52]	@ 0x34
  nodeConfig.Init.SourceBlockAddressOffset = 2;
 8000f28:	2302      	movs	r3, #2
 8000f2a:	63bb      	str	r3, [r7, #56]	@ 0x38
  nodeConfig.Init.DestBlockAddressOffset = 0;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  nodeConfig.PostRequestMaskAddress = 0;
 8000f30:	2300      	movs	r3, #0
 8000f32:	653b      	str	r3, [r7, #80]	@ 0x50
  nodeConfig.PostRequestMaskData = 0;
 8000f34:	2300      	movs	r3, #0
 8000f36:	657b      	str	r3, [r7, #84]	@ 0x54
  nodeConfig.SrcAddress = (uint32_t)&adc_buf[1];
 8000f38:	4b4f      	ldr	r3, [pc, #316]	@ (8001078 <MX_MDMA_Init+0x2c8>)
 8000f3a:	643b      	str	r3, [r7, #64]	@ 0x40
  nodeConfig.DstAddress = (uint32_t)&ch5_buf[0];
 8000f3c:	4b4f      	ldr	r3, [pc, #316]	@ (800107c <MX_MDMA_Init+0x2cc>)
 8000f3e:	647b      	str	r3, [r7, #68]	@ 0x44
  nodeConfig.BlockDataLength = 2;
 8000f40:	2302      	movs	r3, #2
 8000f42:	64bb      	str	r3, [r7, #72]	@ 0x48
  nodeConfig.BlockCount = 512;
 8000f44:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000f48:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_MDMA_LinkedList_CreateNode(&node_mdma_channel0_dma1_stream0_tc_2, &nodeConfig) != HAL_OK)
 8000f4a:	f107 0308 	add.w	r3, r7, #8
 8000f4e:	4619      	mov	r1, r3
 8000f50:	484b      	ldr	r0, [pc, #300]	@ (8001080 <MX_MDMA_Init+0x2d0>)
 8000f52:	f005 fbbe 	bl	80066d2 <HAL_MDMA_LinkedList_CreateNode>
 8000f56:	4603      	mov	r3, r0
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d001      	beq.n	8000f60 <MX_MDMA_Init+0x1b0>
  {
    Error_Handler();
 8000f5c:	f000 f9d2 	bl	8001304 <Error_Handler>
  /* USER CODE BEGIN mdma_channel0_dma1_stream0_tc_2 */

  /* USER CODE END mdma_channel0_dma1_stream0_tc_2 */

  /* Connect a node to the linked list */
  if (HAL_MDMA_LinkedList_AddNode(&hmdma_mdma_channel0_dma1_stream0_tc_0, &node_mdma_channel0_dma1_stream0_tc_2, 0) != HAL_OK)
 8000f60:	2200      	movs	r2, #0
 8000f62:	4947      	ldr	r1, [pc, #284]	@ (8001080 <MX_MDMA_Init+0x2d0>)
 8000f64:	483d      	ldr	r0, [pc, #244]	@ (800105c <MX_MDMA_Init+0x2ac>)
 8000f66:	f005 fc90 	bl	800688a <HAL_MDMA_LinkedList_AddNode>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d001      	beq.n	8000f74 <MX_MDMA_Init+0x1c4>
  {
    Error_Handler();
 8000f70:	f000 f9c8 	bl	8001304 <Error_Handler>
  }

  /* Make the linked list circular by connecting the last node to the first */
  if (HAL_MDMA_LinkedList_EnableCircularMode(&hmdma_mdma_channel0_dma1_stream0_tc_0) != HAL_OK)
 8000f74:	4839      	ldr	r0, [pc, #228]	@ (800105c <MX_MDMA_Init+0x2ac>)
 8000f76:	f005 fd4c 	bl	8006a12 <HAL_MDMA_LinkedList_EnableCircularMode>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d001      	beq.n	8000f84 <MX_MDMA_Init+0x1d4>
  {
    Error_Handler();
 8000f80:	f000 f9c0 	bl	8001304 <Error_Handler>
  }

  /* Configure MDMA channel MDMA_Channel1 */
  /* Configure MDMA request hmdma_mdma_channel1_sw_0 on MDMA_Channel1 */
  hmdma_mdma_channel1_sw_0.Instance = MDMA_Channel1;
 8000f84:	4b3f      	ldr	r3, [pc, #252]	@ (8001084 <MX_MDMA_Init+0x2d4>)
 8000f86:	4a40      	ldr	r2, [pc, #256]	@ (8001088 <MX_MDMA_Init+0x2d8>)
 8000f88:	601a      	str	r2, [r3, #0]
  hmdma_mdma_channel1_sw_0.Init.Request = MDMA_REQUEST_SW;
 8000f8a:	4b3e      	ldr	r3, [pc, #248]	@ (8001084 <MX_MDMA_Init+0x2d4>)
 8000f8c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000f90:	605a      	str	r2, [r3, #4]
  hmdma_mdma_channel1_sw_0.Init.TransferTriggerMode = MDMA_BUFFER_TRANSFER;
 8000f92:	4b3c      	ldr	r3, [pc, #240]	@ (8001084 <MX_MDMA_Init+0x2d4>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	609a      	str	r2, [r3, #8]
  hmdma_mdma_channel1_sw_0.Init.Priority = MDMA_PRIORITY_LOW;
 8000f98:	4b3a      	ldr	r3, [pc, #232]	@ (8001084 <MX_MDMA_Init+0x2d4>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	60da      	str	r2, [r3, #12]
  hmdma_mdma_channel1_sw_0.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 8000f9e:	4b39      	ldr	r3, [pc, #228]	@ (8001084 <MX_MDMA_Init+0x2d4>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	611a      	str	r2, [r3, #16]
  hmdma_mdma_channel1_sw_0.Init.SourceInc = MDMA_SRC_INC_HALFWORD;
 8000fa4:	4b37      	ldr	r3, [pc, #220]	@ (8001084 <MX_MDMA_Init+0x2d4>)
 8000fa6:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8000faa:	615a      	str	r2, [r3, #20]
  hmdma_mdma_channel1_sw_0.Init.DestinationInc = MDMA_DEST_INC_HALFWORD;
 8000fac:	4b35      	ldr	r3, [pc, #212]	@ (8001084 <MX_MDMA_Init+0x2d4>)
 8000fae:	f44f 6281 	mov.w	r2, #1032	@ 0x408
 8000fb2:	619a      	str	r2, [r3, #24]
  hmdma_mdma_channel1_sw_0.Init.SourceDataSize = MDMA_SRC_DATASIZE_HALFWORD;
 8000fb4:	4b33      	ldr	r3, [pc, #204]	@ (8001084 <MX_MDMA_Init+0x2d4>)
 8000fb6:	2210      	movs	r2, #16
 8000fb8:	61da      	str	r2, [r3, #28]
  hmdma_mdma_channel1_sw_0.Init.DestDataSize = MDMA_DEST_DATASIZE_HALFWORD;
 8000fba:	4b32      	ldr	r3, [pc, #200]	@ (8001084 <MX_MDMA_Init+0x2d4>)
 8000fbc:	2240      	movs	r2, #64	@ 0x40
 8000fbe:	621a      	str	r2, [r3, #32]
  hmdma_mdma_channel1_sw_0.Init.DataAlignment = MDMA_DATAALIGN_RIGHT;
 8000fc0:	4b30      	ldr	r3, [pc, #192]	@ (8001084 <MX_MDMA_Init+0x2d4>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	625a      	str	r2, [r3, #36]	@ 0x24
  hmdma_mdma_channel1_sw_0.Init.BufferTransferLength = 512;
 8000fc6:	4b2f      	ldr	r3, [pc, #188]	@ (8001084 <MX_MDMA_Init+0x2d4>)
 8000fc8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000fcc:	629a      	str	r2, [r3, #40]	@ 0x28
  hmdma_mdma_channel1_sw_0.Init.SourceBurst = MDMA_SOURCE_BURST_SINGLE;
 8000fce:	4b2d      	ldr	r3, [pc, #180]	@ (8001084 <MX_MDMA_Init+0x2d4>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hmdma_mdma_channel1_sw_0.Init.DestBurst = MDMA_DEST_BURST_SINGLE;
 8000fd4:	4b2b      	ldr	r3, [pc, #172]	@ (8001084 <MX_MDMA_Init+0x2d4>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	631a      	str	r2, [r3, #48]	@ 0x30
  hmdma_mdma_channel1_sw_0.Init.SourceBlockAddressOffset = 2;
 8000fda:	4b2a      	ldr	r3, [pc, #168]	@ (8001084 <MX_MDMA_Init+0x2d4>)
 8000fdc:	2202      	movs	r2, #2
 8000fde:	635a      	str	r2, [r3, #52]	@ 0x34
  hmdma_mdma_channel1_sw_0.Init.DestBlockAddressOffset = 0;
 8000fe0:	4b28      	ldr	r3, [pc, #160]	@ (8001084 <MX_MDMA_Init+0x2d4>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	639a      	str	r2, [r3, #56]	@ 0x38

  hmdma_mdma_channel1_sw_0.XferBlockCpltCallback =  HAL_MDMA_BlockCpltCallback;
 8000fe6:	4b27      	ldr	r3, [pc, #156]	@ (8001084 <MX_MDMA_Init+0x2d4>)
 8000fe8:	4a1e      	ldr	r2, [pc, #120]	@ (8001064 <MX_MDMA_Init+0x2b4>)
 8000fea:	64da      	str	r2, [r3, #76]	@ 0x4c
  hmdma_mdma_channel1_sw_0.XferBufferCpltCallback =  HAL_MDMA_BufferCpltCallback;
 8000fec:	4b25      	ldr	r3, [pc, #148]	@ (8001084 <MX_MDMA_Init+0x2d4>)
 8000fee:	4a1e      	ldr	r2, [pc, #120]	@ (8001068 <MX_MDMA_Init+0x2b8>)
 8000ff0:	649a      	str	r2, [r3, #72]	@ 0x48
  hmdma_mdma_channel1_sw_0.XferCpltCallback   = HAL_MDMA_BlockCpltCallback;
 8000ff2:	4b24      	ldr	r3, [pc, #144]	@ (8001084 <MX_MDMA_Init+0x2d4>)
 8000ff4:	4a1b      	ldr	r2, [pc, #108]	@ (8001064 <MX_MDMA_Init+0x2b4>)
 8000ff6:	645a      	str	r2, [r3, #68]	@ 0x44


  if (HAL_MDMA_Init(&hmdma_mdma_channel1_sw_0) != HAL_OK)
 8000ff8:	4822      	ldr	r0, [pc, #136]	@ (8001084 <MX_MDMA_Init+0x2d4>)
 8000ffa:	f005 facc 	bl	8006596 <HAL_MDMA_Init>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d001      	beq.n	8001008 <MX_MDMA_Init+0x258>
  {
    Error_Handler();
 8001004:	f000 f97e 	bl	8001304 <Error_Handler>
  }

  /* Initialize MDMA link node according to specified parameters */
  nodeConfig.Init.Request = MDMA_REQUEST_SW;
 8001008:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800100c:	60bb      	str	r3, [r7, #8]
  nodeConfig.Init.TransferTriggerMode = MDMA_BUFFER_TRANSFER;
 800100e:	2300      	movs	r3, #0
 8001010:	60fb      	str	r3, [r7, #12]
  nodeConfig.Init.Priority = MDMA_PRIORITY_LOW;
 8001012:	2300      	movs	r3, #0
 8001014:	613b      	str	r3, [r7, #16]
  nodeConfig.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 8001016:	2300      	movs	r3, #0
 8001018:	617b      	str	r3, [r7, #20]
  nodeConfig.Init.SourceInc = MDMA_SRC_INC_HALFWORD;
 800101a:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800101e:	61bb      	str	r3, [r7, #24]
  nodeConfig.Init.DestinationInc = MDMA_DEST_INC_HALFWORD;
 8001020:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 8001024:	61fb      	str	r3, [r7, #28]
  nodeConfig.Init.SourceDataSize = MDMA_SRC_DATASIZE_HALFWORD;
 8001026:	2310      	movs	r3, #16
 8001028:	623b      	str	r3, [r7, #32]
  nodeConfig.Init.DestDataSize = MDMA_DEST_DATASIZE_HALFWORD;
 800102a:	2340      	movs	r3, #64	@ 0x40
 800102c:	627b      	str	r3, [r7, #36]	@ 0x24
  nodeConfig.Init.DataAlignment = MDMA_DATAALIGN_RIGHT;
 800102e:	2300      	movs	r3, #0
 8001030:	62bb      	str	r3, [r7, #40]	@ 0x28
  nodeConfig.Init.BufferTransferLength = 512;
 8001032:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001036:	62fb      	str	r3, [r7, #44]	@ 0x2c
  nodeConfig.Init.SourceBurst = MDMA_SOURCE_BURST_SINGLE;
 8001038:	2300      	movs	r3, #0
 800103a:	633b      	str	r3, [r7, #48]	@ 0x30
  nodeConfig.Init.DestBurst = MDMA_DEST_BURST_SINGLE;
 800103c:	2300      	movs	r3, #0
 800103e:	637b      	str	r3, [r7, #52]	@ 0x34
  nodeConfig.Init.SourceBlockAddressOffset = 2;
 8001040:	2302      	movs	r3, #2
 8001042:	63bb      	str	r3, [r7, #56]	@ 0x38
  nodeConfig.Init.DestBlockAddressOffset = 0;
 8001044:	2300      	movs	r3, #0
 8001046:	63fb      	str	r3, [r7, #60]	@ 0x3c
  nodeConfig.PostRequestMaskAddress = 0;
 8001048:	2300      	movs	r3, #0
 800104a:	653b      	str	r3, [r7, #80]	@ 0x50
  nodeConfig.PostRequestMaskData = 0;
 800104c:	2300      	movs	r3, #0
 800104e:	657b      	str	r3, [r7, #84]	@ 0x54
  nodeConfig.SrcAddress = (uint32_t)&adc_buf_1[0];
 8001050:	4b0e      	ldr	r3, [pc, #56]	@ (800108c <MX_MDMA_Init+0x2dc>)
 8001052:	643b      	str	r3, [r7, #64]	@ 0x40
 8001054:	e01c      	b.n	8001090 <MX_MDMA_Init+0x2e0>
 8001056:	bf00      	nop
 8001058:	58024400 	.word	0x58024400
 800105c:	24000194 	.word	0x24000194
 8001060:	52000040 	.word	0x52000040
 8001064:	080009d9 	.word	0x080009d9
 8001068:	080009a9 	.word	0x080009a9
 800106c:	30000800 	.word	0x30000800
 8001070:	2400070c 	.word	0x2400070c
 8001074:	24000200 	.word	0x24000200
 8001078:	30000802 	.word	0x30000802
 800107c:	2400030c 	.word	0x2400030c
 8001080:	24000228 	.word	0x24000228
 8001084:	24000250 	.word	0x24000250
 8001088:	52000080 	.word	0x52000080
 800108c:	24000b10 	.word	0x24000b10
  nodeConfig.DstAddress = (uint32_t)&ch6_buf[0];
 8001090:	4b38      	ldr	r3, [pc, #224]	@ (8001174 <MX_MDMA_Init+0x3c4>)
 8001092:	647b      	str	r3, [r7, #68]	@ 0x44
  nodeConfig.BlockDataLength = 2;
 8001094:	2302      	movs	r3, #2
 8001096:	64bb      	str	r3, [r7, #72]	@ 0x48
  nodeConfig.BlockCount = 512;
 8001098:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800109c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_MDMA_LinkedList_CreateNode(&node_mdma_channel1_sw_1, &nodeConfig) != HAL_OK)
 800109e:	f107 0308 	add.w	r3, r7, #8
 80010a2:	4619      	mov	r1, r3
 80010a4:	4834      	ldr	r0, [pc, #208]	@ (8001178 <MX_MDMA_Init+0x3c8>)
 80010a6:	f005 fb14 	bl	80066d2 <HAL_MDMA_LinkedList_CreateNode>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <MX_MDMA_Init+0x304>
  {
    Error_Handler();
 80010b0:	f000 f928 	bl	8001304 <Error_Handler>
  /* USER CODE BEGIN mdma_channel1_sw_1 */

  /* USER CODE END mdma_channel1_sw_1 */

  /* Connect a node to the linked list */
  if (HAL_MDMA_LinkedList_AddNode(&hmdma_mdma_channel1_sw_0, &node_mdma_channel1_sw_1, 0) != HAL_OK)
 80010b4:	2200      	movs	r2, #0
 80010b6:	4930      	ldr	r1, [pc, #192]	@ (8001178 <MX_MDMA_Init+0x3c8>)
 80010b8:	4830      	ldr	r0, [pc, #192]	@ (800117c <MX_MDMA_Init+0x3cc>)
 80010ba:	f005 fbe6 	bl	800688a <HAL_MDMA_LinkedList_AddNode>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d001      	beq.n	80010c8 <MX_MDMA_Init+0x318>
  {
    Error_Handler();
 80010c4:	f000 f91e 	bl	8001304 <Error_Handler>
  }

  /* Initialize MDMA link node according to specified parameters */
  nodeConfig.Init.Request = MDMA_REQUEST_SW;
 80010c8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80010cc:	60bb      	str	r3, [r7, #8]
  nodeConfig.Init.TransferTriggerMode = MDMA_BUFFER_TRANSFER;
 80010ce:	2300      	movs	r3, #0
 80010d0:	60fb      	str	r3, [r7, #12]
  nodeConfig.Init.Priority = MDMA_PRIORITY_LOW;
 80010d2:	2300      	movs	r3, #0
 80010d4:	613b      	str	r3, [r7, #16]
  nodeConfig.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 80010d6:	2300      	movs	r3, #0
 80010d8:	617b      	str	r3, [r7, #20]
  nodeConfig.Init.SourceInc = MDMA_SRC_INC_HALFWORD;
 80010da:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80010de:	61bb      	str	r3, [r7, #24]
  nodeConfig.Init.DestinationInc = MDMA_DEST_INC_HALFWORD;
 80010e0:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 80010e4:	61fb      	str	r3, [r7, #28]
  nodeConfig.Init.SourceDataSize = MDMA_SRC_DATASIZE_HALFWORD;
 80010e6:	2310      	movs	r3, #16
 80010e8:	623b      	str	r3, [r7, #32]
  nodeConfig.Init.DestDataSize = MDMA_DEST_DATASIZE_HALFWORD;
 80010ea:	2340      	movs	r3, #64	@ 0x40
 80010ec:	627b      	str	r3, [r7, #36]	@ 0x24
  nodeConfig.Init.DataAlignment = MDMA_DATAALIGN_RIGHT;
 80010ee:	2300      	movs	r3, #0
 80010f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  nodeConfig.Init.BufferTransferLength = 512;
 80010f2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80010f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  nodeConfig.Init.SourceBurst = MDMA_SOURCE_BURST_SINGLE;
 80010f8:	2300      	movs	r3, #0
 80010fa:	633b      	str	r3, [r7, #48]	@ 0x30
  nodeConfig.Init.DestBurst = MDMA_DEST_BURST_SINGLE;
 80010fc:	2300      	movs	r3, #0
 80010fe:	637b      	str	r3, [r7, #52]	@ 0x34
  nodeConfig.Init.SourceBlockAddressOffset = 2;
 8001100:	2302      	movs	r3, #2
 8001102:	63bb      	str	r3, [r7, #56]	@ 0x38
  nodeConfig.Init.DestBlockAddressOffset = 0;
 8001104:	2300      	movs	r3, #0
 8001106:	63fb      	str	r3, [r7, #60]	@ 0x3c
  nodeConfig.PostRequestMaskAddress = 0;
 8001108:	2300      	movs	r3, #0
 800110a:	653b      	str	r3, [r7, #80]	@ 0x50
  nodeConfig.PostRequestMaskData = 0;
 800110c:	2300      	movs	r3, #0
 800110e:	657b      	str	r3, [r7, #84]	@ 0x54
  nodeConfig.SrcAddress = (uint32_t)&adc_buf_1[1];
 8001110:	4b1b      	ldr	r3, [pc, #108]	@ (8001180 <MX_MDMA_Init+0x3d0>)
 8001112:	643b      	str	r3, [r7, #64]	@ 0x40
  nodeConfig.DstAddress = (uint32_t)&ch5_buf[0];
 8001114:	4b1b      	ldr	r3, [pc, #108]	@ (8001184 <MX_MDMA_Init+0x3d4>)
 8001116:	647b      	str	r3, [r7, #68]	@ 0x44
  nodeConfig.BlockDataLength = 2;
 8001118:	2302      	movs	r3, #2
 800111a:	64bb      	str	r3, [r7, #72]	@ 0x48
  nodeConfig.BlockCount = 512;
 800111c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001120:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_MDMA_LinkedList_CreateNode(&node_mdma_channel1_sw_2, &nodeConfig) != HAL_OK)
 8001122:	f107 0308 	add.w	r3, r7, #8
 8001126:	4619      	mov	r1, r3
 8001128:	4817      	ldr	r0, [pc, #92]	@ (8001188 <MX_MDMA_Init+0x3d8>)
 800112a:	f005 fad2 	bl	80066d2 <HAL_MDMA_LinkedList_CreateNode>
 800112e:	4603      	mov	r3, r0
 8001130:	2b00      	cmp	r3, #0
 8001132:	d001      	beq.n	8001138 <MX_MDMA_Init+0x388>
  {
    Error_Handler();
 8001134:	f000 f8e6 	bl	8001304 <Error_Handler>
  /* USER CODE BEGIN mdma_channel1_sw_2 */

  /* USER CODE END mdma_channel1_sw_2 */

  /* Connect a node to the linked list */
  if (HAL_MDMA_LinkedList_AddNode(&hmdma_mdma_channel1_sw_0, &node_mdma_channel1_sw_2, 0) != HAL_OK)
 8001138:	2200      	movs	r2, #0
 800113a:	4913      	ldr	r1, [pc, #76]	@ (8001188 <MX_MDMA_Init+0x3d8>)
 800113c:	480f      	ldr	r0, [pc, #60]	@ (800117c <MX_MDMA_Init+0x3cc>)
 800113e:	f005 fba4 	bl	800688a <HAL_MDMA_LinkedList_AddNode>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d001      	beq.n	800114c <MX_MDMA_Init+0x39c>
  {
    Error_Handler();
 8001148:	f000 f8dc 	bl	8001304 <Error_Handler>
  }

  /* Make the linked list circular by connecting the last node to the first */
  if (HAL_MDMA_LinkedList_EnableCircularMode(&hmdma_mdma_channel1_sw_0) != HAL_OK)
 800114c:	480b      	ldr	r0, [pc, #44]	@ (800117c <MX_MDMA_Init+0x3cc>)
 800114e:	f005 fc60 	bl	8006a12 <HAL_MDMA_LinkedList_EnableCircularMode>
 8001152:	4603      	mov	r3, r0
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <MX_MDMA_Init+0x3ac>
  {
    Error_Handler();
 8001158:	f000 f8d4 	bl	8001304 <Error_Handler>
  }

  /* MDMA interrupt initialization */
  /* MDMA_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MDMA_IRQn, 0, 0);
 800115c:	2200      	movs	r2, #0
 800115e:	2100      	movs	r1, #0
 8001160:	207a      	movs	r0, #122	@ 0x7a
 8001162:	f002 fba2 	bl	80038aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(MDMA_IRQn);
 8001166:	207a      	movs	r0, #122	@ 0x7a
 8001168:	f002 fbb9 	bl	80038de <HAL_NVIC_EnableIRQ>

}
 800116c:	bf00      	nop
 800116e:	3758      	adds	r7, #88	@ 0x58
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	2400070c 	.word	0x2400070c
 8001178:	240002bc 	.word	0x240002bc
 800117c:	24000250 	.word	0x24000250
 8001180:	24000b12 	.word	0x24000b12
 8001184:	2400030c 	.word	0x2400030c
 8001188:	240002e4 	.word	0x240002e4

0800118c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b08a      	sub	sp, #40	@ 0x28
 8001190:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001192:	f107 0314 	add.w	r3, r7, #20
 8001196:	2200      	movs	r2, #0
 8001198:	601a      	str	r2, [r3, #0]
 800119a:	605a      	str	r2, [r3, #4]
 800119c:	609a      	str	r2, [r3, #8]
 800119e:	60da      	str	r2, [r3, #12]
 80011a0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011a2:	4b49      	ldr	r3, [pc, #292]	@ (80012c8 <MX_GPIO_Init+0x13c>)
 80011a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011a8:	4a47      	ldr	r2, [pc, #284]	@ (80012c8 <MX_GPIO_Init+0x13c>)
 80011aa:	f043 0304 	orr.w	r3, r3, #4
 80011ae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011b2:	4b45      	ldr	r3, [pc, #276]	@ (80012c8 <MX_GPIO_Init+0x13c>)
 80011b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011b8:	f003 0304 	and.w	r3, r3, #4
 80011bc:	613b      	str	r3, [r7, #16]
 80011be:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c0:	4b41      	ldr	r3, [pc, #260]	@ (80012c8 <MX_GPIO_Init+0x13c>)
 80011c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011c6:	4a40      	ldr	r2, [pc, #256]	@ (80012c8 <MX_GPIO_Init+0x13c>)
 80011c8:	f043 0301 	orr.w	r3, r3, #1
 80011cc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011d0:	4b3d      	ldr	r3, [pc, #244]	@ (80012c8 <MX_GPIO_Init+0x13c>)
 80011d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011d6:	f003 0301 	and.w	r3, r3, #1
 80011da:	60fb      	str	r3, [r7, #12]
 80011dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011de:	4b3a      	ldr	r3, [pc, #232]	@ (80012c8 <MX_GPIO_Init+0x13c>)
 80011e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011e4:	4a38      	ldr	r2, [pc, #224]	@ (80012c8 <MX_GPIO_Init+0x13c>)
 80011e6:	f043 0302 	orr.w	r3, r3, #2
 80011ea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011ee:	4b36      	ldr	r3, [pc, #216]	@ (80012c8 <MX_GPIO_Init+0x13c>)
 80011f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011f4:	f003 0302 	and.w	r3, r3, #2
 80011f8:	60bb      	str	r3, [r7, #8]
 80011fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80011fc:	4b32      	ldr	r3, [pc, #200]	@ (80012c8 <MX_GPIO_Init+0x13c>)
 80011fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001202:	4a31      	ldr	r2, [pc, #196]	@ (80012c8 <MX_GPIO_Init+0x13c>)
 8001204:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001208:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800120c:	4b2e      	ldr	r3, [pc, #184]	@ (80012c8 <MX_GPIO_Init+0x13c>)
 800120e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001212:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001216:	607b      	str	r3, [r7, #4]
 8001218:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PC1 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800121a:	2332      	movs	r3, #50	@ 0x32
 800121c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800121e:	2302      	movs	r3, #2
 8001220:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001222:	2300      	movs	r3, #0
 8001224:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001226:	2300      	movs	r3, #0
 8001228:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800122a:	230b      	movs	r3, #11
 800122c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800122e:	f107 0314 	add.w	r3, r7, #20
 8001232:	4619      	mov	r1, r3
 8001234:	4825      	ldr	r0, [pc, #148]	@ (80012cc <MX_GPIO_Init+0x140>)
 8001236:	f004 ffe5 	bl	8006204 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800123a:	2386      	movs	r3, #134	@ 0x86
 800123c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800123e:	2302      	movs	r3, #2
 8001240:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001242:	2300      	movs	r3, #0
 8001244:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001246:	2300      	movs	r3, #0
 8001248:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800124a:	230b      	movs	r3, #11
 800124c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800124e:	f107 0314 	add.w	r3, r7, #20
 8001252:	4619      	mov	r1, r3
 8001254:	481e      	ldr	r0, [pc, #120]	@ (80012d0 <MX_GPIO_Init+0x144>)
 8001256:	f004 ffd5 	bl	8006204 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800125a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800125e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001260:	2302      	movs	r3, #2
 8001262:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001264:	2300      	movs	r3, #0
 8001266:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001268:	2300      	movs	r3, #0
 800126a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800126c:	230b      	movs	r3, #11
 800126e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001270:	f107 0314 	add.w	r3, r7, #20
 8001274:	4619      	mov	r1, r3
 8001276:	4817      	ldr	r0, [pc, #92]	@ (80012d4 <MX_GPIO_Init+0x148>)
 8001278:	f004 ffc4 	bl	8006204 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 800127c:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8001280:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001282:	2302      	movs	r3, #2
 8001284:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001286:	2300      	movs	r3, #0
 8001288:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800128a:	2300      	movs	r3, #0
 800128c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800128e:	230a      	movs	r3, #10
 8001290:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001292:	f107 0314 	add.w	r3, r7, #20
 8001296:	4619      	mov	r1, r3
 8001298:	480d      	ldr	r0, [pc, #52]	@ (80012d0 <MX_GPIO_Init+0x144>)
 800129a:	f004 ffb3 	bl	8006204 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG11 PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 800129e:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80012a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012a4:	2302      	movs	r3, #2
 80012a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a8:	2300      	movs	r3, #0
 80012aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ac:	2300      	movs	r3, #0
 80012ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80012b0:	230b      	movs	r3, #11
 80012b2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80012b4:	f107 0314 	add.w	r3, r7, #20
 80012b8:	4619      	mov	r1, r3
 80012ba:	4807      	ldr	r0, [pc, #28]	@ (80012d8 <MX_GPIO_Init+0x14c>)
 80012bc:	f004 ffa2 	bl	8006204 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80012c0:	bf00      	nop
 80012c2:	3728      	adds	r7, #40	@ 0x28
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	58024400 	.word	0x58024400
 80012cc:	58020800 	.word	0x58020800
 80012d0:	58020000 	.word	0x58020000
 80012d4:	58020400 	.word	0x58020400
 80012d8:	58021800 	.word	0x58021800

080012dc <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pressed button
  * @retval None
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 80012dc:	b480      	push	{r7}
 80012de:	b083      	sub	sp, #12
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	4603      	mov	r3, r0
 80012e4:	71fb      	strb	r3, [r7, #7]
  if (Button == BUTTON_USER)
 80012e6:	79fb      	ldrb	r3, [r7, #7]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d102      	bne.n	80012f2 <BSP_PB_Callback+0x16>
  {
    BspButtonState = BUTTON_PRESSED;
 80012ec:	4b04      	ldr	r3, [pc, #16]	@ (8001300 <BSP_PB_Callback+0x24>)
 80012ee:	2201      	movs	r2, #1
 80012f0:	601a      	str	r2, [r3, #0]
  }
}
 80012f2:	bf00      	nop
 80012f4:	370c      	adds	r7, #12
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr
 80012fe:	bf00      	nop
 8001300:	240000b4 	.word	0x240000b4

08001304 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001304:	b480      	push	{r7}
 8001306:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001308:	b672      	cpsid	i
}
 800130a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800130c:	bf00      	nop
 800130e:	e7fd      	b.n	800130c <Error_Handler+0x8>

08001310 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001310:	b480      	push	{r7}
 8001312:	b083      	sub	sp, #12
 8001314:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001316:	4b0a      	ldr	r3, [pc, #40]	@ (8001340 <HAL_MspInit+0x30>)
 8001318:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800131c:	4a08      	ldr	r2, [pc, #32]	@ (8001340 <HAL_MspInit+0x30>)
 800131e:	f043 0302 	orr.w	r3, r3, #2
 8001322:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001326:	4b06      	ldr	r3, [pc, #24]	@ (8001340 <HAL_MspInit+0x30>)
 8001328:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800132c:	f003 0302 	and.w	r3, r3, #2
 8001330:	607b      	str	r3, [r7, #4]
 8001332:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001334:	bf00      	nop
 8001336:	370c      	adds	r7, #12
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr
 8001340:	58024400 	.word	0x58024400

08001344 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b0bc      	sub	sp, #240	@ 0xf0
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800134c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001350:	2200      	movs	r2, #0
 8001352:	601a      	str	r2, [r3, #0]
 8001354:	605a      	str	r2, [r3, #4]
 8001356:	609a      	str	r2, [r3, #8]
 8001358:	60da      	str	r2, [r3, #12]
 800135a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800135c:	f107 0318 	add.w	r3, r7, #24
 8001360:	22c0      	movs	r2, #192	@ 0xc0
 8001362:	2100      	movs	r1, #0
 8001364:	4618      	mov	r0, r3
 8001366:	f00a fd6a 	bl	800be3e <memset>
  if(hadc->Instance==ADC1)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	4a53      	ldr	r2, [pc, #332]	@ (80014bc <HAL_ADC_MspInit+0x178>)
 8001370:	4293      	cmp	r3, r2
 8001372:	f040 809e 	bne.w	80014b2 <HAL_ADC_MspInit+0x16e>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001376:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800137a:	f04f 0300 	mov.w	r3, #0
 800137e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 4;
 8001382:	2304      	movs	r3, #4
 8001384:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 10;
 8001386:	230a      	movs	r3, #10
 8001388:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 800138a:	2302      	movs	r3, #2
 800138c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 800138e:	2302      	movs	r3, #2
 8001390:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8001392:	2302      	movs	r3, #2
 8001394:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8001396:	23c0      	movs	r3, #192	@ 0xc0
 8001398:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 800139a:	2320      	movs	r3, #32
 800139c:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 800139e:	2300      	movs	r3, #0
 80013a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 80013a2:	2300      	movs	r3, #0
 80013a4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013a8:	f107 0318 	add.w	r3, r7, #24
 80013ac:	4618      	mov	r0, r3
 80013ae:	f006 fe91 	bl	80080d4 <HAL_RCCEx_PeriphCLKConfig>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 80013b8:	f7ff ffa4 	bl	8001304 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80013bc:	4b40      	ldr	r3, [pc, #256]	@ (80014c0 <HAL_ADC_MspInit+0x17c>)
 80013be:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80013c2:	4a3f      	ldr	r2, [pc, #252]	@ (80014c0 <HAL_ADC_MspInit+0x17c>)
 80013c4:	f043 0320 	orr.w	r3, r3, #32
 80013c8:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80013cc:	4b3c      	ldr	r3, [pc, #240]	@ (80014c0 <HAL_ADC_MspInit+0x17c>)
 80013ce:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80013d2:	f003 0320 	and.w	r3, r3, #32
 80013d6:	617b      	str	r3, [r7, #20]
 80013d8:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013da:	4b39      	ldr	r3, [pc, #228]	@ (80014c0 <HAL_ADC_MspInit+0x17c>)
 80013dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013e0:	4a37      	ldr	r2, [pc, #220]	@ (80014c0 <HAL_ADC_MspInit+0x17c>)
 80013e2:	f043 0304 	orr.w	r3, r3, #4
 80013e6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013ea:	4b35      	ldr	r3, [pc, #212]	@ (80014c0 <HAL_ADC_MspInit+0x17c>)
 80013ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013f0:	f003 0304 	and.w	r3, r3, #4
 80013f4:	613b      	str	r3, [r7, #16]
 80013f6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013f8:	4b31      	ldr	r3, [pc, #196]	@ (80014c0 <HAL_ADC_MspInit+0x17c>)
 80013fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013fe:	4a30      	ldr	r2, [pc, #192]	@ (80014c0 <HAL_ADC_MspInit+0x17c>)
 8001400:	f043 0301 	orr.w	r3, r3, #1
 8001404:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001408:	4b2d      	ldr	r3, [pc, #180]	@ (80014c0 <HAL_ADC_MspInit+0x17c>)
 800140a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800140e:	f003 0301 	and.w	r3, r3, #1
 8001412:	60fb      	str	r3, [r7, #12]
 8001414:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_INP10
    PA0     ------> ADC1_INP16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001416:	2301      	movs	r3, #1
 8001418:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800141c:	2303      	movs	r3, #3
 800141e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001422:	2300      	movs	r3, #0
 8001424:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001428:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800142c:	4619      	mov	r1, r3
 800142e:	4825      	ldr	r0, [pc, #148]	@ (80014c4 <HAL_ADC_MspInit+0x180>)
 8001430:	f004 fee8 	bl	8006204 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001434:	2301      	movs	r3, #1
 8001436:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800143a:	2303      	movs	r3, #3
 800143c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001440:	2300      	movs	r3, #0
 8001442:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001446:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800144a:	4619      	mov	r1, r3
 800144c:	481e      	ldr	r0, [pc, #120]	@ (80014c8 <HAL_ADC_MspInit+0x184>)
 800144e:	f004 fed9 	bl	8006204 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 8001452:	4b1e      	ldr	r3, [pc, #120]	@ (80014cc <HAL_ADC_MspInit+0x188>)
 8001454:	4a1e      	ldr	r2, [pc, #120]	@ (80014d0 <HAL_ADC_MspInit+0x18c>)
 8001456:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001458:	4b1c      	ldr	r3, [pc, #112]	@ (80014cc <HAL_ADC_MspInit+0x188>)
 800145a:	2209      	movs	r2, #9
 800145c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800145e:	4b1b      	ldr	r3, [pc, #108]	@ (80014cc <HAL_ADC_MspInit+0x188>)
 8001460:	2200      	movs	r2, #0
 8001462:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001464:	4b19      	ldr	r3, [pc, #100]	@ (80014cc <HAL_ADC_MspInit+0x188>)
 8001466:	2200      	movs	r2, #0
 8001468:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800146a:	4b18      	ldr	r3, [pc, #96]	@ (80014cc <HAL_ADC_MspInit+0x188>)
 800146c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001470:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001472:	4b16      	ldr	r3, [pc, #88]	@ (80014cc <HAL_ADC_MspInit+0x188>)
 8001474:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001478:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800147a:	4b14      	ldr	r3, [pc, #80]	@ (80014cc <HAL_ADC_MspInit+0x188>)
 800147c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001480:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001482:	4b12      	ldr	r3, [pc, #72]	@ (80014cc <HAL_ADC_MspInit+0x188>)
 8001484:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001488:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800148a:	4b10      	ldr	r3, [pc, #64]	@ (80014cc <HAL_ADC_MspInit+0x188>)
 800148c:	2200      	movs	r2, #0
 800148e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001490:	4b0e      	ldr	r3, [pc, #56]	@ (80014cc <HAL_ADC_MspInit+0x188>)
 8001492:	2200      	movs	r2, #0
 8001494:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001496:	480d      	ldr	r0, [pc, #52]	@ (80014cc <HAL_ADC_MspInit+0x188>)
 8001498:	f002 fa4e 	bl	8003938 <HAL_DMA_Init>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d001      	beq.n	80014a6 <HAL_ADC_MspInit+0x162>
    {
      Error_Handler();
 80014a2:	f7ff ff2f 	bl	8001304 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	4a08      	ldr	r2, [pc, #32]	@ (80014cc <HAL_ADC_MspInit+0x188>)
 80014aa:	64da      	str	r2, [r3, #76]	@ 0x4c
 80014ac:	4a07      	ldr	r2, [pc, #28]	@ (80014cc <HAL_ADC_MspInit+0x188>)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80014b2:	bf00      	nop
 80014b4:	37f0      	adds	r7, #240	@ 0xf0
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	40022000 	.word	0x40022000
 80014c0:	58024400 	.word	0x58024400
 80014c4:	58020800 	.word	0x58020800
 80014c8:	58020000 	.word	0x58020000
 80014cc:	2400011c 	.word	0x2400011c
 80014d0:	40020010 	.word	0x40020010

080014d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014d8:	bf00      	nop
 80014da:	e7fd      	b.n	80014d8 <NMI_Handler+0x4>

080014dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014e0:	bf00      	nop
 80014e2:	e7fd      	b.n	80014e0 <HardFault_Handler+0x4>

080014e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014e8:	bf00      	nop
 80014ea:	e7fd      	b.n	80014e8 <MemManage_Handler+0x4>

080014ec <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014f0:	bf00      	nop
 80014f2:	e7fd      	b.n	80014f0 <BusFault_Handler+0x4>

080014f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014f8:	bf00      	nop
 80014fa:	e7fd      	b.n	80014f8 <UsageFault_Handler+0x4>

080014fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001500:	bf00      	nop
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr

0800150a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800150a:	b480      	push	{r7}
 800150c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800150e:	bf00      	nop
 8001510:	46bd      	mov	sp, r7
 8001512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001516:	4770      	bx	lr

08001518 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800151c:	bf00      	nop
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr

08001526 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001526:	b580      	push	{r7, lr}
 8001528:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800152a:	f000 fb89 	bl	8001c40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800152e:	bf00      	nop
 8001530:	bd80      	pop	{r7, pc}
	...

08001534 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001538:	4802      	ldr	r0, [pc, #8]	@ (8001544 <DMA1_Stream0_IRQHandler+0x10>)
 800153a:	f003 fae1 	bl	8004b00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800153e:	bf00      	nop
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	2400011c 	.word	0x2400011c

08001548 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 800154c:	2000      	movs	r0, #0
 800154e:	f000 fa15 	bl	800197c <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001552:	bf00      	nop
 8001554:	bd80      	pop	{r7, pc}
	...

08001558 <MDMA_IRQHandler>:

/**
  * @brief This function handles MDMA global interrupt.
  */
void MDMA_IRQHandler(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MDMA_IRQn 0 */

  /* USER CODE END MDMA_IRQn 0 */
  HAL_MDMA_IRQHandler(&hmdma_mdma_channel0_dma1_stream0_tc_0);
 800155c:	4803      	ldr	r0, [pc, #12]	@ (800156c <MDMA_IRQHandler+0x14>)
 800155e:	f005 fb1d 	bl	8006b9c <HAL_MDMA_IRQHandler>
  HAL_MDMA_IRQHandler(&hmdma_mdma_channel1_sw_0);
 8001562:	4803      	ldr	r0, [pc, #12]	@ (8001570 <MDMA_IRQHandler+0x18>)
 8001564:	f005 fb1a 	bl	8006b9c <HAL_MDMA_IRQHandler>
  /* USER CODE BEGIN MDMA_IRQn 1 */

  /* USER CODE END MDMA_IRQn 1 */
}
 8001568:	bf00      	nop
 800156a:	bd80      	pop	{r7, pc}
 800156c:	24000194 	.word	0x24000194
 8001570:	24000250 	.word	0x24000250

08001574 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
  return 1;
 8001578:	2301      	movs	r3, #1
}
 800157a:	4618      	mov	r0, r3
 800157c:	46bd      	mov	sp, r7
 800157e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001582:	4770      	bx	lr

08001584 <_kill>:

int _kill(int pid, int sig)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
 800158c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800158e:	f00a fca5 	bl	800bedc <__errno>
 8001592:	4603      	mov	r3, r0
 8001594:	2216      	movs	r2, #22
 8001596:	601a      	str	r2, [r3, #0]
  return -1;
 8001598:	f04f 33ff 	mov.w	r3, #4294967295
}
 800159c:	4618      	mov	r0, r3
 800159e:	3708      	adds	r7, #8
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}

080015a4 <_exit>:

void _exit (int status)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80015ac:	f04f 31ff 	mov.w	r1, #4294967295
 80015b0:	6878      	ldr	r0, [r7, #4]
 80015b2:	f7ff ffe7 	bl	8001584 <_kill>
  while (1) {}    /* Make sure we hang here */
 80015b6:	bf00      	nop
 80015b8:	e7fd      	b.n	80015b6 <_exit+0x12>

080015ba <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015ba:	b580      	push	{r7, lr}
 80015bc:	b086      	sub	sp, #24
 80015be:	af00      	add	r7, sp, #0
 80015c0:	60f8      	str	r0, [r7, #12]
 80015c2:	60b9      	str	r1, [r7, #8]
 80015c4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015c6:	2300      	movs	r3, #0
 80015c8:	617b      	str	r3, [r7, #20]
 80015ca:	e00a      	b.n	80015e2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80015cc:	f3af 8000 	nop.w
 80015d0:	4601      	mov	r1, r0
 80015d2:	68bb      	ldr	r3, [r7, #8]
 80015d4:	1c5a      	adds	r2, r3, #1
 80015d6:	60ba      	str	r2, [r7, #8]
 80015d8:	b2ca      	uxtb	r2, r1
 80015da:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015dc:	697b      	ldr	r3, [r7, #20]
 80015de:	3301      	adds	r3, #1
 80015e0:	617b      	str	r3, [r7, #20]
 80015e2:	697a      	ldr	r2, [r7, #20]
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	429a      	cmp	r2, r3
 80015e8:	dbf0      	blt.n	80015cc <_read+0x12>
  }

  return len;
 80015ea:	687b      	ldr	r3, [r7, #4]
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3718      	adds	r7, #24
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}

080015f4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b086      	sub	sp, #24
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	60f8      	str	r0, [r7, #12]
 80015fc:	60b9      	str	r1, [r7, #8]
 80015fe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001600:	2300      	movs	r3, #0
 8001602:	617b      	str	r3, [r7, #20]
 8001604:	e009      	b.n	800161a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001606:	68bb      	ldr	r3, [r7, #8]
 8001608:	1c5a      	adds	r2, r3, #1
 800160a:	60ba      	str	r2, [r7, #8]
 800160c:	781b      	ldrb	r3, [r3, #0]
 800160e:	4618      	mov	r0, r3
 8001610:	f000 fa28 	bl	8001a64 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	3301      	adds	r3, #1
 8001618:	617b      	str	r3, [r7, #20]
 800161a:	697a      	ldr	r2, [r7, #20]
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	429a      	cmp	r2, r3
 8001620:	dbf1      	blt.n	8001606 <_write+0x12>
  }
  return len;
 8001622:	687b      	ldr	r3, [r7, #4]
}
 8001624:	4618      	mov	r0, r3
 8001626:	3718      	adds	r7, #24
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}

0800162c <_close>:

int _close(int file)
{
 800162c:	b480      	push	{r7}
 800162e:	b083      	sub	sp, #12
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001634:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001638:	4618      	mov	r0, r3
 800163a:	370c      	adds	r7, #12
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr

08001644 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001644:	b480      	push	{r7}
 8001646:	b083      	sub	sp, #12
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
 800164c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001654:	605a      	str	r2, [r3, #4]
  return 0;
 8001656:	2300      	movs	r3, #0
}
 8001658:	4618      	mov	r0, r3
 800165a:	370c      	adds	r7, #12
 800165c:	46bd      	mov	sp, r7
 800165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001662:	4770      	bx	lr

08001664 <_isatty>:

int _isatty(int file)
{
 8001664:	b480      	push	{r7}
 8001666:	b083      	sub	sp, #12
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800166c:	2301      	movs	r3, #1
}
 800166e:	4618      	mov	r0, r3
 8001670:	370c      	adds	r7, #12
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr

0800167a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800167a:	b480      	push	{r7}
 800167c:	b085      	sub	sp, #20
 800167e:	af00      	add	r7, sp, #0
 8001680:	60f8      	str	r0, [r7, #12]
 8001682:	60b9      	str	r1, [r7, #8]
 8001684:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001686:	2300      	movs	r3, #0
}
 8001688:	4618      	mov	r0, r3
 800168a:	3714      	adds	r7, #20
 800168c:	46bd      	mov	sp, r7
 800168e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001692:	4770      	bx	lr

08001694 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b086      	sub	sp, #24
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800169c:	4a14      	ldr	r2, [pc, #80]	@ (80016f0 <_sbrk+0x5c>)
 800169e:	4b15      	ldr	r3, [pc, #84]	@ (80016f4 <_sbrk+0x60>)
 80016a0:	1ad3      	subs	r3, r2, r3
 80016a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016a8:	4b13      	ldr	r3, [pc, #76]	@ (80016f8 <_sbrk+0x64>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d102      	bne.n	80016b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016b0:	4b11      	ldr	r3, [pc, #68]	@ (80016f8 <_sbrk+0x64>)
 80016b2:	4a12      	ldr	r2, [pc, #72]	@ (80016fc <_sbrk+0x68>)
 80016b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016b6:	4b10      	ldr	r3, [pc, #64]	@ (80016f8 <_sbrk+0x64>)
 80016b8:	681a      	ldr	r2, [r3, #0]
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	4413      	add	r3, r2
 80016be:	693a      	ldr	r2, [r7, #16]
 80016c0:	429a      	cmp	r2, r3
 80016c2:	d207      	bcs.n	80016d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016c4:	f00a fc0a 	bl	800bedc <__errno>
 80016c8:	4603      	mov	r3, r0
 80016ca:	220c      	movs	r2, #12
 80016cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016ce:	f04f 33ff 	mov.w	r3, #4294967295
 80016d2:	e009      	b.n	80016e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016d4:	4b08      	ldr	r3, [pc, #32]	@ (80016f8 <_sbrk+0x64>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016da:	4b07      	ldr	r3, [pc, #28]	@ (80016f8 <_sbrk+0x64>)
 80016dc:	681a      	ldr	r2, [r3, #0]
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	4413      	add	r3, r2
 80016e2:	4a05      	ldr	r2, [pc, #20]	@ (80016f8 <_sbrk+0x64>)
 80016e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016e6:	68fb      	ldr	r3, [r7, #12]
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	3718      	adds	r7, #24
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	24080000 	.word	0x24080000
 80016f4:	00000400 	.word	0x00000400
 80016f8:	24001328 	.word	0x24001328
 80016fc:	24001520 	.word	0x24001520

08001700 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001700:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800173c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001704:	f7ff f880 	bl	8000808 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001708:	f7fe ffd0 	bl	80006ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800170c:	480c      	ldr	r0, [pc, #48]	@ (8001740 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800170e:	490d      	ldr	r1, [pc, #52]	@ (8001744 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001710:	4a0d      	ldr	r2, [pc, #52]	@ (8001748 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001712:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001714:	e002      	b.n	800171c <LoopCopyDataInit>

08001716 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001716:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001718:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800171a:	3304      	adds	r3, #4

0800171c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800171c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800171e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001720:	d3f9      	bcc.n	8001716 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001722:	4a0a      	ldr	r2, [pc, #40]	@ (800174c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001724:	4c0a      	ldr	r4, [pc, #40]	@ (8001750 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001726:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001728:	e001      	b.n	800172e <LoopFillZerobss>

0800172a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800172a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800172c:	3204      	adds	r2, #4

0800172e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800172e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001730:	d3fb      	bcc.n	800172a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001732:	f00a fbd9 	bl	800bee8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001736:	f7ff f961 	bl	80009fc <main>
  bx  lr
 800173a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800173c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001740:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001744:	24000088 	.word	0x24000088
  ldr r2, =_sidata
 8001748:	0800cc30 	.word	0x0800cc30
  ldr r2, =_sbss
 800174c:	24000088 	.word	0x24000088
  ldr r4, =_ebss
 8001750:	2400151c 	.word	0x2400151c

08001754 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001754:	e7fe      	b.n	8001754 <ADC3_IRQHandler>
	...

08001758 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b08c      	sub	sp, #48	@ 0x30
 800175c:	af00      	add	r7, sp, #0
 800175e:	4603      	mov	r3, r0
 8001760:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001762:	2300      	movs	r3, #0
 8001764:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8001766:	79fb      	ldrb	r3, [r7, #7]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d009      	beq.n	8001780 <BSP_LED_Init+0x28>
 800176c:	79fb      	ldrb	r3, [r7, #7]
 800176e:	2b01      	cmp	r3, #1
 8001770:	d006      	beq.n	8001780 <BSP_LED_Init+0x28>
 8001772:	79fb      	ldrb	r3, [r7, #7]
 8001774:	2b02      	cmp	r3, #2
 8001776:	d003      	beq.n	8001780 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001778:	f06f 0301 	mvn.w	r3, #1
 800177c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800177e:	e055      	b.n	800182c <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8001780:	79fb      	ldrb	r3, [r7, #7]
 8001782:	2b00      	cmp	r3, #0
 8001784:	d10f      	bne.n	80017a6 <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8001786:	4b2c      	ldr	r3, [pc, #176]	@ (8001838 <BSP_LED_Init+0xe0>)
 8001788:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800178c:	4a2a      	ldr	r2, [pc, #168]	@ (8001838 <BSP_LED_Init+0xe0>)
 800178e:	f043 0302 	orr.w	r3, r3, #2
 8001792:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001796:	4b28      	ldr	r3, [pc, #160]	@ (8001838 <BSP_LED_Init+0xe0>)
 8001798:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800179c:	f003 0302 	and.w	r3, r3, #2
 80017a0:	617b      	str	r3, [r7, #20]
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	e021      	b.n	80017ea <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 80017a6:	79fb      	ldrb	r3, [r7, #7]
 80017a8:	2b01      	cmp	r3, #1
 80017aa:	d10f      	bne.n	80017cc <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 80017ac:	4b22      	ldr	r3, [pc, #136]	@ (8001838 <BSP_LED_Init+0xe0>)
 80017ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017b2:	4a21      	ldr	r2, [pc, #132]	@ (8001838 <BSP_LED_Init+0xe0>)
 80017b4:	f043 0310 	orr.w	r3, r3, #16
 80017b8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80017bc:	4b1e      	ldr	r3, [pc, #120]	@ (8001838 <BSP_LED_Init+0xe0>)
 80017be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017c2:	f003 0310 	and.w	r3, r3, #16
 80017c6:	613b      	str	r3, [r7, #16]
 80017c8:	693b      	ldr	r3, [r7, #16]
 80017ca:	e00e      	b.n	80017ea <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 80017cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001838 <BSP_LED_Init+0xe0>)
 80017ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017d2:	4a19      	ldr	r2, [pc, #100]	@ (8001838 <BSP_LED_Init+0xe0>)
 80017d4:	f043 0302 	orr.w	r3, r3, #2
 80017d8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80017dc:	4b16      	ldr	r3, [pc, #88]	@ (8001838 <BSP_LED_Init+0xe0>)
 80017de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017e2:	f003 0302 	and.w	r3, r3, #2
 80017e6:	60fb      	str	r3, [r7, #12]
 80017e8:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 80017ea:	79fb      	ldrb	r3, [r7, #7]
 80017ec:	4a13      	ldr	r2, [pc, #76]	@ (800183c <BSP_LED_Init+0xe4>)
 80017ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80017f2:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80017f4:	2301      	movs	r3, #1
 80017f6:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 80017f8:	2300      	movs	r3, #0
 80017fa:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017fc:	2303      	movs	r3, #3
 80017fe:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8001800:	79fb      	ldrb	r3, [r7, #7]
 8001802:	4a0f      	ldr	r2, [pc, #60]	@ (8001840 <BSP_LED_Init+0xe8>)
 8001804:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001808:	f107 0218 	add.w	r2, r7, #24
 800180c:	4611      	mov	r1, r2
 800180e:	4618      	mov	r0, r3
 8001810:	f004 fcf8 	bl	8006204 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8001814:	79fb      	ldrb	r3, [r7, #7]
 8001816:	4a0a      	ldr	r2, [pc, #40]	@ (8001840 <BSP_LED_Init+0xe8>)
 8001818:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800181c:	79fb      	ldrb	r3, [r7, #7]
 800181e:	4a07      	ldr	r2, [pc, #28]	@ (800183c <BSP_LED_Init+0xe4>)
 8001820:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001824:	2200      	movs	r2, #0
 8001826:	4619      	mov	r1, r3
 8001828:	f004 fe9c 	bl	8006564 <HAL_GPIO_WritePin>
  }

  return ret;
 800182c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800182e:	4618      	mov	r0, r3
 8001830:	3730      	adds	r7, #48	@ 0x30
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	58024400 	.word	0x58024400
 800183c:	0800cb84 	.word	0x0800cb84
 8001840:	2400000c 	.word	0x2400000c

08001844 <BSP_LED_On>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b084      	sub	sp, #16
 8001848:	af00      	add	r7, sp, #0
 800184a:	4603      	mov	r3, r0
 800184c:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800184e:	2300      	movs	r3, #0
 8001850:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8001852:	79fb      	ldrb	r3, [r7, #7]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d009      	beq.n	800186c <BSP_LED_On+0x28>
 8001858:	79fb      	ldrb	r3, [r7, #7]
 800185a:	2b01      	cmp	r3, #1
 800185c:	d006      	beq.n	800186c <BSP_LED_On+0x28>
 800185e:	79fb      	ldrb	r3, [r7, #7]
 8001860:	2b02      	cmp	r3, #2
 8001862:	d003      	beq.n	800186c <BSP_LED_On+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001864:	f06f 0301 	mvn.w	r3, #1
 8001868:	60fb      	str	r3, [r7, #12]
 800186a:	e00b      	b.n	8001884 <BSP_LED_On+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 800186c:	79fb      	ldrb	r3, [r7, #7]
 800186e:	4a08      	ldr	r2, [pc, #32]	@ (8001890 <BSP_LED_On+0x4c>)
 8001870:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001874:	79fb      	ldrb	r3, [r7, #7]
 8001876:	4a07      	ldr	r2, [pc, #28]	@ (8001894 <BSP_LED_On+0x50>)
 8001878:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800187c:	2201      	movs	r2, #1
 800187e:	4619      	mov	r1, r3
 8001880:	f004 fe70 	bl	8006564 <HAL_GPIO_WritePin>
  }

  return ret;
 8001884:	68fb      	ldr	r3, [r7, #12]
}
 8001886:	4618      	mov	r0, r3
 8001888:	3710      	adds	r7, #16
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	2400000c 	.word	0x2400000c
 8001894:	0800cb84 	.word	0x0800cb84

08001898 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b088      	sub	sp, #32
 800189c:	af00      	add	r7, sp, #0
 800189e:	4603      	mov	r3, r0
 80018a0:	460a      	mov	r2, r1
 80018a2:	71fb      	strb	r3, [r7, #7]
 80018a4:	4613      	mov	r3, r2
 80018a6:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 80018a8:	4b2e      	ldr	r3, [pc, #184]	@ (8001964 <BSP_PB_Init+0xcc>)
 80018aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018ae:	4a2d      	ldr	r2, [pc, #180]	@ (8001964 <BSP_PB_Init+0xcc>)
 80018b0:	f043 0304 	orr.w	r3, r3, #4
 80018b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80018b8:	4b2a      	ldr	r3, [pc, #168]	@ (8001964 <BSP_PB_Init+0xcc>)
 80018ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018be:	f003 0304 	and.w	r3, r3, #4
 80018c2:	60bb      	str	r3, [r7, #8]
 80018c4:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 80018c6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018ca:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 80018cc:	2302      	movs	r3, #2
 80018ce:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80018d0:	2302      	movs	r3, #2
 80018d2:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 80018d4:	79bb      	ldrb	r3, [r7, #6]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d10c      	bne.n	80018f4 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80018da:	2300      	movs	r3, #0
 80018dc:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 80018de:	79fb      	ldrb	r3, [r7, #7]
 80018e0:	4a21      	ldr	r2, [pc, #132]	@ (8001968 <BSP_PB_Init+0xd0>)
 80018e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018e6:	f107 020c 	add.w	r2, r7, #12
 80018ea:	4611      	mov	r1, r2
 80018ec:	4618      	mov	r0, r3
 80018ee:	f004 fc89 	bl	8006204 <HAL_GPIO_Init>
 80018f2:	e031      	b.n	8001958 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80018f4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80018f8:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80018fa:	79fb      	ldrb	r3, [r7, #7]
 80018fc:	4a1a      	ldr	r2, [pc, #104]	@ (8001968 <BSP_PB_Init+0xd0>)
 80018fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001902:	f107 020c 	add.w	r2, r7, #12
 8001906:	4611      	mov	r1, r2
 8001908:	4618      	mov	r0, r3
 800190a:	f004 fc7b 	bl	8006204 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 800190e:	79fb      	ldrb	r3, [r7, #7]
 8001910:	00db      	lsls	r3, r3, #3
 8001912:	4a16      	ldr	r2, [pc, #88]	@ (800196c <BSP_PB_Init+0xd4>)
 8001914:	441a      	add	r2, r3
 8001916:	79fb      	ldrb	r3, [r7, #7]
 8001918:	4915      	ldr	r1, [pc, #84]	@ (8001970 <BSP_PB_Init+0xd8>)
 800191a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800191e:	4619      	mov	r1, r3
 8001920:	4610      	mov	r0, r2
 8001922:	f004 fc1e 	bl	8006162 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8001926:	79fb      	ldrb	r3, [r7, #7]
 8001928:	00db      	lsls	r3, r3, #3
 800192a:	4a10      	ldr	r2, [pc, #64]	@ (800196c <BSP_PB_Init+0xd4>)
 800192c:	1898      	adds	r0, r3, r2
 800192e:	79fb      	ldrb	r3, [r7, #7]
 8001930:	4a10      	ldr	r2, [pc, #64]	@ (8001974 <BSP_PB_Init+0xdc>)
 8001932:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001936:	461a      	mov	r2, r3
 8001938:	2100      	movs	r1, #0
 800193a:	f004 fbf3 	bl	8006124 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 800193e:	2028      	movs	r0, #40	@ 0x28
 8001940:	79fb      	ldrb	r3, [r7, #7]
 8001942:	4a0d      	ldr	r2, [pc, #52]	@ (8001978 <BSP_PB_Init+0xe0>)
 8001944:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001948:	2200      	movs	r2, #0
 800194a:	4619      	mov	r1, r3
 800194c:	f001 ffad 	bl	80038aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8001950:	2328      	movs	r3, #40	@ 0x28
 8001952:	4618      	mov	r0, r3
 8001954:	f001 ffc3 	bl	80038de <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8001958:	2300      	movs	r3, #0
}
 800195a:	4618      	mov	r0, r3
 800195c:	3720      	adds	r7, #32
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	58024400 	.word	0x58024400
 8001968:	24000018 	.word	0x24000018
 800196c:	2400132c 	.word	0x2400132c
 8001970:	0800cb8c 	.word	0x0800cb8c
 8001974:	2400001c 	.word	0x2400001c
 8001978:	24000020 	.word	0x24000020

0800197c <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b082      	sub	sp, #8
 8001980:	af00      	add	r7, sp, #0
 8001982:	4603      	mov	r3, r0
 8001984:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8001986:	79fb      	ldrb	r3, [r7, #7]
 8001988:	00db      	lsls	r3, r3, #3
 800198a:	4a04      	ldr	r2, [pc, #16]	@ (800199c <BSP_PB_IRQHandler+0x20>)
 800198c:	4413      	add	r3, r2
 800198e:	4618      	mov	r0, r3
 8001990:	f004 fbfc 	bl	800618c <HAL_EXTI_IRQHandler>
}
 8001994:	bf00      	nop
 8001996:	3708      	adds	r7, #8
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}
 800199c:	2400132c 	.word	0x2400132c

080019a0 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b084      	sub	sp, #16
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	4603      	mov	r3, r0
 80019a8:	6039      	str	r1, [r7, #0]
 80019aa:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80019ac:	2300      	movs	r3, #0
 80019ae:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 80019b0:	79fb      	ldrb	r3, [r7, #7]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d003      	beq.n	80019be <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80019b6:	f06f 0301 	mvn.w	r3, #1
 80019ba:	60fb      	str	r3, [r7, #12]
 80019bc:	e018      	b.n	80019f0 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 80019be:	79fb      	ldrb	r3, [r7, #7]
 80019c0:	2294      	movs	r2, #148	@ 0x94
 80019c2:	fb02 f303 	mul.w	r3, r2, r3
 80019c6:	4a0d      	ldr	r2, [pc, #52]	@ (80019fc <BSP_COM_Init+0x5c>)
 80019c8:	4413      	add	r3, r2
 80019ca:	4618      	mov	r0, r3
 80019cc:	f000 f86e 	bl	8001aac <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 80019d0:	79fb      	ldrb	r3, [r7, #7]
 80019d2:	2294      	movs	r2, #148	@ 0x94
 80019d4:	fb02 f303 	mul.w	r3, r2, r3
 80019d8:	4a08      	ldr	r2, [pc, #32]	@ (80019fc <BSP_COM_Init+0x5c>)
 80019da:	4413      	add	r3, r2
 80019dc:	6839      	ldr	r1, [r7, #0]
 80019de:	4618      	mov	r0, r3
 80019e0:	f000 f80e 	bl	8001a00 <MX_USART3_Init>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d002      	beq.n	80019f0 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80019ea:	f06f 0303 	mvn.w	r3, #3
 80019ee:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80019f0:	68fb      	ldr	r3, [r7, #12]
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	3710      	adds	r7, #16
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	24001334 	.word	0x24001334

08001a00 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b082      	sub	sp, #8
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
 8001a08:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8001a0a:	4b15      	ldr	r3, [pc, #84]	@ (8001a60 <MX_USART3_Init+0x60>)
 8001a0c:	681a      	ldr	r2, [r3, #0]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	220c      	movs	r2, #12
 8001a1e:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	895b      	ldrh	r3, [r3, #10]
 8001a24:	461a      	mov	r2, r3
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	685a      	ldr	r2, [r3, #4]
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	891b      	ldrh	r3, [r3, #8]
 8001a36:	461a      	mov	r2, r3
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	899b      	ldrh	r3, [r3, #12]
 8001a40:	461a      	mov	r2, r3
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001a4c:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8001a4e:	6878      	ldr	r0, [r7, #4]
 8001a50:	f009 f83e 	bl	800aad0 <HAL_UART_Init>
 8001a54:	4603      	mov	r3, r0
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3708      	adds	r7, #8
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	24000008 	.word	0x24000008

08001a64 <__io_putchar>:
 #ifdef __GNUC__
 int __io_putchar (int ch)
 #else
 int fputc (int ch, FILE *f)
 #endif /* __GNUC__ */
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b082      	sub	sp, #8
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit (&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8001a6c:	4b09      	ldr	r3, [pc, #36]	@ (8001a94 <__io_putchar+0x30>)
 8001a6e:	781b      	ldrb	r3, [r3, #0]
 8001a70:	461a      	mov	r2, r3
 8001a72:	2394      	movs	r3, #148	@ 0x94
 8001a74:	fb02 f303 	mul.w	r3, r2, r3
 8001a78:	4a07      	ldr	r2, [pc, #28]	@ (8001a98 <__io_putchar+0x34>)
 8001a7a:	1898      	adds	r0, r3, r2
 8001a7c:	1d39      	adds	r1, r7, #4
 8001a7e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a82:	2201      	movs	r2, #1
 8001a84:	f009 f87e 	bl	800ab84 <HAL_UART_Transmit>
  return ch;
 8001a88:	687b      	ldr	r3, [r7, #4]
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	3708      	adds	r7, #8
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}
 8001a92:	bf00      	nop
 8001a94:	240013c8 	.word	0x240013c8
 8001a98:	24001334 	.word	0x24001334

08001a9c <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8001aa0:	2000      	movs	r0, #0
 8001aa2:	f7ff fc1b 	bl	80012dc <BSP_PB_Callback>
}
 8001aa6:	bf00      	nop
 8001aa8:	bd80      	pop	{r7, pc}
	...

08001aac <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b08a      	sub	sp, #40	@ 0x28
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8001ab4:	4b27      	ldr	r3, [pc, #156]	@ (8001b54 <COM1_MspInit+0xa8>)
 8001ab6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001aba:	4a26      	ldr	r2, [pc, #152]	@ (8001b54 <COM1_MspInit+0xa8>)
 8001abc:	f043 0308 	orr.w	r3, r3, #8
 8001ac0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ac4:	4b23      	ldr	r3, [pc, #140]	@ (8001b54 <COM1_MspInit+0xa8>)
 8001ac6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001aca:	f003 0308 	and.w	r3, r3, #8
 8001ace:	613b      	str	r3, [r7, #16]
 8001ad0:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8001ad2:	4b20      	ldr	r3, [pc, #128]	@ (8001b54 <COM1_MspInit+0xa8>)
 8001ad4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ad8:	4a1e      	ldr	r2, [pc, #120]	@ (8001b54 <COM1_MspInit+0xa8>)
 8001ada:	f043 0308 	orr.w	r3, r3, #8
 8001ade:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ae2:	4b1c      	ldr	r3, [pc, #112]	@ (8001b54 <COM1_MspInit+0xa8>)
 8001ae4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ae8:	f003 0308 	and.w	r3, r3, #8
 8001aec:	60fb      	str	r3, [r7, #12]
 8001aee:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8001af0:	4b18      	ldr	r3, [pc, #96]	@ (8001b54 <COM1_MspInit+0xa8>)
 8001af2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001af6:	4a17      	ldr	r2, [pc, #92]	@ (8001b54 <COM1_MspInit+0xa8>)
 8001af8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001afc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001b00:	4b14      	ldr	r3, [pc, #80]	@ (8001b54 <COM1_MspInit+0xa8>)
 8001b02:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001b06:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b0a:	60bb      	str	r3, [r7, #8]
 8001b0c:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 8001b0e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b12:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8001b14:	2302      	movs	r3, #2
 8001b16:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b18:	2302      	movs	r3, #2
 8001b1a:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8001b20:	2307      	movs	r3, #7
 8001b22:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8001b24:	f107 0314 	add.w	r3, r7, #20
 8001b28:	4619      	mov	r1, r3
 8001b2a:	480b      	ldr	r0, [pc, #44]	@ (8001b58 <COM1_MspInit+0xac>)
 8001b2c:	f004 fb6a 	bl	8006204 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8001b30:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001b34:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8001b36:	2302      	movs	r3, #2
 8001b38:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8001b3a:	2307      	movs	r3, #7
 8001b3c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8001b3e:	f107 0314 	add.w	r3, r7, #20
 8001b42:	4619      	mov	r1, r3
 8001b44:	4804      	ldr	r0, [pc, #16]	@ (8001b58 <COM1_MspInit+0xac>)
 8001b46:	f004 fb5d 	bl	8006204 <HAL_GPIO_Init>
}
 8001b4a:	bf00      	nop
 8001b4c:	3728      	adds	r7, #40	@ 0x28
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	58024400 	.word	0x58024400
 8001b58:	58020c00 	.word	0x58020c00

08001b5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b62:	2003      	movs	r0, #3
 8001b64:	f001 fe96 	bl	8003894 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001b68:	f006 f8de 	bl	8007d28 <HAL_RCC_GetSysClockFreq>
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	4b15      	ldr	r3, [pc, #84]	@ (8001bc4 <HAL_Init+0x68>)
 8001b70:	699b      	ldr	r3, [r3, #24]
 8001b72:	0a1b      	lsrs	r3, r3, #8
 8001b74:	f003 030f 	and.w	r3, r3, #15
 8001b78:	4913      	ldr	r1, [pc, #76]	@ (8001bc8 <HAL_Init+0x6c>)
 8001b7a:	5ccb      	ldrb	r3, [r1, r3]
 8001b7c:	f003 031f 	and.w	r3, r3, #31
 8001b80:	fa22 f303 	lsr.w	r3, r2, r3
 8001b84:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001b86:	4b0f      	ldr	r3, [pc, #60]	@ (8001bc4 <HAL_Init+0x68>)
 8001b88:	699b      	ldr	r3, [r3, #24]
 8001b8a:	f003 030f 	and.w	r3, r3, #15
 8001b8e:	4a0e      	ldr	r2, [pc, #56]	@ (8001bc8 <HAL_Init+0x6c>)
 8001b90:	5cd3      	ldrb	r3, [r2, r3]
 8001b92:	f003 031f 	and.w	r3, r3, #31
 8001b96:	687a      	ldr	r2, [r7, #4]
 8001b98:	fa22 f303 	lsr.w	r3, r2, r3
 8001b9c:	4a0b      	ldr	r2, [pc, #44]	@ (8001bcc <HAL_Init+0x70>)
 8001b9e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001ba0:	4a0b      	ldr	r2, [pc, #44]	@ (8001bd0 <HAL_Init+0x74>)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ba6:	2000      	movs	r0, #0
 8001ba8:	f000 f814 	bl	8001bd4 <HAL_InitTick>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d001      	beq.n	8001bb6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	e002      	b.n	8001bbc <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001bb6:	f7ff fbab 	bl	8001310 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bba:	2300      	movs	r3, #0
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	3708      	adds	r7, #8
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	58024400 	.word	0x58024400
 8001bc8:	0800cb6c 	.word	0x0800cb6c
 8001bcc:	24000004 	.word	0x24000004
 8001bd0:	24000000 	.word	0x24000000

08001bd4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b082      	sub	sp, #8
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001bdc:	4b15      	ldr	r3, [pc, #84]	@ (8001c34 <HAL_InitTick+0x60>)
 8001bde:	781b      	ldrb	r3, [r3, #0]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d101      	bne.n	8001be8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001be4:	2301      	movs	r3, #1
 8001be6:	e021      	b.n	8001c2c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001be8:	4b13      	ldr	r3, [pc, #76]	@ (8001c38 <HAL_InitTick+0x64>)
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	4b11      	ldr	r3, [pc, #68]	@ (8001c34 <HAL_InitTick+0x60>)
 8001bee:	781b      	ldrb	r3, [r3, #0]
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bf6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f001 fe7b 	bl	80038fa <HAL_SYSTICK_Config>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d001      	beq.n	8001c0e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e00e      	b.n	8001c2c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2b0f      	cmp	r3, #15
 8001c12:	d80a      	bhi.n	8001c2a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c14:	2200      	movs	r2, #0
 8001c16:	6879      	ldr	r1, [r7, #4]
 8001c18:	f04f 30ff 	mov.w	r0, #4294967295
 8001c1c:	f001 fe45 	bl	80038aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c20:	4a06      	ldr	r2, [pc, #24]	@ (8001c3c <HAL_InitTick+0x68>)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c26:	2300      	movs	r3, #0
 8001c28:	e000      	b.n	8001c2c <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001c2a:	2301      	movs	r3, #1
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	3708      	adds	r7, #8
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	24000028 	.word	0x24000028
 8001c38:	24000000 	.word	0x24000000
 8001c3c:	24000024 	.word	0x24000024

08001c40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c44:	4b06      	ldr	r3, [pc, #24]	@ (8001c60 <HAL_IncTick+0x20>)
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	461a      	mov	r2, r3
 8001c4a:	4b06      	ldr	r3, [pc, #24]	@ (8001c64 <HAL_IncTick+0x24>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4413      	add	r3, r2
 8001c50:	4a04      	ldr	r2, [pc, #16]	@ (8001c64 <HAL_IncTick+0x24>)
 8001c52:	6013      	str	r3, [r2, #0]
}
 8001c54:	bf00      	nop
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr
 8001c5e:	bf00      	nop
 8001c60:	24000028 	.word	0x24000028
 8001c64:	240013cc 	.word	0x240013cc

08001c68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  return uwTick;
 8001c6c:	4b03      	ldr	r3, [pc, #12]	@ (8001c7c <HAL_GetTick+0x14>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr
 8001c7a:	bf00      	nop
 8001c7c:	240013cc 	.word	0x240013cc

08001c80 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001c84:	4b03      	ldr	r3, [pc, #12]	@ (8001c94 <HAL_GetREVID+0x14>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	0c1b      	lsrs	r3, r3, #16
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c92:	4770      	bx	lr
 8001c94:	5c001000 	.word	0x5c001000

08001c98 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b083      	sub	sp, #12
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
 8001ca0:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8001ca2:	4b07      	ldr	r3, [pc, #28]	@ (8001cc0 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8001ca4:	685a      	ldr	r2, [r3, #4]
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	43db      	mvns	r3, r3
 8001caa:	401a      	ands	r2, r3
 8001cac:	4904      	ldr	r1, [pc, #16]	@ (8001cc0 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	604b      	str	r3, [r1, #4]
}
 8001cb4:	bf00      	nop
 8001cb6:	370c      	adds	r7, #12
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbe:	4770      	bx	lr
 8001cc0:	58000400 	.word	0x58000400

08001cc4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b083      	sub	sp, #12
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
 8001ccc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	689b      	ldr	r3, [r3, #8]
 8001cd2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	431a      	orrs	r2, r3
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	609a      	str	r2, [r3, #8]
}
 8001cde:	bf00      	nop
 8001ce0:	370c      	adds	r7, #12
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr

08001cea <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001cea:	b480      	push	{r7}
 8001cec:	b083      	sub	sp, #12
 8001cee:	af00      	add	r7, sp, #0
 8001cf0:	6078      	str	r0, [r7, #4]
 8001cf2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	689b      	ldr	r3, [r3, #8]
 8001cf8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	431a      	orrs	r2, r3
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	609a      	str	r2, [r3, #8]
}
 8001d04:	bf00      	nop
 8001d06:	370c      	adds	r7, #12
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr

08001d10 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b083      	sub	sp, #12
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	689b      	ldr	r3, [r3, #8]
 8001d1c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	370c      	adds	r7, #12
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr

08001d2c <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b087      	sub	sp, #28
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
 8001d34:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d107      	bne.n	8001d50 <LL_ADC_SetChannelPreselection+0x24>
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	0e9b      	lsrs	r3, r3, #26
 8001d44:	f003 031f 	and.w	r3, r3, #31
 8001d48:	2201      	movs	r2, #1
 8001d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4e:	e015      	b.n	8001d7c <LL_ADC_SetChannelPreselection+0x50>
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d54:	693b      	ldr	r3, [r7, #16]
 8001d56:	fa93 f3a3 	rbit	r3, r3
 8001d5a:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001d60:	697b      	ldr	r3, [r7, #20]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d101      	bne.n	8001d6a <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 8001d66:	2320      	movs	r3, #32
 8001d68:	e003      	b.n	8001d72 <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	fab3 f383 	clz	r3, r3
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	f003 031f 	and.w	r3, r3, #31
 8001d76:	2201      	movs	r2, #1
 8001d78:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7c:	687a      	ldr	r2, [r7, #4]
 8001d7e:	69d2      	ldr	r2, [r2, #28]
 8001d80:	431a      	orrs	r2, r3
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 8001d86:	bf00      	nop
 8001d88:	371c      	adds	r7, #28
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr

08001d92 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001d92:	b480      	push	{r7}
 8001d94:	b087      	sub	sp, #28
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	60f8      	str	r0, [r7, #12]
 8001d9a:	60b9      	str	r1, [r7, #8]
 8001d9c:	607a      	str	r2, [r7, #4]
 8001d9e:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	3360      	adds	r3, #96	@ 0x60
 8001da4:	461a      	mov	r2, r3
 8001da6:	68bb      	ldr	r3, [r7, #8]
 8001da8:	009b      	lsls	r3, r3, #2
 8001daa:	4413      	add	r3, r2
 8001dac:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8001dae:	697b      	ldr	r3, [r7, #20]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	430b      	orrs	r3, r1
 8001dc0:	431a      	orrs	r2, r3
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8001dc6:	bf00      	nop
 8001dc8:	371c      	adds	r7, #28
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr

08001dd2 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8001dd2:	b480      	push	{r7}
 8001dd4:	b085      	sub	sp, #20
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	60f8      	str	r0, [r7, #12]
 8001dda:	60b9      	str	r1, [r7, #8]
 8001ddc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	691b      	ldr	r3, [r3, #16]
 8001de2:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8001de6:	68bb      	ldr	r3, [r7, #8]
 8001de8:	f003 031f 	and.w	r3, r3, #31
 8001dec:	6879      	ldr	r1, [r7, #4]
 8001dee:	fa01 f303 	lsl.w	r3, r1, r3
 8001df2:	431a      	orrs	r2, r3
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	611a      	str	r2, [r3, #16]
}
 8001df8:	bf00      	nop
 8001dfa:	3714      	adds	r7, #20
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr

08001e04 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b087      	sub	sp, #28
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	60f8      	str	r0, [r7, #12]
 8001e0c:	60b9      	str	r1, [r7, #8]
 8001e0e:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	3360      	adds	r3, #96	@ 0x60
 8001e14:	461a      	mov	r2, r3
 8001e16:	68bb      	ldr	r3, [r7, #8]
 8001e18:	009b      	lsls	r3, r3, #2
 8001e1a:	4413      	add	r3, r2
 8001e1c:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001e1e:	697b      	ldr	r3, [r7, #20]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	431a      	orrs	r2, r3
 8001e2a:	697b      	ldr	r3, [r7, #20]
 8001e2c:	601a      	str	r2, [r3, #0]
  }
}
 8001e2e:	bf00      	nop
 8001e30:	371c      	adds	r7, #28
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr

08001e3a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001e3a:	b480      	push	{r7}
 8001e3c:	b083      	sub	sp, #12
 8001e3e:	af00      	add	r7, sp, #0
 8001e40:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	68db      	ldr	r3, [r3, #12]
 8001e46:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d101      	bne.n	8001e52 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001e4e:	2301      	movs	r3, #1
 8001e50:	e000      	b.n	8001e54 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001e52:	2300      	movs	r3, #0
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	370c      	adds	r7, #12
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5e:	4770      	bx	lr

08001e60 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b087      	sub	sp, #28
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	60f8      	str	r0, [r7, #12]
 8001e68:	60b9      	str	r1, [r7, #8]
 8001e6a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	3330      	adds	r3, #48	@ 0x30
 8001e70:	461a      	mov	r2, r3
 8001e72:	68bb      	ldr	r3, [r7, #8]
 8001e74:	0a1b      	lsrs	r3, r3, #8
 8001e76:	009b      	lsls	r3, r3, #2
 8001e78:	f003 030c 	and.w	r3, r3, #12
 8001e7c:	4413      	add	r3, r2
 8001e7e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	681a      	ldr	r2, [r3, #0]
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	f003 031f 	and.w	r3, r3, #31
 8001e8a:	211f      	movs	r1, #31
 8001e8c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e90:	43db      	mvns	r3, r3
 8001e92:	401a      	ands	r2, r3
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	0e9b      	lsrs	r3, r3, #26
 8001e98:	f003 011f 	and.w	r1, r3, #31
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	f003 031f 	and.w	r3, r3, #31
 8001ea2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ea6:	431a      	orrs	r2, r3
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001eac:	bf00      	nop
 8001eae:	371c      	adds	r7, #28
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr

08001eb8 <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
 8001ec0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	68db      	ldr	r3, [r3, #12]
 8001ec6:	f023 0203 	bic.w	r2, r3, #3
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	431a      	orrs	r2, r3
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	60da      	str	r2, [r3, #12]
}
 8001ed2:	bf00      	nop
 8001ed4:	370c      	adds	r7, #12
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr

08001ede <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001ede:	b480      	push	{r7}
 8001ee0:	b087      	sub	sp, #28
 8001ee2:	af00      	add	r7, sp, #0
 8001ee4:	60f8      	str	r0, [r7, #12]
 8001ee6:	60b9      	str	r1, [r7, #8]
 8001ee8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	3314      	adds	r3, #20
 8001eee:	461a      	mov	r2, r3
 8001ef0:	68bb      	ldr	r3, [r7, #8]
 8001ef2:	0e5b      	lsrs	r3, r3, #25
 8001ef4:	009b      	lsls	r3, r3, #2
 8001ef6:	f003 0304 	and.w	r3, r3, #4
 8001efa:	4413      	add	r3, r2
 8001efc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001efe:	697b      	ldr	r3, [r7, #20]
 8001f00:	681a      	ldr	r2, [r3, #0]
 8001f02:	68bb      	ldr	r3, [r7, #8]
 8001f04:	0d1b      	lsrs	r3, r3, #20
 8001f06:	f003 031f 	and.w	r3, r3, #31
 8001f0a:	2107      	movs	r1, #7
 8001f0c:	fa01 f303 	lsl.w	r3, r1, r3
 8001f10:	43db      	mvns	r3, r3
 8001f12:	401a      	ands	r2, r3
 8001f14:	68bb      	ldr	r3, [r7, #8]
 8001f16:	0d1b      	lsrs	r3, r3, #20
 8001f18:	f003 031f 	and.w	r3, r3, #31
 8001f1c:	6879      	ldr	r1, [r7, #4]
 8001f1e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f22:	431a      	orrs	r2, r3
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001f28:	bf00      	nop
 8001f2a:	371c      	adds	r7, #28
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f32:	4770      	bx	lr

08001f34 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b085      	sub	sp, #20
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	60f8      	str	r0, [r7, #12]
 8001f3c:	60b9      	str	r1, [r7, #8]
 8001f3e:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8001f46:	68bb      	ldr	r3, [r7, #8]
 8001f48:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001f4c:	43db      	mvns	r3, r3
 8001f4e:	401a      	ands	r2, r3
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	f003 0318 	and.w	r3, r3, #24
 8001f56:	4908      	ldr	r1, [pc, #32]	@ (8001f78 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001f58:	40d9      	lsrs	r1, r3
 8001f5a:	68bb      	ldr	r3, [r7, #8]
 8001f5c:	400b      	ands	r3, r1
 8001f5e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001f62:	431a      	orrs	r2, r3
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8001f6a:	bf00      	nop
 8001f6c:	3714      	adds	r7, #20
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f74:	4770      	bx	lr
 8001f76:	bf00      	nop
 8001f78:	000fffff 	.word	0x000fffff

08001f7c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b083      	sub	sp, #12
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	689b      	ldr	r3, [r3, #8]
 8001f88:	f003 031f 	and.w	r3, r3, #31
}
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	370c      	adds	r7, #12
 8001f90:	46bd      	mov	sp, r7
 8001f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f96:	4770      	bx	lr

08001f98 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	689a      	ldr	r2, [r3, #8]
 8001fa4:	4b04      	ldr	r3, [pc, #16]	@ (8001fb8 <LL_ADC_DisableDeepPowerDown+0x20>)
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	687a      	ldr	r2, [r7, #4]
 8001faa:	6093      	str	r3, [r2, #8]
}
 8001fac:	bf00      	nop
 8001fae:	370c      	adds	r7, #12
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb6:	4770      	bx	lr
 8001fb8:	5fffffc0 	.word	0x5fffffc0

08001fbc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b083      	sub	sp, #12
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	689b      	ldr	r3, [r3, #8]
 8001fc8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001fcc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001fd0:	d101      	bne.n	8001fd6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	e000      	b.n	8001fd8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001fd6:	2300      	movs	r3, #0
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	370c      	adds	r7, #12
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr

08001fe4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	689a      	ldr	r2, [r3, #8]
 8001ff0:	4b05      	ldr	r3, [pc, #20]	@ (8002008 <LL_ADC_EnableInternalRegulator+0x24>)
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001ffc:	bf00      	nop
 8001ffe:	370c      	adds	r7, #12
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr
 8002008:	6fffffc0 	.word	0x6fffffc0

0800200c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	689b      	ldr	r3, [r3, #8]
 8002018:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800201c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002020:	d101      	bne.n	8002026 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002022:	2301      	movs	r3, #1
 8002024:	e000      	b.n	8002028 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002026:	2300      	movs	r3, #0
}
 8002028:	4618      	mov	r0, r3
 800202a:	370c      	adds	r7, #12
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr

08002034 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002034:	b480      	push	{r7}
 8002036:	b083      	sub	sp, #12
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	689a      	ldr	r2, [r3, #8]
 8002040:	4b05      	ldr	r3, [pc, #20]	@ (8002058 <LL_ADC_Enable+0x24>)
 8002042:	4013      	ands	r3, r2
 8002044:	f043 0201 	orr.w	r2, r3, #1
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800204c:	bf00      	nop
 800204e:	370c      	adds	r7, #12
 8002050:	46bd      	mov	sp, r7
 8002052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002056:	4770      	bx	lr
 8002058:	7fffffc0 	.word	0x7fffffc0

0800205c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800205c:	b480      	push	{r7}
 800205e:	b083      	sub	sp, #12
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	689a      	ldr	r2, [r3, #8]
 8002068:	4b05      	ldr	r3, [pc, #20]	@ (8002080 <LL_ADC_Disable+0x24>)
 800206a:	4013      	ands	r3, r2
 800206c:	f043 0202 	orr.w	r2, r3, #2
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002074:	bf00      	nop
 8002076:	370c      	adds	r7, #12
 8002078:	46bd      	mov	sp, r7
 800207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207e:	4770      	bx	lr
 8002080:	7fffffc0 	.word	0x7fffffc0

08002084 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002084:	b480      	push	{r7}
 8002086:	b083      	sub	sp, #12
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	689b      	ldr	r3, [r3, #8]
 8002090:	f003 0301 	and.w	r3, r3, #1
 8002094:	2b01      	cmp	r3, #1
 8002096:	d101      	bne.n	800209c <LL_ADC_IsEnabled+0x18>
 8002098:	2301      	movs	r3, #1
 800209a:	e000      	b.n	800209e <LL_ADC_IsEnabled+0x1a>
 800209c:	2300      	movs	r3, #0
}
 800209e:	4618      	mov	r0, r3
 80020a0:	370c      	adds	r7, #12
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr

080020aa <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80020aa:	b480      	push	{r7}
 80020ac:	b083      	sub	sp, #12
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	f003 0302 	and.w	r3, r3, #2
 80020ba:	2b02      	cmp	r3, #2
 80020bc:	d101      	bne.n	80020c2 <LL_ADC_IsDisableOngoing+0x18>
 80020be:	2301      	movs	r3, #1
 80020c0:	e000      	b.n	80020c4 <LL_ADC_IsDisableOngoing+0x1a>
 80020c2:	2300      	movs	r3, #0
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	370c      	adds	r7, #12
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr

080020d0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b083      	sub	sp, #12
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	689a      	ldr	r2, [r3, #8]
 80020dc:	4b05      	ldr	r3, [pc, #20]	@ (80020f4 <LL_ADC_REG_StartConversion+0x24>)
 80020de:	4013      	ands	r3, r2
 80020e0:	f043 0204 	orr.w	r2, r3, #4
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80020e8:	bf00      	nop
 80020ea:	370c      	adds	r7, #12
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr
 80020f4:	7fffffc0 	.word	0x7fffffc0

080020f8 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b083      	sub	sp, #12
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	689a      	ldr	r2, [r3, #8]
 8002104:	4b05      	ldr	r3, [pc, #20]	@ (800211c <LL_ADC_REG_StopConversion+0x24>)
 8002106:	4013      	ands	r3, r2
 8002108:	f043 0210 	orr.w	r2, r3, #16
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002110:	bf00      	nop
 8002112:	370c      	adds	r7, #12
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr
 800211c:	7fffffc0 	.word	0x7fffffc0

08002120 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002120:	b480      	push	{r7}
 8002122:	b083      	sub	sp, #12
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	f003 0304 	and.w	r3, r3, #4
 8002130:	2b04      	cmp	r3, #4
 8002132:	d101      	bne.n	8002138 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002134:	2301      	movs	r3, #1
 8002136:	e000      	b.n	800213a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002138:	2300      	movs	r3, #0
}
 800213a:	4618      	mov	r0, r3
 800213c:	370c      	adds	r7, #12
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr
	...

08002148 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002148:	b480      	push	{r7}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	689a      	ldr	r2, [r3, #8]
 8002154:	4b05      	ldr	r3, [pc, #20]	@ (800216c <LL_ADC_INJ_StopConversion+0x24>)
 8002156:	4013      	ands	r3, r2
 8002158:	f043 0220 	orr.w	r2, r3, #32
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8002160:	bf00      	nop
 8002162:	370c      	adds	r7, #12
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr
 800216c:	7fffffc0 	.word	0x7fffffc0

08002170 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002170:	b480      	push	{r7}
 8002172:	b083      	sub	sp, #12
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	689b      	ldr	r3, [r3, #8]
 800217c:	f003 0308 	and.w	r3, r3, #8
 8002180:	2b08      	cmp	r3, #8
 8002182:	d101      	bne.n	8002188 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002184:	2301      	movs	r3, #1
 8002186:	e000      	b.n	800218a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002188:	2300      	movs	r3, #0
}
 800218a:	4618      	mov	r0, r3
 800218c:	370c      	adds	r7, #12
 800218e:	46bd      	mov	sp, r7
 8002190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002194:	4770      	bx	lr
	...

08002198 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002198:	b590      	push	{r4, r7, lr}
 800219a:	b089      	sub	sp, #36	@ 0x24
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021a0:	2300      	movs	r3, #0
 80021a2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80021a4:	2300      	movs	r3, #0
 80021a6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d101      	bne.n	80021b2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80021ae:	2301      	movs	r3, #1
 80021b0:	e18f      	b.n	80024d2 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	68db      	ldr	r3, [r3, #12]
 80021b6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d109      	bne.n	80021d4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80021c0:	6878      	ldr	r0, [r7, #4]
 80021c2:	f7ff f8bf 	bl	8001344 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2200      	movs	r2, #0
 80021ca:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2200      	movs	r2, #0
 80021d0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4618      	mov	r0, r3
 80021da:	f7ff feef 	bl	8001fbc <LL_ADC_IsDeepPowerDownEnabled>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d004      	beq.n	80021ee <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4618      	mov	r0, r3
 80021ea:	f7ff fed5 	bl	8001f98 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4618      	mov	r0, r3
 80021f4:	f7ff ff0a 	bl	800200c <LL_ADC_IsInternalRegulatorEnabled>
 80021f8:	4603      	mov	r3, r0
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d114      	bne.n	8002228 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4618      	mov	r0, r3
 8002204:	f7ff feee 	bl	8001fe4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002208:	4b87      	ldr	r3, [pc, #540]	@ (8002428 <HAL_ADC_Init+0x290>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	099b      	lsrs	r3, r3, #6
 800220e:	4a87      	ldr	r2, [pc, #540]	@ (800242c <HAL_ADC_Init+0x294>)
 8002210:	fba2 2303 	umull	r2, r3, r2, r3
 8002214:	099b      	lsrs	r3, r3, #6
 8002216:	3301      	adds	r3, #1
 8002218:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800221a:	e002      	b.n	8002222 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 800221c:	68bb      	ldr	r3, [r7, #8]
 800221e:	3b01      	subs	r3, #1
 8002220:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d1f9      	bne.n	800221c <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4618      	mov	r0, r3
 800222e:	f7ff feed 	bl	800200c <LL_ADC_IsInternalRegulatorEnabled>
 8002232:	4603      	mov	r3, r0
 8002234:	2b00      	cmp	r3, #0
 8002236:	d10d      	bne.n	8002254 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800223c:	f043 0210 	orr.w	r2, r3, #16
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002248:	f043 0201 	orr.w	r2, r3, #1
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002250:	2301      	movs	r3, #1
 8002252:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4618      	mov	r0, r3
 800225a:	f7ff ff61 	bl	8002120 <LL_ADC_REG_IsConversionOngoing>
 800225e:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002264:	f003 0310 	and.w	r3, r3, #16
 8002268:	2b00      	cmp	r3, #0
 800226a:	f040 8129 	bne.w	80024c0 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	2b00      	cmp	r3, #0
 8002272:	f040 8125 	bne.w	80024c0 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800227a:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800227e:	f043 0202 	orr.w	r2, r3, #2
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4618      	mov	r0, r3
 800228c:	f7ff fefa 	bl	8002084 <LL_ADC_IsEnabled>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d136      	bne.n	8002304 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4a65      	ldr	r2, [pc, #404]	@ (8002430 <HAL_ADC_Init+0x298>)
 800229c:	4293      	cmp	r3, r2
 800229e:	d004      	beq.n	80022aa <HAL_ADC_Init+0x112>
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a63      	ldr	r2, [pc, #396]	@ (8002434 <HAL_ADC_Init+0x29c>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d10e      	bne.n	80022c8 <HAL_ADC_Init+0x130>
 80022aa:	4861      	ldr	r0, [pc, #388]	@ (8002430 <HAL_ADC_Init+0x298>)
 80022ac:	f7ff feea 	bl	8002084 <LL_ADC_IsEnabled>
 80022b0:	4604      	mov	r4, r0
 80022b2:	4860      	ldr	r0, [pc, #384]	@ (8002434 <HAL_ADC_Init+0x29c>)
 80022b4:	f7ff fee6 	bl	8002084 <LL_ADC_IsEnabled>
 80022b8:	4603      	mov	r3, r0
 80022ba:	4323      	orrs	r3, r4
 80022bc:	2b00      	cmp	r3, #0
 80022be:	bf0c      	ite	eq
 80022c0:	2301      	moveq	r3, #1
 80022c2:	2300      	movne	r3, #0
 80022c4:	b2db      	uxtb	r3, r3
 80022c6:	e008      	b.n	80022da <HAL_ADC_Init+0x142>
 80022c8:	485b      	ldr	r0, [pc, #364]	@ (8002438 <HAL_ADC_Init+0x2a0>)
 80022ca:	f7ff fedb 	bl	8002084 <LL_ADC_IsEnabled>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	bf0c      	ite	eq
 80022d4:	2301      	moveq	r3, #1
 80022d6:	2300      	movne	r3, #0
 80022d8:	b2db      	uxtb	r3, r3
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d012      	beq.n	8002304 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4a53      	ldr	r2, [pc, #332]	@ (8002430 <HAL_ADC_Init+0x298>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d004      	beq.n	80022f2 <HAL_ADC_Init+0x15a>
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a51      	ldr	r2, [pc, #324]	@ (8002434 <HAL_ADC_Init+0x29c>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d101      	bne.n	80022f6 <HAL_ADC_Init+0x15e>
 80022f2:	4a52      	ldr	r2, [pc, #328]	@ (800243c <HAL_ADC_Init+0x2a4>)
 80022f4:	e000      	b.n	80022f8 <HAL_ADC_Init+0x160>
 80022f6:	4a52      	ldr	r2, [pc, #328]	@ (8002440 <HAL_ADC_Init+0x2a8>)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	4619      	mov	r1, r3
 80022fe:	4610      	mov	r0, r2
 8002300:	f7ff fce0 	bl	8001cc4 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8002304:	f7ff fcbc 	bl	8001c80 <HAL_GetREVID>
 8002308:	4603      	mov	r3, r0
 800230a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800230e:	4293      	cmp	r3, r2
 8002310:	d914      	bls.n	800233c <HAL_ADC_Init+0x1a4>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	689b      	ldr	r3, [r3, #8]
 8002316:	2b10      	cmp	r3, #16
 8002318:	d110      	bne.n	800233c <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	7d5b      	ldrb	r3, [r3, #21]
 800231e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002324:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800232a:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	7f1b      	ldrb	r3, [r3, #28]
 8002330:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8002332:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002334:	f043 030c 	orr.w	r3, r3, #12
 8002338:	61bb      	str	r3, [r7, #24]
 800233a:	e00d      	b.n	8002358 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	7d5b      	ldrb	r3, [r3, #21]
 8002340:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002346:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800234c:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	7f1b      	ldrb	r3, [r3, #28]
 8002352:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002354:	4313      	orrs	r3, r2
 8002356:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	7f1b      	ldrb	r3, [r3, #28]
 800235c:	2b01      	cmp	r3, #1
 800235e:	d106      	bne.n	800236e <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6a1b      	ldr	r3, [r3, #32]
 8002364:	3b01      	subs	r3, #1
 8002366:	045b      	lsls	r3, r3, #17
 8002368:	69ba      	ldr	r2, [r7, #24]
 800236a:	4313      	orrs	r3, r2
 800236c:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002372:	2b00      	cmp	r3, #0
 8002374:	d009      	beq.n	800238a <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800237a:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002382:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002384:	69ba      	ldr	r2, [r7, #24]
 8002386:	4313      	orrs	r3, r2
 8002388:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	68da      	ldr	r2, [r3, #12]
 8002390:	4b2c      	ldr	r3, [pc, #176]	@ (8002444 <HAL_ADC_Init+0x2ac>)
 8002392:	4013      	ands	r3, r2
 8002394:	687a      	ldr	r2, [r7, #4]
 8002396:	6812      	ldr	r2, [r2, #0]
 8002398:	69b9      	ldr	r1, [r7, #24]
 800239a:	430b      	orrs	r3, r1
 800239c:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4618      	mov	r0, r3
 80023a4:	f7ff febc 	bl	8002120 <LL_ADC_REG_IsConversionOngoing>
 80023a8:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4618      	mov	r0, r3
 80023b0:	f7ff fede 	bl	8002170 <LL_ADC_INJ_IsConversionOngoing>
 80023b4:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d15f      	bne.n	800247c <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d15c      	bne.n	800247c <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	7d1b      	ldrb	r3, [r3, #20]
 80023c6:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 80023cc:	4313      	orrs	r3, r2
 80023ce:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	68da      	ldr	r2, [r3, #12]
 80023d6:	4b1c      	ldr	r3, [pc, #112]	@ (8002448 <HAL_ADC_Init+0x2b0>)
 80023d8:	4013      	ands	r3, r2
 80023da:	687a      	ldr	r2, [r7, #4]
 80023dc:	6812      	ldr	r2, [r2, #0]
 80023de:	69b9      	ldr	r1, [r7, #24]
 80023e0:	430b      	orrs	r3, r1
 80023e2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80023ea:	2b01      	cmp	r3, #1
 80023ec:	d130      	bne.n	8002450 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023f2:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	691a      	ldr	r2, [r3, #16]
 80023fa:	4b14      	ldr	r3, [pc, #80]	@ (800244c <HAL_ADC_Init+0x2b4>)
 80023fc:	4013      	ands	r3, r2
 80023fe:	687a      	ldr	r2, [r7, #4]
 8002400:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002402:	3a01      	subs	r2, #1
 8002404:	0411      	lsls	r1, r2, #16
 8002406:	687a      	ldr	r2, [r7, #4]
 8002408:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800240a:	4311      	orrs	r1, r2
 800240c:	687a      	ldr	r2, [r7, #4]
 800240e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002410:	4311      	orrs	r1, r2
 8002412:	687a      	ldr	r2, [r7, #4]
 8002414:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002416:	430a      	orrs	r2, r1
 8002418:	431a      	orrs	r2, r3
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f042 0201 	orr.w	r2, r2, #1
 8002422:	611a      	str	r2, [r3, #16]
 8002424:	e01c      	b.n	8002460 <HAL_ADC_Init+0x2c8>
 8002426:	bf00      	nop
 8002428:	24000000 	.word	0x24000000
 800242c:	053e2d63 	.word	0x053e2d63
 8002430:	40022000 	.word	0x40022000
 8002434:	40022100 	.word	0x40022100
 8002438:	58026000 	.word	0x58026000
 800243c:	40022300 	.word	0x40022300
 8002440:	58026300 	.word	0x58026300
 8002444:	fff0c003 	.word	0xfff0c003
 8002448:	ffffbffc 	.word	0xffffbffc
 800244c:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	691a      	ldr	r2, [r3, #16]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f022 0201 	bic.w	r2, r2, #1
 800245e:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	691b      	ldr	r3, [r3, #16]
 8002466:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	430a      	orrs	r2, r1
 8002474:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8002476:	6878      	ldr	r0, [r7, #4]
 8002478:	f000 fe94 	bl	80031a4 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	68db      	ldr	r3, [r3, #12]
 8002480:	2b01      	cmp	r3, #1
 8002482:	d10c      	bne.n	800249e <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800248a:	f023 010f 	bic.w	r1, r3, #15
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	699b      	ldr	r3, [r3, #24]
 8002492:	1e5a      	subs	r2, r3, #1
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	430a      	orrs	r2, r1
 800249a:	631a      	str	r2, [r3, #48]	@ 0x30
 800249c:	e007      	b.n	80024ae <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f022 020f 	bic.w	r2, r2, #15
 80024ac:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024b2:	f023 0303 	bic.w	r3, r3, #3
 80024b6:	f043 0201 	orr.w	r2, r3, #1
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	655a      	str	r2, [r3, #84]	@ 0x54
 80024be:	e007      	b.n	80024d0 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024c4:	f043 0210 	orr.w	r2, r3, #16
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80024cc:	2301      	movs	r3, #1
 80024ce:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80024d0:	7ffb      	ldrb	r3, [r7, #31]
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3724      	adds	r7, #36	@ 0x24
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd90      	pop	{r4, r7, pc}
 80024da:	bf00      	nop

080024dc <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b086      	sub	sp, #24
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	60f8      	str	r0, [r7, #12]
 80024e4:	60b9      	str	r1, [r7, #8]
 80024e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4a55      	ldr	r2, [pc, #340]	@ (8002644 <HAL_ADC_Start_DMA+0x168>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d004      	beq.n	80024fc <HAL_ADC_Start_DMA+0x20>
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4a54      	ldr	r2, [pc, #336]	@ (8002648 <HAL_ADC_Start_DMA+0x16c>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d101      	bne.n	8002500 <HAL_ADC_Start_DMA+0x24>
 80024fc:	4b53      	ldr	r3, [pc, #332]	@ (800264c <HAL_ADC_Start_DMA+0x170>)
 80024fe:	e000      	b.n	8002502 <HAL_ADC_Start_DMA+0x26>
 8002500:	4b53      	ldr	r3, [pc, #332]	@ (8002650 <HAL_ADC_Start_DMA+0x174>)
 8002502:	4618      	mov	r0, r3
 8002504:	f7ff fd3a 	bl	8001f7c <LL_ADC_GetMultimode>
 8002508:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4618      	mov	r0, r3
 8002510:	f7ff fe06 	bl	8002120 <LL_ADC_REG_IsConversionOngoing>
 8002514:	4603      	mov	r3, r0
 8002516:	2b00      	cmp	r3, #0
 8002518:	f040 808c 	bne.w	8002634 <HAL_ADC_Start_DMA+0x158>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002522:	2b01      	cmp	r3, #1
 8002524:	d101      	bne.n	800252a <HAL_ADC_Start_DMA+0x4e>
 8002526:	2302      	movs	r3, #2
 8002528:	e087      	b.n	800263a <HAL_ADC_Start_DMA+0x15e>
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	2201      	movs	r2, #1
 800252e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d005      	beq.n	8002544 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002538:	693b      	ldr	r3, [r7, #16]
 800253a:	2b05      	cmp	r3, #5
 800253c:	d002      	beq.n	8002544 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	2b09      	cmp	r3, #9
 8002542:	d170      	bne.n	8002626 <HAL_ADC_Start_DMA+0x14a>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002544:	68f8      	ldr	r0, [r7, #12]
 8002546:	f000 fcaf 	bl	8002ea8 <ADC_Enable>
 800254a:	4603      	mov	r3, r0
 800254c:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800254e:	7dfb      	ldrb	r3, [r7, #23]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d163      	bne.n	800261c <HAL_ADC_Start_DMA+0x140>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002558:	4b3e      	ldr	r3, [pc, #248]	@ (8002654 <HAL_ADC_Start_DMA+0x178>)
 800255a:	4013      	ands	r3, r2
 800255c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a37      	ldr	r2, [pc, #220]	@ (8002648 <HAL_ADC_Start_DMA+0x16c>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d002      	beq.n	8002574 <HAL_ADC_Start_DMA+0x98>
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	e000      	b.n	8002576 <HAL_ADC_Start_DMA+0x9a>
 8002574:	4b33      	ldr	r3, [pc, #204]	@ (8002644 <HAL_ADC_Start_DMA+0x168>)
 8002576:	68fa      	ldr	r2, [r7, #12]
 8002578:	6812      	ldr	r2, [r2, #0]
 800257a:	4293      	cmp	r3, r2
 800257c:	d002      	beq.n	8002584 <HAL_ADC_Start_DMA+0xa8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d105      	bne.n	8002590 <HAL_ADC_Start_DMA+0xb4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002588:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002594:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002598:	2b00      	cmp	r3, #0
 800259a:	d006      	beq.n	80025aa <HAL_ADC_Start_DMA+0xce>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025a0:	f023 0206 	bic.w	r2, r3, #6
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	659a      	str	r2, [r3, #88]	@ 0x58
 80025a8:	e002      	b.n	80025b0 <HAL_ADC_Start_DMA+0xd4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	2200      	movs	r2, #0
 80025ae:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025b4:	4a28      	ldr	r2, [pc, #160]	@ (8002658 <HAL_ADC_Start_DMA+0x17c>)
 80025b6:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025bc:	4a27      	ldr	r2, [pc, #156]	@ (800265c <HAL_ADC_Start_DMA+0x180>)
 80025be:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025c4:	4a26      	ldr	r2, [pc, #152]	@ (8002660 <HAL_ADC_Start_DMA+0x184>)
 80025c6:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	221c      	movs	r2, #28
 80025ce:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	2200      	movs	r2, #0
 80025d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	685a      	ldr	r2, [r3, #4]
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f042 0210 	orr.w	r2, r2, #16
 80025e6:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025f0:	4619      	mov	r1, r3
 80025f2:	4610      	mov	r0, r2
 80025f4:	f7ff fc60 	bl	8001eb8 <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	3340      	adds	r3, #64	@ 0x40
 8002602:	4619      	mov	r1, r3
 8002604:	68ba      	ldr	r2, [r7, #8]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	f001 fcf2 	bl	8003ff0 <HAL_DMA_Start_IT>
 800260c:	4603      	mov	r3, r0
 800260e:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4618      	mov	r0, r3
 8002616:	f7ff fd5b 	bl	80020d0 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800261a:	e00d      	b.n	8002638 <HAL_ADC_Start_DMA+0x15c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	2200      	movs	r2, #0
 8002620:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      if (tmp_hal_status == HAL_OK)
 8002624:	e008      	b.n	8002638 <HAL_ADC_Start_DMA+0x15c>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	2200      	movs	r2, #0
 800262e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8002632:	e001      	b.n	8002638 <HAL_ADC_Start_DMA+0x15c>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002634:	2302      	movs	r3, #2
 8002636:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002638:	7dfb      	ldrb	r3, [r7, #23]
}
 800263a:	4618      	mov	r0, r3
 800263c:	3718      	adds	r7, #24
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	40022000 	.word	0x40022000
 8002648:	40022100 	.word	0x40022100
 800264c:	40022300 	.word	0x40022300
 8002650:	58026300 	.word	0x58026300
 8002654:	fffff0fe 	.word	0xfffff0fe
 8002658:	0800307b 	.word	0x0800307b
 800265c:	08003153 	.word	0x08003153
 8002660:	0800316f 	.word	0x0800316f

08002664 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b084      	sub	sp, #16
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002672:	2b01      	cmp	r3, #1
 8002674:	d101      	bne.n	800267a <HAL_ADC_Stop_DMA+0x16>
 8002676:	2302      	movs	r3, #2
 8002678:	e04f      	b.n	800271a <HAL_ADC_Stop_DMA+0xb6>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2201      	movs	r2, #1
 800267e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002682:	2103      	movs	r1, #3
 8002684:	6878      	ldr	r0, [r7, #4]
 8002686:	f000 fb53 	bl	8002d30 <ADC_ConversionStop>
 800268a:	4603      	mov	r3, r0
 800268c:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800268e:	7bfb      	ldrb	r3, [r7, #15]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d13d      	bne.n	8002710 <HAL_ADC_Stop_DMA+0xac>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0 | ADC_CFGR_DMNGT_1, 0UL);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	68da      	ldr	r2, [r3, #12]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f022 0203 	bic.w	r2, r2, #3
 80026a2:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026a8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80026ac:	b2db      	uxtb	r3, r3
 80026ae:	2b02      	cmp	r3, #2
 80026b0:	d10f      	bne.n	80026d2 <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026b6:	4618      	mov	r0, r3
 80026b8:	f001 ff04 	bl	80044c4 <HAL_DMA_Abort>
 80026bc:	4603      	mov	r3, r0
 80026be:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 80026c0:	7bfb      	ldrb	r3, [r7, #15]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d005      	beq.n	80026d2 <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026ca:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	685a      	ldr	r2, [r3, #4]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f022 0210 	bic.w	r2, r2, #16
 80026e0:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 80026e2:	7bfb      	ldrb	r3, [r7, #15]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d105      	bne.n	80026f4 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 80026e8:	6878      	ldr	r0, [r7, #4]
 80026ea:	f000 fc67 	bl	8002fbc <ADC_Disable>
 80026ee:	4603      	mov	r3, r0
 80026f0:	73fb      	strb	r3, [r7, #15]
 80026f2:	e002      	b.n	80026fa <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 80026f4:	6878      	ldr	r0, [r7, #4]
 80026f6:	f000 fc61 	bl	8002fbc <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80026fa:	7bfb      	ldrb	r3, [r7, #15]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d107      	bne.n	8002710 <HAL_ADC_Stop_DMA+0xac>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002704:	4b07      	ldr	r3, [pc, #28]	@ (8002724 <HAL_ADC_Stop_DMA+0xc0>)
 8002706:	4013      	ands	r3, r2
 8002708:	f043 0201 	orr.w	r2, r3, #1
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	655a      	str	r2, [r3, #84]	@ 0x54
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2200      	movs	r2, #0
 8002714:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002718:	7bfb      	ldrb	r3, [r7, #15]
}
 800271a:	4618      	mov	r0, r3
 800271c:	3710      	adds	r7, #16
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	ffffeefe 	.word	0xffffeefe

08002728 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002728:	b480      	push	{r7}
 800272a:	b083      	sub	sp, #12
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002730:	bf00      	nop
 8002732:	370c      	adds	r7, #12
 8002734:	46bd      	mov	sp, r7
 8002736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273a:	4770      	bx	lr

0800273c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800273c:	b480      	push	{r7}
 800273e:	b083      	sub	sp, #12
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002744:	bf00      	nop
 8002746:	370c      	adds	r7, #12
 8002748:	46bd      	mov	sp, r7
 800274a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274e:	4770      	bx	lr

08002750 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002750:	b590      	push	{r4, r7, lr}
 8002752:	b08d      	sub	sp, #52	@ 0x34
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
 8002758:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800275a:	2300      	movs	r3, #0
 800275c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002760:	2300      	movs	r3, #0
 8002762:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	68db      	ldr	r3, [r3, #12]
 8002768:	4a65      	ldr	r2, [pc, #404]	@ (8002900 <HAL_ADC_ConfigChannel+0x1b0>)
 800276a:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002772:	2b01      	cmp	r3, #1
 8002774:	d101      	bne.n	800277a <HAL_ADC_ConfigChannel+0x2a>
 8002776:	2302      	movs	r3, #2
 8002778:	e2c7      	b.n	8002d0a <HAL_ADC_ConfigChannel+0x5ba>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2201      	movs	r2, #1
 800277e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4618      	mov	r0, r3
 8002788:	f7ff fcca 	bl	8002120 <LL_ADC_REG_IsConversionOngoing>
 800278c:	4603      	mov	r3, r0
 800278e:	2b00      	cmp	r3, #0
 8002790:	f040 82ac 	bne.w	8002cec <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	2b00      	cmp	r3, #0
 800279a:	db2c      	blt.n	80027f6 <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d108      	bne.n	80027ba <HAL_ADC_ConfigChannel+0x6a>
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	0e9b      	lsrs	r3, r3, #26
 80027ae:	f003 031f 	and.w	r3, r3, #31
 80027b2:	2201      	movs	r2, #1
 80027b4:	fa02 f303 	lsl.w	r3, r2, r3
 80027b8:	e016      	b.n	80027e8 <HAL_ADC_ConfigChannel+0x98>
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	fa93 f3a3 	rbit	r3, r3
 80027c6:	613b      	str	r3, [r7, #16]
  return result;
 80027c8:	693b      	ldr	r3, [r7, #16]
 80027ca:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80027cc:	69bb      	ldr	r3, [r7, #24]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d101      	bne.n	80027d6 <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 80027d2:	2320      	movs	r3, #32
 80027d4:	e003      	b.n	80027de <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 80027d6:	69bb      	ldr	r3, [r7, #24]
 80027d8:	fab3 f383 	clz	r3, r3
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	f003 031f 	and.w	r3, r3, #31
 80027e2:	2201      	movs	r2, #1
 80027e4:	fa02 f303 	lsl.w	r3, r2, r3
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	6812      	ldr	r2, [r2, #0]
 80027ec:	69d1      	ldr	r1, [r2, #28]
 80027ee:	687a      	ldr	r2, [r7, #4]
 80027f0:	6812      	ldr	r2, [r2, #0]
 80027f2:	430b      	orrs	r3, r1
 80027f4:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6818      	ldr	r0, [r3, #0]
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	6859      	ldr	r1, [r3, #4]
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	461a      	mov	r2, r3
 8002804:	f7ff fb2c 	bl	8001e60 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4618      	mov	r0, r3
 800280e:	f7ff fc87 	bl	8002120 <LL_ADC_REG_IsConversionOngoing>
 8002812:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4618      	mov	r0, r3
 800281a:	f7ff fca9 	bl	8002170 <LL_ADC_INJ_IsConversionOngoing>
 800281e:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002820:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002822:	2b00      	cmp	r3, #0
 8002824:	f040 80b8 	bne.w	8002998 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800282a:	2b00      	cmp	r3, #0
 800282c:	f040 80b4 	bne.w	8002998 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6818      	ldr	r0, [r3, #0]
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	6819      	ldr	r1, [r3, #0]
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	461a      	mov	r2, r3
 800283e:	f7ff fb4e 	bl	8001ede <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002842:	4b30      	ldr	r3, [pc, #192]	@ (8002904 <HAL_ADC_ConfigChannel+0x1b4>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800284a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800284e:	d10b      	bne.n	8002868 <HAL_ADC_ConfigChannel+0x118>
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	695a      	ldr	r2, [r3, #20]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	68db      	ldr	r3, [r3, #12]
 800285a:	089b      	lsrs	r3, r3, #2
 800285c:	f003 0307 	and.w	r3, r3, #7
 8002860:	005b      	lsls	r3, r3, #1
 8002862:	fa02 f303 	lsl.w	r3, r2, r3
 8002866:	e01d      	b.n	80028a4 <HAL_ADC_ConfigChannel+0x154>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	68db      	ldr	r3, [r3, #12]
 800286e:	f003 0310 	and.w	r3, r3, #16
 8002872:	2b00      	cmp	r3, #0
 8002874:	d10b      	bne.n	800288e <HAL_ADC_ConfigChannel+0x13e>
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	695a      	ldr	r2, [r3, #20]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	68db      	ldr	r3, [r3, #12]
 8002880:	089b      	lsrs	r3, r3, #2
 8002882:	f003 0307 	and.w	r3, r3, #7
 8002886:	005b      	lsls	r3, r3, #1
 8002888:	fa02 f303 	lsl.w	r3, r2, r3
 800288c:	e00a      	b.n	80028a4 <HAL_ADC_ConfigChannel+0x154>
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	695a      	ldr	r2, [r3, #20]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	68db      	ldr	r3, [r3, #12]
 8002898:	089b      	lsrs	r3, r3, #2
 800289a:	f003 0304 	and.w	r3, r3, #4
 800289e:	005b      	lsls	r3, r3, #1
 80028a0:	fa02 f303 	lsl.w	r3, r2, r3
 80028a4:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	691b      	ldr	r3, [r3, #16]
 80028aa:	2b04      	cmp	r3, #4
 80028ac:	d02c      	beq.n	8002908 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6818      	ldr	r0, [r3, #0]
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	6919      	ldr	r1, [r3, #16]
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	681a      	ldr	r2, [r3, #0]
 80028ba:	6a3b      	ldr	r3, [r7, #32]
 80028bc:	f7ff fa69 	bl	8001d92 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6818      	ldr	r0, [r3, #0]
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	6919      	ldr	r1, [r3, #16]
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	7e5b      	ldrb	r3, [r3, #25]
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	d102      	bne.n	80028d6 <HAL_ADC_ConfigChannel+0x186>
 80028d0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80028d4:	e000      	b.n	80028d8 <HAL_ADC_ConfigChannel+0x188>
 80028d6:	2300      	movs	r3, #0
 80028d8:	461a      	mov	r2, r3
 80028da:	f7ff fa93 	bl	8001e04 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6818      	ldr	r0, [r3, #0]
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	6919      	ldr	r1, [r3, #16]
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	7e1b      	ldrb	r3, [r3, #24]
 80028ea:	2b01      	cmp	r3, #1
 80028ec:	d102      	bne.n	80028f4 <HAL_ADC_ConfigChannel+0x1a4>
 80028ee:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80028f2:	e000      	b.n	80028f6 <HAL_ADC_ConfigChannel+0x1a6>
 80028f4:	2300      	movs	r3, #0
 80028f6:	461a      	mov	r2, r3
 80028f8:	f7ff fa6b 	bl	8001dd2 <LL_ADC_SetDataRightShift>
 80028fc:	e04c      	b.n	8002998 <HAL_ADC_ConfigChannel+0x248>
 80028fe:	bf00      	nop
 8002900:	47ff0000 	.word	0x47ff0000
 8002904:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800290e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	069b      	lsls	r3, r3, #26
 8002918:	429a      	cmp	r2, r3
 800291a:	d107      	bne.n	800292c <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800292a:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002932:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	069b      	lsls	r3, r3, #26
 800293c:	429a      	cmp	r2, r3
 800293e:	d107      	bne.n	8002950 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800294e:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002956:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	069b      	lsls	r3, r3, #26
 8002960:	429a      	cmp	r2, r3
 8002962:	d107      	bne.n	8002974 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002972:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800297a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	069b      	lsls	r3, r3, #26
 8002984:	429a      	cmp	r2, r3
 8002986:	d107      	bne.n	8002998 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002996:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4618      	mov	r0, r3
 800299e:	f7ff fb71 	bl	8002084 <LL_ADC_IsEnabled>
 80029a2:	4603      	mov	r3, r0
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	f040 81aa 	bne.w	8002cfe <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6818      	ldr	r0, [r3, #0]
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	6819      	ldr	r1, [r3, #0]
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	68db      	ldr	r3, [r3, #12]
 80029b6:	461a      	mov	r2, r3
 80029b8:	f7ff fabc 	bl	8001f34 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	68db      	ldr	r3, [r3, #12]
 80029c0:	4a87      	ldr	r2, [pc, #540]	@ (8002be0 <HAL_ADC_ConfigChannel+0x490>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	f040 809a 	bne.w	8002afc <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681a      	ldr	r2, [r3, #0]
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4984      	ldr	r1, [pc, #528]	@ (8002be4 <HAL_ADC_ConfigChannel+0x494>)
 80029d2:	428b      	cmp	r3, r1
 80029d4:	d147      	bne.n	8002a66 <HAL_ADC_ConfigChannel+0x316>
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4983      	ldr	r1, [pc, #524]	@ (8002be8 <HAL_ADC_ConfigChannel+0x498>)
 80029dc:	428b      	cmp	r3, r1
 80029de:	d040      	beq.n	8002a62 <HAL_ADC_ConfigChannel+0x312>
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4981      	ldr	r1, [pc, #516]	@ (8002bec <HAL_ADC_ConfigChannel+0x49c>)
 80029e6:	428b      	cmp	r3, r1
 80029e8:	d039      	beq.n	8002a5e <HAL_ADC_ConfigChannel+0x30e>
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4980      	ldr	r1, [pc, #512]	@ (8002bf0 <HAL_ADC_ConfigChannel+0x4a0>)
 80029f0:	428b      	cmp	r3, r1
 80029f2:	d032      	beq.n	8002a5a <HAL_ADC_ConfigChannel+0x30a>
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	497e      	ldr	r1, [pc, #504]	@ (8002bf4 <HAL_ADC_ConfigChannel+0x4a4>)
 80029fa:	428b      	cmp	r3, r1
 80029fc:	d02b      	beq.n	8002a56 <HAL_ADC_ConfigChannel+0x306>
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	497d      	ldr	r1, [pc, #500]	@ (8002bf8 <HAL_ADC_ConfigChannel+0x4a8>)
 8002a04:	428b      	cmp	r3, r1
 8002a06:	d024      	beq.n	8002a52 <HAL_ADC_ConfigChannel+0x302>
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	497b      	ldr	r1, [pc, #492]	@ (8002bfc <HAL_ADC_ConfigChannel+0x4ac>)
 8002a0e:	428b      	cmp	r3, r1
 8002a10:	d01d      	beq.n	8002a4e <HAL_ADC_ConfigChannel+0x2fe>
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	497a      	ldr	r1, [pc, #488]	@ (8002c00 <HAL_ADC_ConfigChannel+0x4b0>)
 8002a18:	428b      	cmp	r3, r1
 8002a1a:	d016      	beq.n	8002a4a <HAL_ADC_ConfigChannel+0x2fa>
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4978      	ldr	r1, [pc, #480]	@ (8002c04 <HAL_ADC_ConfigChannel+0x4b4>)
 8002a22:	428b      	cmp	r3, r1
 8002a24:	d00f      	beq.n	8002a46 <HAL_ADC_ConfigChannel+0x2f6>
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4977      	ldr	r1, [pc, #476]	@ (8002c08 <HAL_ADC_ConfigChannel+0x4b8>)
 8002a2c:	428b      	cmp	r3, r1
 8002a2e:	d008      	beq.n	8002a42 <HAL_ADC_ConfigChannel+0x2f2>
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4975      	ldr	r1, [pc, #468]	@ (8002c0c <HAL_ADC_ConfigChannel+0x4bc>)
 8002a36:	428b      	cmp	r3, r1
 8002a38:	d101      	bne.n	8002a3e <HAL_ADC_ConfigChannel+0x2ee>
 8002a3a:	4b75      	ldr	r3, [pc, #468]	@ (8002c10 <HAL_ADC_ConfigChannel+0x4c0>)
 8002a3c:	e05a      	b.n	8002af4 <HAL_ADC_ConfigChannel+0x3a4>
 8002a3e:	2300      	movs	r3, #0
 8002a40:	e058      	b.n	8002af4 <HAL_ADC_ConfigChannel+0x3a4>
 8002a42:	4b74      	ldr	r3, [pc, #464]	@ (8002c14 <HAL_ADC_ConfigChannel+0x4c4>)
 8002a44:	e056      	b.n	8002af4 <HAL_ADC_ConfigChannel+0x3a4>
 8002a46:	4b74      	ldr	r3, [pc, #464]	@ (8002c18 <HAL_ADC_ConfigChannel+0x4c8>)
 8002a48:	e054      	b.n	8002af4 <HAL_ADC_ConfigChannel+0x3a4>
 8002a4a:	4b6e      	ldr	r3, [pc, #440]	@ (8002c04 <HAL_ADC_ConfigChannel+0x4b4>)
 8002a4c:	e052      	b.n	8002af4 <HAL_ADC_ConfigChannel+0x3a4>
 8002a4e:	4b6c      	ldr	r3, [pc, #432]	@ (8002c00 <HAL_ADC_ConfigChannel+0x4b0>)
 8002a50:	e050      	b.n	8002af4 <HAL_ADC_ConfigChannel+0x3a4>
 8002a52:	4b72      	ldr	r3, [pc, #456]	@ (8002c1c <HAL_ADC_ConfigChannel+0x4cc>)
 8002a54:	e04e      	b.n	8002af4 <HAL_ADC_ConfigChannel+0x3a4>
 8002a56:	4b72      	ldr	r3, [pc, #456]	@ (8002c20 <HAL_ADC_ConfigChannel+0x4d0>)
 8002a58:	e04c      	b.n	8002af4 <HAL_ADC_ConfigChannel+0x3a4>
 8002a5a:	4b72      	ldr	r3, [pc, #456]	@ (8002c24 <HAL_ADC_ConfigChannel+0x4d4>)
 8002a5c:	e04a      	b.n	8002af4 <HAL_ADC_ConfigChannel+0x3a4>
 8002a5e:	4b72      	ldr	r3, [pc, #456]	@ (8002c28 <HAL_ADC_ConfigChannel+0x4d8>)
 8002a60:	e048      	b.n	8002af4 <HAL_ADC_ConfigChannel+0x3a4>
 8002a62:	2301      	movs	r3, #1
 8002a64:	e046      	b.n	8002af4 <HAL_ADC_ConfigChannel+0x3a4>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4970      	ldr	r1, [pc, #448]	@ (8002c2c <HAL_ADC_ConfigChannel+0x4dc>)
 8002a6c:	428b      	cmp	r3, r1
 8002a6e:	d140      	bne.n	8002af2 <HAL_ADC_ConfigChannel+0x3a2>
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	495c      	ldr	r1, [pc, #368]	@ (8002be8 <HAL_ADC_ConfigChannel+0x498>)
 8002a76:	428b      	cmp	r3, r1
 8002a78:	d039      	beq.n	8002aee <HAL_ADC_ConfigChannel+0x39e>
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	495b      	ldr	r1, [pc, #364]	@ (8002bec <HAL_ADC_ConfigChannel+0x49c>)
 8002a80:	428b      	cmp	r3, r1
 8002a82:	d032      	beq.n	8002aea <HAL_ADC_ConfigChannel+0x39a>
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4959      	ldr	r1, [pc, #356]	@ (8002bf0 <HAL_ADC_ConfigChannel+0x4a0>)
 8002a8a:	428b      	cmp	r3, r1
 8002a8c:	d02b      	beq.n	8002ae6 <HAL_ADC_ConfigChannel+0x396>
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4958      	ldr	r1, [pc, #352]	@ (8002bf4 <HAL_ADC_ConfigChannel+0x4a4>)
 8002a94:	428b      	cmp	r3, r1
 8002a96:	d024      	beq.n	8002ae2 <HAL_ADC_ConfigChannel+0x392>
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4956      	ldr	r1, [pc, #344]	@ (8002bf8 <HAL_ADC_ConfigChannel+0x4a8>)
 8002a9e:	428b      	cmp	r3, r1
 8002aa0:	d01d      	beq.n	8002ade <HAL_ADC_ConfigChannel+0x38e>
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4955      	ldr	r1, [pc, #340]	@ (8002bfc <HAL_ADC_ConfigChannel+0x4ac>)
 8002aa8:	428b      	cmp	r3, r1
 8002aaa:	d016      	beq.n	8002ada <HAL_ADC_ConfigChannel+0x38a>
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4953      	ldr	r1, [pc, #332]	@ (8002c00 <HAL_ADC_ConfigChannel+0x4b0>)
 8002ab2:	428b      	cmp	r3, r1
 8002ab4:	d00f      	beq.n	8002ad6 <HAL_ADC_ConfigChannel+0x386>
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4952      	ldr	r1, [pc, #328]	@ (8002c04 <HAL_ADC_ConfigChannel+0x4b4>)
 8002abc:	428b      	cmp	r3, r1
 8002abe:	d008      	beq.n	8002ad2 <HAL_ADC_ConfigChannel+0x382>
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4951      	ldr	r1, [pc, #324]	@ (8002c0c <HAL_ADC_ConfigChannel+0x4bc>)
 8002ac6:	428b      	cmp	r3, r1
 8002ac8:	d101      	bne.n	8002ace <HAL_ADC_ConfigChannel+0x37e>
 8002aca:	4b51      	ldr	r3, [pc, #324]	@ (8002c10 <HAL_ADC_ConfigChannel+0x4c0>)
 8002acc:	e012      	b.n	8002af4 <HAL_ADC_ConfigChannel+0x3a4>
 8002ace:	2300      	movs	r3, #0
 8002ad0:	e010      	b.n	8002af4 <HAL_ADC_ConfigChannel+0x3a4>
 8002ad2:	4b51      	ldr	r3, [pc, #324]	@ (8002c18 <HAL_ADC_ConfigChannel+0x4c8>)
 8002ad4:	e00e      	b.n	8002af4 <HAL_ADC_ConfigChannel+0x3a4>
 8002ad6:	4b4b      	ldr	r3, [pc, #300]	@ (8002c04 <HAL_ADC_ConfigChannel+0x4b4>)
 8002ad8:	e00c      	b.n	8002af4 <HAL_ADC_ConfigChannel+0x3a4>
 8002ada:	4b49      	ldr	r3, [pc, #292]	@ (8002c00 <HAL_ADC_ConfigChannel+0x4b0>)
 8002adc:	e00a      	b.n	8002af4 <HAL_ADC_ConfigChannel+0x3a4>
 8002ade:	4b4f      	ldr	r3, [pc, #316]	@ (8002c1c <HAL_ADC_ConfigChannel+0x4cc>)
 8002ae0:	e008      	b.n	8002af4 <HAL_ADC_ConfigChannel+0x3a4>
 8002ae2:	4b4f      	ldr	r3, [pc, #316]	@ (8002c20 <HAL_ADC_ConfigChannel+0x4d0>)
 8002ae4:	e006      	b.n	8002af4 <HAL_ADC_ConfigChannel+0x3a4>
 8002ae6:	4b4f      	ldr	r3, [pc, #316]	@ (8002c24 <HAL_ADC_ConfigChannel+0x4d4>)
 8002ae8:	e004      	b.n	8002af4 <HAL_ADC_ConfigChannel+0x3a4>
 8002aea:	4b4f      	ldr	r3, [pc, #316]	@ (8002c28 <HAL_ADC_ConfigChannel+0x4d8>)
 8002aec:	e002      	b.n	8002af4 <HAL_ADC_ConfigChannel+0x3a4>
 8002aee:	2301      	movs	r3, #1
 8002af0:	e000      	b.n	8002af4 <HAL_ADC_ConfigChannel+0x3a4>
 8002af2:	2300      	movs	r3, #0
 8002af4:	4619      	mov	r1, r3
 8002af6:	4610      	mov	r0, r2
 8002af8:	f7ff f918 	bl	8001d2c <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	f280 80fc 	bge.w	8002cfe <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a36      	ldr	r2, [pc, #216]	@ (8002be4 <HAL_ADC_ConfigChannel+0x494>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d004      	beq.n	8002b1a <HAL_ADC_ConfigChannel+0x3ca>
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4a45      	ldr	r2, [pc, #276]	@ (8002c2c <HAL_ADC_ConfigChannel+0x4dc>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d101      	bne.n	8002b1e <HAL_ADC_ConfigChannel+0x3ce>
 8002b1a:	4b45      	ldr	r3, [pc, #276]	@ (8002c30 <HAL_ADC_ConfigChannel+0x4e0>)
 8002b1c:	e000      	b.n	8002b20 <HAL_ADC_ConfigChannel+0x3d0>
 8002b1e:	4b45      	ldr	r3, [pc, #276]	@ (8002c34 <HAL_ADC_ConfigChannel+0x4e4>)
 8002b20:	4618      	mov	r0, r3
 8002b22:	f7ff f8f5 	bl	8001d10 <LL_ADC_GetCommonPathInternalCh>
 8002b26:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a2d      	ldr	r2, [pc, #180]	@ (8002be4 <HAL_ADC_ConfigChannel+0x494>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d004      	beq.n	8002b3c <HAL_ADC_ConfigChannel+0x3ec>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a3d      	ldr	r2, [pc, #244]	@ (8002c2c <HAL_ADC_ConfigChannel+0x4dc>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d10e      	bne.n	8002b5a <HAL_ADC_ConfigChannel+0x40a>
 8002b3c:	4829      	ldr	r0, [pc, #164]	@ (8002be4 <HAL_ADC_ConfigChannel+0x494>)
 8002b3e:	f7ff faa1 	bl	8002084 <LL_ADC_IsEnabled>
 8002b42:	4604      	mov	r4, r0
 8002b44:	4839      	ldr	r0, [pc, #228]	@ (8002c2c <HAL_ADC_ConfigChannel+0x4dc>)
 8002b46:	f7ff fa9d 	bl	8002084 <LL_ADC_IsEnabled>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	4323      	orrs	r3, r4
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	bf0c      	ite	eq
 8002b52:	2301      	moveq	r3, #1
 8002b54:	2300      	movne	r3, #0
 8002b56:	b2db      	uxtb	r3, r3
 8002b58:	e008      	b.n	8002b6c <HAL_ADC_ConfigChannel+0x41c>
 8002b5a:	4837      	ldr	r0, [pc, #220]	@ (8002c38 <HAL_ADC_ConfigChannel+0x4e8>)
 8002b5c:	f7ff fa92 	bl	8002084 <LL_ADC_IsEnabled>
 8002b60:	4603      	mov	r3, r0
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	bf0c      	ite	eq
 8002b66:	2301      	moveq	r3, #1
 8002b68:	2300      	movne	r3, #0
 8002b6a:	b2db      	uxtb	r3, r3
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	f000 80b3 	beq.w	8002cd8 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a31      	ldr	r2, [pc, #196]	@ (8002c3c <HAL_ADC_ConfigChannel+0x4ec>)
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	d165      	bne.n	8002c48 <HAL_ADC_ConfigChannel+0x4f8>
 8002b7c:	69fb      	ldr	r3, [r7, #28]
 8002b7e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d160      	bne.n	8002c48 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a2b      	ldr	r2, [pc, #172]	@ (8002c38 <HAL_ADC_ConfigChannel+0x4e8>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	f040 80b6 	bne.w	8002cfe <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a13      	ldr	r2, [pc, #76]	@ (8002be4 <HAL_ADC_ConfigChannel+0x494>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d004      	beq.n	8002ba6 <HAL_ADC_ConfigChannel+0x456>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a22      	ldr	r2, [pc, #136]	@ (8002c2c <HAL_ADC_ConfigChannel+0x4dc>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d101      	bne.n	8002baa <HAL_ADC_ConfigChannel+0x45a>
 8002ba6:	4a22      	ldr	r2, [pc, #136]	@ (8002c30 <HAL_ADC_ConfigChannel+0x4e0>)
 8002ba8:	e000      	b.n	8002bac <HAL_ADC_ConfigChannel+0x45c>
 8002baa:	4a22      	ldr	r2, [pc, #136]	@ (8002c34 <HAL_ADC_ConfigChannel+0x4e4>)
 8002bac:	69fb      	ldr	r3, [r7, #28]
 8002bae:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	4610      	mov	r0, r2
 8002bb6:	f7ff f898 	bl	8001cea <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002bba:	4b21      	ldr	r3, [pc, #132]	@ (8002c40 <HAL_ADC_ConfigChannel+0x4f0>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	099b      	lsrs	r3, r3, #6
 8002bc0:	4a20      	ldr	r2, [pc, #128]	@ (8002c44 <HAL_ADC_ConfigChannel+0x4f4>)
 8002bc2:	fba2 2303 	umull	r2, r3, r2, r3
 8002bc6:	099b      	lsrs	r3, r3, #6
 8002bc8:	3301      	adds	r3, #1
 8002bca:	005b      	lsls	r3, r3, #1
 8002bcc:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8002bce:	e002      	b.n	8002bd6 <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	3b01      	subs	r3, #1
 8002bd4:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d1f9      	bne.n	8002bd0 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002bdc:	e08f      	b.n	8002cfe <HAL_ADC_ConfigChannel+0x5ae>
 8002bde:	bf00      	nop
 8002be0:	47ff0000 	.word	0x47ff0000
 8002be4:	40022000 	.word	0x40022000
 8002be8:	04300002 	.word	0x04300002
 8002bec:	08600004 	.word	0x08600004
 8002bf0:	0c900008 	.word	0x0c900008
 8002bf4:	10c00010 	.word	0x10c00010
 8002bf8:	14f00020 	.word	0x14f00020
 8002bfc:	2a000400 	.word	0x2a000400
 8002c00:	2e300800 	.word	0x2e300800
 8002c04:	32601000 	.word	0x32601000
 8002c08:	43210000 	.word	0x43210000
 8002c0c:	4b840000 	.word	0x4b840000
 8002c10:	4fb80000 	.word	0x4fb80000
 8002c14:	47520000 	.word	0x47520000
 8002c18:	36902000 	.word	0x36902000
 8002c1c:	25b00200 	.word	0x25b00200
 8002c20:	21800100 	.word	0x21800100
 8002c24:	1d500080 	.word	0x1d500080
 8002c28:	19200040 	.word	0x19200040
 8002c2c:	40022100 	.word	0x40022100
 8002c30:	40022300 	.word	0x40022300
 8002c34:	58026300 	.word	0x58026300
 8002c38:	58026000 	.word	0x58026000
 8002c3c:	cb840000 	.word	0xcb840000
 8002c40:	24000000 	.word	0x24000000
 8002c44:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a31      	ldr	r2, [pc, #196]	@ (8002d14 <HAL_ADC_ConfigChannel+0x5c4>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d11e      	bne.n	8002c90 <HAL_ADC_ConfigChannel+0x540>
 8002c52:	69fb      	ldr	r3, [r7, #28]
 8002c54:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d119      	bne.n	8002c90 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a2d      	ldr	r2, [pc, #180]	@ (8002d18 <HAL_ADC_ConfigChannel+0x5c8>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d14b      	bne.n	8002cfe <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a2c      	ldr	r2, [pc, #176]	@ (8002d1c <HAL_ADC_ConfigChannel+0x5cc>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d004      	beq.n	8002c7a <HAL_ADC_ConfigChannel+0x52a>
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a2a      	ldr	r2, [pc, #168]	@ (8002d20 <HAL_ADC_ConfigChannel+0x5d0>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d101      	bne.n	8002c7e <HAL_ADC_ConfigChannel+0x52e>
 8002c7a:	4a2a      	ldr	r2, [pc, #168]	@ (8002d24 <HAL_ADC_ConfigChannel+0x5d4>)
 8002c7c:	e000      	b.n	8002c80 <HAL_ADC_ConfigChannel+0x530>
 8002c7e:	4a2a      	ldr	r2, [pc, #168]	@ (8002d28 <HAL_ADC_ConfigChannel+0x5d8>)
 8002c80:	69fb      	ldr	r3, [r7, #28]
 8002c82:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002c86:	4619      	mov	r1, r3
 8002c88:	4610      	mov	r0, r2
 8002c8a:	f7ff f82e 	bl	8001cea <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002c8e:	e036      	b.n	8002cfe <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a25      	ldr	r2, [pc, #148]	@ (8002d2c <HAL_ADC_ConfigChannel+0x5dc>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d131      	bne.n	8002cfe <HAL_ADC_ConfigChannel+0x5ae>
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d12c      	bne.n	8002cfe <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a1b      	ldr	r2, [pc, #108]	@ (8002d18 <HAL_ADC_ConfigChannel+0x5c8>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d127      	bne.n	8002cfe <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a1a      	ldr	r2, [pc, #104]	@ (8002d1c <HAL_ADC_ConfigChannel+0x5cc>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d004      	beq.n	8002cc2 <HAL_ADC_ConfigChannel+0x572>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a18      	ldr	r2, [pc, #96]	@ (8002d20 <HAL_ADC_ConfigChannel+0x5d0>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d101      	bne.n	8002cc6 <HAL_ADC_ConfigChannel+0x576>
 8002cc2:	4a18      	ldr	r2, [pc, #96]	@ (8002d24 <HAL_ADC_ConfigChannel+0x5d4>)
 8002cc4:	e000      	b.n	8002cc8 <HAL_ADC_ConfigChannel+0x578>
 8002cc6:	4a18      	ldr	r2, [pc, #96]	@ (8002d28 <HAL_ADC_ConfigChannel+0x5d8>)
 8002cc8:	69fb      	ldr	r3, [r7, #28]
 8002cca:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002cce:	4619      	mov	r1, r3
 8002cd0:	4610      	mov	r0, r2
 8002cd2:	f7ff f80a 	bl	8001cea <LL_ADC_SetCommonPathInternalCh>
 8002cd6:	e012      	b.n	8002cfe <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cdc:	f043 0220 	orr.w	r2, r3, #32
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002cea:	e008      	b.n	8002cfe <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cf0:	f043 0220 	orr.w	r2, r3, #32
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2200      	movs	r2, #0
 8002d02:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002d06:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	3734      	adds	r7, #52	@ 0x34
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd90      	pop	{r4, r7, pc}
 8002d12:	bf00      	nop
 8002d14:	c7520000 	.word	0xc7520000
 8002d18:	58026000 	.word	0x58026000
 8002d1c:	40022000 	.word	0x40022000
 8002d20:	40022100 	.word	0x40022100
 8002d24:	40022300 	.word	0x40022300
 8002d28:	58026300 	.word	0x58026300
 8002d2c:	cfb80000 	.word	0xcfb80000

08002d30 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b088      	sub	sp, #32
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
 8002d38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4618      	mov	r0, r3
 8002d48:	f7ff f9ea 	bl	8002120 <LL_ADC_REG_IsConversionOngoing>
 8002d4c:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4618      	mov	r0, r3
 8002d54:	f7ff fa0c 	bl	8002170 <LL_ADC_INJ_IsConversionOngoing>
 8002d58:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d103      	bne.n	8002d68 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	f000 8098 	beq.w	8002e98 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	68db      	ldr	r3, [r3, #12]
 8002d6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d02a      	beq.n	8002dcc <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	7d5b      	ldrb	r3, [r3, #21]
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d126      	bne.n	8002dcc <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	7d1b      	ldrb	r3, [r3, #20]
 8002d82:	2b01      	cmp	r3, #1
 8002d84:	d122      	bne.n	8002dcc <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8002d86:	2301      	movs	r3, #1
 8002d88:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002d8a:	e014      	b.n	8002db6 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8002d8c:	69fb      	ldr	r3, [r7, #28]
 8002d8e:	4a45      	ldr	r2, [pc, #276]	@ (8002ea4 <ADC_ConversionStop+0x174>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d90d      	bls.n	8002db0 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d98:	f043 0210 	orr.w	r2, r3, #16
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002da4:	f043 0201 	orr.w	r2, r3, #1
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	e074      	b.n	8002e9a <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8002db0:	69fb      	ldr	r3, [r7, #28]
 8002db2:	3301      	adds	r3, #1
 8002db4:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dc0:	2b40      	cmp	r3, #64	@ 0x40
 8002dc2:	d1e3      	bne.n	8002d8c <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	2240      	movs	r2, #64	@ 0x40
 8002dca:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8002dcc:	69bb      	ldr	r3, [r7, #24]
 8002dce:	2b02      	cmp	r3, #2
 8002dd0:	d014      	beq.n	8002dfc <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	f7ff f9a2 	bl	8002120 <LL_ADC_REG_IsConversionOngoing>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d00c      	beq.n	8002dfc <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4618      	mov	r0, r3
 8002de8:	f7ff f95f 	bl	80020aa <LL_ADC_IsDisableOngoing>
 8002dec:	4603      	mov	r3, r0
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d104      	bne.n	8002dfc <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4618      	mov	r0, r3
 8002df8:	f7ff f97e 	bl	80020f8 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8002dfc:	69bb      	ldr	r3, [r7, #24]
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d014      	beq.n	8002e2c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4618      	mov	r0, r3
 8002e08:	f7ff f9b2 	bl	8002170 <LL_ADC_INJ_IsConversionOngoing>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d00c      	beq.n	8002e2c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4618      	mov	r0, r3
 8002e18:	f7ff f947 	bl	80020aa <LL_ADC_IsDisableOngoing>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d104      	bne.n	8002e2c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4618      	mov	r0, r3
 8002e28:	f7ff f98e 	bl	8002148 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8002e2c:	69bb      	ldr	r3, [r7, #24]
 8002e2e:	2b02      	cmp	r3, #2
 8002e30:	d005      	beq.n	8002e3e <ADC_ConversionStop+0x10e>
 8002e32:	69bb      	ldr	r3, [r7, #24]
 8002e34:	2b03      	cmp	r3, #3
 8002e36:	d105      	bne.n	8002e44 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8002e38:	230c      	movs	r3, #12
 8002e3a:	617b      	str	r3, [r7, #20]
        break;
 8002e3c:	e005      	b.n	8002e4a <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8002e3e:	2308      	movs	r3, #8
 8002e40:	617b      	str	r3, [r7, #20]
        break;
 8002e42:	e002      	b.n	8002e4a <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8002e44:	2304      	movs	r3, #4
 8002e46:	617b      	str	r3, [r7, #20]
        break;
 8002e48:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8002e4a:	f7fe ff0d 	bl	8001c68 <HAL_GetTick>
 8002e4e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002e50:	e01b      	b.n	8002e8a <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002e52:	f7fe ff09 	bl	8001c68 <HAL_GetTick>
 8002e56:	4602      	mov	r2, r0
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	1ad3      	subs	r3, r2, r3
 8002e5c:	2b05      	cmp	r3, #5
 8002e5e:	d914      	bls.n	8002e8a <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	689a      	ldr	r2, [r3, #8]
 8002e66:	697b      	ldr	r3, [r7, #20]
 8002e68:	4013      	ands	r3, r2
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d00d      	beq.n	8002e8a <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e72:	f043 0210 	orr.w	r2, r3, #16
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e7e:	f043 0201 	orr.w	r2, r3, #1
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	e007      	b.n	8002e9a <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	689a      	ldr	r2, [r3, #8]
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	4013      	ands	r3, r2
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d1dc      	bne.n	8002e52 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8002e98:	2300      	movs	r3, #0
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3720      	adds	r7, #32
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	000cdbff 	.word	0x000cdbff

08002ea8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b084      	sub	sp, #16
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f7ff f8e5 	bl	8002084 <LL_ADC_IsEnabled>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d16e      	bne.n	8002f9e <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	689a      	ldr	r2, [r3, #8]
 8002ec6:	4b38      	ldr	r3, [pc, #224]	@ (8002fa8 <ADC_Enable+0x100>)
 8002ec8:	4013      	ands	r3, r2
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d00d      	beq.n	8002eea <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ed2:	f043 0210 	orr.w	r2, r3, #16
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ede:	f043 0201 	orr.w	r2, r3, #1
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e05a      	b.n	8002fa0 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4618      	mov	r0, r3
 8002ef0:	f7ff f8a0 	bl	8002034 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002ef4:	f7fe feb8 	bl	8001c68 <HAL_GetTick>
 8002ef8:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a2b      	ldr	r2, [pc, #172]	@ (8002fac <ADC_Enable+0x104>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d004      	beq.n	8002f0e <ADC_Enable+0x66>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a29      	ldr	r2, [pc, #164]	@ (8002fb0 <ADC_Enable+0x108>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d101      	bne.n	8002f12 <ADC_Enable+0x6a>
 8002f0e:	4b29      	ldr	r3, [pc, #164]	@ (8002fb4 <ADC_Enable+0x10c>)
 8002f10:	e000      	b.n	8002f14 <ADC_Enable+0x6c>
 8002f12:	4b29      	ldr	r3, [pc, #164]	@ (8002fb8 <ADC_Enable+0x110>)
 8002f14:	4618      	mov	r0, r3
 8002f16:	f7ff f831 	bl	8001f7c <LL_ADC_GetMultimode>
 8002f1a:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4a23      	ldr	r2, [pc, #140]	@ (8002fb0 <ADC_Enable+0x108>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d002      	beq.n	8002f2c <ADC_Enable+0x84>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	e000      	b.n	8002f2e <ADC_Enable+0x86>
 8002f2c:	4b1f      	ldr	r3, [pc, #124]	@ (8002fac <ADC_Enable+0x104>)
 8002f2e:	687a      	ldr	r2, [r7, #4]
 8002f30:	6812      	ldr	r2, [r2, #0]
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d02c      	beq.n	8002f90 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002f36:	68bb      	ldr	r3, [r7, #8]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d130      	bne.n	8002f9e <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002f3c:	e028      	b.n	8002f90 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4618      	mov	r0, r3
 8002f44:	f7ff f89e 	bl	8002084 <LL_ADC_IsEnabled>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d104      	bne.n	8002f58 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4618      	mov	r0, r3
 8002f54:	f7ff f86e 	bl	8002034 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002f58:	f7fe fe86 	bl	8001c68 <HAL_GetTick>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	1ad3      	subs	r3, r2, r3
 8002f62:	2b02      	cmp	r3, #2
 8002f64:	d914      	bls.n	8002f90 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 0301 	and.w	r3, r3, #1
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d00d      	beq.n	8002f90 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f78:	f043 0210 	orr.w	r2, r3, #16
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f84:	f043 0201 	orr.w	r2, r3, #1
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	e007      	b.n	8002fa0 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f003 0301 	and.w	r3, r3, #1
 8002f9a:	2b01      	cmp	r3, #1
 8002f9c:	d1cf      	bne.n	8002f3e <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002f9e:	2300      	movs	r3, #0
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	3710      	adds	r7, #16
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bd80      	pop	{r7, pc}
 8002fa8:	8000003f 	.word	0x8000003f
 8002fac:	40022000 	.word	0x40022000
 8002fb0:	40022100 	.word	0x40022100
 8002fb4:	40022300 	.word	0x40022300
 8002fb8:	58026300 	.word	0x58026300

08002fbc <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b084      	sub	sp, #16
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f7ff f86e 	bl	80020aa <LL_ADC_IsDisableOngoing>
 8002fce:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	f7ff f855 	bl	8002084 <LL_ADC_IsEnabled>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d047      	beq.n	8003070 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d144      	bne.n	8003070 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	689b      	ldr	r3, [r3, #8]
 8002fec:	f003 030d 	and.w	r3, r3, #13
 8002ff0:	2b01      	cmp	r3, #1
 8002ff2:	d10c      	bne.n	800300e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f7ff f82f 	bl	800205c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	2203      	movs	r2, #3
 8003004:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003006:	f7fe fe2f 	bl	8001c68 <HAL_GetTick>
 800300a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800300c:	e029      	b.n	8003062 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003012:	f043 0210 	orr.w	r2, r3, #16
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800301e:	f043 0201 	orr.w	r2, r3, #1
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	e023      	b.n	8003072 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800302a:	f7fe fe1d 	bl	8001c68 <HAL_GetTick>
 800302e:	4602      	mov	r2, r0
 8003030:	68bb      	ldr	r3, [r7, #8]
 8003032:	1ad3      	subs	r3, r2, r3
 8003034:	2b02      	cmp	r3, #2
 8003036:	d914      	bls.n	8003062 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	f003 0301 	and.w	r3, r3, #1
 8003042:	2b00      	cmp	r3, #0
 8003044:	d00d      	beq.n	8003062 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800304a:	f043 0210 	orr.w	r2, r3, #16
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003056:	f043 0201 	orr.w	r2, r3, #1
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	e007      	b.n	8003072 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	f003 0301 	and.w	r3, r3, #1
 800306c:	2b00      	cmp	r3, #0
 800306e:	d1dc      	bne.n	800302a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003070:	2300      	movs	r3, #0
}
 8003072:	4618      	mov	r0, r3
 8003074:	3710      	adds	r7, #16
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}

0800307a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800307a:	b580      	push	{r7, lr}
 800307c:	b084      	sub	sp, #16
 800307e:	af00      	add	r7, sp, #0
 8003080:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003086:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800308c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003090:	2b00      	cmp	r3, #0
 8003092:	d14b      	bne.n	800312c <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003098:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f003 0308 	and.w	r3, r3, #8
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d021      	beq.n	80030f2 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4618      	mov	r0, r3
 80030b4:	f7fe fec1 	bl	8001e3a <LL_ADC_REG_IsTriggerSourceSWStart>
 80030b8:	4603      	mov	r3, r0
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d032      	beq.n	8003124 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	68db      	ldr	r3, [r3, #12]
 80030c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d12b      	bne.n	8003124 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030d0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030dc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d11f      	bne.n	8003124 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030e8:	f043 0201 	orr.w	r2, r3, #1
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	655a      	str	r2, [r3, #84]	@ 0x54
 80030f0:	e018      	b.n	8003124 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	68db      	ldr	r3, [r3, #12]
 80030f8:	f003 0303 	and.w	r3, r3, #3
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d111      	bne.n	8003124 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003104:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003110:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003114:	2b00      	cmp	r3, #0
 8003116:	d105      	bne.n	8003124 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800311c:	f043 0201 	orr.w	r2, r3, #1
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003124:	68f8      	ldr	r0, [r7, #12]
 8003126:	f7fd fc13 	bl	8000950 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800312a:	e00e      	b.n	800314a <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003130:	f003 0310 	and.w	r3, r3, #16
 8003134:	2b00      	cmp	r3, #0
 8003136:	d003      	beq.n	8003140 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003138:	68f8      	ldr	r0, [r7, #12]
 800313a:	f7ff faff 	bl	800273c <HAL_ADC_ErrorCallback>
}
 800313e:	e004      	b.n	800314a <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003144:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003146:	6878      	ldr	r0, [r7, #4]
 8003148:	4798      	blx	r3
}
 800314a:	bf00      	nop
 800314c:	3710      	adds	r7, #16
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}

08003152 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003152:	b580      	push	{r7, lr}
 8003154:	b084      	sub	sp, #16
 8003156:	af00      	add	r7, sp, #0
 8003158:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800315e:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003160:	68f8      	ldr	r0, [r7, #12]
 8003162:	f7ff fae1 	bl	8002728 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003166:	bf00      	nop
 8003168:	3710      	adds	r7, #16
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}

0800316e <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800316e:	b580      	push	{r7, lr}
 8003170:	b084      	sub	sp, #16
 8003172:	af00      	add	r7, sp, #0
 8003174:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800317a:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003180:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800318c:	f043 0204 	orr.w	r2, r3, #4
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003194:	68f8      	ldr	r0, [r7, #12]
 8003196:	f7ff fad1 	bl	800273c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800319a:	bf00      	nop
 800319c:	3710      	adds	r7, #16
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
	...

080031a4 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b084      	sub	sp, #16
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a7a      	ldr	r2, [pc, #488]	@ (800339c <ADC_ConfigureBoostMode+0x1f8>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d004      	beq.n	80031c0 <ADC_ConfigureBoostMode+0x1c>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a79      	ldr	r2, [pc, #484]	@ (80033a0 <ADC_ConfigureBoostMode+0x1fc>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d109      	bne.n	80031d4 <ADC_ConfigureBoostMode+0x30>
 80031c0:	4b78      	ldr	r3, [pc, #480]	@ (80033a4 <ADC_ConfigureBoostMode+0x200>)
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	bf14      	ite	ne
 80031cc:	2301      	movne	r3, #1
 80031ce:	2300      	moveq	r3, #0
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	e008      	b.n	80031e6 <ADC_ConfigureBoostMode+0x42>
 80031d4:	4b74      	ldr	r3, [pc, #464]	@ (80033a8 <ADC_ConfigureBoostMode+0x204>)
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80031dc:	2b00      	cmp	r3, #0
 80031de:	bf14      	ite	ne
 80031e0:	2301      	movne	r3, #1
 80031e2:	2300      	moveq	r3, #0
 80031e4:	b2db      	uxtb	r3, r3
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d01c      	beq.n	8003224 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80031ea:	f004 ff17 	bl	800801c <HAL_RCC_GetHCLKFreq>
 80031ee:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80031f8:	d010      	beq.n	800321c <ADC_ConfigureBoostMode+0x78>
 80031fa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80031fe:	d873      	bhi.n	80032e8 <ADC_ConfigureBoostMode+0x144>
 8003200:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003204:	d002      	beq.n	800320c <ADC_ConfigureBoostMode+0x68>
 8003206:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800320a:	d16d      	bne.n	80032e8 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	0c1b      	lsrs	r3, r3, #16
 8003212:	68fa      	ldr	r2, [r7, #12]
 8003214:	fbb2 f3f3 	udiv	r3, r2, r3
 8003218:	60fb      	str	r3, [r7, #12]
        break;
 800321a:	e068      	b.n	80032ee <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	089b      	lsrs	r3, r3, #2
 8003220:	60fb      	str	r3, [r7, #12]
        break;
 8003222:	e064      	b.n	80032ee <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8003224:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8003228:	f04f 0100 	mov.w	r1, #0
 800322c:	f006 f95c 	bl	80094e8 <HAL_RCCEx_GetPeriphCLKFreq>
 8003230:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800323a:	d051      	beq.n	80032e0 <ADC_ConfigureBoostMode+0x13c>
 800323c:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003240:	d854      	bhi.n	80032ec <ADC_ConfigureBoostMode+0x148>
 8003242:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003246:	d047      	beq.n	80032d8 <ADC_ConfigureBoostMode+0x134>
 8003248:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800324c:	d84e      	bhi.n	80032ec <ADC_ConfigureBoostMode+0x148>
 800324e:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003252:	d03d      	beq.n	80032d0 <ADC_ConfigureBoostMode+0x12c>
 8003254:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003258:	d848      	bhi.n	80032ec <ADC_ConfigureBoostMode+0x148>
 800325a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800325e:	d033      	beq.n	80032c8 <ADC_ConfigureBoostMode+0x124>
 8003260:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003264:	d842      	bhi.n	80032ec <ADC_ConfigureBoostMode+0x148>
 8003266:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800326a:	d029      	beq.n	80032c0 <ADC_ConfigureBoostMode+0x11c>
 800326c:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003270:	d83c      	bhi.n	80032ec <ADC_ConfigureBoostMode+0x148>
 8003272:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003276:	d01a      	beq.n	80032ae <ADC_ConfigureBoostMode+0x10a>
 8003278:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800327c:	d836      	bhi.n	80032ec <ADC_ConfigureBoostMode+0x148>
 800327e:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003282:	d014      	beq.n	80032ae <ADC_ConfigureBoostMode+0x10a>
 8003284:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003288:	d830      	bhi.n	80032ec <ADC_ConfigureBoostMode+0x148>
 800328a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800328e:	d00e      	beq.n	80032ae <ADC_ConfigureBoostMode+0x10a>
 8003290:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003294:	d82a      	bhi.n	80032ec <ADC_ConfigureBoostMode+0x148>
 8003296:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800329a:	d008      	beq.n	80032ae <ADC_ConfigureBoostMode+0x10a>
 800329c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80032a0:	d824      	bhi.n	80032ec <ADC_ConfigureBoostMode+0x148>
 80032a2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80032a6:	d002      	beq.n	80032ae <ADC_ConfigureBoostMode+0x10a>
 80032a8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80032ac:	d11e      	bne.n	80032ec <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	0c9b      	lsrs	r3, r3, #18
 80032b4:	005b      	lsls	r3, r3, #1
 80032b6:	68fa      	ldr	r2, [r7, #12]
 80032b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80032bc:	60fb      	str	r3, [r7, #12]
        break;
 80032be:	e016      	b.n	80032ee <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	091b      	lsrs	r3, r3, #4
 80032c4:	60fb      	str	r3, [r7, #12]
        break;
 80032c6:	e012      	b.n	80032ee <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	095b      	lsrs	r3, r3, #5
 80032cc:	60fb      	str	r3, [r7, #12]
        break;
 80032ce:	e00e      	b.n	80032ee <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	099b      	lsrs	r3, r3, #6
 80032d4:	60fb      	str	r3, [r7, #12]
        break;
 80032d6:	e00a      	b.n	80032ee <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	09db      	lsrs	r3, r3, #7
 80032dc:	60fb      	str	r3, [r7, #12]
        break;
 80032de:	e006      	b.n	80032ee <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	0a1b      	lsrs	r3, r3, #8
 80032e4:	60fb      	str	r3, [r7, #12]
        break;
 80032e6:	e002      	b.n	80032ee <ADC_ConfigureBoostMode+0x14a>
        break;
 80032e8:	bf00      	nop
 80032ea:	e000      	b.n	80032ee <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80032ec:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80032ee:	f7fe fcc7 	bl	8001c80 <HAL_GetREVID>
 80032f2:	4603      	mov	r3, r0
 80032f4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d815      	bhi.n	8003328 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	4a2b      	ldr	r2, [pc, #172]	@ (80033ac <ADC_ConfigureBoostMode+0x208>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d908      	bls.n	8003316 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	689a      	ldr	r2, [r3, #8]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003312:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8003314:	e03e      	b.n	8003394 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	689a      	ldr	r2, [r3, #8]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003324:	609a      	str	r2, [r3, #8]
}
 8003326:	e035      	b.n	8003394 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	085b      	lsrs	r3, r3, #1
 800332c:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	4a1f      	ldr	r2, [pc, #124]	@ (80033b0 <ADC_ConfigureBoostMode+0x20c>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d808      	bhi.n	8003348 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	689a      	ldr	r2, [r3, #8]
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003344:	609a      	str	r2, [r3, #8]
}
 8003346:	e025      	b.n	8003394 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	4a1a      	ldr	r2, [pc, #104]	@ (80033b4 <ADC_ConfigureBoostMode+0x210>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d80a      	bhi.n	8003366 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003362:	609a      	str	r2, [r3, #8]
}
 8003364:	e016      	b.n	8003394 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	4a13      	ldr	r2, [pc, #76]	@ (80033b8 <ADC_ConfigureBoostMode+0x214>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d80a      	bhi.n	8003384 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	689b      	ldr	r3, [r3, #8]
 8003374:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003380:	609a      	str	r2, [r3, #8]
}
 8003382:	e007      	b.n	8003394 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	689a      	ldr	r2, [r3, #8]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003392:	609a      	str	r2, [r3, #8]
}
 8003394:	bf00      	nop
 8003396:	3710      	adds	r7, #16
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}
 800339c:	40022000 	.word	0x40022000
 80033a0:	40022100 	.word	0x40022100
 80033a4:	40022300 	.word	0x40022300
 80033a8:	58026300 	.word	0x58026300
 80033ac:	01312d00 	.word	0x01312d00
 80033b0:	005f5e10 	.word	0x005f5e10
 80033b4:	00bebc20 	.word	0x00bebc20
 80033b8:	017d7840 	.word	0x017d7840

080033bc <LL_ADC_IsEnabled>:
{
 80033bc:	b480      	push	{r7}
 80033be:	b083      	sub	sp, #12
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	f003 0301 	and.w	r3, r3, #1
 80033cc:	2b01      	cmp	r3, #1
 80033ce:	d101      	bne.n	80033d4 <LL_ADC_IsEnabled+0x18>
 80033d0:	2301      	movs	r3, #1
 80033d2:	e000      	b.n	80033d6 <LL_ADC_IsEnabled+0x1a>
 80033d4:	2300      	movs	r3, #0
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	370c      	adds	r7, #12
 80033da:	46bd      	mov	sp, r7
 80033dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e0:	4770      	bx	lr
	...

080033e4 <LL_ADC_StartCalibration>:
{
 80033e4:	b480      	push	{r7}
 80033e6:	b085      	sub	sp, #20
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	60f8      	str	r0, [r7, #12]
 80033ec:	60b9      	str	r1, [r7, #8]
 80033ee:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	689a      	ldr	r2, [r3, #8]
 80033f4:	4b09      	ldr	r3, [pc, #36]	@ (800341c <LL_ADC_StartCalibration+0x38>)
 80033f6:	4013      	ands	r3, r2
 80033f8:	68ba      	ldr	r2, [r7, #8]
 80033fa:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 80033fe:	687a      	ldr	r2, [r7, #4]
 8003400:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003404:	430a      	orrs	r2, r1
 8003406:	4313      	orrs	r3, r2
 8003408:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	609a      	str	r2, [r3, #8]
}
 8003410:	bf00      	nop
 8003412:	3714      	adds	r7, #20
 8003414:	46bd      	mov	sp, r7
 8003416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341a:	4770      	bx	lr
 800341c:	3ffeffc0 	.word	0x3ffeffc0

08003420 <LL_ADC_IsCalibrationOnGoing>:
{
 8003420:	b480      	push	{r7}
 8003422:	b083      	sub	sp, #12
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003430:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003434:	d101      	bne.n	800343a <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003436:	2301      	movs	r3, #1
 8003438:	e000      	b.n	800343c <LL_ADC_IsCalibrationOnGoing+0x1c>
 800343a:	2300      	movs	r3, #0
}
 800343c:	4618      	mov	r0, r3
 800343e:	370c      	adds	r7, #12
 8003440:	46bd      	mov	sp, r7
 8003442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003446:	4770      	bx	lr

08003448 <LL_ADC_REG_IsConversionOngoing>:
{
 8003448:	b480      	push	{r7}
 800344a:	b083      	sub	sp, #12
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	f003 0304 	and.w	r3, r3, #4
 8003458:	2b04      	cmp	r3, #4
 800345a:	d101      	bne.n	8003460 <LL_ADC_REG_IsConversionOngoing+0x18>
 800345c:	2301      	movs	r3, #1
 800345e:	e000      	b.n	8003462 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003460:	2300      	movs	r3, #0
}
 8003462:	4618      	mov	r0, r3
 8003464:	370c      	adds	r7, #12
 8003466:	46bd      	mov	sp, r7
 8003468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346c:	4770      	bx	lr
	...

08003470 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b086      	sub	sp, #24
 8003474:	af00      	add	r7, sp, #0
 8003476:	60f8      	str	r0, [r7, #12]
 8003478:	60b9      	str	r1, [r7, #8]
 800347a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800347c:	2300      	movs	r3, #0
 800347e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003486:	2b01      	cmp	r3, #1
 8003488:	d101      	bne.n	800348e <HAL_ADCEx_Calibration_Start+0x1e>
 800348a:	2302      	movs	r3, #2
 800348c:	e04c      	b.n	8003528 <HAL_ADCEx_Calibration_Start+0xb8>
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	2201      	movs	r2, #1
 8003492:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003496:	68f8      	ldr	r0, [r7, #12]
 8003498:	f7ff fd90 	bl	8002fbc <ADC_Disable>
 800349c:	4603      	mov	r3, r0
 800349e:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80034a0:	7dfb      	ldrb	r3, [r7, #23]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d135      	bne.n	8003512 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80034aa:	4b21      	ldr	r3, [pc, #132]	@ (8003530 <HAL_ADCEx_Calibration_Start+0xc0>)
 80034ac:	4013      	ands	r3, r2
 80034ae:	f043 0202 	orr.w	r2, r3, #2
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	687a      	ldr	r2, [r7, #4]
 80034bc:	68b9      	ldr	r1, [r7, #8]
 80034be:	4618      	mov	r0, r3
 80034c0:	f7ff ff90 	bl	80033e4 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80034c4:	e014      	b.n	80034f0 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	3301      	adds	r3, #1
 80034ca:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	4a19      	ldr	r2, [pc, #100]	@ (8003534 <HAL_ADCEx_Calibration_Start+0xc4>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d30d      	bcc.n	80034f0 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034d8:	f023 0312 	bic.w	r3, r3, #18
 80034dc:	f043 0210 	orr.w	r2, r3, #16
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2200      	movs	r2, #0
 80034e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	e01b      	b.n	8003528 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4618      	mov	r0, r3
 80034f6:	f7ff ff93 	bl	8003420 <LL_ADC_IsCalibrationOnGoing>
 80034fa:	4603      	mov	r3, r0
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d1e2      	bne.n	80034c6 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003504:	f023 0303 	bic.w	r3, r3, #3
 8003508:	f043 0201 	orr.w	r2, r3, #1
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	655a      	str	r2, [r3, #84]	@ 0x54
 8003510:	e005      	b.n	800351e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003516:	f043 0210 	orr.w	r2, r3, #16
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	2200      	movs	r2, #0
 8003522:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003526:	7dfb      	ldrb	r3, [r7, #23]
}
 8003528:	4618      	mov	r0, r3
 800352a:	3718      	adds	r7, #24
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}
 8003530:	ffffeefd 	.word	0xffffeefd
 8003534:	25c3f800 	.word	0x25c3f800

08003538 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003538:	b590      	push	{r4, r7, lr}
 800353a:	b09f      	sub	sp, #124	@ 0x7c
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
 8003540:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003542:	2300      	movs	r3, #0
 8003544:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800354e:	2b01      	cmp	r3, #1
 8003550:	d101      	bne.n	8003556 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003552:	2302      	movs	r3, #2
 8003554:	e0be      	b.n	80036d4 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2201      	movs	r2, #1
 800355a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 800355e:	2300      	movs	r3, #0
 8003560:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8003562:	2300      	movs	r3, #0
 8003564:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a5c      	ldr	r2, [pc, #368]	@ (80036dc <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d102      	bne.n	8003576 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003570:	4b5b      	ldr	r3, [pc, #364]	@ (80036e0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003572:	60bb      	str	r3, [r7, #8]
 8003574:	e001      	b.n	800357a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003576:	2300      	movs	r3, #0
 8003578:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800357a:	68bb      	ldr	r3, [r7, #8]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d10b      	bne.n	8003598 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003584:	f043 0220 	orr.w	r2, r3, #32
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2200      	movs	r2, #0
 8003590:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8003594:	2301      	movs	r3, #1
 8003596:	e09d      	b.n	80036d4 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	4618      	mov	r0, r3
 800359c:	f7ff ff54 	bl	8003448 <LL_ADC_REG_IsConversionOngoing>
 80035a0:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4618      	mov	r0, r3
 80035a8:	f7ff ff4e 	bl	8003448 <LL_ADC_REG_IsConversionOngoing>
 80035ac:	4603      	mov	r3, r0
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d17f      	bne.n	80036b2 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80035b2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d17c      	bne.n	80036b2 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a47      	ldr	r2, [pc, #284]	@ (80036dc <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d004      	beq.n	80035cc <HAL_ADCEx_MultiModeConfigChannel+0x94>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a46      	ldr	r2, [pc, #280]	@ (80036e0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d101      	bne.n	80035d0 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 80035cc:	4b45      	ldr	r3, [pc, #276]	@ (80036e4 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80035ce:	e000      	b.n	80035d2 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 80035d0:	4b45      	ldr	r3, [pc, #276]	@ (80036e8 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80035d2:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d039      	beq.n	8003650 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80035dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	431a      	orrs	r2, r3
 80035ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80035ec:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a3a      	ldr	r2, [pc, #232]	@ (80036dc <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d004      	beq.n	8003602 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a38      	ldr	r2, [pc, #224]	@ (80036e0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d10e      	bne.n	8003620 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003602:	4836      	ldr	r0, [pc, #216]	@ (80036dc <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003604:	f7ff feda 	bl	80033bc <LL_ADC_IsEnabled>
 8003608:	4604      	mov	r4, r0
 800360a:	4835      	ldr	r0, [pc, #212]	@ (80036e0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800360c:	f7ff fed6 	bl	80033bc <LL_ADC_IsEnabled>
 8003610:	4603      	mov	r3, r0
 8003612:	4323      	orrs	r3, r4
 8003614:	2b00      	cmp	r3, #0
 8003616:	bf0c      	ite	eq
 8003618:	2301      	moveq	r3, #1
 800361a:	2300      	movne	r3, #0
 800361c:	b2db      	uxtb	r3, r3
 800361e:	e008      	b.n	8003632 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8003620:	4832      	ldr	r0, [pc, #200]	@ (80036ec <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003622:	f7ff fecb 	bl	80033bc <LL_ADC_IsEnabled>
 8003626:	4603      	mov	r3, r0
 8003628:	2b00      	cmp	r3, #0
 800362a:	bf0c      	ite	eq
 800362c:	2301      	moveq	r3, #1
 800362e:	2300      	movne	r3, #0
 8003630:	b2db      	uxtb	r3, r3
 8003632:	2b00      	cmp	r3, #0
 8003634:	d047      	beq.n	80036c6 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003636:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003638:	689a      	ldr	r2, [r3, #8]
 800363a:	4b2d      	ldr	r3, [pc, #180]	@ (80036f0 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 800363c:	4013      	ands	r3, r2
 800363e:	683a      	ldr	r2, [r7, #0]
 8003640:	6811      	ldr	r1, [r2, #0]
 8003642:	683a      	ldr	r2, [r7, #0]
 8003644:	6892      	ldr	r2, [r2, #8]
 8003646:	430a      	orrs	r2, r1
 8003648:	431a      	orrs	r2, r3
 800364a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800364c:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800364e:	e03a      	b.n	80036c6 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8003650:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003658:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800365a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a1e      	ldr	r2, [pc, #120]	@ (80036dc <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d004      	beq.n	8003670 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4a1d      	ldr	r2, [pc, #116]	@ (80036e0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d10e      	bne.n	800368e <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8003670:	481a      	ldr	r0, [pc, #104]	@ (80036dc <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003672:	f7ff fea3 	bl	80033bc <LL_ADC_IsEnabled>
 8003676:	4604      	mov	r4, r0
 8003678:	4819      	ldr	r0, [pc, #100]	@ (80036e0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800367a:	f7ff fe9f 	bl	80033bc <LL_ADC_IsEnabled>
 800367e:	4603      	mov	r3, r0
 8003680:	4323      	orrs	r3, r4
 8003682:	2b00      	cmp	r3, #0
 8003684:	bf0c      	ite	eq
 8003686:	2301      	moveq	r3, #1
 8003688:	2300      	movne	r3, #0
 800368a:	b2db      	uxtb	r3, r3
 800368c:	e008      	b.n	80036a0 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 800368e:	4817      	ldr	r0, [pc, #92]	@ (80036ec <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003690:	f7ff fe94 	bl	80033bc <LL_ADC_IsEnabled>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	bf0c      	ite	eq
 800369a:	2301      	moveq	r3, #1
 800369c:	2300      	movne	r3, #0
 800369e:	b2db      	uxtb	r3, r3
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d010      	beq.n	80036c6 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80036a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80036a6:	689a      	ldr	r2, [r3, #8]
 80036a8:	4b11      	ldr	r3, [pc, #68]	@ (80036f0 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80036aa:	4013      	ands	r3, r2
 80036ac:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80036ae:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80036b0:	e009      	b.n	80036c6 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036b6:	f043 0220 	orr.w	r2, r3, #32
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80036be:	2301      	movs	r3, #1
 80036c0:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80036c4:	e000      	b.n	80036c8 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80036c6:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2200      	movs	r2, #0
 80036cc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80036d0:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	377c      	adds	r7, #124	@ 0x7c
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd90      	pop	{r4, r7, pc}
 80036dc:	40022000 	.word	0x40022000
 80036e0:	40022100 	.word	0x40022100
 80036e4:	40022300 	.word	0x40022300
 80036e8:	58026300 	.word	0x58026300
 80036ec:	58026000 	.word	0x58026000
 80036f0:	fffff0e0 	.word	0xfffff0e0

080036f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b085      	sub	sp, #20
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	f003 0307 	and.w	r3, r3, #7
 8003702:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003704:	4b0b      	ldr	r3, [pc, #44]	@ (8003734 <__NVIC_SetPriorityGrouping+0x40>)
 8003706:	68db      	ldr	r3, [r3, #12]
 8003708:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800370a:	68ba      	ldr	r2, [r7, #8]
 800370c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003710:	4013      	ands	r3, r2
 8003712:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800371c:	4b06      	ldr	r3, [pc, #24]	@ (8003738 <__NVIC_SetPriorityGrouping+0x44>)
 800371e:	4313      	orrs	r3, r2
 8003720:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003722:	4a04      	ldr	r2, [pc, #16]	@ (8003734 <__NVIC_SetPriorityGrouping+0x40>)
 8003724:	68bb      	ldr	r3, [r7, #8]
 8003726:	60d3      	str	r3, [r2, #12]
}
 8003728:	bf00      	nop
 800372a:	3714      	adds	r7, #20
 800372c:	46bd      	mov	sp, r7
 800372e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003732:	4770      	bx	lr
 8003734:	e000ed00 	.word	0xe000ed00
 8003738:	05fa0000 	.word	0x05fa0000

0800373c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800373c:	b480      	push	{r7}
 800373e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003740:	4b04      	ldr	r3, [pc, #16]	@ (8003754 <__NVIC_GetPriorityGrouping+0x18>)
 8003742:	68db      	ldr	r3, [r3, #12]
 8003744:	0a1b      	lsrs	r3, r3, #8
 8003746:	f003 0307 	and.w	r3, r3, #7
}
 800374a:	4618      	mov	r0, r3
 800374c:	46bd      	mov	sp, r7
 800374e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003752:	4770      	bx	lr
 8003754:	e000ed00 	.word	0xe000ed00

08003758 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003758:	b480      	push	{r7}
 800375a:	b083      	sub	sp, #12
 800375c:	af00      	add	r7, sp, #0
 800375e:	4603      	mov	r3, r0
 8003760:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003762:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003766:	2b00      	cmp	r3, #0
 8003768:	db0b      	blt.n	8003782 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800376a:	88fb      	ldrh	r3, [r7, #6]
 800376c:	f003 021f 	and.w	r2, r3, #31
 8003770:	4907      	ldr	r1, [pc, #28]	@ (8003790 <__NVIC_EnableIRQ+0x38>)
 8003772:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003776:	095b      	lsrs	r3, r3, #5
 8003778:	2001      	movs	r0, #1
 800377a:	fa00 f202 	lsl.w	r2, r0, r2
 800377e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003782:	bf00      	nop
 8003784:	370c      	adds	r7, #12
 8003786:	46bd      	mov	sp, r7
 8003788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378c:	4770      	bx	lr
 800378e:	bf00      	nop
 8003790:	e000e100 	.word	0xe000e100

08003794 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003794:	b480      	push	{r7}
 8003796:	b083      	sub	sp, #12
 8003798:	af00      	add	r7, sp, #0
 800379a:	4603      	mov	r3, r0
 800379c:	6039      	str	r1, [r7, #0]
 800379e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80037a0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	db0a      	blt.n	80037be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	b2da      	uxtb	r2, r3
 80037ac:	490c      	ldr	r1, [pc, #48]	@ (80037e0 <__NVIC_SetPriority+0x4c>)
 80037ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80037b2:	0112      	lsls	r2, r2, #4
 80037b4:	b2d2      	uxtb	r2, r2
 80037b6:	440b      	add	r3, r1
 80037b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80037bc:	e00a      	b.n	80037d4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	b2da      	uxtb	r2, r3
 80037c2:	4908      	ldr	r1, [pc, #32]	@ (80037e4 <__NVIC_SetPriority+0x50>)
 80037c4:	88fb      	ldrh	r3, [r7, #6]
 80037c6:	f003 030f 	and.w	r3, r3, #15
 80037ca:	3b04      	subs	r3, #4
 80037cc:	0112      	lsls	r2, r2, #4
 80037ce:	b2d2      	uxtb	r2, r2
 80037d0:	440b      	add	r3, r1
 80037d2:	761a      	strb	r2, [r3, #24]
}
 80037d4:	bf00      	nop
 80037d6:	370c      	adds	r7, #12
 80037d8:	46bd      	mov	sp, r7
 80037da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037de:	4770      	bx	lr
 80037e0:	e000e100 	.word	0xe000e100
 80037e4:	e000ed00 	.word	0xe000ed00

080037e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b089      	sub	sp, #36	@ 0x24
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	60f8      	str	r0, [r7, #12]
 80037f0:	60b9      	str	r1, [r7, #8]
 80037f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	f003 0307 	and.w	r3, r3, #7
 80037fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80037fc:	69fb      	ldr	r3, [r7, #28]
 80037fe:	f1c3 0307 	rsb	r3, r3, #7
 8003802:	2b04      	cmp	r3, #4
 8003804:	bf28      	it	cs
 8003806:	2304      	movcs	r3, #4
 8003808:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800380a:	69fb      	ldr	r3, [r7, #28]
 800380c:	3304      	adds	r3, #4
 800380e:	2b06      	cmp	r3, #6
 8003810:	d902      	bls.n	8003818 <NVIC_EncodePriority+0x30>
 8003812:	69fb      	ldr	r3, [r7, #28]
 8003814:	3b03      	subs	r3, #3
 8003816:	e000      	b.n	800381a <NVIC_EncodePriority+0x32>
 8003818:	2300      	movs	r3, #0
 800381a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800381c:	f04f 32ff 	mov.w	r2, #4294967295
 8003820:	69bb      	ldr	r3, [r7, #24]
 8003822:	fa02 f303 	lsl.w	r3, r2, r3
 8003826:	43da      	mvns	r2, r3
 8003828:	68bb      	ldr	r3, [r7, #8]
 800382a:	401a      	ands	r2, r3
 800382c:	697b      	ldr	r3, [r7, #20]
 800382e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003830:	f04f 31ff 	mov.w	r1, #4294967295
 8003834:	697b      	ldr	r3, [r7, #20]
 8003836:	fa01 f303 	lsl.w	r3, r1, r3
 800383a:	43d9      	mvns	r1, r3
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003840:	4313      	orrs	r3, r2
         );
}
 8003842:	4618      	mov	r0, r3
 8003844:	3724      	adds	r7, #36	@ 0x24
 8003846:	46bd      	mov	sp, r7
 8003848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384c:	4770      	bx	lr
	...

08003850 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b082      	sub	sp, #8
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	3b01      	subs	r3, #1
 800385c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003860:	d301      	bcc.n	8003866 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003862:	2301      	movs	r3, #1
 8003864:	e00f      	b.n	8003886 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003866:	4a0a      	ldr	r2, [pc, #40]	@ (8003890 <SysTick_Config+0x40>)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	3b01      	subs	r3, #1
 800386c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800386e:	210f      	movs	r1, #15
 8003870:	f04f 30ff 	mov.w	r0, #4294967295
 8003874:	f7ff ff8e 	bl	8003794 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003878:	4b05      	ldr	r3, [pc, #20]	@ (8003890 <SysTick_Config+0x40>)
 800387a:	2200      	movs	r2, #0
 800387c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800387e:	4b04      	ldr	r3, [pc, #16]	@ (8003890 <SysTick_Config+0x40>)
 8003880:	2207      	movs	r2, #7
 8003882:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003884:	2300      	movs	r3, #0
}
 8003886:	4618      	mov	r0, r3
 8003888:	3708      	adds	r7, #8
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}
 800388e:	bf00      	nop
 8003890:	e000e010 	.word	0xe000e010

08003894 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b082      	sub	sp, #8
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800389c:	6878      	ldr	r0, [r7, #4]
 800389e:	f7ff ff29 	bl	80036f4 <__NVIC_SetPriorityGrouping>
}
 80038a2:	bf00      	nop
 80038a4:	3708      	adds	r7, #8
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}

080038aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038aa:	b580      	push	{r7, lr}
 80038ac:	b086      	sub	sp, #24
 80038ae:	af00      	add	r7, sp, #0
 80038b0:	4603      	mov	r3, r0
 80038b2:	60b9      	str	r1, [r7, #8]
 80038b4:	607a      	str	r2, [r7, #4]
 80038b6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80038b8:	f7ff ff40 	bl	800373c <__NVIC_GetPriorityGrouping>
 80038bc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80038be:	687a      	ldr	r2, [r7, #4]
 80038c0:	68b9      	ldr	r1, [r7, #8]
 80038c2:	6978      	ldr	r0, [r7, #20]
 80038c4:	f7ff ff90 	bl	80037e8 <NVIC_EncodePriority>
 80038c8:	4602      	mov	r2, r0
 80038ca:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80038ce:	4611      	mov	r1, r2
 80038d0:	4618      	mov	r0, r3
 80038d2:	f7ff ff5f 	bl	8003794 <__NVIC_SetPriority>
}
 80038d6:	bf00      	nop
 80038d8:	3718      	adds	r7, #24
 80038da:	46bd      	mov	sp, r7
 80038dc:	bd80      	pop	{r7, pc}

080038de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038de:	b580      	push	{r7, lr}
 80038e0:	b082      	sub	sp, #8
 80038e2:	af00      	add	r7, sp, #0
 80038e4:	4603      	mov	r3, r0
 80038e6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80038e8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80038ec:	4618      	mov	r0, r3
 80038ee:	f7ff ff33 	bl	8003758 <__NVIC_EnableIRQ>
}
 80038f2:	bf00      	nop
 80038f4:	3708      	adds	r7, #8
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}

080038fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80038fa:	b580      	push	{r7, lr}
 80038fc:	b082      	sub	sp, #8
 80038fe:	af00      	add	r7, sp, #0
 8003900:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003902:	6878      	ldr	r0, [r7, #4]
 8003904:	f7ff ffa4 	bl	8003850 <SysTick_Config>
 8003908:	4603      	mov	r3, r0
}
 800390a:	4618      	mov	r0, r3
 800390c:	3708      	adds	r7, #8
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}
	...

08003914 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8003914:	b480      	push	{r7}
 8003916:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8003918:	4b06      	ldr	r3, [pc, #24]	@ (8003934 <HAL_GetCurrentCPUID+0x20>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003920:	2b70      	cmp	r3, #112	@ 0x70
 8003922:	d101      	bne.n	8003928 <HAL_GetCurrentCPUID+0x14>
  {
    return  CM7_CPUID;
 8003924:	2303      	movs	r3, #3
 8003926:	e000      	b.n	800392a <HAL_GetCurrentCPUID+0x16>
  }
  else
  {
    return CM4_CPUID;
 8003928:	2301      	movs	r3, #1
  }
}
 800392a:	4618      	mov	r0, r3
 800392c:	46bd      	mov	sp, r7
 800392e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003932:	4770      	bx	lr
 8003934:	e000ed00 	.word	0xe000ed00

08003938 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b086      	sub	sp, #24
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8003940:	f7fe f992 	bl	8001c68 <HAL_GetTick>
 8003944:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d101      	bne.n	8003950 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800394c:	2301      	movs	r3, #1
 800394e:	e316      	b.n	8003f7e <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a66      	ldr	r2, [pc, #408]	@ (8003af0 <HAL_DMA_Init+0x1b8>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d04a      	beq.n	80039f0 <HAL_DMA_Init+0xb8>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a65      	ldr	r2, [pc, #404]	@ (8003af4 <HAL_DMA_Init+0x1bc>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d045      	beq.n	80039f0 <HAL_DMA_Init+0xb8>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a63      	ldr	r2, [pc, #396]	@ (8003af8 <HAL_DMA_Init+0x1c0>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d040      	beq.n	80039f0 <HAL_DMA_Init+0xb8>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a62      	ldr	r2, [pc, #392]	@ (8003afc <HAL_DMA_Init+0x1c4>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d03b      	beq.n	80039f0 <HAL_DMA_Init+0xb8>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a60      	ldr	r2, [pc, #384]	@ (8003b00 <HAL_DMA_Init+0x1c8>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d036      	beq.n	80039f0 <HAL_DMA_Init+0xb8>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a5f      	ldr	r2, [pc, #380]	@ (8003b04 <HAL_DMA_Init+0x1cc>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d031      	beq.n	80039f0 <HAL_DMA_Init+0xb8>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a5d      	ldr	r2, [pc, #372]	@ (8003b08 <HAL_DMA_Init+0x1d0>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d02c      	beq.n	80039f0 <HAL_DMA_Init+0xb8>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a5c      	ldr	r2, [pc, #368]	@ (8003b0c <HAL_DMA_Init+0x1d4>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d027      	beq.n	80039f0 <HAL_DMA_Init+0xb8>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a5a      	ldr	r2, [pc, #360]	@ (8003b10 <HAL_DMA_Init+0x1d8>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d022      	beq.n	80039f0 <HAL_DMA_Init+0xb8>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a59      	ldr	r2, [pc, #356]	@ (8003b14 <HAL_DMA_Init+0x1dc>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d01d      	beq.n	80039f0 <HAL_DMA_Init+0xb8>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a57      	ldr	r2, [pc, #348]	@ (8003b18 <HAL_DMA_Init+0x1e0>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d018      	beq.n	80039f0 <HAL_DMA_Init+0xb8>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4a56      	ldr	r2, [pc, #344]	@ (8003b1c <HAL_DMA_Init+0x1e4>)
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d013      	beq.n	80039f0 <HAL_DMA_Init+0xb8>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4a54      	ldr	r2, [pc, #336]	@ (8003b20 <HAL_DMA_Init+0x1e8>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d00e      	beq.n	80039f0 <HAL_DMA_Init+0xb8>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4a53      	ldr	r2, [pc, #332]	@ (8003b24 <HAL_DMA_Init+0x1ec>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d009      	beq.n	80039f0 <HAL_DMA_Init+0xb8>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a51      	ldr	r2, [pc, #324]	@ (8003b28 <HAL_DMA_Init+0x1f0>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d004      	beq.n	80039f0 <HAL_DMA_Init+0xb8>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4a50      	ldr	r2, [pc, #320]	@ (8003b2c <HAL_DMA_Init+0x1f4>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d101      	bne.n	80039f4 <HAL_DMA_Init+0xbc>
 80039f0:	2301      	movs	r3, #1
 80039f2:	e000      	b.n	80039f6 <HAL_DMA_Init+0xbe>
 80039f4:	2300      	movs	r3, #0
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	f000 813b 	beq.w	8003c72 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2202      	movs	r2, #2
 8003a00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2200      	movs	r2, #0
 8003a08:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a37      	ldr	r2, [pc, #220]	@ (8003af0 <HAL_DMA_Init+0x1b8>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d04a      	beq.n	8003aac <HAL_DMA_Init+0x174>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a36      	ldr	r2, [pc, #216]	@ (8003af4 <HAL_DMA_Init+0x1bc>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d045      	beq.n	8003aac <HAL_DMA_Init+0x174>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a34      	ldr	r2, [pc, #208]	@ (8003af8 <HAL_DMA_Init+0x1c0>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d040      	beq.n	8003aac <HAL_DMA_Init+0x174>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a33      	ldr	r2, [pc, #204]	@ (8003afc <HAL_DMA_Init+0x1c4>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d03b      	beq.n	8003aac <HAL_DMA_Init+0x174>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a31      	ldr	r2, [pc, #196]	@ (8003b00 <HAL_DMA_Init+0x1c8>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d036      	beq.n	8003aac <HAL_DMA_Init+0x174>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4a30      	ldr	r2, [pc, #192]	@ (8003b04 <HAL_DMA_Init+0x1cc>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d031      	beq.n	8003aac <HAL_DMA_Init+0x174>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a2e      	ldr	r2, [pc, #184]	@ (8003b08 <HAL_DMA_Init+0x1d0>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d02c      	beq.n	8003aac <HAL_DMA_Init+0x174>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4a2d      	ldr	r2, [pc, #180]	@ (8003b0c <HAL_DMA_Init+0x1d4>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d027      	beq.n	8003aac <HAL_DMA_Init+0x174>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a2b      	ldr	r2, [pc, #172]	@ (8003b10 <HAL_DMA_Init+0x1d8>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d022      	beq.n	8003aac <HAL_DMA_Init+0x174>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4a2a      	ldr	r2, [pc, #168]	@ (8003b14 <HAL_DMA_Init+0x1dc>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d01d      	beq.n	8003aac <HAL_DMA_Init+0x174>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4a28      	ldr	r2, [pc, #160]	@ (8003b18 <HAL_DMA_Init+0x1e0>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d018      	beq.n	8003aac <HAL_DMA_Init+0x174>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4a27      	ldr	r2, [pc, #156]	@ (8003b1c <HAL_DMA_Init+0x1e4>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d013      	beq.n	8003aac <HAL_DMA_Init+0x174>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a25      	ldr	r2, [pc, #148]	@ (8003b20 <HAL_DMA_Init+0x1e8>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d00e      	beq.n	8003aac <HAL_DMA_Init+0x174>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4a24      	ldr	r2, [pc, #144]	@ (8003b24 <HAL_DMA_Init+0x1ec>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d009      	beq.n	8003aac <HAL_DMA_Init+0x174>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a22      	ldr	r2, [pc, #136]	@ (8003b28 <HAL_DMA_Init+0x1f0>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d004      	beq.n	8003aac <HAL_DMA_Init+0x174>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4a21      	ldr	r2, [pc, #132]	@ (8003b2c <HAL_DMA_Init+0x1f4>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d108      	bne.n	8003abe <HAL_DMA_Init+0x186>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f022 0201 	bic.w	r2, r2, #1
 8003aba:	601a      	str	r2, [r3, #0]
 8003abc:	e007      	b.n	8003ace <HAL_DMA_Init+0x196>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	681a      	ldr	r2, [r3, #0]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f022 0201 	bic.w	r2, r2, #1
 8003acc:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003ace:	e02f      	b.n	8003b30 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003ad0:	f7fe f8ca 	bl	8001c68 <HAL_GetTick>
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	1ad3      	subs	r3, r2, r3
 8003ada:	2b05      	cmp	r3, #5
 8003adc:	d928      	bls.n	8003b30 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2220      	movs	r2, #32
 8003ae2:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2203      	movs	r2, #3
 8003ae8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8003aec:	2301      	movs	r3, #1
 8003aee:	e246      	b.n	8003f7e <HAL_DMA_Init+0x646>
 8003af0:	40020010 	.word	0x40020010
 8003af4:	40020028 	.word	0x40020028
 8003af8:	40020040 	.word	0x40020040
 8003afc:	40020058 	.word	0x40020058
 8003b00:	40020070 	.word	0x40020070
 8003b04:	40020088 	.word	0x40020088
 8003b08:	400200a0 	.word	0x400200a0
 8003b0c:	400200b8 	.word	0x400200b8
 8003b10:	40020410 	.word	0x40020410
 8003b14:	40020428 	.word	0x40020428
 8003b18:	40020440 	.word	0x40020440
 8003b1c:	40020458 	.word	0x40020458
 8003b20:	40020470 	.word	0x40020470
 8003b24:	40020488 	.word	0x40020488
 8003b28:	400204a0 	.word	0x400204a0
 8003b2c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f003 0301 	and.w	r3, r3, #1
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d1c8      	bne.n	8003ad0 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003b46:	697a      	ldr	r2, [r7, #20]
 8003b48:	4b83      	ldr	r3, [pc, #524]	@ (8003d58 <HAL_DMA_Init+0x420>)
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8003b56:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	691b      	ldr	r3, [r3, #16]
 8003b5c:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b62:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	699b      	ldr	r3, [r3, #24]
 8003b68:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b6e:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6a1b      	ldr	r3, [r3, #32]
 8003b74:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8003b76:	697a      	ldr	r2, [r7, #20]
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b80:	2b04      	cmp	r3, #4
 8003b82:	d107      	bne.n	8003b94 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	697a      	ldr	r2, [r7, #20]
 8003b90:	4313      	orrs	r3, r2
 8003b92:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003b94:	4b71      	ldr	r3, [pc, #452]	@ (8003d5c <HAL_DMA_Init+0x424>)
 8003b96:	681a      	ldr	r2, [r3, #0]
 8003b98:	4b71      	ldr	r3, [pc, #452]	@ (8003d60 <HAL_DMA_Init+0x428>)
 8003b9a:	4013      	ands	r3, r2
 8003b9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003ba0:	d328      	bcc.n	8003bf4 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	2b28      	cmp	r3, #40	@ 0x28
 8003ba8:	d903      	bls.n	8003bb2 <HAL_DMA_Init+0x27a>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	2b2e      	cmp	r3, #46	@ 0x2e
 8003bb0:	d917      	bls.n	8003be2 <HAL_DMA_Init+0x2aa>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	2b3e      	cmp	r3, #62	@ 0x3e
 8003bb8:	d903      	bls.n	8003bc2 <HAL_DMA_Init+0x28a>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	2b42      	cmp	r3, #66	@ 0x42
 8003bc0:	d90f      	bls.n	8003be2 <HAL_DMA_Init+0x2aa>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	2b46      	cmp	r3, #70	@ 0x46
 8003bc8:	d903      	bls.n	8003bd2 <HAL_DMA_Init+0x29a>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	2b48      	cmp	r3, #72	@ 0x48
 8003bd0:	d907      	bls.n	8003be2 <HAL_DMA_Init+0x2aa>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	2b4e      	cmp	r3, #78	@ 0x4e
 8003bd8:	d905      	bls.n	8003be6 <HAL_DMA_Init+0x2ae>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	2b52      	cmp	r3, #82	@ 0x52
 8003be0:	d801      	bhi.n	8003be6 <HAL_DMA_Init+0x2ae>
 8003be2:	2301      	movs	r3, #1
 8003be4:	e000      	b.n	8003be8 <HAL_DMA_Init+0x2b0>
 8003be6:	2300      	movs	r3, #0
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d003      	beq.n	8003bf4 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003bf2:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	697a      	ldr	r2, [r7, #20]
 8003bfa:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	695b      	ldr	r3, [r3, #20]
 8003c02:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003c04:	697b      	ldr	r3, [r7, #20]
 8003c06:	f023 0307 	bic.w	r3, r3, #7
 8003c0a:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c10:	697a      	ldr	r2, [r7, #20]
 8003c12:	4313      	orrs	r3, r2
 8003c14:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c1a:	2b04      	cmp	r3, #4
 8003c1c:	d117      	bne.n	8003c4e <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c22:	697a      	ldr	r2, [r7, #20]
 8003c24:	4313      	orrs	r3, r2
 8003c26:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d00e      	beq.n	8003c4e <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003c30:	6878      	ldr	r0, [r7, #4]
 8003c32:	f002 f8ed 	bl	8005e10 <DMA_CheckFifoParam>
 8003c36:	4603      	mov	r3, r0
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d008      	beq.n	8003c4e <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2240      	movs	r2, #64	@ 0x40
 8003c40:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2201      	movs	r2, #1
 8003c46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e197      	b.n	8003f7e <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	697a      	ldr	r2, [r7, #20]
 8003c54:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003c56:	6878      	ldr	r0, [r7, #4]
 8003c58:	f002 f828 	bl	8005cac <DMA_CalcBaseAndBitshift>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c64:	f003 031f 	and.w	r3, r3, #31
 8003c68:	223f      	movs	r2, #63	@ 0x3f
 8003c6a:	409a      	lsls	r2, r3
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	609a      	str	r2, [r3, #8]
 8003c70:	e0cd      	b.n	8003e0e <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a3b      	ldr	r2, [pc, #236]	@ (8003d64 <HAL_DMA_Init+0x42c>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d022      	beq.n	8003cc2 <HAL_DMA_Init+0x38a>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a39      	ldr	r2, [pc, #228]	@ (8003d68 <HAL_DMA_Init+0x430>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d01d      	beq.n	8003cc2 <HAL_DMA_Init+0x38a>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a38      	ldr	r2, [pc, #224]	@ (8003d6c <HAL_DMA_Init+0x434>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d018      	beq.n	8003cc2 <HAL_DMA_Init+0x38a>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a36      	ldr	r2, [pc, #216]	@ (8003d70 <HAL_DMA_Init+0x438>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d013      	beq.n	8003cc2 <HAL_DMA_Init+0x38a>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4a35      	ldr	r2, [pc, #212]	@ (8003d74 <HAL_DMA_Init+0x43c>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d00e      	beq.n	8003cc2 <HAL_DMA_Init+0x38a>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4a33      	ldr	r2, [pc, #204]	@ (8003d78 <HAL_DMA_Init+0x440>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d009      	beq.n	8003cc2 <HAL_DMA_Init+0x38a>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4a32      	ldr	r2, [pc, #200]	@ (8003d7c <HAL_DMA_Init+0x444>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d004      	beq.n	8003cc2 <HAL_DMA_Init+0x38a>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a30      	ldr	r2, [pc, #192]	@ (8003d80 <HAL_DMA_Init+0x448>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d101      	bne.n	8003cc6 <HAL_DMA_Init+0x38e>
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e000      	b.n	8003cc8 <HAL_DMA_Init+0x390>
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	f000 8097 	beq.w	8003dfc <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a24      	ldr	r2, [pc, #144]	@ (8003d64 <HAL_DMA_Init+0x42c>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d021      	beq.n	8003d1c <HAL_DMA_Init+0x3e4>
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a22      	ldr	r2, [pc, #136]	@ (8003d68 <HAL_DMA_Init+0x430>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d01c      	beq.n	8003d1c <HAL_DMA_Init+0x3e4>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4a21      	ldr	r2, [pc, #132]	@ (8003d6c <HAL_DMA_Init+0x434>)
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d017      	beq.n	8003d1c <HAL_DMA_Init+0x3e4>
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a1f      	ldr	r2, [pc, #124]	@ (8003d70 <HAL_DMA_Init+0x438>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d012      	beq.n	8003d1c <HAL_DMA_Init+0x3e4>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	4a1e      	ldr	r2, [pc, #120]	@ (8003d74 <HAL_DMA_Init+0x43c>)
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d00d      	beq.n	8003d1c <HAL_DMA_Init+0x3e4>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4a1c      	ldr	r2, [pc, #112]	@ (8003d78 <HAL_DMA_Init+0x440>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d008      	beq.n	8003d1c <HAL_DMA_Init+0x3e4>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	4a1b      	ldr	r2, [pc, #108]	@ (8003d7c <HAL_DMA_Init+0x444>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d003      	beq.n	8003d1c <HAL_DMA_Init+0x3e4>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a19      	ldr	r2, [pc, #100]	@ (8003d80 <HAL_DMA_Init+0x448>)
 8003d1a:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2202      	movs	r2, #2
 8003d20:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2200      	movs	r2, #0
 8003d28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8003d34:	697a      	ldr	r2, [r7, #20]
 8003d36:	4b13      	ldr	r3, [pc, #76]	@ (8003d84 <HAL_DMA_Init+0x44c>)
 8003d38:	4013      	ands	r3, r2
 8003d3a:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	689b      	ldr	r3, [r3, #8]
 8003d40:	2b40      	cmp	r3, #64	@ 0x40
 8003d42:	d021      	beq.n	8003d88 <HAL_DMA_Init+0x450>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	2b80      	cmp	r3, #128	@ 0x80
 8003d4a:	d102      	bne.n	8003d52 <HAL_DMA_Init+0x41a>
 8003d4c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003d50:	e01b      	b.n	8003d8a <HAL_DMA_Init+0x452>
 8003d52:	2300      	movs	r3, #0
 8003d54:	e019      	b.n	8003d8a <HAL_DMA_Init+0x452>
 8003d56:	bf00      	nop
 8003d58:	fe10803f 	.word	0xfe10803f
 8003d5c:	5c001000 	.word	0x5c001000
 8003d60:	ffff0000 	.word	0xffff0000
 8003d64:	58025408 	.word	0x58025408
 8003d68:	5802541c 	.word	0x5802541c
 8003d6c:	58025430 	.word	0x58025430
 8003d70:	58025444 	.word	0x58025444
 8003d74:	58025458 	.word	0x58025458
 8003d78:	5802546c 	.word	0x5802546c
 8003d7c:	58025480 	.word	0x58025480
 8003d80:	58025494 	.word	0x58025494
 8003d84:	fffe000f 	.word	0xfffe000f
 8003d88:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003d8a:	687a      	ldr	r2, [r7, #4]
 8003d8c:	68d2      	ldr	r2, [r2, #12]
 8003d8e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003d90:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	691b      	ldr	r3, [r3, #16]
 8003d96:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003d98:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	695b      	ldr	r3, [r3, #20]
 8003d9e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003da0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	699b      	ldr	r3, [r3, #24]
 8003da6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003da8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	69db      	ldr	r3, [r3, #28]
 8003dae:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003db0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6a1b      	ldr	r3, [r3, #32]
 8003db6:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003db8:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003dba:	697a      	ldr	r2, [r7, #20]
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	697a      	ldr	r2, [r7, #20]
 8003dc6:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	461a      	mov	r2, r3
 8003dce:	4b6e      	ldr	r3, [pc, #440]	@ (8003f88 <HAL_DMA_Init+0x650>)
 8003dd0:	4413      	add	r3, r2
 8003dd2:	4a6e      	ldr	r2, [pc, #440]	@ (8003f8c <HAL_DMA_Init+0x654>)
 8003dd4:	fba2 2303 	umull	r2, r3, r2, r3
 8003dd8:	091b      	lsrs	r3, r3, #4
 8003dda:	009a      	lsls	r2, r3, #2
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003de0:	6878      	ldr	r0, [r7, #4]
 8003de2:	f001 ff63 	bl	8005cac <DMA_CalcBaseAndBitshift>
 8003de6:	4603      	mov	r3, r0
 8003de8:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dee:	f003 031f 	and.w	r3, r3, #31
 8003df2:	2201      	movs	r2, #1
 8003df4:	409a      	lsls	r2, r3
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	605a      	str	r2, [r3, #4]
 8003dfa:	e008      	b.n	8003e0e <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2240      	movs	r2, #64	@ 0x40
 8003e00:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2203      	movs	r2, #3
 8003e06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e0b7      	b.n	8003f7e <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a5f      	ldr	r2, [pc, #380]	@ (8003f90 <HAL_DMA_Init+0x658>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d072      	beq.n	8003efe <HAL_DMA_Init+0x5c6>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a5d      	ldr	r2, [pc, #372]	@ (8003f94 <HAL_DMA_Init+0x65c>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d06d      	beq.n	8003efe <HAL_DMA_Init+0x5c6>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a5c      	ldr	r2, [pc, #368]	@ (8003f98 <HAL_DMA_Init+0x660>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d068      	beq.n	8003efe <HAL_DMA_Init+0x5c6>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4a5a      	ldr	r2, [pc, #360]	@ (8003f9c <HAL_DMA_Init+0x664>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d063      	beq.n	8003efe <HAL_DMA_Init+0x5c6>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a59      	ldr	r2, [pc, #356]	@ (8003fa0 <HAL_DMA_Init+0x668>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d05e      	beq.n	8003efe <HAL_DMA_Init+0x5c6>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a57      	ldr	r2, [pc, #348]	@ (8003fa4 <HAL_DMA_Init+0x66c>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d059      	beq.n	8003efe <HAL_DMA_Init+0x5c6>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a56      	ldr	r2, [pc, #344]	@ (8003fa8 <HAL_DMA_Init+0x670>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d054      	beq.n	8003efe <HAL_DMA_Init+0x5c6>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a54      	ldr	r2, [pc, #336]	@ (8003fac <HAL_DMA_Init+0x674>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d04f      	beq.n	8003efe <HAL_DMA_Init+0x5c6>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4a53      	ldr	r2, [pc, #332]	@ (8003fb0 <HAL_DMA_Init+0x678>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d04a      	beq.n	8003efe <HAL_DMA_Init+0x5c6>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a51      	ldr	r2, [pc, #324]	@ (8003fb4 <HAL_DMA_Init+0x67c>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d045      	beq.n	8003efe <HAL_DMA_Init+0x5c6>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a50      	ldr	r2, [pc, #320]	@ (8003fb8 <HAL_DMA_Init+0x680>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d040      	beq.n	8003efe <HAL_DMA_Init+0x5c6>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a4e      	ldr	r2, [pc, #312]	@ (8003fbc <HAL_DMA_Init+0x684>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d03b      	beq.n	8003efe <HAL_DMA_Init+0x5c6>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4a4d      	ldr	r2, [pc, #308]	@ (8003fc0 <HAL_DMA_Init+0x688>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d036      	beq.n	8003efe <HAL_DMA_Init+0x5c6>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a4b      	ldr	r2, [pc, #300]	@ (8003fc4 <HAL_DMA_Init+0x68c>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d031      	beq.n	8003efe <HAL_DMA_Init+0x5c6>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a4a      	ldr	r2, [pc, #296]	@ (8003fc8 <HAL_DMA_Init+0x690>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d02c      	beq.n	8003efe <HAL_DMA_Init+0x5c6>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4a48      	ldr	r2, [pc, #288]	@ (8003fcc <HAL_DMA_Init+0x694>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d027      	beq.n	8003efe <HAL_DMA_Init+0x5c6>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a47      	ldr	r2, [pc, #284]	@ (8003fd0 <HAL_DMA_Init+0x698>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d022      	beq.n	8003efe <HAL_DMA_Init+0x5c6>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a45      	ldr	r2, [pc, #276]	@ (8003fd4 <HAL_DMA_Init+0x69c>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d01d      	beq.n	8003efe <HAL_DMA_Init+0x5c6>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a44      	ldr	r2, [pc, #272]	@ (8003fd8 <HAL_DMA_Init+0x6a0>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d018      	beq.n	8003efe <HAL_DMA_Init+0x5c6>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a42      	ldr	r2, [pc, #264]	@ (8003fdc <HAL_DMA_Init+0x6a4>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d013      	beq.n	8003efe <HAL_DMA_Init+0x5c6>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a41      	ldr	r2, [pc, #260]	@ (8003fe0 <HAL_DMA_Init+0x6a8>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d00e      	beq.n	8003efe <HAL_DMA_Init+0x5c6>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a3f      	ldr	r2, [pc, #252]	@ (8003fe4 <HAL_DMA_Init+0x6ac>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d009      	beq.n	8003efe <HAL_DMA_Init+0x5c6>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a3e      	ldr	r2, [pc, #248]	@ (8003fe8 <HAL_DMA_Init+0x6b0>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d004      	beq.n	8003efe <HAL_DMA_Init+0x5c6>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a3c      	ldr	r2, [pc, #240]	@ (8003fec <HAL_DMA_Init+0x6b4>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d101      	bne.n	8003f02 <HAL_DMA_Init+0x5ca>
 8003efe:	2301      	movs	r3, #1
 8003f00:	e000      	b.n	8003f04 <HAL_DMA_Init+0x5cc>
 8003f02:	2300      	movs	r3, #0
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d032      	beq.n	8003f6e <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003f08:	6878      	ldr	r0, [r7, #4]
 8003f0a:	f001 fffd 	bl	8005f08 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	2b80      	cmp	r3, #128	@ 0x80
 8003f14:	d102      	bne.n	8003f1c <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	685a      	ldr	r2, [r3, #4]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f24:	b2d2      	uxtb	r2, r2
 8003f26:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f2c:	687a      	ldr	r2, [r7, #4]
 8003f2e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003f30:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d010      	beq.n	8003f5c <HAL_DMA_Init+0x624>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	2b08      	cmp	r3, #8
 8003f40:	d80c      	bhi.n	8003f5c <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003f42:	6878      	ldr	r0, [r7, #4]
 8003f44:	f002 f87a 	bl	800603c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f54:	687a      	ldr	r2, [r7, #4]
 8003f56:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003f58:	605a      	str	r2, [r3, #4]
 8003f5a:	e008      	b.n	8003f6e <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2200      	movs	r2, #0
 8003f66:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2200      	movs	r2, #0
 8003f72:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2201      	movs	r2, #1
 8003f78:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003f7c:	2300      	movs	r3, #0
}
 8003f7e:	4618      	mov	r0, r3
 8003f80:	3718      	adds	r7, #24
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bd80      	pop	{r7, pc}
 8003f86:	bf00      	nop
 8003f88:	a7fdabf8 	.word	0xa7fdabf8
 8003f8c:	cccccccd 	.word	0xcccccccd
 8003f90:	40020010 	.word	0x40020010
 8003f94:	40020028 	.word	0x40020028
 8003f98:	40020040 	.word	0x40020040
 8003f9c:	40020058 	.word	0x40020058
 8003fa0:	40020070 	.word	0x40020070
 8003fa4:	40020088 	.word	0x40020088
 8003fa8:	400200a0 	.word	0x400200a0
 8003fac:	400200b8 	.word	0x400200b8
 8003fb0:	40020410 	.word	0x40020410
 8003fb4:	40020428 	.word	0x40020428
 8003fb8:	40020440 	.word	0x40020440
 8003fbc:	40020458 	.word	0x40020458
 8003fc0:	40020470 	.word	0x40020470
 8003fc4:	40020488 	.word	0x40020488
 8003fc8:	400204a0 	.word	0x400204a0
 8003fcc:	400204b8 	.word	0x400204b8
 8003fd0:	58025408 	.word	0x58025408
 8003fd4:	5802541c 	.word	0x5802541c
 8003fd8:	58025430 	.word	0x58025430
 8003fdc:	58025444 	.word	0x58025444
 8003fe0:	58025458 	.word	0x58025458
 8003fe4:	5802546c 	.word	0x5802546c
 8003fe8:	58025480 	.word	0x58025480
 8003fec:	58025494 	.word	0x58025494

08003ff0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b086      	sub	sp, #24
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	60f8      	str	r0, [r7, #12]
 8003ff8:	60b9      	str	r1, [r7, #8]
 8003ffa:	607a      	str	r2, [r7, #4]
 8003ffc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ffe:	2300      	movs	r3, #0
 8004000:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d101      	bne.n	800400c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8004008:	2301      	movs	r3, #1
 800400a:	e226      	b.n	800445a <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004012:	2b01      	cmp	r3, #1
 8004014:	d101      	bne.n	800401a <HAL_DMA_Start_IT+0x2a>
 8004016:	2302      	movs	r3, #2
 8004018:	e21f      	b.n	800445a <HAL_DMA_Start_IT+0x46a>
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	2201      	movs	r2, #1
 800401e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004028:	b2db      	uxtb	r3, r3
 800402a:	2b01      	cmp	r3, #1
 800402c:	f040 820a 	bne.w	8004444 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	2202      	movs	r2, #2
 8004034:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2200      	movs	r2, #0
 800403c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a68      	ldr	r2, [pc, #416]	@ (80041e4 <HAL_DMA_Start_IT+0x1f4>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d04a      	beq.n	80040de <HAL_DMA_Start_IT+0xee>
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a66      	ldr	r2, [pc, #408]	@ (80041e8 <HAL_DMA_Start_IT+0x1f8>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d045      	beq.n	80040de <HAL_DMA_Start_IT+0xee>
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a65      	ldr	r2, [pc, #404]	@ (80041ec <HAL_DMA_Start_IT+0x1fc>)
 8004058:	4293      	cmp	r3, r2
 800405a:	d040      	beq.n	80040de <HAL_DMA_Start_IT+0xee>
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a63      	ldr	r2, [pc, #396]	@ (80041f0 <HAL_DMA_Start_IT+0x200>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d03b      	beq.n	80040de <HAL_DMA_Start_IT+0xee>
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4a62      	ldr	r2, [pc, #392]	@ (80041f4 <HAL_DMA_Start_IT+0x204>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d036      	beq.n	80040de <HAL_DMA_Start_IT+0xee>
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4a60      	ldr	r2, [pc, #384]	@ (80041f8 <HAL_DMA_Start_IT+0x208>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d031      	beq.n	80040de <HAL_DMA_Start_IT+0xee>
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4a5f      	ldr	r2, [pc, #380]	@ (80041fc <HAL_DMA_Start_IT+0x20c>)
 8004080:	4293      	cmp	r3, r2
 8004082:	d02c      	beq.n	80040de <HAL_DMA_Start_IT+0xee>
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a5d      	ldr	r2, [pc, #372]	@ (8004200 <HAL_DMA_Start_IT+0x210>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d027      	beq.n	80040de <HAL_DMA_Start_IT+0xee>
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4a5c      	ldr	r2, [pc, #368]	@ (8004204 <HAL_DMA_Start_IT+0x214>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d022      	beq.n	80040de <HAL_DMA_Start_IT+0xee>
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a5a      	ldr	r2, [pc, #360]	@ (8004208 <HAL_DMA_Start_IT+0x218>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d01d      	beq.n	80040de <HAL_DMA_Start_IT+0xee>
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a59      	ldr	r2, [pc, #356]	@ (800420c <HAL_DMA_Start_IT+0x21c>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d018      	beq.n	80040de <HAL_DMA_Start_IT+0xee>
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a57      	ldr	r2, [pc, #348]	@ (8004210 <HAL_DMA_Start_IT+0x220>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d013      	beq.n	80040de <HAL_DMA_Start_IT+0xee>
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a56      	ldr	r2, [pc, #344]	@ (8004214 <HAL_DMA_Start_IT+0x224>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d00e      	beq.n	80040de <HAL_DMA_Start_IT+0xee>
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a54      	ldr	r2, [pc, #336]	@ (8004218 <HAL_DMA_Start_IT+0x228>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d009      	beq.n	80040de <HAL_DMA_Start_IT+0xee>
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4a53      	ldr	r2, [pc, #332]	@ (800421c <HAL_DMA_Start_IT+0x22c>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d004      	beq.n	80040de <HAL_DMA_Start_IT+0xee>
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a51      	ldr	r2, [pc, #324]	@ (8004220 <HAL_DMA_Start_IT+0x230>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d108      	bne.n	80040f0 <HAL_DMA_Start_IT+0x100>
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f022 0201 	bic.w	r2, r2, #1
 80040ec:	601a      	str	r2, [r3, #0]
 80040ee:	e007      	b.n	8004100 <HAL_DMA_Start_IT+0x110>
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	681a      	ldr	r2, [r3, #0]
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f022 0201 	bic.w	r2, r2, #1
 80040fe:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	687a      	ldr	r2, [r7, #4]
 8004104:	68b9      	ldr	r1, [r7, #8]
 8004106:	68f8      	ldr	r0, [r7, #12]
 8004108:	f001 fc24 	bl	8005954 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a34      	ldr	r2, [pc, #208]	@ (80041e4 <HAL_DMA_Start_IT+0x1f4>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d04a      	beq.n	80041ac <HAL_DMA_Start_IT+0x1bc>
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a33      	ldr	r2, [pc, #204]	@ (80041e8 <HAL_DMA_Start_IT+0x1f8>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d045      	beq.n	80041ac <HAL_DMA_Start_IT+0x1bc>
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a31      	ldr	r2, [pc, #196]	@ (80041ec <HAL_DMA_Start_IT+0x1fc>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d040      	beq.n	80041ac <HAL_DMA_Start_IT+0x1bc>
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a30      	ldr	r2, [pc, #192]	@ (80041f0 <HAL_DMA_Start_IT+0x200>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d03b      	beq.n	80041ac <HAL_DMA_Start_IT+0x1bc>
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a2e      	ldr	r2, [pc, #184]	@ (80041f4 <HAL_DMA_Start_IT+0x204>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d036      	beq.n	80041ac <HAL_DMA_Start_IT+0x1bc>
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a2d      	ldr	r2, [pc, #180]	@ (80041f8 <HAL_DMA_Start_IT+0x208>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d031      	beq.n	80041ac <HAL_DMA_Start_IT+0x1bc>
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a2b      	ldr	r2, [pc, #172]	@ (80041fc <HAL_DMA_Start_IT+0x20c>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d02c      	beq.n	80041ac <HAL_DMA_Start_IT+0x1bc>
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a2a      	ldr	r2, [pc, #168]	@ (8004200 <HAL_DMA_Start_IT+0x210>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d027      	beq.n	80041ac <HAL_DMA_Start_IT+0x1bc>
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a28      	ldr	r2, [pc, #160]	@ (8004204 <HAL_DMA_Start_IT+0x214>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d022      	beq.n	80041ac <HAL_DMA_Start_IT+0x1bc>
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a27      	ldr	r2, [pc, #156]	@ (8004208 <HAL_DMA_Start_IT+0x218>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d01d      	beq.n	80041ac <HAL_DMA_Start_IT+0x1bc>
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a25      	ldr	r2, [pc, #148]	@ (800420c <HAL_DMA_Start_IT+0x21c>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d018      	beq.n	80041ac <HAL_DMA_Start_IT+0x1bc>
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a24      	ldr	r2, [pc, #144]	@ (8004210 <HAL_DMA_Start_IT+0x220>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d013      	beq.n	80041ac <HAL_DMA_Start_IT+0x1bc>
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a22      	ldr	r2, [pc, #136]	@ (8004214 <HAL_DMA_Start_IT+0x224>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d00e      	beq.n	80041ac <HAL_DMA_Start_IT+0x1bc>
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a21      	ldr	r2, [pc, #132]	@ (8004218 <HAL_DMA_Start_IT+0x228>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d009      	beq.n	80041ac <HAL_DMA_Start_IT+0x1bc>
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a1f      	ldr	r2, [pc, #124]	@ (800421c <HAL_DMA_Start_IT+0x22c>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d004      	beq.n	80041ac <HAL_DMA_Start_IT+0x1bc>
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a1e      	ldr	r2, [pc, #120]	@ (8004220 <HAL_DMA_Start_IT+0x230>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d101      	bne.n	80041b0 <HAL_DMA_Start_IT+0x1c0>
 80041ac:	2301      	movs	r3, #1
 80041ae:	e000      	b.n	80041b2 <HAL_DMA_Start_IT+0x1c2>
 80041b0:	2300      	movs	r3, #0
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d036      	beq.n	8004224 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f023 021e 	bic.w	r2, r3, #30
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f042 0216 	orr.w	r2, r2, #22
 80041c8:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d03e      	beq.n	8004250 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	681a      	ldr	r2, [r3, #0]
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f042 0208 	orr.w	r2, r2, #8
 80041e0:	601a      	str	r2, [r3, #0]
 80041e2:	e035      	b.n	8004250 <HAL_DMA_Start_IT+0x260>
 80041e4:	40020010 	.word	0x40020010
 80041e8:	40020028 	.word	0x40020028
 80041ec:	40020040 	.word	0x40020040
 80041f0:	40020058 	.word	0x40020058
 80041f4:	40020070 	.word	0x40020070
 80041f8:	40020088 	.word	0x40020088
 80041fc:	400200a0 	.word	0x400200a0
 8004200:	400200b8 	.word	0x400200b8
 8004204:	40020410 	.word	0x40020410
 8004208:	40020428 	.word	0x40020428
 800420c:	40020440 	.word	0x40020440
 8004210:	40020458 	.word	0x40020458
 8004214:	40020470 	.word	0x40020470
 8004218:	40020488 	.word	0x40020488
 800421c:	400204a0 	.word	0x400204a0
 8004220:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f023 020e 	bic.w	r2, r3, #14
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f042 020a 	orr.w	r2, r2, #10
 8004236:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800423c:	2b00      	cmp	r3, #0
 800423e:	d007      	beq.n	8004250 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	681a      	ldr	r2, [r3, #0]
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f042 0204 	orr.w	r2, r2, #4
 800424e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a83      	ldr	r2, [pc, #524]	@ (8004464 <HAL_DMA_Start_IT+0x474>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d072      	beq.n	8004340 <HAL_DMA_Start_IT+0x350>
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4a82      	ldr	r2, [pc, #520]	@ (8004468 <HAL_DMA_Start_IT+0x478>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d06d      	beq.n	8004340 <HAL_DMA_Start_IT+0x350>
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4a80      	ldr	r2, [pc, #512]	@ (800446c <HAL_DMA_Start_IT+0x47c>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d068      	beq.n	8004340 <HAL_DMA_Start_IT+0x350>
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	4a7f      	ldr	r2, [pc, #508]	@ (8004470 <HAL_DMA_Start_IT+0x480>)
 8004274:	4293      	cmp	r3, r2
 8004276:	d063      	beq.n	8004340 <HAL_DMA_Start_IT+0x350>
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a7d      	ldr	r2, [pc, #500]	@ (8004474 <HAL_DMA_Start_IT+0x484>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d05e      	beq.n	8004340 <HAL_DMA_Start_IT+0x350>
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a7c      	ldr	r2, [pc, #496]	@ (8004478 <HAL_DMA_Start_IT+0x488>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d059      	beq.n	8004340 <HAL_DMA_Start_IT+0x350>
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a7a      	ldr	r2, [pc, #488]	@ (800447c <HAL_DMA_Start_IT+0x48c>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d054      	beq.n	8004340 <HAL_DMA_Start_IT+0x350>
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a79      	ldr	r2, [pc, #484]	@ (8004480 <HAL_DMA_Start_IT+0x490>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d04f      	beq.n	8004340 <HAL_DMA_Start_IT+0x350>
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a77      	ldr	r2, [pc, #476]	@ (8004484 <HAL_DMA_Start_IT+0x494>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d04a      	beq.n	8004340 <HAL_DMA_Start_IT+0x350>
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a76      	ldr	r2, [pc, #472]	@ (8004488 <HAL_DMA_Start_IT+0x498>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d045      	beq.n	8004340 <HAL_DMA_Start_IT+0x350>
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a74      	ldr	r2, [pc, #464]	@ (800448c <HAL_DMA_Start_IT+0x49c>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d040      	beq.n	8004340 <HAL_DMA_Start_IT+0x350>
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a73      	ldr	r2, [pc, #460]	@ (8004490 <HAL_DMA_Start_IT+0x4a0>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d03b      	beq.n	8004340 <HAL_DMA_Start_IT+0x350>
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a71      	ldr	r2, [pc, #452]	@ (8004494 <HAL_DMA_Start_IT+0x4a4>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d036      	beq.n	8004340 <HAL_DMA_Start_IT+0x350>
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a70      	ldr	r2, [pc, #448]	@ (8004498 <HAL_DMA_Start_IT+0x4a8>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d031      	beq.n	8004340 <HAL_DMA_Start_IT+0x350>
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a6e      	ldr	r2, [pc, #440]	@ (800449c <HAL_DMA_Start_IT+0x4ac>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d02c      	beq.n	8004340 <HAL_DMA_Start_IT+0x350>
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a6d      	ldr	r2, [pc, #436]	@ (80044a0 <HAL_DMA_Start_IT+0x4b0>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d027      	beq.n	8004340 <HAL_DMA_Start_IT+0x350>
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4a6b      	ldr	r2, [pc, #428]	@ (80044a4 <HAL_DMA_Start_IT+0x4b4>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d022      	beq.n	8004340 <HAL_DMA_Start_IT+0x350>
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a6a      	ldr	r2, [pc, #424]	@ (80044a8 <HAL_DMA_Start_IT+0x4b8>)
 8004300:	4293      	cmp	r3, r2
 8004302:	d01d      	beq.n	8004340 <HAL_DMA_Start_IT+0x350>
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a68      	ldr	r2, [pc, #416]	@ (80044ac <HAL_DMA_Start_IT+0x4bc>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d018      	beq.n	8004340 <HAL_DMA_Start_IT+0x350>
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4a67      	ldr	r2, [pc, #412]	@ (80044b0 <HAL_DMA_Start_IT+0x4c0>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d013      	beq.n	8004340 <HAL_DMA_Start_IT+0x350>
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4a65      	ldr	r2, [pc, #404]	@ (80044b4 <HAL_DMA_Start_IT+0x4c4>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d00e      	beq.n	8004340 <HAL_DMA_Start_IT+0x350>
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a64      	ldr	r2, [pc, #400]	@ (80044b8 <HAL_DMA_Start_IT+0x4c8>)
 8004328:	4293      	cmp	r3, r2
 800432a:	d009      	beq.n	8004340 <HAL_DMA_Start_IT+0x350>
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a62      	ldr	r2, [pc, #392]	@ (80044bc <HAL_DMA_Start_IT+0x4cc>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d004      	beq.n	8004340 <HAL_DMA_Start_IT+0x350>
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	4a61      	ldr	r2, [pc, #388]	@ (80044c0 <HAL_DMA_Start_IT+0x4d0>)
 800433c:	4293      	cmp	r3, r2
 800433e:	d101      	bne.n	8004344 <HAL_DMA_Start_IT+0x354>
 8004340:	2301      	movs	r3, #1
 8004342:	e000      	b.n	8004346 <HAL_DMA_Start_IT+0x356>
 8004344:	2300      	movs	r3, #0
 8004346:	2b00      	cmp	r3, #0
 8004348:	d01a      	beq.n	8004380 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004354:	2b00      	cmp	r3, #0
 8004356:	d007      	beq.n	8004368 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004362:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004366:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800436c:	2b00      	cmp	r3, #0
 800436e:	d007      	beq.n	8004380 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004374:	681a      	ldr	r2, [r3, #0]
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800437a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800437e:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4a37      	ldr	r2, [pc, #220]	@ (8004464 <HAL_DMA_Start_IT+0x474>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d04a      	beq.n	8004420 <HAL_DMA_Start_IT+0x430>
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4a36      	ldr	r2, [pc, #216]	@ (8004468 <HAL_DMA_Start_IT+0x478>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d045      	beq.n	8004420 <HAL_DMA_Start_IT+0x430>
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4a34      	ldr	r2, [pc, #208]	@ (800446c <HAL_DMA_Start_IT+0x47c>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d040      	beq.n	8004420 <HAL_DMA_Start_IT+0x430>
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4a33      	ldr	r2, [pc, #204]	@ (8004470 <HAL_DMA_Start_IT+0x480>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d03b      	beq.n	8004420 <HAL_DMA_Start_IT+0x430>
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a31      	ldr	r2, [pc, #196]	@ (8004474 <HAL_DMA_Start_IT+0x484>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d036      	beq.n	8004420 <HAL_DMA_Start_IT+0x430>
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a30      	ldr	r2, [pc, #192]	@ (8004478 <HAL_DMA_Start_IT+0x488>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d031      	beq.n	8004420 <HAL_DMA_Start_IT+0x430>
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4a2e      	ldr	r2, [pc, #184]	@ (800447c <HAL_DMA_Start_IT+0x48c>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d02c      	beq.n	8004420 <HAL_DMA_Start_IT+0x430>
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	4a2d      	ldr	r2, [pc, #180]	@ (8004480 <HAL_DMA_Start_IT+0x490>)
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d027      	beq.n	8004420 <HAL_DMA_Start_IT+0x430>
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a2b      	ldr	r2, [pc, #172]	@ (8004484 <HAL_DMA_Start_IT+0x494>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d022      	beq.n	8004420 <HAL_DMA_Start_IT+0x430>
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4a2a      	ldr	r2, [pc, #168]	@ (8004488 <HAL_DMA_Start_IT+0x498>)
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d01d      	beq.n	8004420 <HAL_DMA_Start_IT+0x430>
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a28      	ldr	r2, [pc, #160]	@ (800448c <HAL_DMA_Start_IT+0x49c>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d018      	beq.n	8004420 <HAL_DMA_Start_IT+0x430>
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a27      	ldr	r2, [pc, #156]	@ (8004490 <HAL_DMA_Start_IT+0x4a0>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d013      	beq.n	8004420 <HAL_DMA_Start_IT+0x430>
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a25      	ldr	r2, [pc, #148]	@ (8004494 <HAL_DMA_Start_IT+0x4a4>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d00e      	beq.n	8004420 <HAL_DMA_Start_IT+0x430>
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4a24      	ldr	r2, [pc, #144]	@ (8004498 <HAL_DMA_Start_IT+0x4a8>)
 8004408:	4293      	cmp	r3, r2
 800440a:	d009      	beq.n	8004420 <HAL_DMA_Start_IT+0x430>
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a22      	ldr	r2, [pc, #136]	@ (800449c <HAL_DMA_Start_IT+0x4ac>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d004      	beq.n	8004420 <HAL_DMA_Start_IT+0x430>
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a21      	ldr	r2, [pc, #132]	@ (80044a0 <HAL_DMA_Start_IT+0x4b0>)
 800441c:	4293      	cmp	r3, r2
 800441e:	d108      	bne.n	8004432 <HAL_DMA_Start_IT+0x442>
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	681a      	ldr	r2, [r3, #0]
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f042 0201 	orr.w	r2, r2, #1
 800442e:	601a      	str	r2, [r3, #0]
 8004430:	e012      	b.n	8004458 <HAL_DMA_Start_IT+0x468>
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	681a      	ldr	r2, [r3, #0]
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f042 0201 	orr.w	r2, r2, #1
 8004440:	601a      	str	r2, [r3, #0]
 8004442:	e009      	b.n	8004458 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800444a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	2200      	movs	r2, #0
 8004450:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8004454:	2301      	movs	r3, #1
 8004456:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004458:	7dfb      	ldrb	r3, [r7, #23]
}
 800445a:	4618      	mov	r0, r3
 800445c:	3718      	adds	r7, #24
 800445e:	46bd      	mov	sp, r7
 8004460:	bd80      	pop	{r7, pc}
 8004462:	bf00      	nop
 8004464:	40020010 	.word	0x40020010
 8004468:	40020028 	.word	0x40020028
 800446c:	40020040 	.word	0x40020040
 8004470:	40020058 	.word	0x40020058
 8004474:	40020070 	.word	0x40020070
 8004478:	40020088 	.word	0x40020088
 800447c:	400200a0 	.word	0x400200a0
 8004480:	400200b8 	.word	0x400200b8
 8004484:	40020410 	.word	0x40020410
 8004488:	40020428 	.word	0x40020428
 800448c:	40020440 	.word	0x40020440
 8004490:	40020458 	.word	0x40020458
 8004494:	40020470 	.word	0x40020470
 8004498:	40020488 	.word	0x40020488
 800449c:	400204a0 	.word	0x400204a0
 80044a0:	400204b8 	.word	0x400204b8
 80044a4:	58025408 	.word	0x58025408
 80044a8:	5802541c 	.word	0x5802541c
 80044ac:	58025430 	.word	0x58025430
 80044b0:	58025444 	.word	0x58025444
 80044b4:	58025458 	.word	0x58025458
 80044b8:	5802546c 	.word	0x5802546c
 80044bc:	58025480 	.word	0x58025480
 80044c0:	58025494 	.word	0x58025494

080044c4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b086      	sub	sp, #24
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80044cc:	f7fd fbcc 	bl	8001c68 <HAL_GetTick>
 80044d0:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d101      	bne.n	80044dc <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80044d8:	2301      	movs	r3, #1
 80044da:	e2dc      	b.n	8004a96 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80044e2:	b2db      	uxtb	r3, r3
 80044e4:	2b02      	cmp	r3, #2
 80044e6:	d008      	beq.n	80044fa <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2280      	movs	r2, #128	@ 0x80
 80044ec:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2200      	movs	r2, #0
 80044f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80044f6:	2301      	movs	r3, #1
 80044f8:	e2cd      	b.n	8004a96 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4a76      	ldr	r2, [pc, #472]	@ (80046d8 <HAL_DMA_Abort+0x214>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d04a      	beq.n	800459a <HAL_DMA_Abort+0xd6>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a74      	ldr	r2, [pc, #464]	@ (80046dc <HAL_DMA_Abort+0x218>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d045      	beq.n	800459a <HAL_DMA_Abort+0xd6>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4a73      	ldr	r2, [pc, #460]	@ (80046e0 <HAL_DMA_Abort+0x21c>)
 8004514:	4293      	cmp	r3, r2
 8004516:	d040      	beq.n	800459a <HAL_DMA_Abort+0xd6>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4a71      	ldr	r2, [pc, #452]	@ (80046e4 <HAL_DMA_Abort+0x220>)
 800451e:	4293      	cmp	r3, r2
 8004520:	d03b      	beq.n	800459a <HAL_DMA_Abort+0xd6>
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4a70      	ldr	r2, [pc, #448]	@ (80046e8 <HAL_DMA_Abort+0x224>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d036      	beq.n	800459a <HAL_DMA_Abort+0xd6>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a6e      	ldr	r2, [pc, #440]	@ (80046ec <HAL_DMA_Abort+0x228>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d031      	beq.n	800459a <HAL_DMA_Abort+0xd6>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4a6d      	ldr	r2, [pc, #436]	@ (80046f0 <HAL_DMA_Abort+0x22c>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d02c      	beq.n	800459a <HAL_DMA_Abort+0xd6>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4a6b      	ldr	r2, [pc, #428]	@ (80046f4 <HAL_DMA_Abort+0x230>)
 8004546:	4293      	cmp	r3, r2
 8004548:	d027      	beq.n	800459a <HAL_DMA_Abort+0xd6>
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	4a6a      	ldr	r2, [pc, #424]	@ (80046f8 <HAL_DMA_Abort+0x234>)
 8004550:	4293      	cmp	r3, r2
 8004552:	d022      	beq.n	800459a <HAL_DMA_Abort+0xd6>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4a68      	ldr	r2, [pc, #416]	@ (80046fc <HAL_DMA_Abort+0x238>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d01d      	beq.n	800459a <HAL_DMA_Abort+0xd6>
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4a67      	ldr	r2, [pc, #412]	@ (8004700 <HAL_DMA_Abort+0x23c>)
 8004564:	4293      	cmp	r3, r2
 8004566:	d018      	beq.n	800459a <HAL_DMA_Abort+0xd6>
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4a65      	ldr	r2, [pc, #404]	@ (8004704 <HAL_DMA_Abort+0x240>)
 800456e:	4293      	cmp	r3, r2
 8004570:	d013      	beq.n	800459a <HAL_DMA_Abort+0xd6>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4a64      	ldr	r2, [pc, #400]	@ (8004708 <HAL_DMA_Abort+0x244>)
 8004578:	4293      	cmp	r3, r2
 800457a:	d00e      	beq.n	800459a <HAL_DMA_Abort+0xd6>
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a62      	ldr	r2, [pc, #392]	@ (800470c <HAL_DMA_Abort+0x248>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d009      	beq.n	800459a <HAL_DMA_Abort+0xd6>
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	4a61      	ldr	r2, [pc, #388]	@ (8004710 <HAL_DMA_Abort+0x24c>)
 800458c:	4293      	cmp	r3, r2
 800458e:	d004      	beq.n	800459a <HAL_DMA_Abort+0xd6>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4a5f      	ldr	r2, [pc, #380]	@ (8004714 <HAL_DMA_Abort+0x250>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d101      	bne.n	800459e <HAL_DMA_Abort+0xda>
 800459a:	2301      	movs	r3, #1
 800459c:	e000      	b.n	80045a0 <HAL_DMA_Abort+0xdc>
 800459e:	2300      	movs	r3, #0
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d013      	beq.n	80045cc <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	681a      	ldr	r2, [r3, #0]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f022 021e 	bic.w	r2, r2, #30
 80045b2:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	695a      	ldr	r2, [r3, #20]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80045c2:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	617b      	str	r3, [r7, #20]
 80045ca:	e00a      	b.n	80045e2 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	681a      	ldr	r2, [r3, #0]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f022 020e 	bic.w	r2, r2, #14
 80045da:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a3c      	ldr	r2, [pc, #240]	@ (80046d8 <HAL_DMA_Abort+0x214>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d072      	beq.n	80046d2 <HAL_DMA_Abort+0x20e>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a3a      	ldr	r2, [pc, #232]	@ (80046dc <HAL_DMA_Abort+0x218>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d06d      	beq.n	80046d2 <HAL_DMA_Abort+0x20e>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a39      	ldr	r2, [pc, #228]	@ (80046e0 <HAL_DMA_Abort+0x21c>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d068      	beq.n	80046d2 <HAL_DMA_Abort+0x20e>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a37      	ldr	r2, [pc, #220]	@ (80046e4 <HAL_DMA_Abort+0x220>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d063      	beq.n	80046d2 <HAL_DMA_Abort+0x20e>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a36      	ldr	r2, [pc, #216]	@ (80046e8 <HAL_DMA_Abort+0x224>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d05e      	beq.n	80046d2 <HAL_DMA_Abort+0x20e>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a34      	ldr	r2, [pc, #208]	@ (80046ec <HAL_DMA_Abort+0x228>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d059      	beq.n	80046d2 <HAL_DMA_Abort+0x20e>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4a33      	ldr	r2, [pc, #204]	@ (80046f0 <HAL_DMA_Abort+0x22c>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d054      	beq.n	80046d2 <HAL_DMA_Abort+0x20e>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a31      	ldr	r2, [pc, #196]	@ (80046f4 <HAL_DMA_Abort+0x230>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d04f      	beq.n	80046d2 <HAL_DMA_Abort+0x20e>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a30      	ldr	r2, [pc, #192]	@ (80046f8 <HAL_DMA_Abort+0x234>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d04a      	beq.n	80046d2 <HAL_DMA_Abort+0x20e>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a2e      	ldr	r2, [pc, #184]	@ (80046fc <HAL_DMA_Abort+0x238>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d045      	beq.n	80046d2 <HAL_DMA_Abort+0x20e>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a2d      	ldr	r2, [pc, #180]	@ (8004700 <HAL_DMA_Abort+0x23c>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d040      	beq.n	80046d2 <HAL_DMA_Abort+0x20e>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a2b      	ldr	r2, [pc, #172]	@ (8004704 <HAL_DMA_Abort+0x240>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d03b      	beq.n	80046d2 <HAL_DMA_Abort+0x20e>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a2a      	ldr	r2, [pc, #168]	@ (8004708 <HAL_DMA_Abort+0x244>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d036      	beq.n	80046d2 <HAL_DMA_Abort+0x20e>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a28      	ldr	r2, [pc, #160]	@ (800470c <HAL_DMA_Abort+0x248>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d031      	beq.n	80046d2 <HAL_DMA_Abort+0x20e>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a27      	ldr	r2, [pc, #156]	@ (8004710 <HAL_DMA_Abort+0x24c>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d02c      	beq.n	80046d2 <HAL_DMA_Abort+0x20e>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a25      	ldr	r2, [pc, #148]	@ (8004714 <HAL_DMA_Abort+0x250>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d027      	beq.n	80046d2 <HAL_DMA_Abort+0x20e>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a24      	ldr	r2, [pc, #144]	@ (8004718 <HAL_DMA_Abort+0x254>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d022      	beq.n	80046d2 <HAL_DMA_Abort+0x20e>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a22      	ldr	r2, [pc, #136]	@ (800471c <HAL_DMA_Abort+0x258>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d01d      	beq.n	80046d2 <HAL_DMA_Abort+0x20e>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a21      	ldr	r2, [pc, #132]	@ (8004720 <HAL_DMA_Abort+0x25c>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d018      	beq.n	80046d2 <HAL_DMA_Abort+0x20e>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a1f      	ldr	r2, [pc, #124]	@ (8004724 <HAL_DMA_Abort+0x260>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d013      	beq.n	80046d2 <HAL_DMA_Abort+0x20e>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a1e      	ldr	r2, [pc, #120]	@ (8004728 <HAL_DMA_Abort+0x264>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d00e      	beq.n	80046d2 <HAL_DMA_Abort+0x20e>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a1c      	ldr	r2, [pc, #112]	@ (800472c <HAL_DMA_Abort+0x268>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d009      	beq.n	80046d2 <HAL_DMA_Abort+0x20e>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4a1b      	ldr	r2, [pc, #108]	@ (8004730 <HAL_DMA_Abort+0x26c>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d004      	beq.n	80046d2 <HAL_DMA_Abort+0x20e>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a19      	ldr	r2, [pc, #100]	@ (8004734 <HAL_DMA_Abort+0x270>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d132      	bne.n	8004738 <HAL_DMA_Abort+0x274>
 80046d2:	2301      	movs	r3, #1
 80046d4:	e031      	b.n	800473a <HAL_DMA_Abort+0x276>
 80046d6:	bf00      	nop
 80046d8:	40020010 	.word	0x40020010
 80046dc:	40020028 	.word	0x40020028
 80046e0:	40020040 	.word	0x40020040
 80046e4:	40020058 	.word	0x40020058
 80046e8:	40020070 	.word	0x40020070
 80046ec:	40020088 	.word	0x40020088
 80046f0:	400200a0 	.word	0x400200a0
 80046f4:	400200b8 	.word	0x400200b8
 80046f8:	40020410 	.word	0x40020410
 80046fc:	40020428 	.word	0x40020428
 8004700:	40020440 	.word	0x40020440
 8004704:	40020458 	.word	0x40020458
 8004708:	40020470 	.word	0x40020470
 800470c:	40020488 	.word	0x40020488
 8004710:	400204a0 	.word	0x400204a0
 8004714:	400204b8 	.word	0x400204b8
 8004718:	58025408 	.word	0x58025408
 800471c:	5802541c 	.word	0x5802541c
 8004720:	58025430 	.word	0x58025430
 8004724:	58025444 	.word	0x58025444
 8004728:	58025458 	.word	0x58025458
 800472c:	5802546c 	.word	0x5802546c
 8004730:	58025480 	.word	0x58025480
 8004734:	58025494 	.word	0x58025494
 8004738:	2300      	movs	r3, #0
 800473a:	2b00      	cmp	r3, #0
 800473c:	d007      	beq.n	800474e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004742:	681a      	ldr	r2, [r3, #0]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004748:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800474c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a6d      	ldr	r2, [pc, #436]	@ (8004908 <HAL_DMA_Abort+0x444>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d04a      	beq.n	80047ee <HAL_DMA_Abort+0x32a>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a6b      	ldr	r2, [pc, #428]	@ (800490c <HAL_DMA_Abort+0x448>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d045      	beq.n	80047ee <HAL_DMA_Abort+0x32a>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4a6a      	ldr	r2, [pc, #424]	@ (8004910 <HAL_DMA_Abort+0x44c>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d040      	beq.n	80047ee <HAL_DMA_Abort+0x32a>
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a68      	ldr	r2, [pc, #416]	@ (8004914 <HAL_DMA_Abort+0x450>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d03b      	beq.n	80047ee <HAL_DMA_Abort+0x32a>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a67      	ldr	r2, [pc, #412]	@ (8004918 <HAL_DMA_Abort+0x454>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d036      	beq.n	80047ee <HAL_DMA_Abort+0x32a>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a65      	ldr	r2, [pc, #404]	@ (800491c <HAL_DMA_Abort+0x458>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d031      	beq.n	80047ee <HAL_DMA_Abort+0x32a>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a64      	ldr	r2, [pc, #400]	@ (8004920 <HAL_DMA_Abort+0x45c>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d02c      	beq.n	80047ee <HAL_DMA_Abort+0x32a>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a62      	ldr	r2, [pc, #392]	@ (8004924 <HAL_DMA_Abort+0x460>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d027      	beq.n	80047ee <HAL_DMA_Abort+0x32a>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a61      	ldr	r2, [pc, #388]	@ (8004928 <HAL_DMA_Abort+0x464>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d022      	beq.n	80047ee <HAL_DMA_Abort+0x32a>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4a5f      	ldr	r2, [pc, #380]	@ (800492c <HAL_DMA_Abort+0x468>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d01d      	beq.n	80047ee <HAL_DMA_Abort+0x32a>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4a5e      	ldr	r2, [pc, #376]	@ (8004930 <HAL_DMA_Abort+0x46c>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d018      	beq.n	80047ee <HAL_DMA_Abort+0x32a>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a5c      	ldr	r2, [pc, #368]	@ (8004934 <HAL_DMA_Abort+0x470>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d013      	beq.n	80047ee <HAL_DMA_Abort+0x32a>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4a5b      	ldr	r2, [pc, #364]	@ (8004938 <HAL_DMA_Abort+0x474>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d00e      	beq.n	80047ee <HAL_DMA_Abort+0x32a>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4a59      	ldr	r2, [pc, #356]	@ (800493c <HAL_DMA_Abort+0x478>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d009      	beq.n	80047ee <HAL_DMA_Abort+0x32a>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4a58      	ldr	r2, [pc, #352]	@ (8004940 <HAL_DMA_Abort+0x47c>)
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d004      	beq.n	80047ee <HAL_DMA_Abort+0x32a>
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	4a56      	ldr	r2, [pc, #344]	@ (8004944 <HAL_DMA_Abort+0x480>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d108      	bne.n	8004800 <HAL_DMA_Abort+0x33c>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f022 0201 	bic.w	r2, r2, #1
 80047fc:	601a      	str	r2, [r3, #0]
 80047fe:	e007      	b.n	8004810 <HAL_DMA_Abort+0x34c>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f022 0201 	bic.w	r2, r2, #1
 800480e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8004810:	e013      	b.n	800483a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004812:	f7fd fa29 	bl	8001c68 <HAL_GetTick>
 8004816:	4602      	mov	r2, r0
 8004818:	693b      	ldr	r3, [r7, #16]
 800481a:	1ad3      	subs	r3, r2, r3
 800481c:	2b05      	cmp	r3, #5
 800481e:	d90c      	bls.n	800483a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2220      	movs	r2, #32
 8004824:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2203      	movs	r2, #3
 800482a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2200      	movs	r2, #0
 8004832:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8004836:	2301      	movs	r3, #1
 8004838:	e12d      	b.n	8004a96 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 0301 	and.w	r3, r3, #1
 8004842:	2b00      	cmp	r3, #0
 8004844:	d1e5      	bne.n	8004812 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	4a2f      	ldr	r2, [pc, #188]	@ (8004908 <HAL_DMA_Abort+0x444>)
 800484c:	4293      	cmp	r3, r2
 800484e:	d04a      	beq.n	80048e6 <HAL_DMA_Abort+0x422>
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a2d      	ldr	r2, [pc, #180]	@ (800490c <HAL_DMA_Abort+0x448>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d045      	beq.n	80048e6 <HAL_DMA_Abort+0x422>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	4a2c      	ldr	r2, [pc, #176]	@ (8004910 <HAL_DMA_Abort+0x44c>)
 8004860:	4293      	cmp	r3, r2
 8004862:	d040      	beq.n	80048e6 <HAL_DMA_Abort+0x422>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4a2a      	ldr	r2, [pc, #168]	@ (8004914 <HAL_DMA_Abort+0x450>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d03b      	beq.n	80048e6 <HAL_DMA_Abort+0x422>
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	4a29      	ldr	r2, [pc, #164]	@ (8004918 <HAL_DMA_Abort+0x454>)
 8004874:	4293      	cmp	r3, r2
 8004876:	d036      	beq.n	80048e6 <HAL_DMA_Abort+0x422>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4a27      	ldr	r2, [pc, #156]	@ (800491c <HAL_DMA_Abort+0x458>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d031      	beq.n	80048e6 <HAL_DMA_Abort+0x422>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4a26      	ldr	r2, [pc, #152]	@ (8004920 <HAL_DMA_Abort+0x45c>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d02c      	beq.n	80048e6 <HAL_DMA_Abort+0x422>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a24      	ldr	r2, [pc, #144]	@ (8004924 <HAL_DMA_Abort+0x460>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d027      	beq.n	80048e6 <HAL_DMA_Abort+0x422>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4a23      	ldr	r2, [pc, #140]	@ (8004928 <HAL_DMA_Abort+0x464>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d022      	beq.n	80048e6 <HAL_DMA_Abort+0x422>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	4a21      	ldr	r2, [pc, #132]	@ (800492c <HAL_DMA_Abort+0x468>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d01d      	beq.n	80048e6 <HAL_DMA_Abort+0x422>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	4a20      	ldr	r2, [pc, #128]	@ (8004930 <HAL_DMA_Abort+0x46c>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d018      	beq.n	80048e6 <HAL_DMA_Abort+0x422>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a1e      	ldr	r2, [pc, #120]	@ (8004934 <HAL_DMA_Abort+0x470>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d013      	beq.n	80048e6 <HAL_DMA_Abort+0x422>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4a1d      	ldr	r2, [pc, #116]	@ (8004938 <HAL_DMA_Abort+0x474>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d00e      	beq.n	80048e6 <HAL_DMA_Abort+0x422>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a1b      	ldr	r2, [pc, #108]	@ (800493c <HAL_DMA_Abort+0x478>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d009      	beq.n	80048e6 <HAL_DMA_Abort+0x422>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	4a1a      	ldr	r2, [pc, #104]	@ (8004940 <HAL_DMA_Abort+0x47c>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d004      	beq.n	80048e6 <HAL_DMA_Abort+0x422>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a18      	ldr	r2, [pc, #96]	@ (8004944 <HAL_DMA_Abort+0x480>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d101      	bne.n	80048ea <HAL_DMA_Abort+0x426>
 80048e6:	2301      	movs	r3, #1
 80048e8:	e000      	b.n	80048ec <HAL_DMA_Abort+0x428>
 80048ea:	2300      	movs	r3, #0
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d02b      	beq.n	8004948 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048f4:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048fa:	f003 031f 	and.w	r3, r3, #31
 80048fe:	223f      	movs	r2, #63	@ 0x3f
 8004900:	409a      	lsls	r2, r3
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	609a      	str	r2, [r3, #8]
 8004906:	e02a      	b.n	800495e <HAL_DMA_Abort+0x49a>
 8004908:	40020010 	.word	0x40020010
 800490c:	40020028 	.word	0x40020028
 8004910:	40020040 	.word	0x40020040
 8004914:	40020058 	.word	0x40020058
 8004918:	40020070 	.word	0x40020070
 800491c:	40020088 	.word	0x40020088
 8004920:	400200a0 	.word	0x400200a0
 8004924:	400200b8 	.word	0x400200b8
 8004928:	40020410 	.word	0x40020410
 800492c:	40020428 	.word	0x40020428
 8004930:	40020440 	.word	0x40020440
 8004934:	40020458 	.word	0x40020458
 8004938:	40020470 	.word	0x40020470
 800493c:	40020488 	.word	0x40020488
 8004940:	400204a0 	.word	0x400204a0
 8004944:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800494c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004952:	f003 031f 	and.w	r3, r3, #31
 8004956:	2201      	movs	r2, #1
 8004958:	409a      	lsls	r2, r3
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a4f      	ldr	r2, [pc, #316]	@ (8004aa0 <HAL_DMA_Abort+0x5dc>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d072      	beq.n	8004a4e <HAL_DMA_Abort+0x58a>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a4d      	ldr	r2, [pc, #308]	@ (8004aa4 <HAL_DMA_Abort+0x5e0>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d06d      	beq.n	8004a4e <HAL_DMA_Abort+0x58a>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4a4c      	ldr	r2, [pc, #304]	@ (8004aa8 <HAL_DMA_Abort+0x5e4>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d068      	beq.n	8004a4e <HAL_DMA_Abort+0x58a>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a4a      	ldr	r2, [pc, #296]	@ (8004aac <HAL_DMA_Abort+0x5e8>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d063      	beq.n	8004a4e <HAL_DMA_Abort+0x58a>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4a49      	ldr	r2, [pc, #292]	@ (8004ab0 <HAL_DMA_Abort+0x5ec>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d05e      	beq.n	8004a4e <HAL_DMA_Abort+0x58a>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a47      	ldr	r2, [pc, #284]	@ (8004ab4 <HAL_DMA_Abort+0x5f0>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d059      	beq.n	8004a4e <HAL_DMA_Abort+0x58a>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4a46      	ldr	r2, [pc, #280]	@ (8004ab8 <HAL_DMA_Abort+0x5f4>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d054      	beq.n	8004a4e <HAL_DMA_Abort+0x58a>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4a44      	ldr	r2, [pc, #272]	@ (8004abc <HAL_DMA_Abort+0x5f8>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d04f      	beq.n	8004a4e <HAL_DMA_Abort+0x58a>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4a43      	ldr	r2, [pc, #268]	@ (8004ac0 <HAL_DMA_Abort+0x5fc>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d04a      	beq.n	8004a4e <HAL_DMA_Abort+0x58a>
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4a41      	ldr	r2, [pc, #260]	@ (8004ac4 <HAL_DMA_Abort+0x600>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d045      	beq.n	8004a4e <HAL_DMA_Abort+0x58a>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4a40      	ldr	r2, [pc, #256]	@ (8004ac8 <HAL_DMA_Abort+0x604>)
 80049c8:	4293      	cmp	r3, r2
 80049ca:	d040      	beq.n	8004a4e <HAL_DMA_Abort+0x58a>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4a3e      	ldr	r2, [pc, #248]	@ (8004acc <HAL_DMA_Abort+0x608>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d03b      	beq.n	8004a4e <HAL_DMA_Abort+0x58a>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4a3d      	ldr	r2, [pc, #244]	@ (8004ad0 <HAL_DMA_Abort+0x60c>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d036      	beq.n	8004a4e <HAL_DMA_Abort+0x58a>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4a3b      	ldr	r2, [pc, #236]	@ (8004ad4 <HAL_DMA_Abort+0x610>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d031      	beq.n	8004a4e <HAL_DMA_Abort+0x58a>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4a3a      	ldr	r2, [pc, #232]	@ (8004ad8 <HAL_DMA_Abort+0x614>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d02c      	beq.n	8004a4e <HAL_DMA_Abort+0x58a>
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4a38      	ldr	r2, [pc, #224]	@ (8004adc <HAL_DMA_Abort+0x618>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d027      	beq.n	8004a4e <HAL_DMA_Abort+0x58a>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a37      	ldr	r2, [pc, #220]	@ (8004ae0 <HAL_DMA_Abort+0x61c>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d022      	beq.n	8004a4e <HAL_DMA_Abort+0x58a>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4a35      	ldr	r2, [pc, #212]	@ (8004ae4 <HAL_DMA_Abort+0x620>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d01d      	beq.n	8004a4e <HAL_DMA_Abort+0x58a>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	4a34      	ldr	r2, [pc, #208]	@ (8004ae8 <HAL_DMA_Abort+0x624>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d018      	beq.n	8004a4e <HAL_DMA_Abort+0x58a>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4a32      	ldr	r2, [pc, #200]	@ (8004aec <HAL_DMA_Abort+0x628>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d013      	beq.n	8004a4e <HAL_DMA_Abort+0x58a>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	4a31      	ldr	r2, [pc, #196]	@ (8004af0 <HAL_DMA_Abort+0x62c>)
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d00e      	beq.n	8004a4e <HAL_DMA_Abort+0x58a>
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a2f      	ldr	r2, [pc, #188]	@ (8004af4 <HAL_DMA_Abort+0x630>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d009      	beq.n	8004a4e <HAL_DMA_Abort+0x58a>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	4a2e      	ldr	r2, [pc, #184]	@ (8004af8 <HAL_DMA_Abort+0x634>)
 8004a40:	4293      	cmp	r3, r2
 8004a42:	d004      	beq.n	8004a4e <HAL_DMA_Abort+0x58a>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a2c      	ldr	r2, [pc, #176]	@ (8004afc <HAL_DMA_Abort+0x638>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d101      	bne.n	8004a52 <HAL_DMA_Abort+0x58e>
 8004a4e:	2301      	movs	r3, #1
 8004a50:	e000      	b.n	8004a54 <HAL_DMA_Abort+0x590>
 8004a52:	2300      	movs	r3, #0
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d015      	beq.n	8004a84 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a5c:	687a      	ldr	r2, [r7, #4]
 8004a5e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004a60:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d00c      	beq.n	8004a84 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a6e:	681a      	ldr	r2, [r3, #0]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a74:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004a78:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a7e:	687a      	ldr	r2, [r7, #4]
 8004a80:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004a82:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2201      	movs	r2, #1
 8004a88:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2200      	movs	r2, #0
 8004a90:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8004a94:	2300      	movs	r3, #0
}
 8004a96:	4618      	mov	r0, r3
 8004a98:	3718      	adds	r7, #24
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd80      	pop	{r7, pc}
 8004a9e:	bf00      	nop
 8004aa0:	40020010 	.word	0x40020010
 8004aa4:	40020028 	.word	0x40020028
 8004aa8:	40020040 	.word	0x40020040
 8004aac:	40020058 	.word	0x40020058
 8004ab0:	40020070 	.word	0x40020070
 8004ab4:	40020088 	.word	0x40020088
 8004ab8:	400200a0 	.word	0x400200a0
 8004abc:	400200b8 	.word	0x400200b8
 8004ac0:	40020410 	.word	0x40020410
 8004ac4:	40020428 	.word	0x40020428
 8004ac8:	40020440 	.word	0x40020440
 8004acc:	40020458 	.word	0x40020458
 8004ad0:	40020470 	.word	0x40020470
 8004ad4:	40020488 	.word	0x40020488
 8004ad8:	400204a0 	.word	0x400204a0
 8004adc:	400204b8 	.word	0x400204b8
 8004ae0:	58025408 	.word	0x58025408
 8004ae4:	5802541c 	.word	0x5802541c
 8004ae8:	58025430 	.word	0x58025430
 8004aec:	58025444 	.word	0x58025444
 8004af0:	58025458 	.word	0x58025458
 8004af4:	5802546c 	.word	0x5802546c
 8004af8:	58025480 	.word	0x58025480
 8004afc:	58025494 	.word	0x58025494

08004b00 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b08a      	sub	sp, #40	@ 0x28
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8004b08:	2300      	movs	r3, #0
 8004b0a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004b0c:	4b67      	ldr	r3, [pc, #412]	@ (8004cac <HAL_DMA_IRQHandler+0x1ac>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a67      	ldr	r2, [pc, #412]	@ (8004cb0 <HAL_DMA_IRQHandler+0x1b0>)
 8004b12:	fba2 2303 	umull	r2, r3, r2, r3
 8004b16:	0a9b      	lsrs	r3, r3, #10
 8004b18:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b1e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b24:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8004b26:	6a3b      	ldr	r3, [r7, #32]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8004b2c:	69fb      	ldr	r3, [r7, #28]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4a5f      	ldr	r2, [pc, #380]	@ (8004cb4 <HAL_DMA_IRQHandler+0x1b4>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d04a      	beq.n	8004bd2 <HAL_DMA_IRQHandler+0xd2>
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4a5d      	ldr	r2, [pc, #372]	@ (8004cb8 <HAL_DMA_IRQHandler+0x1b8>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d045      	beq.n	8004bd2 <HAL_DMA_IRQHandler+0xd2>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4a5c      	ldr	r2, [pc, #368]	@ (8004cbc <HAL_DMA_IRQHandler+0x1bc>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d040      	beq.n	8004bd2 <HAL_DMA_IRQHandler+0xd2>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	4a5a      	ldr	r2, [pc, #360]	@ (8004cc0 <HAL_DMA_IRQHandler+0x1c0>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d03b      	beq.n	8004bd2 <HAL_DMA_IRQHandler+0xd2>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4a59      	ldr	r2, [pc, #356]	@ (8004cc4 <HAL_DMA_IRQHandler+0x1c4>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d036      	beq.n	8004bd2 <HAL_DMA_IRQHandler+0xd2>
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	4a57      	ldr	r2, [pc, #348]	@ (8004cc8 <HAL_DMA_IRQHandler+0x1c8>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d031      	beq.n	8004bd2 <HAL_DMA_IRQHandler+0xd2>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	4a56      	ldr	r2, [pc, #344]	@ (8004ccc <HAL_DMA_IRQHandler+0x1cc>)
 8004b74:	4293      	cmp	r3, r2
 8004b76:	d02c      	beq.n	8004bd2 <HAL_DMA_IRQHandler+0xd2>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4a54      	ldr	r2, [pc, #336]	@ (8004cd0 <HAL_DMA_IRQHandler+0x1d0>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d027      	beq.n	8004bd2 <HAL_DMA_IRQHandler+0xd2>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4a53      	ldr	r2, [pc, #332]	@ (8004cd4 <HAL_DMA_IRQHandler+0x1d4>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d022      	beq.n	8004bd2 <HAL_DMA_IRQHandler+0xd2>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a51      	ldr	r2, [pc, #324]	@ (8004cd8 <HAL_DMA_IRQHandler+0x1d8>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d01d      	beq.n	8004bd2 <HAL_DMA_IRQHandler+0xd2>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4a50      	ldr	r2, [pc, #320]	@ (8004cdc <HAL_DMA_IRQHandler+0x1dc>)
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d018      	beq.n	8004bd2 <HAL_DMA_IRQHandler+0xd2>
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a4e      	ldr	r2, [pc, #312]	@ (8004ce0 <HAL_DMA_IRQHandler+0x1e0>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d013      	beq.n	8004bd2 <HAL_DMA_IRQHandler+0xd2>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4a4d      	ldr	r2, [pc, #308]	@ (8004ce4 <HAL_DMA_IRQHandler+0x1e4>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d00e      	beq.n	8004bd2 <HAL_DMA_IRQHandler+0xd2>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a4b      	ldr	r2, [pc, #300]	@ (8004ce8 <HAL_DMA_IRQHandler+0x1e8>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d009      	beq.n	8004bd2 <HAL_DMA_IRQHandler+0xd2>
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4a4a      	ldr	r2, [pc, #296]	@ (8004cec <HAL_DMA_IRQHandler+0x1ec>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d004      	beq.n	8004bd2 <HAL_DMA_IRQHandler+0xd2>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a48      	ldr	r2, [pc, #288]	@ (8004cf0 <HAL_DMA_IRQHandler+0x1f0>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d101      	bne.n	8004bd6 <HAL_DMA_IRQHandler+0xd6>
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	e000      	b.n	8004bd8 <HAL_DMA_IRQHandler+0xd8>
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	f000 842b 	beq.w	8005434 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004be2:	f003 031f 	and.w	r3, r3, #31
 8004be6:	2208      	movs	r2, #8
 8004be8:	409a      	lsls	r2, r3
 8004bea:	69bb      	ldr	r3, [r7, #24]
 8004bec:	4013      	ands	r3, r2
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	f000 80a2 	beq.w	8004d38 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a2e      	ldr	r2, [pc, #184]	@ (8004cb4 <HAL_DMA_IRQHandler+0x1b4>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d04a      	beq.n	8004c94 <HAL_DMA_IRQHandler+0x194>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4a2d      	ldr	r2, [pc, #180]	@ (8004cb8 <HAL_DMA_IRQHandler+0x1b8>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d045      	beq.n	8004c94 <HAL_DMA_IRQHandler+0x194>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4a2b      	ldr	r2, [pc, #172]	@ (8004cbc <HAL_DMA_IRQHandler+0x1bc>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d040      	beq.n	8004c94 <HAL_DMA_IRQHandler+0x194>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4a2a      	ldr	r2, [pc, #168]	@ (8004cc0 <HAL_DMA_IRQHandler+0x1c0>)
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d03b      	beq.n	8004c94 <HAL_DMA_IRQHandler+0x194>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a28      	ldr	r2, [pc, #160]	@ (8004cc4 <HAL_DMA_IRQHandler+0x1c4>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d036      	beq.n	8004c94 <HAL_DMA_IRQHandler+0x194>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4a27      	ldr	r2, [pc, #156]	@ (8004cc8 <HAL_DMA_IRQHandler+0x1c8>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d031      	beq.n	8004c94 <HAL_DMA_IRQHandler+0x194>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4a25      	ldr	r2, [pc, #148]	@ (8004ccc <HAL_DMA_IRQHandler+0x1cc>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d02c      	beq.n	8004c94 <HAL_DMA_IRQHandler+0x194>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4a24      	ldr	r2, [pc, #144]	@ (8004cd0 <HAL_DMA_IRQHandler+0x1d0>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d027      	beq.n	8004c94 <HAL_DMA_IRQHandler+0x194>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a22      	ldr	r2, [pc, #136]	@ (8004cd4 <HAL_DMA_IRQHandler+0x1d4>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d022      	beq.n	8004c94 <HAL_DMA_IRQHandler+0x194>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4a21      	ldr	r2, [pc, #132]	@ (8004cd8 <HAL_DMA_IRQHandler+0x1d8>)
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d01d      	beq.n	8004c94 <HAL_DMA_IRQHandler+0x194>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a1f      	ldr	r2, [pc, #124]	@ (8004cdc <HAL_DMA_IRQHandler+0x1dc>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d018      	beq.n	8004c94 <HAL_DMA_IRQHandler+0x194>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4a1e      	ldr	r2, [pc, #120]	@ (8004ce0 <HAL_DMA_IRQHandler+0x1e0>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d013      	beq.n	8004c94 <HAL_DMA_IRQHandler+0x194>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a1c      	ldr	r2, [pc, #112]	@ (8004ce4 <HAL_DMA_IRQHandler+0x1e4>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d00e      	beq.n	8004c94 <HAL_DMA_IRQHandler+0x194>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4a1b      	ldr	r2, [pc, #108]	@ (8004ce8 <HAL_DMA_IRQHandler+0x1e8>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d009      	beq.n	8004c94 <HAL_DMA_IRQHandler+0x194>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4a19      	ldr	r2, [pc, #100]	@ (8004cec <HAL_DMA_IRQHandler+0x1ec>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d004      	beq.n	8004c94 <HAL_DMA_IRQHandler+0x194>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4a18      	ldr	r2, [pc, #96]	@ (8004cf0 <HAL_DMA_IRQHandler+0x1f0>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d12f      	bne.n	8004cf4 <HAL_DMA_IRQHandler+0x1f4>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f003 0304 	and.w	r3, r3, #4
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	bf14      	ite	ne
 8004ca2:	2301      	movne	r3, #1
 8004ca4:	2300      	moveq	r3, #0
 8004ca6:	b2db      	uxtb	r3, r3
 8004ca8:	e02e      	b.n	8004d08 <HAL_DMA_IRQHandler+0x208>
 8004caa:	bf00      	nop
 8004cac:	24000000 	.word	0x24000000
 8004cb0:	1b4e81b5 	.word	0x1b4e81b5
 8004cb4:	40020010 	.word	0x40020010
 8004cb8:	40020028 	.word	0x40020028
 8004cbc:	40020040 	.word	0x40020040
 8004cc0:	40020058 	.word	0x40020058
 8004cc4:	40020070 	.word	0x40020070
 8004cc8:	40020088 	.word	0x40020088
 8004ccc:	400200a0 	.word	0x400200a0
 8004cd0:	400200b8 	.word	0x400200b8
 8004cd4:	40020410 	.word	0x40020410
 8004cd8:	40020428 	.word	0x40020428
 8004cdc:	40020440 	.word	0x40020440
 8004ce0:	40020458 	.word	0x40020458
 8004ce4:	40020470 	.word	0x40020470
 8004ce8:	40020488 	.word	0x40020488
 8004cec:	400204a0 	.word	0x400204a0
 8004cf0:	400204b8 	.word	0x400204b8
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f003 0308 	and.w	r3, r3, #8
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	bf14      	ite	ne
 8004d02:	2301      	movne	r3, #1
 8004d04:	2300      	moveq	r3, #0
 8004d06:	b2db      	uxtb	r3, r3
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d015      	beq.n	8004d38 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	681a      	ldr	r2, [r3, #0]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f022 0204 	bic.w	r2, r2, #4
 8004d1a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d20:	f003 031f 	and.w	r3, r3, #31
 8004d24:	2208      	movs	r2, #8
 8004d26:	409a      	lsls	r2, r3
 8004d28:	6a3b      	ldr	r3, [r7, #32]
 8004d2a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d30:	f043 0201 	orr.w	r2, r3, #1
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d3c:	f003 031f 	and.w	r3, r3, #31
 8004d40:	69ba      	ldr	r2, [r7, #24]
 8004d42:	fa22 f303 	lsr.w	r3, r2, r3
 8004d46:	f003 0301 	and.w	r3, r3, #1
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d06e      	beq.n	8004e2c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4a69      	ldr	r2, [pc, #420]	@ (8004ef8 <HAL_DMA_IRQHandler+0x3f8>)
 8004d54:	4293      	cmp	r3, r2
 8004d56:	d04a      	beq.n	8004dee <HAL_DMA_IRQHandler+0x2ee>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a67      	ldr	r2, [pc, #412]	@ (8004efc <HAL_DMA_IRQHandler+0x3fc>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d045      	beq.n	8004dee <HAL_DMA_IRQHandler+0x2ee>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a66      	ldr	r2, [pc, #408]	@ (8004f00 <HAL_DMA_IRQHandler+0x400>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d040      	beq.n	8004dee <HAL_DMA_IRQHandler+0x2ee>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4a64      	ldr	r2, [pc, #400]	@ (8004f04 <HAL_DMA_IRQHandler+0x404>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d03b      	beq.n	8004dee <HAL_DMA_IRQHandler+0x2ee>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4a63      	ldr	r2, [pc, #396]	@ (8004f08 <HAL_DMA_IRQHandler+0x408>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d036      	beq.n	8004dee <HAL_DMA_IRQHandler+0x2ee>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4a61      	ldr	r2, [pc, #388]	@ (8004f0c <HAL_DMA_IRQHandler+0x40c>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d031      	beq.n	8004dee <HAL_DMA_IRQHandler+0x2ee>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4a60      	ldr	r2, [pc, #384]	@ (8004f10 <HAL_DMA_IRQHandler+0x410>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d02c      	beq.n	8004dee <HAL_DMA_IRQHandler+0x2ee>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a5e      	ldr	r2, [pc, #376]	@ (8004f14 <HAL_DMA_IRQHandler+0x414>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d027      	beq.n	8004dee <HAL_DMA_IRQHandler+0x2ee>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4a5d      	ldr	r2, [pc, #372]	@ (8004f18 <HAL_DMA_IRQHandler+0x418>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d022      	beq.n	8004dee <HAL_DMA_IRQHandler+0x2ee>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a5b      	ldr	r2, [pc, #364]	@ (8004f1c <HAL_DMA_IRQHandler+0x41c>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d01d      	beq.n	8004dee <HAL_DMA_IRQHandler+0x2ee>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a5a      	ldr	r2, [pc, #360]	@ (8004f20 <HAL_DMA_IRQHandler+0x420>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d018      	beq.n	8004dee <HAL_DMA_IRQHandler+0x2ee>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a58      	ldr	r2, [pc, #352]	@ (8004f24 <HAL_DMA_IRQHandler+0x424>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d013      	beq.n	8004dee <HAL_DMA_IRQHandler+0x2ee>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a57      	ldr	r2, [pc, #348]	@ (8004f28 <HAL_DMA_IRQHandler+0x428>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d00e      	beq.n	8004dee <HAL_DMA_IRQHandler+0x2ee>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a55      	ldr	r2, [pc, #340]	@ (8004f2c <HAL_DMA_IRQHandler+0x42c>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d009      	beq.n	8004dee <HAL_DMA_IRQHandler+0x2ee>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	4a54      	ldr	r2, [pc, #336]	@ (8004f30 <HAL_DMA_IRQHandler+0x430>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d004      	beq.n	8004dee <HAL_DMA_IRQHandler+0x2ee>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a52      	ldr	r2, [pc, #328]	@ (8004f34 <HAL_DMA_IRQHandler+0x434>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d10a      	bne.n	8004e04 <HAL_DMA_IRQHandler+0x304>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	695b      	ldr	r3, [r3, #20]
 8004df4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	bf14      	ite	ne
 8004dfc:	2301      	movne	r3, #1
 8004dfe:	2300      	moveq	r3, #0
 8004e00:	b2db      	uxtb	r3, r3
 8004e02:	e003      	b.n	8004e0c <HAL_DMA_IRQHandler+0x30c>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d00d      	beq.n	8004e2c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e14:	f003 031f 	and.w	r3, r3, #31
 8004e18:	2201      	movs	r2, #1
 8004e1a:	409a      	lsls	r2, r3
 8004e1c:	6a3b      	ldr	r3, [r7, #32]
 8004e1e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e24:	f043 0202 	orr.w	r2, r3, #2
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e30:	f003 031f 	and.w	r3, r3, #31
 8004e34:	2204      	movs	r2, #4
 8004e36:	409a      	lsls	r2, r3
 8004e38:	69bb      	ldr	r3, [r7, #24]
 8004e3a:	4013      	ands	r3, r2
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	f000 808f 	beq.w	8004f60 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4a2c      	ldr	r2, [pc, #176]	@ (8004ef8 <HAL_DMA_IRQHandler+0x3f8>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d04a      	beq.n	8004ee2 <HAL_DMA_IRQHandler+0x3e2>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a2a      	ldr	r2, [pc, #168]	@ (8004efc <HAL_DMA_IRQHandler+0x3fc>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d045      	beq.n	8004ee2 <HAL_DMA_IRQHandler+0x3e2>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4a29      	ldr	r2, [pc, #164]	@ (8004f00 <HAL_DMA_IRQHandler+0x400>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d040      	beq.n	8004ee2 <HAL_DMA_IRQHandler+0x3e2>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a27      	ldr	r2, [pc, #156]	@ (8004f04 <HAL_DMA_IRQHandler+0x404>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d03b      	beq.n	8004ee2 <HAL_DMA_IRQHandler+0x3e2>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4a26      	ldr	r2, [pc, #152]	@ (8004f08 <HAL_DMA_IRQHandler+0x408>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d036      	beq.n	8004ee2 <HAL_DMA_IRQHandler+0x3e2>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4a24      	ldr	r2, [pc, #144]	@ (8004f0c <HAL_DMA_IRQHandler+0x40c>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d031      	beq.n	8004ee2 <HAL_DMA_IRQHandler+0x3e2>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a23      	ldr	r2, [pc, #140]	@ (8004f10 <HAL_DMA_IRQHandler+0x410>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d02c      	beq.n	8004ee2 <HAL_DMA_IRQHandler+0x3e2>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a21      	ldr	r2, [pc, #132]	@ (8004f14 <HAL_DMA_IRQHandler+0x414>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d027      	beq.n	8004ee2 <HAL_DMA_IRQHandler+0x3e2>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4a20      	ldr	r2, [pc, #128]	@ (8004f18 <HAL_DMA_IRQHandler+0x418>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d022      	beq.n	8004ee2 <HAL_DMA_IRQHandler+0x3e2>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a1e      	ldr	r2, [pc, #120]	@ (8004f1c <HAL_DMA_IRQHandler+0x41c>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d01d      	beq.n	8004ee2 <HAL_DMA_IRQHandler+0x3e2>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	4a1d      	ldr	r2, [pc, #116]	@ (8004f20 <HAL_DMA_IRQHandler+0x420>)
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d018      	beq.n	8004ee2 <HAL_DMA_IRQHandler+0x3e2>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a1b      	ldr	r2, [pc, #108]	@ (8004f24 <HAL_DMA_IRQHandler+0x424>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d013      	beq.n	8004ee2 <HAL_DMA_IRQHandler+0x3e2>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4a1a      	ldr	r2, [pc, #104]	@ (8004f28 <HAL_DMA_IRQHandler+0x428>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d00e      	beq.n	8004ee2 <HAL_DMA_IRQHandler+0x3e2>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4a18      	ldr	r2, [pc, #96]	@ (8004f2c <HAL_DMA_IRQHandler+0x42c>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d009      	beq.n	8004ee2 <HAL_DMA_IRQHandler+0x3e2>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4a17      	ldr	r2, [pc, #92]	@ (8004f30 <HAL_DMA_IRQHandler+0x430>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d004      	beq.n	8004ee2 <HAL_DMA_IRQHandler+0x3e2>
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4a15      	ldr	r2, [pc, #84]	@ (8004f34 <HAL_DMA_IRQHandler+0x434>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d12a      	bne.n	8004f38 <HAL_DMA_IRQHandler+0x438>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f003 0302 	and.w	r3, r3, #2
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	bf14      	ite	ne
 8004ef0:	2301      	movne	r3, #1
 8004ef2:	2300      	moveq	r3, #0
 8004ef4:	b2db      	uxtb	r3, r3
 8004ef6:	e023      	b.n	8004f40 <HAL_DMA_IRQHandler+0x440>
 8004ef8:	40020010 	.word	0x40020010
 8004efc:	40020028 	.word	0x40020028
 8004f00:	40020040 	.word	0x40020040
 8004f04:	40020058 	.word	0x40020058
 8004f08:	40020070 	.word	0x40020070
 8004f0c:	40020088 	.word	0x40020088
 8004f10:	400200a0 	.word	0x400200a0
 8004f14:	400200b8 	.word	0x400200b8
 8004f18:	40020410 	.word	0x40020410
 8004f1c:	40020428 	.word	0x40020428
 8004f20:	40020440 	.word	0x40020440
 8004f24:	40020458 	.word	0x40020458
 8004f28:	40020470 	.word	0x40020470
 8004f2c:	40020488 	.word	0x40020488
 8004f30:	400204a0 	.word	0x400204a0
 8004f34:	400204b8 	.word	0x400204b8
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	2300      	movs	r3, #0
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d00d      	beq.n	8004f60 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f48:	f003 031f 	and.w	r3, r3, #31
 8004f4c:	2204      	movs	r2, #4
 8004f4e:	409a      	lsls	r2, r3
 8004f50:	6a3b      	ldr	r3, [r7, #32]
 8004f52:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f58:	f043 0204 	orr.w	r2, r3, #4
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f64:	f003 031f 	and.w	r3, r3, #31
 8004f68:	2210      	movs	r2, #16
 8004f6a:	409a      	lsls	r2, r3
 8004f6c:	69bb      	ldr	r3, [r7, #24]
 8004f6e:	4013      	ands	r3, r2
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	f000 80a6 	beq.w	80050c2 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	4a85      	ldr	r2, [pc, #532]	@ (8005190 <HAL_DMA_IRQHandler+0x690>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d04a      	beq.n	8005016 <HAL_DMA_IRQHandler+0x516>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a83      	ldr	r2, [pc, #524]	@ (8005194 <HAL_DMA_IRQHandler+0x694>)
 8004f86:	4293      	cmp	r3, r2
 8004f88:	d045      	beq.n	8005016 <HAL_DMA_IRQHandler+0x516>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4a82      	ldr	r2, [pc, #520]	@ (8005198 <HAL_DMA_IRQHandler+0x698>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d040      	beq.n	8005016 <HAL_DMA_IRQHandler+0x516>
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4a80      	ldr	r2, [pc, #512]	@ (800519c <HAL_DMA_IRQHandler+0x69c>)
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d03b      	beq.n	8005016 <HAL_DMA_IRQHandler+0x516>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4a7f      	ldr	r2, [pc, #508]	@ (80051a0 <HAL_DMA_IRQHandler+0x6a0>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d036      	beq.n	8005016 <HAL_DMA_IRQHandler+0x516>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a7d      	ldr	r2, [pc, #500]	@ (80051a4 <HAL_DMA_IRQHandler+0x6a4>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d031      	beq.n	8005016 <HAL_DMA_IRQHandler+0x516>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a7c      	ldr	r2, [pc, #496]	@ (80051a8 <HAL_DMA_IRQHandler+0x6a8>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d02c      	beq.n	8005016 <HAL_DMA_IRQHandler+0x516>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a7a      	ldr	r2, [pc, #488]	@ (80051ac <HAL_DMA_IRQHandler+0x6ac>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d027      	beq.n	8005016 <HAL_DMA_IRQHandler+0x516>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4a79      	ldr	r2, [pc, #484]	@ (80051b0 <HAL_DMA_IRQHandler+0x6b0>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d022      	beq.n	8005016 <HAL_DMA_IRQHandler+0x516>
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	4a77      	ldr	r2, [pc, #476]	@ (80051b4 <HAL_DMA_IRQHandler+0x6b4>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d01d      	beq.n	8005016 <HAL_DMA_IRQHandler+0x516>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	4a76      	ldr	r2, [pc, #472]	@ (80051b8 <HAL_DMA_IRQHandler+0x6b8>)
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	d018      	beq.n	8005016 <HAL_DMA_IRQHandler+0x516>
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4a74      	ldr	r2, [pc, #464]	@ (80051bc <HAL_DMA_IRQHandler+0x6bc>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d013      	beq.n	8005016 <HAL_DMA_IRQHandler+0x516>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4a73      	ldr	r2, [pc, #460]	@ (80051c0 <HAL_DMA_IRQHandler+0x6c0>)
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d00e      	beq.n	8005016 <HAL_DMA_IRQHandler+0x516>
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4a71      	ldr	r2, [pc, #452]	@ (80051c4 <HAL_DMA_IRQHandler+0x6c4>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d009      	beq.n	8005016 <HAL_DMA_IRQHandler+0x516>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	4a70      	ldr	r2, [pc, #448]	@ (80051c8 <HAL_DMA_IRQHandler+0x6c8>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d004      	beq.n	8005016 <HAL_DMA_IRQHandler+0x516>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4a6e      	ldr	r2, [pc, #440]	@ (80051cc <HAL_DMA_IRQHandler+0x6cc>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d10a      	bne.n	800502c <HAL_DMA_IRQHandler+0x52c>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f003 0308 	and.w	r3, r3, #8
 8005020:	2b00      	cmp	r3, #0
 8005022:	bf14      	ite	ne
 8005024:	2301      	movne	r3, #1
 8005026:	2300      	moveq	r3, #0
 8005028:	b2db      	uxtb	r3, r3
 800502a:	e009      	b.n	8005040 <HAL_DMA_IRQHandler+0x540>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f003 0304 	and.w	r3, r3, #4
 8005036:	2b00      	cmp	r3, #0
 8005038:	bf14      	ite	ne
 800503a:	2301      	movne	r3, #1
 800503c:	2300      	moveq	r3, #0
 800503e:	b2db      	uxtb	r3, r3
 8005040:	2b00      	cmp	r3, #0
 8005042:	d03e      	beq.n	80050c2 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005048:	f003 031f 	and.w	r3, r3, #31
 800504c:	2210      	movs	r2, #16
 800504e:	409a      	lsls	r2, r3
 8005050:	6a3b      	ldr	r3, [r7, #32]
 8005052:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800505e:	2b00      	cmp	r3, #0
 8005060:	d018      	beq.n	8005094 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800506c:	2b00      	cmp	r3, #0
 800506e:	d108      	bne.n	8005082 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005074:	2b00      	cmp	r3, #0
 8005076:	d024      	beq.n	80050c2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800507c:	6878      	ldr	r0, [r7, #4]
 800507e:	4798      	blx	r3
 8005080:	e01f      	b.n	80050c2 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005086:	2b00      	cmp	r3, #0
 8005088:	d01b      	beq.n	80050c2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800508e:	6878      	ldr	r0, [r7, #4]
 8005090:	4798      	blx	r3
 8005092:	e016      	b.n	80050c2 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d107      	bne.n	80050b2 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	681a      	ldr	r2, [r3, #0]
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f022 0208 	bic.w	r2, r2, #8
 80050b0:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d003      	beq.n	80050c2 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050be:	6878      	ldr	r0, [r7, #4]
 80050c0:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050c6:	f003 031f 	and.w	r3, r3, #31
 80050ca:	2220      	movs	r2, #32
 80050cc:	409a      	lsls	r2, r3
 80050ce:	69bb      	ldr	r3, [r7, #24]
 80050d0:	4013      	ands	r3, r2
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	f000 8110 	beq.w	80052f8 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	4a2c      	ldr	r2, [pc, #176]	@ (8005190 <HAL_DMA_IRQHandler+0x690>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d04a      	beq.n	8005178 <HAL_DMA_IRQHandler+0x678>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4a2b      	ldr	r2, [pc, #172]	@ (8005194 <HAL_DMA_IRQHandler+0x694>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	d045      	beq.n	8005178 <HAL_DMA_IRQHandler+0x678>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	4a29      	ldr	r2, [pc, #164]	@ (8005198 <HAL_DMA_IRQHandler+0x698>)
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d040      	beq.n	8005178 <HAL_DMA_IRQHandler+0x678>
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	4a28      	ldr	r2, [pc, #160]	@ (800519c <HAL_DMA_IRQHandler+0x69c>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d03b      	beq.n	8005178 <HAL_DMA_IRQHandler+0x678>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4a26      	ldr	r2, [pc, #152]	@ (80051a0 <HAL_DMA_IRQHandler+0x6a0>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d036      	beq.n	8005178 <HAL_DMA_IRQHandler+0x678>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4a25      	ldr	r2, [pc, #148]	@ (80051a4 <HAL_DMA_IRQHandler+0x6a4>)
 8005110:	4293      	cmp	r3, r2
 8005112:	d031      	beq.n	8005178 <HAL_DMA_IRQHandler+0x678>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4a23      	ldr	r2, [pc, #140]	@ (80051a8 <HAL_DMA_IRQHandler+0x6a8>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d02c      	beq.n	8005178 <HAL_DMA_IRQHandler+0x678>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	4a22      	ldr	r2, [pc, #136]	@ (80051ac <HAL_DMA_IRQHandler+0x6ac>)
 8005124:	4293      	cmp	r3, r2
 8005126:	d027      	beq.n	8005178 <HAL_DMA_IRQHandler+0x678>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4a20      	ldr	r2, [pc, #128]	@ (80051b0 <HAL_DMA_IRQHandler+0x6b0>)
 800512e:	4293      	cmp	r3, r2
 8005130:	d022      	beq.n	8005178 <HAL_DMA_IRQHandler+0x678>
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	4a1f      	ldr	r2, [pc, #124]	@ (80051b4 <HAL_DMA_IRQHandler+0x6b4>)
 8005138:	4293      	cmp	r3, r2
 800513a:	d01d      	beq.n	8005178 <HAL_DMA_IRQHandler+0x678>
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	4a1d      	ldr	r2, [pc, #116]	@ (80051b8 <HAL_DMA_IRQHandler+0x6b8>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d018      	beq.n	8005178 <HAL_DMA_IRQHandler+0x678>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4a1c      	ldr	r2, [pc, #112]	@ (80051bc <HAL_DMA_IRQHandler+0x6bc>)
 800514c:	4293      	cmp	r3, r2
 800514e:	d013      	beq.n	8005178 <HAL_DMA_IRQHandler+0x678>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	4a1a      	ldr	r2, [pc, #104]	@ (80051c0 <HAL_DMA_IRQHandler+0x6c0>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d00e      	beq.n	8005178 <HAL_DMA_IRQHandler+0x678>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	4a19      	ldr	r2, [pc, #100]	@ (80051c4 <HAL_DMA_IRQHandler+0x6c4>)
 8005160:	4293      	cmp	r3, r2
 8005162:	d009      	beq.n	8005178 <HAL_DMA_IRQHandler+0x678>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4a17      	ldr	r2, [pc, #92]	@ (80051c8 <HAL_DMA_IRQHandler+0x6c8>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d004      	beq.n	8005178 <HAL_DMA_IRQHandler+0x678>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4a16      	ldr	r2, [pc, #88]	@ (80051cc <HAL_DMA_IRQHandler+0x6cc>)
 8005174:	4293      	cmp	r3, r2
 8005176:	d12b      	bne.n	80051d0 <HAL_DMA_IRQHandler+0x6d0>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f003 0310 	and.w	r3, r3, #16
 8005182:	2b00      	cmp	r3, #0
 8005184:	bf14      	ite	ne
 8005186:	2301      	movne	r3, #1
 8005188:	2300      	moveq	r3, #0
 800518a:	b2db      	uxtb	r3, r3
 800518c:	e02a      	b.n	80051e4 <HAL_DMA_IRQHandler+0x6e4>
 800518e:	bf00      	nop
 8005190:	40020010 	.word	0x40020010
 8005194:	40020028 	.word	0x40020028
 8005198:	40020040 	.word	0x40020040
 800519c:	40020058 	.word	0x40020058
 80051a0:	40020070 	.word	0x40020070
 80051a4:	40020088 	.word	0x40020088
 80051a8:	400200a0 	.word	0x400200a0
 80051ac:	400200b8 	.word	0x400200b8
 80051b0:	40020410 	.word	0x40020410
 80051b4:	40020428 	.word	0x40020428
 80051b8:	40020440 	.word	0x40020440
 80051bc:	40020458 	.word	0x40020458
 80051c0:	40020470 	.word	0x40020470
 80051c4:	40020488 	.word	0x40020488
 80051c8:	400204a0 	.word	0x400204a0
 80051cc:	400204b8 	.word	0x400204b8
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f003 0302 	and.w	r3, r3, #2
 80051da:	2b00      	cmp	r3, #0
 80051dc:	bf14      	ite	ne
 80051de:	2301      	movne	r3, #1
 80051e0:	2300      	moveq	r3, #0
 80051e2:	b2db      	uxtb	r3, r3
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	f000 8087 	beq.w	80052f8 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051ee:	f003 031f 	and.w	r3, r3, #31
 80051f2:	2220      	movs	r2, #32
 80051f4:	409a      	lsls	r2, r3
 80051f6:	6a3b      	ldr	r3, [r7, #32]
 80051f8:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005200:	b2db      	uxtb	r3, r3
 8005202:	2b04      	cmp	r3, #4
 8005204:	d139      	bne.n	800527a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	681a      	ldr	r2, [r3, #0]
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f022 0216 	bic.w	r2, r2, #22
 8005214:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	695a      	ldr	r2, [r3, #20]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005224:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800522a:	2b00      	cmp	r3, #0
 800522c:	d103      	bne.n	8005236 <HAL_DMA_IRQHandler+0x736>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005232:	2b00      	cmp	r3, #0
 8005234:	d007      	beq.n	8005246 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	681a      	ldr	r2, [r3, #0]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f022 0208 	bic.w	r2, r2, #8
 8005244:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800524a:	f003 031f 	and.w	r3, r3, #31
 800524e:	223f      	movs	r2, #63	@ 0x3f
 8005250:	409a      	lsls	r2, r3
 8005252:	6a3b      	ldr	r3, [r7, #32]
 8005254:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2201      	movs	r2, #1
 800525a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2200      	movs	r2, #0
 8005262:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800526a:	2b00      	cmp	r3, #0
 800526c:	f000 834a 	beq.w	8005904 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005274:	6878      	ldr	r0, [r7, #4]
 8005276:	4798      	blx	r3
          }
          return;
 8005278:	e344      	b.n	8005904 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005284:	2b00      	cmp	r3, #0
 8005286:	d018      	beq.n	80052ba <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005292:	2b00      	cmp	r3, #0
 8005294:	d108      	bne.n	80052a8 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800529a:	2b00      	cmp	r3, #0
 800529c:	d02c      	beq.n	80052f8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	4798      	blx	r3
 80052a6:	e027      	b.n	80052f8 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d023      	beq.n	80052f8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052b4:	6878      	ldr	r0, [r7, #4]
 80052b6:	4798      	blx	r3
 80052b8:	e01e      	b.n	80052f8 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d10f      	bne.n	80052e8 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	681a      	ldr	r2, [r3, #0]
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f022 0210 	bic.w	r2, r2, #16
 80052d6:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2201      	movs	r2, #1
 80052dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2200      	movs	r2, #0
 80052e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d003      	beq.n	80052f8 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052f4:	6878      	ldr	r0, [r7, #4]
 80052f6:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	f000 8306 	beq.w	800590e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005306:	f003 0301 	and.w	r3, r3, #1
 800530a:	2b00      	cmp	r3, #0
 800530c:	f000 8088 	beq.w	8005420 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2204      	movs	r2, #4
 8005314:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4a7a      	ldr	r2, [pc, #488]	@ (8005508 <HAL_DMA_IRQHandler+0xa08>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d04a      	beq.n	80053b8 <HAL_DMA_IRQHandler+0x8b8>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	4a79      	ldr	r2, [pc, #484]	@ (800550c <HAL_DMA_IRQHandler+0xa0c>)
 8005328:	4293      	cmp	r3, r2
 800532a:	d045      	beq.n	80053b8 <HAL_DMA_IRQHandler+0x8b8>
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a77      	ldr	r2, [pc, #476]	@ (8005510 <HAL_DMA_IRQHandler+0xa10>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d040      	beq.n	80053b8 <HAL_DMA_IRQHandler+0x8b8>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4a76      	ldr	r2, [pc, #472]	@ (8005514 <HAL_DMA_IRQHandler+0xa14>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d03b      	beq.n	80053b8 <HAL_DMA_IRQHandler+0x8b8>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4a74      	ldr	r2, [pc, #464]	@ (8005518 <HAL_DMA_IRQHandler+0xa18>)
 8005346:	4293      	cmp	r3, r2
 8005348:	d036      	beq.n	80053b8 <HAL_DMA_IRQHandler+0x8b8>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4a73      	ldr	r2, [pc, #460]	@ (800551c <HAL_DMA_IRQHandler+0xa1c>)
 8005350:	4293      	cmp	r3, r2
 8005352:	d031      	beq.n	80053b8 <HAL_DMA_IRQHandler+0x8b8>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4a71      	ldr	r2, [pc, #452]	@ (8005520 <HAL_DMA_IRQHandler+0xa20>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d02c      	beq.n	80053b8 <HAL_DMA_IRQHandler+0x8b8>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	4a70      	ldr	r2, [pc, #448]	@ (8005524 <HAL_DMA_IRQHandler+0xa24>)
 8005364:	4293      	cmp	r3, r2
 8005366:	d027      	beq.n	80053b8 <HAL_DMA_IRQHandler+0x8b8>
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	4a6e      	ldr	r2, [pc, #440]	@ (8005528 <HAL_DMA_IRQHandler+0xa28>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d022      	beq.n	80053b8 <HAL_DMA_IRQHandler+0x8b8>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	4a6d      	ldr	r2, [pc, #436]	@ (800552c <HAL_DMA_IRQHandler+0xa2c>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d01d      	beq.n	80053b8 <HAL_DMA_IRQHandler+0x8b8>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	4a6b      	ldr	r2, [pc, #428]	@ (8005530 <HAL_DMA_IRQHandler+0xa30>)
 8005382:	4293      	cmp	r3, r2
 8005384:	d018      	beq.n	80053b8 <HAL_DMA_IRQHandler+0x8b8>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4a6a      	ldr	r2, [pc, #424]	@ (8005534 <HAL_DMA_IRQHandler+0xa34>)
 800538c:	4293      	cmp	r3, r2
 800538e:	d013      	beq.n	80053b8 <HAL_DMA_IRQHandler+0x8b8>
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	4a68      	ldr	r2, [pc, #416]	@ (8005538 <HAL_DMA_IRQHandler+0xa38>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d00e      	beq.n	80053b8 <HAL_DMA_IRQHandler+0x8b8>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	4a67      	ldr	r2, [pc, #412]	@ (800553c <HAL_DMA_IRQHandler+0xa3c>)
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d009      	beq.n	80053b8 <HAL_DMA_IRQHandler+0x8b8>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4a65      	ldr	r2, [pc, #404]	@ (8005540 <HAL_DMA_IRQHandler+0xa40>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d004      	beq.n	80053b8 <HAL_DMA_IRQHandler+0x8b8>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4a64      	ldr	r2, [pc, #400]	@ (8005544 <HAL_DMA_IRQHandler+0xa44>)
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d108      	bne.n	80053ca <HAL_DMA_IRQHandler+0x8ca>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	681a      	ldr	r2, [r3, #0]
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f022 0201 	bic.w	r2, r2, #1
 80053c6:	601a      	str	r2, [r3, #0]
 80053c8:	e007      	b.n	80053da <HAL_DMA_IRQHandler+0x8da>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	681a      	ldr	r2, [r3, #0]
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f022 0201 	bic.w	r2, r2, #1
 80053d8:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	3301      	adds	r3, #1
 80053de:	60fb      	str	r3, [r7, #12]
 80053e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053e2:	429a      	cmp	r2, r3
 80053e4:	d307      	bcc.n	80053f6 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f003 0301 	and.w	r3, r3, #1
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d1f2      	bne.n	80053da <HAL_DMA_IRQHandler+0x8da>
 80053f4:	e000      	b.n	80053f8 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80053f6:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f003 0301 	and.w	r3, r3, #1
 8005402:	2b00      	cmp	r3, #0
 8005404:	d004      	beq.n	8005410 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	2203      	movs	r2, #3
 800540a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800540e:	e003      	b.n	8005418 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2201      	movs	r2, #1
 8005414:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2200      	movs	r2, #0
 800541c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005424:	2b00      	cmp	r3, #0
 8005426:	f000 8272 	beq.w	800590e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800542e:	6878      	ldr	r0, [r7, #4]
 8005430:	4798      	blx	r3
 8005432:	e26c      	b.n	800590e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4a43      	ldr	r2, [pc, #268]	@ (8005548 <HAL_DMA_IRQHandler+0xa48>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d022      	beq.n	8005484 <HAL_DMA_IRQHandler+0x984>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4a42      	ldr	r2, [pc, #264]	@ (800554c <HAL_DMA_IRQHandler+0xa4c>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d01d      	beq.n	8005484 <HAL_DMA_IRQHandler+0x984>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4a40      	ldr	r2, [pc, #256]	@ (8005550 <HAL_DMA_IRQHandler+0xa50>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d018      	beq.n	8005484 <HAL_DMA_IRQHandler+0x984>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4a3f      	ldr	r2, [pc, #252]	@ (8005554 <HAL_DMA_IRQHandler+0xa54>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d013      	beq.n	8005484 <HAL_DMA_IRQHandler+0x984>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	4a3d      	ldr	r2, [pc, #244]	@ (8005558 <HAL_DMA_IRQHandler+0xa58>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d00e      	beq.n	8005484 <HAL_DMA_IRQHandler+0x984>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	4a3c      	ldr	r2, [pc, #240]	@ (800555c <HAL_DMA_IRQHandler+0xa5c>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d009      	beq.n	8005484 <HAL_DMA_IRQHandler+0x984>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	4a3a      	ldr	r2, [pc, #232]	@ (8005560 <HAL_DMA_IRQHandler+0xa60>)
 8005476:	4293      	cmp	r3, r2
 8005478:	d004      	beq.n	8005484 <HAL_DMA_IRQHandler+0x984>
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	4a39      	ldr	r2, [pc, #228]	@ (8005564 <HAL_DMA_IRQHandler+0xa64>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d101      	bne.n	8005488 <HAL_DMA_IRQHandler+0x988>
 8005484:	2301      	movs	r3, #1
 8005486:	e000      	b.n	800548a <HAL_DMA_IRQHandler+0x98a>
 8005488:	2300      	movs	r3, #0
 800548a:	2b00      	cmp	r3, #0
 800548c:	f000 823f 	beq.w	800590e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800549c:	f003 031f 	and.w	r3, r3, #31
 80054a0:	2204      	movs	r2, #4
 80054a2:	409a      	lsls	r2, r3
 80054a4:	697b      	ldr	r3, [r7, #20]
 80054a6:	4013      	ands	r3, r2
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	f000 80cd 	beq.w	8005648 <HAL_DMA_IRQHandler+0xb48>
 80054ae:	693b      	ldr	r3, [r7, #16]
 80054b0:	f003 0304 	and.w	r3, r3, #4
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	f000 80c7 	beq.w	8005648 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054be:	f003 031f 	and.w	r3, r3, #31
 80054c2:	2204      	movs	r2, #4
 80054c4:	409a      	lsls	r2, r3
 80054c6:	69fb      	ldr	r3, [r7, #28]
 80054c8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80054ca:	693b      	ldr	r3, [r7, #16]
 80054cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d049      	beq.n	8005568 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80054d4:	693b      	ldr	r3, [r7, #16]
 80054d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d109      	bne.n	80054f2 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	f000 8210 	beq.w	8005908 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80054ec:	6878      	ldr	r0, [r7, #4]
 80054ee:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80054f0:	e20a      	b.n	8005908 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	f000 8206 	beq.w	8005908 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005500:	6878      	ldr	r0, [r7, #4]
 8005502:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005504:	e200      	b.n	8005908 <HAL_DMA_IRQHandler+0xe08>
 8005506:	bf00      	nop
 8005508:	40020010 	.word	0x40020010
 800550c:	40020028 	.word	0x40020028
 8005510:	40020040 	.word	0x40020040
 8005514:	40020058 	.word	0x40020058
 8005518:	40020070 	.word	0x40020070
 800551c:	40020088 	.word	0x40020088
 8005520:	400200a0 	.word	0x400200a0
 8005524:	400200b8 	.word	0x400200b8
 8005528:	40020410 	.word	0x40020410
 800552c:	40020428 	.word	0x40020428
 8005530:	40020440 	.word	0x40020440
 8005534:	40020458 	.word	0x40020458
 8005538:	40020470 	.word	0x40020470
 800553c:	40020488 	.word	0x40020488
 8005540:	400204a0 	.word	0x400204a0
 8005544:	400204b8 	.word	0x400204b8
 8005548:	58025408 	.word	0x58025408
 800554c:	5802541c 	.word	0x5802541c
 8005550:	58025430 	.word	0x58025430
 8005554:	58025444 	.word	0x58025444
 8005558:	58025458 	.word	0x58025458
 800555c:	5802546c 	.word	0x5802546c
 8005560:	58025480 	.word	0x58025480
 8005564:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005568:	693b      	ldr	r3, [r7, #16]
 800556a:	f003 0320 	and.w	r3, r3, #32
 800556e:	2b00      	cmp	r3, #0
 8005570:	d160      	bne.n	8005634 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	4a7f      	ldr	r2, [pc, #508]	@ (8005774 <HAL_DMA_IRQHandler+0xc74>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d04a      	beq.n	8005612 <HAL_DMA_IRQHandler+0xb12>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4a7d      	ldr	r2, [pc, #500]	@ (8005778 <HAL_DMA_IRQHandler+0xc78>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d045      	beq.n	8005612 <HAL_DMA_IRQHandler+0xb12>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4a7c      	ldr	r2, [pc, #496]	@ (800577c <HAL_DMA_IRQHandler+0xc7c>)
 800558c:	4293      	cmp	r3, r2
 800558e:	d040      	beq.n	8005612 <HAL_DMA_IRQHandler+0xb12>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4a7a      	ldr	r2, [pc, #488]	@ (8005780 <HAL_DMA_IRQHandler+0xc80>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d03b      	beq.n	8005612 <HAL_DMA_IRQHandler+0xb12>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a79      	ldr	r2, [pc, #484]	@ (8005784 <HAL_DMA_IRQHandler+0xc84>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d036      	beq.n	8005612 <HAL_DMA_IRQHandler+0xb12>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	4a77      	ldr	r2, [pc, #476]	@ (8005788 <HAL_DMA_IRQHandler+0xc88>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d031      	beq.n	8005612 <HAL_DMA_IRQHandler+0xb12>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a76      	ldr	r2, [pc, #472]	@ (800578c <HAL_DMA_IRQHandler+0xc8c>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d02c      	beq.n	8005612 <HAL_DMA_IRQHandler+0xb12>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a74      	ldr	r2, [pc, #464]	@ (8005790 <HAL_DMA_IRQHandler+0xc90>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d027      	beq.n	8005612 <HAL_DMA_IRQHandler+0xb12>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4a73      	ldr	r2, [pc, #460]	@ (8005794 <HAL_DMA_IRQHandler+0xc94>)
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d022      	beq.n	8005612 <HAL_DMA_IRQHandler+0xb12>
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a71      	ldr	r2, [pc, #452]	@ (8005798 <HAL_DMA_IRQHandler+0xc98>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d01d      	beq.n	8005612 <HAL_DMA_IRQHandler+0xb12>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	4a70      	ldr	r2, [pc, #448]	@ (800579c <HAL_DMA_IRQHandler+0xc9c>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d018      	beq.n	8005612 <HAL_DMA_IRQHandler+0xb12>
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a6e      	ldr	r2, [pc, #440]	@ (80057a0 <HAL_DMA_IRQHandler+0xca0>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d013      	beq.n	8005612 <HAL_DMA_IRQHandler+0xb12>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	4a6d      	ldr	r2, [pc, #436]	@ (80057a4 <HAL_DMA_IRQHandler+0xca4>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d00e      	beq.n	8005612 <HAL_DMA_IRQHandler+0xb12>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	4a6b      	ldr	r2, [pc, #428]	@ (80057a8 <HAL_DMA_IRQHandler+0xca8>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d009      	beq.n	8005612 <HAL_DMA_IRQHandler+0xb12>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	4a6a      	ldr	r2, [pc, #424]	@ (80057ac <HAL_DMA_IRQHandler+0xcac>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d004      	beq.n	8005612 <HAL_DMA_IRQHandler+0xb12>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4a68      	ldr	r2, [pc, #416]	@ (80057b0 <HAL_DMA_IRQHandler+0xcb0>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d108      	bne.n	8005624 <HAL_DMA_IRQHandler+0xb24>
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	681a      	ldr	r2, [r3, #0]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f022 0208 	bic.w	r2, r2, #8
 8005620:	601a      	str	r2, [r3, #0]
 8005622:	e007      	b.n	8005634 <HAL_DMA_IRQHandler+0xb34>
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	681a      	ldr	r2, [r3, #0]
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f022 0204 	bic.w	r2, r2, #4
 8005632:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005638:	2b00      	cmp	r3, #0
 800563a:	f000 8165 	beq.w	8005908 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005642:	6878      	ldr	r0, [r7, #4]
 8005644:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005646:	e15f      	b.n	8005908 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800564c:	f003 031f 	and.w	r3, r3, #31
 8005650:	2202      	movs	r2, #2
 8005652:	409a      	lsls	r2, r3
 8005654:	697b      	ldr	r3, [r7, #20]
 8005656:	4013      	ands	r3, r2
 8005658:	2b00      	cmp	r3, #0
 800565a:	f000 80c5 	beq.w	80057e8 <HAL_DMA_IRQHandler+0xce8>
 800565e:	693b      	ldr	r3, [r7, #16]
 8005660:	f003 0302 	and.w	r3, r3, #2
 8005664:	2b00      	cmp	r3, #0
 8005666:	f000 80bf 	beq.w	80057e8 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800566e:	f003 031f 	and.w	r3, r3, #31
 8005672:	2202      	movs	r2, #2
 8005674:	409a      	lsls	r2, r3
 8005676:	69fb      	ldr	r3, [r7, #28]
 8005678:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800567a:	693b      	ldr	r3, [r7, #16]
 800567c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005680:	2b00      	cmp	r3, #0
 8005682:	d018      	beq.n	80056b6 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005684:	693b      	ldr	r3, [r7, #16]
 8005686:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800568a:	2b00      	cmp	r3, #0
 800568c:	d109      	bne.n	80056a2 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005692:	2b00      	cmp	r3, #0
 8005694:	f000 813a 	beq.w	800590c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800569c:	6878      	ldr	r0, [r7, #4]
 800569e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80056a0:	e134      	b.n	800590c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	f000 8130 	beq.w	800590c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056b0:	6878      	ldr	r0, [r7, #4]
 80056b2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80056b4:	e12a      	b.n	800590c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80056b6:	693b      	ldr	r3, [r7, #16]
 80056b8:	f003 0320 	and.w	r3, r3, #32
 80056bc:	2b00      	cmp	r3, #0
 80056be:	f040 8089 	bne.w	80057d4 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	4a2b      	ldr	r2, [pc, #172]	@ (8005774 <HAL_DMA_IRQHandler+0xc74>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d04a      	beq.n	8005762 <HAL_DMA_IRQHandler+0xc62>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a29      	ldr	r2, [pc, #164]	@ (8005778 <HAL_DMA_IRQHandler+0xc78>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d045      	beq.n	8005762 <HAL_DMA_IRQHandler+0xc62>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4a28      	ldr	r2, [pc, #160]	@ (800577c <HAL_DMA_IRQHandler+0xc7c>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d040      	beq.n	8005762 <HAL_DMA_IRQHandler+0xc62>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a26      	ldr	r2, [pc, #152]	@ (8005780 <HAL_DMA_IRQHandler+0xc80>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d03b      	beq.n	8005762 <HAL_DMA_IRQHandler+0xc62>
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	4a25      	ldr	r2, [pc, #148]	@ (8005784 <HAL_DMA_IRQHandler+0xc84>)
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d036      	beq.n	8005762 <HAL_DMA_IRQHandler+0xc62>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a23      	ldr	r2, [pc, #140]	@ (8005788 <HAL_DMA_IRQHandler+0xc88>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d031      	beq.n	8005762 <HAL_DMA_IRQHandler+0xc62>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4a22      	ldr	r2, [pc, #136]	@ (800578c <HAL_DMA_IRQHandler+0xc8c>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d02c      	beq.n	8005762 <HAL_DMA_IRQHandler+0xc62>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4a20      	ldr	r2, [pc, #128]	@ (8005790 <HAL_DMA_IRQHandler+0xc90>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d027      	beq.n	8005762 <HAL_DMA_IRQHandler+0xc62>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a1f      	ldr	r2, [pc, #124]	@ (8005794 <HAL_DMA_IRQHandler+0xc94>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d022      	beq.n	8005762 <HAL_DMA_IRQHandler+0xc62>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4a1d      	ldr	r2, [pc, #116]	@ (8005798 <HAL_DMA_IRQHandler+0xc98>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d01d      	beq.n	8005762 <HAL_DMA_IRQHandler+0xc62>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4a1c      	ldr	r2, [pc, #112]	@ (800579c <HAL_DMA_IRQHandler+0xc9c>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d018      	beq.n	8005762 <HAL_DMA_IRQHandler+0xc62>
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a1a      	ldr	r2, [pc, #104]	@ (80057a0 <HAL_DMA_IRQHandler+0xca0>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d013      	beq.n	8005762 <HAL_DMA_IRQHandler+0xc62>
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4a19      	ldr	r2, [pc, #100]	@ (80057a4 <HAL_DMA_IRQHandler+0xca4>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d00e      	beq.n	8005762 <HAL_DMA_IRQHandler+0xc62>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	4a17      	ldr	r2, [pc, #92]	@ (80057a8 <HAL_DMA_IRQHandler+0xca8>)
 800574a:	4293      	cmp	r3, r2
 800574c:	d009      	beq.n	8005762 <HAL_DMA_IRQHandler+0xc62>
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4a16      	ldr	r2, [pc, #88]	@ (80057ac <HAL_DMA_IRQHandler+0xcac>)
 8005754:	4293      	cmp	r3, r2
 8005756:	d004      	beq.n	8005762 <HAL_DMA_IRQHandler+0xc62>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a14      	ldr	r2, [pc, #80]	@ (80057b0 <HAL_DMA_IRQHandler+0xcb0>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d128      	bne.n	80057b4 <HAL_DMA_IRQHandler+0xcb4>
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	681a      	ldr	r2, [r3, #0]
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f022 0214 	bic.w	r2, r2, #20
 8005770:	601a      	str	r2, [r3, #0]
 8005772:	e027      	b.n	80057c4 <HAL_DMA_IRQHandler+0xcc4>
 8005774:	40020010 	.word	0x40020010
 8005778:	40020028 	.word	0x40020028
 800577c:	40020040 	.word	0x40020040
 8005780:	40020058 	.word	0x40020058
 8005784:	40020070 	.word	0x40020070
 8005788:	40020088 	.word	0x40020088
 800578c:	400200a0 	.word	0x400200a0
 8005790:	400200b8 	.word	0x400200b8
 8005794:	40020410 	.word	0x40020410
 8005798:	40020428 	.word	0x40020428
 800579c:	40020440 	.word	0x40020440
 80057a0:	40020458 	.word	0x40020458
 80057a4:	40020470 	.word	0x40020470
 80057a8:	40020488 	.word	0x40020488
 80057ac:	400204a0 	.word	0x400204a0
 80057b0:	400204b8 	.word	0x400204b8
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	681a      	ldr	r2, [r3, #0]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f022 020a 	bic.w	r2, r2, #10
 80057c2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2201      	movs	r2, #1
 80057c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2200      	movs	r2, #0
 80057d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057d8:	2b00      	cmp	r3, #0
 80057da:	f000 8097 	beq.w	800590c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057e2:	6878      	ldr	r0, [r7, #4]
 80057e4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80057e6:	e091      	b.n	800590c <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057ec:	f003 031f 	and.w	r3, r3, #31
 80057f0:	2208      	movs	r2, #8
 80057f2:	409a      	lsls	r2, r3
 80057f4:	697b      	ldr	r3, [r7, #20]
 80057f6:	4013      	ands	r3, r2
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	f000 8088 	beq.w	800590e <HAL_DMA_IRQHandler+0xe0e>
 80057fe:	693b      	ldr	r3, [r7, #16]
 8005800:	f003 0308 	and.w	r3, r3, #8
 8005804:	2b00      	cmp	r3, #0
 8005806:	f000 8082 	beq.w	800590e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4a41      	ldr	r2, [pc, #260]	@ (8005914 <HAL_DMA_IRQHandler+0xe14>)
 8005810:	4293      	cmp	r3, r2
 8005812:	d04a      	beq.n	80058aa <HAL_DMA_IRQHandler+0xdaa>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	4a3f      	ldr	r2, [pc, #252]	@ (8005918 <HAL_DMA_IRQHandler+0xe18>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d045      	beq.n	80058aa <HAL_DMA_IRQHandler+0xdaa>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4a3e      	ldr	r2, [pc, #248]	@ (800591c <HAL_DMA_IRQHandler+0xe1c>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d040      	beq.n	80058aa <HAL_DMA_IRQHandler+0xdaa>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	4a3c      	ldr	r2, [pc, #240]	@ (8005920 <HAL_DMA_IRQHandler+0xe20>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d03b      	beq.n	80058aa <HAL_DMA_IRQHandler+0xdaa>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4a3b      	ldr	r2, [pc, #236]	@ (8005924 <HAL_DMA_IRQHandler+0xe24>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d036      	beq.n	80058aa <HAL_DMA_IRQHandler+0xdaa>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	4a39      	ldr	r2, [pc, #228]	@ (8005928 <HAL_DMA_IRQHandler+0xe28>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d031      	beq.n	80058aa <HAL_DMA_IRQHandler+0xdaa>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	4a38      	ldr	r2, [pc, #224]	@ (800592c <HAL_DMA_IRQHandler+0xe2c>)
 800584c:	4293      	cmp	r3, r2
 800584e:	d02c      	beq.n	80058aa <HAL_DMA_IRQHandler+0xdaa>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a36      	ldr	r2, [pc, #216]	@ (8005930 <HAL_DMA_IRQHandler+0xe30>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d027      	beq.n	80058aa <HAL_DMA_IRQHandler+0xdaa>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	4a35      	ldr	r2, [pc, #212]	@ (8005934 <HAL_DMA_IRQHandler+0xe34>)
 8005860:	4293      	cmp	r3, r2
 8005862:	d022      	beq.n	80058aa <HAL_DMA_IRQHandler+0xdaa>
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4a33      	ldr	r2, [pc, #204]	@ (8005938 <HAL_DMA_IRQHandler+0xe38>)
 800586a:	4293      	cmp	r3, r2
 800586c:	d01d      	beq.n	80058aa <HAL_DMA_IRQHandler+0xdaa>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	4a32      	ldr	r2, [pc, #200]	@ (800593c <HAL_DMA_IRQHandler+0xe3c>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d018      	beq.n	80058aa <HAL_DMA_IRQHandler+0xdaa>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	4a30      	ldr	r2, [pc, #192]	@ (8005940 <HAL_DMA_IRQHandler+0xe40>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d013      	beq.n	80058aa <HAL_DMA_IRQHandler+0xdaa>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4a2f      	ldr	r2, [pc, #188]	@ (8005944 <HAL_DMA_IRQHandler+0xe44>)
 8005888:	4293      	cmp	r3, r2
 800588a:	d00e      	beq.n	80058aa <HAL_DMA_IRQHandler+0xdaa>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4a2d      	ldr	r2, [pc, #180]	@ (8005948 <HAL_DMA_IRQHandler+0xe48>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d009      	beq.n	80058aa <HAL_DMA_IRQHandler+0xdaa>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4a2c      	ldr	r2, [pc, #176]	@ (800594c <HAL_DMA_IRQHandler+0xe4c>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d004      	beq.n	80058aa <HAL_DMA_IRQHandler+0xdaa>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4a2a      	ldr	r2, [pc, #168]	@ (8005950 <HAL_DMA_IRQHandler+0xe50>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d108      	bne.n	80058bc <HAL_DMA_IRQHandler+0xdbc>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	681a      	ldr	r2, [r3, #0]
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f022 021c 	bic.w	r2, r2, #28
 80058b8:	601a      	str	r2, [r3, #0]
 80058ba:	e007      	b.n	80058cc <HAL_DMA_IRQHandler+0xdcc>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	681a      	ldr	r2, [r3, #0]
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f022 020e 	bic.w	r2, r2, #14
 80058ca:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058d0:	f003 031f 	and.w	r3, r3, #31
 80058d4:	2201      	movs	r2, #1
 80058d6:	409a      	lsls	r2, r3
 80058d8:	69fb      	ldr	r3, [r7, #28]
 80058da:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2201      	movs	r2, #1
 80058e0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2201      	movs	r2, #1
 80058e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2200      	movs	r2, #0
 80058ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d009      	beq.n	800590e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80058fe:	6878      	ldr	r0, [r7, #4]
 8005900:	4798      	blx	r3
 8005902:	e004      	b.n	800590e <HAL_DMA_IRQHandler+0xe0e>
          return;
 8005904:	bf00      	nop
 8005906:	e002      	b.n	800590e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005908:	bf00      	nop
 800590a:	e000      	b.n	800590e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800590c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800590e:	3728      	adds	r7, #40	@ 0x28
 8005910:	46bd      	mov	sp, r7
 8005912:	bd80      	pop	{r7, pc}
 8005914:	40020010 	.word	0x40020010
 8005918:	40020028 	.word	0x40020028
 800591c:	40020040 	.word	0x40020040
 8005920:	40020058 	.word	0x40020058
 8005924:	40020070 	.word	0x40020070
 8005928:	40020088 	.word	0x40020088
 800592c:	400200a0 	.word	0x400200a0
 8005930:	400200b8 	.word	0x400200b8
 8005934:	40020410 	.word	0x40020410
 8005938:	40020428 	.word	0x40020428
 800593c:	40020440 	.word	0x40020440
 8005940:	40020458 	.word	0x40020458
 8005944:	40020470 	.word	0x40020470
 8005948:	40020488 	.word	0x40020488
 800594c:	400204a0 	.word	0x400204a0
 8005950:	400204b8 	.word	0x400204b8

08005954 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005954:	b480      	push	{r7}
 8005956:	b087      	sub	sp, #28
 8005958:	af00      	add	r7, sp, #0
 800595a:	60f8      	str	r0, [r7, #12]
 800595c:	60b9      	str	r1, [r7, #8]
 800595e:	607a      	str	r2, [r7, #4]
 8005960:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005966:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800596c:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	4a7f      	ldr	r2, [pc, #508]	@ (8005b70 <DMA_SetConfig+0x21c>)
 8005974:	4293      	cmp	r3, r2
 8005976:	d072      	beq.n	8005a5e <DMA_SetConfig+0x10a>
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	4a7d      	ldr	r2, [pc, #500]	@ (8005b74 <DMA_SetConfig+0x220>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d06d      	beq.n	8005a5e <DMA_SetConfig+0x10a>
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	4a7c      	ldr	r2, [pc, #496]	@ (8005b78 <DMA_SetConfig+0x224>)
 8005988:	4293      	cmp	r3, r2
 800598a:	d068      	beq.n	8005a5e <DMA_SetConfig+0x10a>
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	4a7a      	ldr	r2, [pc, #488]	@ (8005b7c <DMA_SetConfig+0x228>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d063      	beq.n	8005a5e <DMA_SetConfig+0x10a>
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	4a79      	ldr	r2, [pc, #484]	@ (8005b80 <DMA_SetConfig+0x22c>)
 800599c:	4293      	cmp	r3, r2
 800599e:	d05e      	beq.n	8005a5e <DMA_SetConfig+0x10a>
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	4a77      	ldr	r2, [pc, #476]	@ (8005b84 <DMA_SetConfig+0x230>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d059      	beq.n	8005a5e <DMA_SetConfig+0x10a>
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	4a76      	ldr	r2, [pc, #472]	@ (8005b88 <DMA_SetConfig+0x234>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d054      	beq.n	8005a5e <DMA_SetConfig+0x10a>
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	4a74      	ldr	r2, [pc, #464]	@ (8005b8c <DMA_SetConfig+0x238>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d04f      	beq.n	8005a5e <DMA_SetConfig+0x10a>
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4a73      	ldr	r2, [pc, #460]	@ (8005b90 <DMA_SetConfig+0x23c>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d04a      	beq.n	8005a5e <DMA_SetConfig+0x10a>
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4a71      	ldr	r2, [pc, #452]	@ (8005b94 <DMA_SetConfig+0x240>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d045      	beq.n	8005a5e <DMA_SetConfig+0x10a>
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	4a70      	ldr	r2, [pc, #448]	@ (8005b98 <DMA_SetConfig+0x244>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d040      	beq.n	8005a5e <DMA_SetConfig+0x10a>
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	4a6e      	ldr	r2, [pc, #440]	@ (8005b9c <DMA_SetConfig+0x248>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d03b      	beq.n	8005a5e <DMA_SetConfig+0x10a>
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	4a6d      	ldr	r2, [pc, #436]	@ (8005ba0 <DMA_SetConfig+0x24c>)
 80059ec:	4293      	cmp	r3, r2
 80059ee:	d036      	beq.n	8005a5e <DMA_SetConfig+0x10a>
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	4a6b      	ldr	r2, [pc, #428]	@ (8005ba4 <DMA_SetConfig+0x250>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d031      	beq.n	8005a5e <DMA_SetConfig+0x10a>
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	4a6a      	ldr	r2, [pc, #424]	@ (8005ba8 <DMA_SetConfig+0x254>)
 8005a00:	4293      	cmp	r3, r2
 8005a02:	d02c      	beq.n	8005a5e <DMA_SetConfig+0x10a>
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4a68      	ldr	r2, [pc, #416]	@ (8005bac <DMA_SetConfig+0x258>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d027      	beq.n	8005a5e <DMA_SetConfig+0x10a>
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	4a67      	ldr	r2, [pc, #412]	@ (8005bb0 <DMA_SetConfig+0x25c>)
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d022      	beq.n	8005a5e <DMA_SetConfig+0x10a>
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	4a65      	ldr	r2, [pc, #404]	@ (8005bb4 <DMA_SetConfig+0x260>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d01d      	beq.n	8005a5e <DMA_SetConfig+0x10a>
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4a64      	ldr	r2, [pc, #400]	@ (8005bb8 <DMA_SetConfig+0x264>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d018      	beq.n	8005a5e <DMA_SetConfig+0x10a>
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a62      	ldr	r2, [pc, #392]	@ (8005bbc <DMA_SetConfig+0x268>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d013      	beq.n	8005a5e <DMA_SetConfig+0x10a>
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	4a61      	ldr	r2, [pc, #388]	@ (8005bc0 <DMA_SetConfig+0x26c>)
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d00e      	beq.n	8005a5e <DMA_SetConfig+0x10a>
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4a5f      	ldr	r2, [pc, #380]	@ (8005bc4 <DMA_SetConfig+0x270>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d009      	beq.n	8005a5e <DMA_SetConfig+0x10a>
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	4a5e      	ldr	r2, [pc, #376]	@ (8005bc8 <DMA_SetConfig+0x274>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d004      	beq.n	8005a5e <DMA_SetConfig+0x10a>
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4a5c      	ldr	r2, [pc, #368]	@ (8005bcc <DMA_SetConfig+0x278>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d101      	bne.n	8005a62 <DMA_SetConfig+0x10e>
 8005a5e:	2301      	movs	r3, #1
 8005a60:	e000      	b.n	8005a64 <DMA_SetConfig+0x110>
 8005a62:	2300      	movs	r3, #0
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d00d      	beq.n	8005a84 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a6c:	68fa      	ldr	r2, [r7, #12]
 8005a6e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005a70:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d004      	beq.n	8005a84 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a7e:	68fa      	ldr	r2, [r7, #12]
 8005a80:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005a82:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a39      	ldr	r2, [pc, #228]	@ (8005b70 <DMA_SetConfig+0x21c>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d04a      	beq.n	8005b24 <DMA_SetConfig+0x1d0>
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a38      	ldr	r2, [pc, #224]	@ (8005b74 <DMA_SetConfig+0x220>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d045      	beq.n	8005b24 <DMA_SetConfig+0x1d0>
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4a36      	ldr	r2, [pc, #216]	@ (8005b78 <DMA_SetConfig+0x224>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d040      	beq.n	8005b24 <DMA_SetConfig+0x1d0>
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	4a35      	ldr	r2, [pc, #212]	@ (8005b7c <DMA_SetConfig+0x228>)
 8005aa8:	4293      	cmp	r3, r2
 8005aaa:	d03b      	beq.n	8005b24 <DMA_SetConfig+0x1d0>
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	4a33      	ldr	r2, [pc, #204]	@ (8005b80 <DMA_SetConfig+0x22c>)
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d036      	beq.n	8005b24 <DMA_SetConfig+0x1d0>
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	4a32      	ldr	r2, [pc, #200]	@ (8005b84 <DMA_SetConfig+0x230>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d031      	beq.n	8005b24 <DMA_SetConfig+0x1d0>
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	4a30      	ldr	r2, [pc, #192]	@ (8005b88 <DMA_SetConfig+0x234>)
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	d02c      	beq.n	8005b24 <DMA_SetConfig+0x1d0>
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4a2f      	ldr	r2, [pc, #188]	@ (8005b8c <DMA_SetConfig+0x238>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d027      	beq.n	8005b24 <DMA_SetConfig+0x1d0>
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	4a2d      	ldr	r2, [pc, #180]	@ (8005b90 <DMA_SetConfig+0x23c>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d022      	beq.n	8005b24 <DMA_SetConfig+0x1d0>
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	4a2c      	ldr	r2, [pc, #176]	@ (8005b94 <DMA_SetConfig+0x240>)
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d01d      	beq.n	8005b24 <DMA_SetConfig+0x1d0>
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4a2a      	ldr	r2, [pc, #168]	@ (8005b98 <DMA_SetConfig+0x244>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d018      	beq.n	8005b24 <DMA_SetConfig+0x1d0>
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4a29      	ldr	r2, [pc, #164]	@ (8005b9c <DMA_SetConfig+0x248>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d013      	beq.n	8005b24 <DMA_SetConfig+0x1d0>
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4a27      	ldr	r2, [pc, #156]	@ (8005ba0 <DMA_SetConfig+0x24c>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d00e      	beq.n	8005b24 <DMA_SetConfig+0x1d0>
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	4a26      	ldr	r2, [pc, #152]	@ (8005ba4 <DMA_SetConfig+0x250>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d009      	beq.n	8005b24 <DMA_SetConfig+0x1d0>
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4a24      	ldr	r2, [pc, #144]	@ (8005ba8 <DMA_SetConfig+0x254>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d004      	beq.n	8005b24 <DMA_SetConfig+0x1d0>
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	4a23      	ldr	r2, [pc, #140]	@ (8005bac <DMA_SetConfig+0x258>)
 8005b20:	4293      	cmp	r3, r2
 8005b22:	d101      	bne.n	8005b28 <DMA_SetConfig+0x1d4>
 8005b24:	2301      	movs	r3, #1
 8005b26:	e000      	b.n	8005b2a <DMA_SetConfig+0x1d6>
 8005b28:	2300      	movs	r3, #0
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d059      	beq.n	8005be2 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b32:	f003 031f 	and.w	r3, r3, #31
 8005b36:	223f      	movs	r2, #63	@ 0x3f
 8005b38:	409a      	lsls	r2, r3
 8005b3a:	697b      	ldr	r3, [r7, #20]
 8005b3c:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	681a      	ldr	r2, [r3, #0]
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005b4c:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	683a      	ldr	r2, [r7, #0]
 8005b54:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	689b      	ldr	r3, [r3, #8]
 8005b5a:	2b40      	cmp	r3, #64	@ 0x40
 8005b5c:	d138      	bne.n	8005bd0 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	687a      	ldr	r2, [r7, #4]
 8005b64:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	68ba      	ldr	r2, [r7, #8]
 8005b6c:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8005b6e:	e086      	b.n	8005c7e <DMA_SetConfig+0x32a>
 8005b70:	40020010 	.word	0x40020010
 8005b74:	40020028 	.word	0x40020028
 8005b78:	40020040 	.word	0x40020040
 8005b7c:	40020058 	.word	0x40020058
 8005b80:	40020070 	.word	0x40020070
 8005b84:	40020088 	.word	0x40020088
 8005b88:	400200a0 	.word	0x400200a0
 8005b8c:	400200b8 	.word	0x400200b8
 8005b90:	40020410 	.word	0x40020410
 8005b94:	40020428 	.word	0x40020428
 8005b98:	40020440 	.word	0x40020440
 8005b9c:	40020458 	.word	0x40020458
 8005ba0:	40020470 	.word	0x40020470
 8005ba4:	40020488 	.word	0x40020488
 8005ba8:	400204a0 	.word	0x400204a0
 8005bac:	400204b8 	.word	0x400204b8
 8005bb0:	58025408 	.word	0x58025408
 8005bb4:	5802541c 	.word	0x5802541c
 8005bb8:	58025430 	.word	0x58025430
 8005bbc:	58025444 	.word	0x58025444
 8005bc0:	58025458 	.word	0x58025458
 8005bc4:	5802546c 	.word	0x5802546c
 8005bc8:	58025480 	.word	0x58025480
 8005bcc:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	68ba      	ldr	r2, [r7, #8]
 8005bd6:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	687a      	ldr	r2, [r7, #4]
 8005bde:	60da      	str	r2, [r3, #12]
}
 8005be0:	e04d      	b.n	8005c7e <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	4a29      	ldr	r2, [pc, #164]	@ (8005c8c <DMA_SetConfig+0x338>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d022      	beq.n	8005c32 <DMA_SetConfig+0x2de>
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	4a27      	ldr	r2, [pc, #156]	@ (8005c90 <DMA_SetConfig+0x33c>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d01d      	beq.n	8005c32 <DMA_SetConfig+0x2de>
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	4a26      	ldr	r2, [pc, #152]	@ (8005c94 <DMA_SetConfig+0x340>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d018      	beq.n	8005c32 <DMA_SetConfig+0x2de>
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	4a24      	ldr	r2, [pc, #144]	@ (8005c98 <DMA_SetConfig+0x344>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d013      	beq.n	8005c32 <DMA_SetConfig+0x2de>
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	4a23      	ldr	r2, [pc, #140]	@ (8005c9c <DMA_SetConfig+0x348>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d00e      	beq.n	8005c32 <DMA_SetConfig+0x2de>
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	4a21      	ldr	r2, [pc, #132]	@ (8005ca0 <DMA_SetConfig+0x34c>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d009      	beq.n	8005c32 <DMA_SetConfig+0x2de>
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	4a20      	ldr	r2, [pc, #128]	@ (8005ca4 <DMA_SetConfig+0x350>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d004      	beq.n	8005c32 <DMA_SetConfig+0x2de>
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	4a1e      	ldr	r2, [pc, #120]	@ (8005ca8 <DMA_SetConfig+0x354>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d101      	bne.n	8005c36 <DMA_SetConfig+0x2e2>
 8005c32:	2301      	movs	r3, #1
 8005c34:	e000      	b.n	8005c38 <DMA_SetConfig+0x2e4>
 8005c36:	2300      	movs	r3, #0
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d020      	beq.n	8005c7e <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c40:	f003 031f 	and.w	r3, r3, #31
 8005c44:	2201      	movs	r2, #1
 8005c46:	409a      	lsls	r2, r3
 8005c48:	693b      	ldr	r3, [r7, #16]
 8005c4a:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	683a      	ldr	r2, [r7, #0]
 8005c52:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	689b      	ldr	r3, [r3, #8]
 8005c58:	2b40      	cmp	r3, #64	@ 0x40
 8005c5a:	d108      	bne.n	8005c6e <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	687a      	ldr	r2, [r7, #4]
 8005c62:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	68ba      	ldr	r2, [r7, #8]
 8005c6a:	60da      	str	r2, [r3, #12]
}
 8005c6c:	e007      	b.n	8005c7e <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	68ba      	ldr	r2, [r7, #8]
 8005c74:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	687a      	ldr	r2, [r7, #4]
 8005c7c:	60da      	str	r2, [r3, #12]
}
 8005c7e:	bf00      	nop
 8005c80:	371c      	adds	r7, #28
 8005c82:	46bd      	mov	sp, r7
 8005c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c88:	4770      	bx	lr
 8005c8a:	bf00      	nop
 8005c8c:	58025408 	.word	0x58025408
 8005c90:	5802541c 	.word	0x5802541c
 8005c94:	58025430 	.word	0x58025430
 8005c98:	58025444 	.word	0x58025444
 8005c9c:	58025458 	.word	0x58025458
 8005ca0:	5802546c 	.word	0x5802546c
 8005ca4:	58025480 	.word	0x58025480
 8005ca8:	58025494 	.word	0x58025494

08005cac <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005cac:	b480      	push	{r7}
 8005cae:	b085      	sub	sp, #20
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a42      	ldr	r2, [pc, #264]	@ (8005dc4 <DMA_CalcBaseAndBitshift+0x118>)
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d04a      	beq.n	8005d54 <DMA_CalcBaseAndBitshift+0xa8>
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4a41      	ldr	r2, [pc, #260]	@ (8005dc8 <DMA_CalcBaseAndBitshift+0x11c>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d045      	beq.n	8005d54 <DMA_CalcBaseAndBitshift+0xa8>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a3f      	ldr	r2, [pc, #252]	@ (8005dcc <DMA_CalcBaseAndBitshift+0x120>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d040      	beq.n	8005d54 <DMA_CalcBaseAndBitshift+0xa8>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a3e      	ldr	r2, [pc, #248]	@ (8005dd0 <DMA_CalcBaseAndBitshift+0x124>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d03b      	beq.n	8005d54 <DMA_CalcBaseAndBitshift+0xa8>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a3c      	ldr	r2, [pc, #240]	@ (8005dd4 <DMA_CalcBaseAndBitshift+0x128>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d036      	beq.n	8005d54 <DMA_CalcBaseAndBitshift+0xa8>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4a3b      	ldr	r2, [pc, #236]	@ (8005dd8 <DMA_CalcBaseAndBitshift+0x12c>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d031      	beq.n	8005d54 <DMA_CalcBaseAndBitshift+0xa8>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4a39      	ldr	r2, [pc, #228]	@ (8005ddc <DMA_CalcBaseAndBitshift+0x130>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d02c      	beq.n	8005d54 <DMA_CalcBaseAndBitshift+0xa8>
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4a38      	ldr	r2, [pc, #224]	@ (8005de0 <DMA_CalcBaseAndBitshift+0x134>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d027      	beq.n	8005d54 <DMA_CalcBaseAndBitshift+0xa8>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	4a36      	ldr	r2, [pc, #216]	@ (8005de4 <DMA_CalcBaseAndBitshift+0x138>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d022      	beq.n	8005d54 <DMA_CalcBaseAndBitshift+0xa8>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	4a35      	ldr	r2, [pc, #212]	@ (8005de8 <DMA_CalcBaseAndBitshift+0x13c>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d01d      	beq.n	8005d54 <DMA_CalcBaseAndBitshift+0xa8>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	4a33      	ldr	r2, [pc, #204]	@ (8005dec <DMA_CalcBaseAndBitshift+0x140>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d018      	beq.n	8005d54 <DMA_CalcBaseAndBitshift+0xa8>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4a32      	ldr	r2, [pc, #200]	@ (8005df0 <DMA_CalcBaseAndBitshift+0x144>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d013      	beq.n	8005d54 <DMA_CalcBaseAndBitshift+0xa8>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a30      	ldr	r2, [pc, #192]	@ (8005df4 <DMA_CalcBaseAndBitshift+0x148>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d00e      	beq.n	8005d54 <DMA_CalcBaseAndBitshift+0xa8>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4a2f      	ldr	r2, [pc, #188]	@ (8005df8 <DMA_CalcBaseAndBitshift+0x14c>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d009      	beq.n	8005d54 <DMA_CalcBaseAndBitshift+0xa8>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a2d      	ldr	r2, [pc, #180]	@ (8005dfc <DMA_CalcBaseAndBitshift+0x150>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d004      	beq.n	8005d54 <DMA_CalcBaseAndBitshift+0xa8>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4a2c      	ldr	r2, [pc, #176]	@ (8005e00 <DMA_CalcBaseAndBitshift+0x154>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d101      	bne.n	8005d58 <DMA_CalcBaseAndBitshift+0xac>
 8005d54:	2301      	movs	r3, #1
 8005d56:	e000      	b.n	8005d5a <DMA_CalcBaseAndBitshift+0xae>
 8005d58:	2300      	movs	r3, #0
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d024      	beq.n	8005da8 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	b2db      	uxtb	r3, r3
 8005d64:	3b10      	subs	r3, #16
 8005d66:	4a27      	ldr	r2, [pc, #156]	@ (8005e04 <DMA_CalcBaseAndBitshift+0x158>)
 8005d68:	fba2 2303 	umull	r2, r3, r2, r3
 8005d6c:	091b      	lsrs	r3, r3, #4
 8005d6e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	f003 0307 	and.w	r3, r3, #7
 8005d76:	4a24      	ldr	r2, [pc, #144]	@ (8005e08 <DMA_CalcBaseAndBitshift+0x15c>)
 8005d78:	5cd3      	ldrb	r3, [r2, r3]
 8005d7a:	461a      	mov	r2, r3
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	2b03      	cmp	r3, #3
 8005d84:	d908      	bls.n	8005d98 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	461a      	mov	r2, r3
 8005d8c:	4b1f      	ldr	r3, [pc, #124]	@ (8005e0c <DMA_CalcBaseAndBitshift+0x160>)
 8005d8e:	4013      	ands	r3, r2
 8005d90:	1d1a      	adds	r2, r3, #4
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	659a      	str	r2, [r3, #88]	@ 0x58
 8005d96:	e00d      	b.n	8005db4 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	461a      	mov	r2, r3
 8005d9e:	4b1b      	ldr	r3, [pc, #108]	@ (8005e0c <DMA_CalcBaseAndBitshift+0x160>)
 8005da0:	4013      	ands	r3, r2
 8005da2:	687a      	ldr	r2, [r7, #4]
 8005da4:	6593      	str	r3, [r2, #88]	@ 0x58
 8005da6:	e005      	b.n	8005db4 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8005db8:	4618      	mov	r0, r3
 8005dba:	3714      	adds	r7, #20
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc2:	4770      	bx	lr
 8005dc4:	40020010 	.word	0x40020010
 8005dc8:	40020028 	.word	0x40020028
 8005dcc:	40020040 	.word	0x40020040
 8005dd0:	40020058 	.word	0x40020058
 8005dd4:	40020070 	.word	0x40020070
 8005dd8:	40020088 	.word	0x40020088
 8005ddc:	400200a0 	.word	0x400200a0
 8005de0:	400200b8 	.word	0x400200b8
 8005de4:	40020410 	.word	0x40020410
 8005de8:	40020428 	.word	0x40020428
 8005dec:	40020440 	.word	0x40020440
 8005df0:	40020458 	.word	0x40020458
 8005df4:	40020470 	.word	0x40020470
 8005df8:	40020488 	.word	0x40020488
 8005dfc:	400204a0 	.word	0x400204a0
 8005e00:	400204b8 	.word	0x400204b8
 8005e04:	aaaaaaab 	.word	0xaaaaaaab
 8005e08:	0800cb90 	.word	0x0800cb90
 8005e0c:	fffffc00 	.word	0xfffffc00

08005e10 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8005e10:	b480      	push	{r7}
 8005e12:	b085      	sub	sp, #20
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005e18:	2300      	movs	r3, #0
 8005e1a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	699b      	ldr	r3, [r3, #24]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d120      	bne.n	8005e66 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e28:	2b03      	cmp	r3, #3
 8005e2a:	d858      	bhi.n	8005ede <DMA_CheckFifoParam+0xce>
 8005e2c:	a201      	add	r2, pc, #4	@ (adr r2, 8005e34 <DMA_CheckFifoParam+0x24>)
 8005e2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e32:	bf00      	nop
 8005e34:	08005e45 	.word	0x08005e45
 8005e38:	08005e57 	.word	0x08005e57
 8005e3c:	08005e45 	.word	0x08005e45
 8005e40:	08005edf 	.word	0x08005edf
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e48:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d048      	beq.n	8005ee2 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8005e50:	2301      	movs	r3, #1
 8005e52:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005e54:	e045      	b.n	8005ee2 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e5a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005e5e:	d142      	bne.n	8005ee6 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8005e60:	2301      	movs	r3, #1
 8005e62:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005e64:	e03f      	b.n	8005ee6 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	699b      	ldr	r3, [r3, #24]
 8005e6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e6e:	d123      	bne.n	8005eb8 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e74:	2b03      	cmp	r3, #3
 8005e76:	d838      	bhi.n	8005eea <DMA_CheckFifoParam+0xda>
 8005e78:	a201      	add	r2, pc, #4	@ (adr r2, 8005e80 <DMA_CheckFifoParam+0x70>)
 8005e7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e7e:	bf00      	nop
 8005e80:	08005e91 	.word	0x08005e91
 8005e84:	08005e97 	.word	0x08005e97
 8005e88:	08005e91 	.word	0x08005e91
 8005e8c:	08005ea9 	.word	0x08005ea9
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8005e90:	2301      	movs	r3, #1
 8005e92:	73fb      	strb	r3, [r7, #15]
        break;
 8005e94:	e030      	b.n	8005ef8 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e9a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d025      	beq.n	8005eee <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005ea6:	e022      	b.n	8005eee <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eac:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005eb0:	d11f      	bne.n	8005ef2 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005eb6:	e01c      	b.n	8005ef2 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ebc:	2b02      	cmp	r3, #2
 8005ebe:	d902      	bls.n	8005ec6 <DMA_CheckFifoParam+0xb6>
 8005ec0:	2b03      	cmp	r3, #3
 8005ec2:	d003      	beq.n	8005ecc <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8005ec4:	e018      	b.n	8005ef8 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	73fb      	strb	r3, [r7, #15]
        break;
 8005eca:	e015      	b.n	8005ef8 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ed0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d00e      	beq.n	8005ef6 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8005ed8:	2301      	movs	r3, #1
 8005eda:	73fb      	strb	r3, [r7, #15]
    break;
 8005edc:	e00b      	b.n	8005ef6 <DMA_CheckFifoParam+0xe6>
        break;
 8005ede:	bf00      	nop
 8005ee0:	e00a      	b.n	8005ef8 <DMA_CheckFifoParam+0xe8>
        break;
 8005ee2:	bf00      	nop
 8005ee4:	e008      	b.n	8005ef8 <DMA_CheckFifoParam+0xe8>
        break;
 8005ee6:	bf00      	nop
 8005ee8:	e006      	b.n	8005ef8 <DMA_CheckFifoParam+0xe8>
        break;
 8005eea:	bf00      	nop
 8005eec:	e004      	b.n	8005ef8 <DMA_CheckFifoParam+0xe8>
        break;
 8005eee:	bf00      	nop
 8005ef0:	e002      	b.n	8005ef8 <DMA_CheckFifoParam+0xe8>
        break;
 8005ef2:	bf00      	nop
 8005ef4:	e000      	b.n	8005ef8 <DMA_CheckFifoParam+0xe8>
    break;
 8005ef6:	bf00      	nop
    }
  }

  return status;
 8005ef8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005efa:	4618      	mov	r0, r3
 8005efc:	3714      	adds	r7, #20
 8005efe:	46bd      	mov	sp, r7
 8005f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f04:	4770      	bx	lr
 8005f06:	bf00      	nop

08005f08 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005f08:	b480      	push	{r7}
 8005f0a:	b085      	sub	sp, #20
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4a38      	ldr	r2, [pc, #224]	@ (8005ffc <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d022      	beq.n	8005f66 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4a36      	ldr	r2, [pc, #216]	@ (8006000 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d01d      	beq.n	8005f66 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	4a35      	ldr	r2, [pc, #212]	@ (8006004 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d018      	beq.n	8005f66 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	4a33      	ldr	r2, [pc, #204]	@ (8006008 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d013      	beq.n	8005f66 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	4a32      	ldr	r2, [pc, #200]	@ (800600c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d00e      	beq.n	8005f66 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	4a30      	ldr	r2, [pc, #192]	@ (8006010 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8005f4e:	4293      	cmp	r3, r2
 8005f50:	d009      	beq.n	8005f66 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4a2f      	ldr	r2, [pc, #188]	@ (8006014 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d004      	beq.n	8005f66 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	4a2d      	ldr	r2, [pc, #180]	@ (8006018 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d101      	bne.n	8005f6a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8005f66:	2301      	movs	r3, #1
 8005f68:	e000      	b.n	8005f6c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d01a      	beq.n	8005fa6 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	b2db      	uxtb	r3, r3
 8005f76:	3b08      	subs	r3, #8
 8005f78:	4a28      	ldr	r2, [pc, #160]	@ (800601c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8005f7a:	fba2 2303 	umull	r2, r3, r2, r3
 8005f7e:	091b      	lsrs	r3, r3, #4
 8005f80:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005f82:	68fa      	ldr	r2, [r7, #12]
 8005f84:	4b26      	ldr	r3, [pc, #152]	@ (8006020 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8005f86:	4413      	add	r3, r2
 8005f88:	009b      	lsls	r3, r3, #2
 8005f8a:	461a      	mov	r2, r3
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	4a24      	ldr	r2, [pc, #144]	@ (8006024 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8005f94:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	f003 031f 	and.w	r3, r3, #31
 8005f9c:	2201      	movs	r2, #1
 8005f9e:	409a      	lsls	r2, r3
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8005fa4:	e024      	b.n	8005ff0 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	b2db      	uxtb	r3, r3
 8005fac:	3b10      	subs	r3, #16
 8005fae:	4a1e      	ldr	r2, [pc, #120]	@ (8006028 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8005fb0:	fba2 2303 	umull	r2, r3, r2, r3
 8005fb4:	091b      	lsrs	r3, r3, #4
 8005fb6:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8005fb8:	68bb      	ldr	r3, [r7, #8]
 8005fba:	4a1c      	ldr	r2, [pc, #112]	@ (800602c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d806      	bhi.n	8005fce <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8005fc0:	68bb      	ldr	r3, [r7, #8]
 8005fc2:	4a1b      	ldr	r2, [pc, #108]	@ (8006030 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	d902      	bls.n	8005fce <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	3308      	adds	r3, #8
 8005fcc:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8005fce:	68fa      	ldr	r2, [r7, #12]
 8005fd0:	4b18      	ldr	r3, [pc, #96]	@ (8006034 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8005fd2:	4413      	add	r3, r2
 8005fd4:	009b      	lsls	r3, r3, #2
 8005fd6:	461a      	mov	r2, r3
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	4a16      	ldr	r2, [pc, #88]	@ (8006038 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8005fe0:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	f003 031f 	and.w	r3, r3, #31
 8005fe8:	2201      	movs	r2, #1
 8005fea:	409a      	lsls	r2, r3
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005ff0:	bf00      	nop
 8005ff2:	3714      	adds	r7, #20
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffa:	4770      	bx	lr
 8005ffc:	58025408 	.word	0x58025408
 8006000:	5802541c 	.word	0x5802541c
 8006004:	58025430 	.word	0x58025430
 8006008:	58025444 	.word	0x58025444
 800600c:	58025458 	.word	0x58025458
 8006010:	5802546c 	.word	0x5802546c
 8006014:	58025480 	.word	0x58025480
 8006018:	58025494 	.word	0x58025494
 800601c:	cccccccd 	.word	0xcccccccd
 8006020:	16009600 	.word	0x16009600
 8006024:	58025880 	.word	0x58025880
 8006028:	aaaaaaab 	.word	0xaaaaaaab
 800602c:	400204b8 	.word	0x400204b8
 8006030:	4002040f 	.word	0x4002040f
 8006034:	10008200 	.word	0x10008200
 8006038:	40020880 	.word	0x40020880

0800603c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800603c:	b480      	push	{r7}
 800603e:	b085      	sub	sp, #20
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	685b      	ldr	r3, [r3, #4]
 8006048:	b2db      	uxtb	r3, r3
 800604a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d04a      	beq.n	80060e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	2b08      	cmp	r3, #8
 8006056:	d847      	bhi.n	80060e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	4a25      	ldr	r2, [pc, #148]	@ (80060f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d022      	beq.n	80060a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	4a24      	ldr	r2, [pc, #144]	@ (80060f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8006068:	4293      	cmp	r3, r2
 800606a:	d01d      	beq.n	80060a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	4a22      	ldr	r2, [pc, #136]	@ (80060fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d018      	beq.n	80060a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	4a21      	ldr	r2, [pc, #132]	@ (8006100 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d013      	beq.n	80060a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4a1f      	ldr	r2, [pc, #124]	@ (8006104 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d00e      	beq.n	80060a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	4a1e      	ldr	r2, [pc, #120]	@ (8006108 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d009      	beq.n	80060a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	4a1c      	ldr	r2, [pc, #112]	@ (800610c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d004      	beq.n	80060a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	4a1b      	ldr	r2, [pc, #108]	@ (8006110 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d101      	bne.n	80060ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80060a8:	2301      	movs	r3, #1
 80060aa:	e000      	b.n	80060ae <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80060ac:	2300      	movs	r3, #0
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d00a      	beq.n	80060c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80060b2:	68fa      	ldr	r2, [r7, #12]
 80060b4:	4b17      	ldr	r3, [pc, #92]	@ (8006114 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80060b6:	4413      	add	r3, r2
 80060b8:	009b      	lsls	r3, r3, #2
 80060ba:	461a      	mov	r2, r3
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	4a15      	ldr	r2, [pc, #84]	@ (8006118 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80060c4:	671a      	str	r2, [r3, #112]	@ 0x70
 80060c6:	e009      	b.n	80060dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80060c8:	68fa      	ldr	r2, [r7, #12]
 80060ca:	4b14      	ldr	r3, [pc, #80]	@ (800611c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80060cc:	4413      	add	r3, r2
 80060ce:	009b      	lsls	r3, r3, #2
 80060d0:	461a      	mov	r2, r3
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	4a11      	ldr	r2, [pc, #68]	@ (8006120 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80060da:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	3b01      	subs	r3, #1
 80060e0:	2201      	movs	r2, #1
 80060e2:	409a      	lsls	r2, r3
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80060e8:	bf00      	nop
 80060ea:	3714      	adds	r7, #20
 80060ec:	46bd      	mov	sp, r7
 80060ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f2:	4770      	bx	lr
 80060f4:	58025408 	.word	0x58025408
 80060f8:	5802541c 	.word	0x5802541c
 80060fc:	58025430 	.word	0x58025430
 8006100:	58025444 	.word	0x58025444
 8006104:	58025458 	.word	0x58025458
 8006108:	5802546c 	.word	0x5802546c
 800610c:	58025480 	.word	0x58025480
 8006110:	58025494 	.word	0x58025494
 8006114:	1600963f 	.word	0x1600963f
 8006118:	58025940 	.word	0x58025940
 800611c:	1000823f 	.word	0x1000823f
 8006120:	40020940 	.word	0x40020940

08006124 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8006124:	b480      	push	{r7}
 8006126:	b087      	sub	sp, #28
 8006128:	af00      	add	r7, sp, #0
 800612a:	60f8      	str	r0, [r7, #12]
 800612c:	460b      	mov	r3, r1
 800612e:	607a      	str	r2, [r7, #4]
 8006130:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8006132:	2300      	movs	r3, #0
 8006134:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d101      	bne.n	8006140 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 800613c:	2301      	movs	r3, #1
 800613e:	e00a      	b.n	8006156 <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8006140:	7afb      	ldrb	r3, [r7, #11]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d103      	bne.n	800614e <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	687a      	ldr	r2, [r7, #4]
 800614a:	605a      	str	r2, [r3, #4]
      break;
 800614c:	e002      	b.n	8006154 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 800614e:	2301      	movs	r3, #1
 8006150:	75fb      	strb	r3, [r7, #23]
      break;
 8006152:	bf00      	nop
  }

  return status;
 8006154:	7dfb      	ldrb	r3, [r7, #23]
}
 8006156:	4618      	mov	r0, r3
 8006158:	371c      	adds	r7, #28
 800615a:	46bd      	mov	sp, r7
 800615c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006160:	4770      	bx	lr

08006162 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8006162:	b480      	push	{r7}
 8006164:	b083      	sub	sp, #12
 8006166:	af00      	add	r7, sp, #0
 8006168:	6078      	str	r0, [r7, #4]
 800616a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d101      	bne.n	8006176 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8006172:	2301      	movs	r3, #1
 8006174:	e003      	b.n	800617e <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	683a      	ldr	r2, [r7, #0]
 800617a:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800617c:	2300      	movs	r3, #0
  }
}
 800617e:	4618      	mov	r0, r3
 8006180:	370c      	adds	r7, #12
 8006182:	46bd      	mov	sp, r7
 8006184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006188:	4770      	bx	lr
	...

0800618c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b086      	sub	sp, #24
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	0c1b      	lsrs	r3, r3, #16
 800619a:	f003 0303 	and.w	r3, r3, #3
 800619e:	613b      	str	r3, [r7, #16]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f003 031f 	and.w	r3, r3, #31
 80061a8:	2201      	movs	r2, #1
 80061aa:	fa02 f303 	lsl.w	r3, r2, r3
 80061ae:	60fb      	str	r3, [r7, #12]

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 80061b0:	f7fd fbb0 	bl	8003914 <HAL_GetCurrentCPUID>
 80061b4:	4603      	mov	r3, r0
 80061b6:	2b03      	cmp	r3, #3
 80061b8:	d105      	bne.n	80061c6 <HAL_EXTI_IRQHandler+0x3a>
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 80061ba:	693b      	ldr	r3, [r7, #16]
 80061bc:	011a      	lsls	r2, r3, #4
 80061be:	4b0f      	ldr	r3, [pc, #60]	@ (80061fc <HAL_EXTI_IRQHandler+0x70>)
 80061c0:	4413      	add	r3, r2
 80061c2:	617b      	str	r3, [r7, #20]
 80061c4:	e004      	b.n	80061d0 <HAL_EXTI_IRQHandler+0x44>
  }
  else /* Cortex-M4*/
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
 80061c6:	693b      	ldr	r3, [r7, #16]
 80061c8:	011a      	lsls	r2, r3, #4
 80061ca:	4b0d      	ldr	r3, [pc, #52]	@ (8006200 <HAL_EXTI_IRQHandler+0x74>)
 80061cc:	4413      	add	r3, r2
 80061ce:	617b      	str	r3, [r7, #20]
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 80061d0:	697b      	ldr	r3, [r7, #20]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	68fa      	ldr	r2, [r7, #12]
 80061d6:	4013      	ands	r3, r2
 80061d8:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 80061da:	68bb      	ldr	r3, [r7, #8]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d009      	beq.n	80061f4 <HAL_EXTI_IRQHandler+0x68>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80061e0:	697b      	ldr	r3, [r7, #20]
 80061e2:	68fa      	ldr	r2, [r7, #12]
 80061e4:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d002      	beq.n	80061f4 <HAL_EXTI_IRQHandler+0x68>
    {
      hexti->PendingCallback();
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	685b      	ldr	r3, [r3, #4]
 80061f2:	4798      	blx	r3
    }
  }
}
 80061f4:	bf00      	nop
 80061f6:	3718      	adds	r7, #24
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bd80      	pop	{r7, pc}
 80061fc:	58000088 	.word	0x58000088
 8006200:	580000c8 	.word	0x580000c8

08006204 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8006204:	b480      	push	{r7}
 8006206:	b089      	sub	sp, #36	@ 0x24
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
 800620c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800620e:	2300      	movs	r3, #0
 8006210:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8006212:	4b89      	ldr	r3, [pc, #548]	@ (8006438 <HAL_GPIO_Init+0x234>)
 8006214:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006216:	e194      	b.n	8006542 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	681a      	ldr	r2, [r3, #0]
 800621c:	2101      	movs	r1, #1
 800621e:	69fb      	ldr	r3, [r7, #28]
 8006220:	fa01 f303 	lsl.w	r3, r1, r3
 8006224:	4013      	ands	r3, r2
 8006226:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8006228:	693b      	ldr	r3, [r7, #16]
 800622a:	2b00      	cmp	r3, #0
 800622c:	f000 8186 	beq.w	800653c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	f003 0303 	and.w	r3, r3, #3
 8006238:	2b01      	cmp	r3, #1
 800623a:	d005      	beq.n	8006248 <HAL_GPIO_Init+0x44>
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	685b      	ldr	r3, [r3, #4]
 8006240:	f003 0303 	and.w	r3, r3, #3
 8006244:	2b02      	cmp	r3, #2
 8006246:	d130      	bne.n	80062aa <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	689b      	ldr	r3, [r3, #8]
 800624c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800624e:	69fb      	ldr	r3, [r7, #28]
 8006250:	005b      	lsls	r3, r3, #1
 8006252:	2203      	movs	r2, #3
 8006254:	fa02 f303 	lsl.w	r3, r2, r3
 8006258:	43db      	mvns	r3, r3
 800625a:	69ba      	ldr	r2, [r7, #24]
 800625c:	4013      	ands	r3, r2
 800625e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	68da      	ldr	r2, [r3, #12]
 8006264:	69fb      	ldr	r3, [r7, #28]
 8006266:	005b      	lsls	r3, r3, #1
 8006268:	fa02 f303 	lsl.w	r3, r2, r3
 800626c:	69ba      	ldr	r2, [r7, #24]
 800626e:	4313      	orrs	r3, r2
 8006270:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	69ba      	ldr	r2, [r7, #24]
 8006276:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	685b      	ldr	r3, [r3, #4]
 800627c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800627e:	2201      	movs	r2, #1
 8006280:	69fb      	ldr	r3, [r7, #28]
 8006282:	fa02 f303 	lsl.w	r3, r2, r3
 8006286:	43db      	mvns	r3, r3
 8006288:	69ba      	ldr	r2, [r7, #24]
 800628a:	4013      	ands	r3, r2
 800628c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	685b      	ldr	r3, [r3, #4]
 8006292:	091b      	lsrs	r3, r3, #4
 8006294:	f003 0201 	and.w	r2, r3, #1
 8006298:	69fb      	ldr	r3, [r7, #28]
 800629a:	fa02 f303 	lsl.w	r3, r2, r3
 800629e:	69ba      	ldr	r2, [r7, #24]
 80062a0:	4313      	orrs	r3, r2
 80062a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	69ba      	ldr	r2, [r7, #24]
 80062a8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	685b      	ldr	r3, [r3, #4]
 80062ae:	f003 0303 	and.w	r3, r3, #3
 80062b2:	2b03      	cmp	r3, #3
 80062b4:	d017      	beq.n	80062e6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	68db      	ldr	r3, [r3, #12]
 80062ba:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80062bc:	69fb      	ldr	r3, [r7, #28]
 80062be:	005b      	lsls	r3, r3, #1
 80062c0:	2203      	movs	r2, #3
 80062c2:	fa02 f303 	lsl.w	r3, r2, r3
 80062c6:	43db      	mvns	r3, r3
 80062c8:	69ba      	ldr	r2, [r7, #24]
 80062ca:	4013      	ands	r3, r2
 80062cc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	689a      	ldr	r2, [r3, #8]
 80062d2:	69fb      	ldr	r3, [r7, #28]
 80062d4:	005b      	lsls	r3, r3, #1
 80062d6:	fa02 f303 	lsl.w	r3, r2, r3
 80062da:	69ba      	ldr	r2, [r7, #24]
 80062dc:	4313      	orrs	r3, r2
 80062de:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	69ba      	ldr	r2, [r7, #24]
 80062e4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	685b      	ldr	r3, [r3, #4]
 80062ea:	f003 0303 	and.w	r3, r3, #3
 80062ee:	2b02      	cmp	r3, #2
 80062f0:	d123      	bne.n	800633a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80062f2:	69fb      	ldr	r3, [r7, #28]
 80062f4:	08da      	lsrs	r2, r3, #3
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	3208      	adds	r2, #8
 80062fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006300:	69fb      	ldr	r3, [r7, #28]
 8006302:	f003 0307 	and.w	r3, r3, #7
 8006306:	009b      	lsls	r3, r3, #2
 8006308:	220f      	movs	r2, #15
 800630a:	fa02 f303 	lsl.w	r3, r2, r3
 800630e:	43db      	mvns	r3, r3
 8006310:	69ba      	ldr	r2, [r7, #24]
 8006312:	4013      	ands	r3, r2
 8006314:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006316:	683b      	ldr	r3, [r7, #0]
 8006318:	691a      	ldr	r2, [r3, #16]
 800631a:	69fb      	ldr	r3, [r7, #28]
 800631c:	f003 0307 	and.w	r3, r3, #7
 8006320:	009b      	lsls	r3, r3, #2
 8006322:	fa02 f303 	lsl.w	r3, r2, r3
 8006326:	69ba      	ldr	r2, [r7, #24]
 8006328:	4313      	orrs	r3, r2
 800632a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800632c:	69fb      	ldr	r3, [r7, #28]
 800632e:	08da      	lsrs	r2, r3, #3
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	3208      	adds	r2, #8
 8006334:	69b9      	ldr	r1, [r7, #24]
 8006336:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006340:	69fb      	ldr	r3, [r7, #28]
 8006342:	005b      	lsls	r3, r3, #1
 8006344:	2203      	movs	r2, #3
 8006346:	fa02 f303 	lsl.w	r3, r2, r3
 800634a:	43db      	mvns	r3, r3
 800634c:	69ba      	ldr	r2, [r7, #24]
 800634e:	4013      	ands	r3, r2
 8006350:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	f003 0203 	and.w	r2, r3, #3
 800635a:	69fb      	ldr	r3, [r7, #28]
 800635c:	005b      	lsls	r3, r3, #1
 800635e:	fa02 f303 	lsl.w	r3, r2, r3
 8006362:	69ba      	ldr	r2, [r7, #24]
 8006364:	4313      	orrs	r3, r2
 8006366:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	69ba      	ldr	r2, [r7, #24]
 800636c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006376:	2b00      	cmp	r3, #0
 8006378:	f000 80e0 	beq.w	800653c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800637c:	4b2f      	ldr	r3, [pc, #188]	@ (800643c <HAL_GPIO_Init+0x238>)
 800637e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006382:	4a2e      	ldr	r2, [pc, #184]	@ (800643c <HAL_GPIO_Init+0x238>)
 8006384:	f043 0302 	orr.w	r3, r3, #2
 8006388:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800638c:	4b2b      	ldr	r3, [pc, #172]	@ (800643c <HAL_GPIO_Init+0x238>)
 800638e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006392:	f003 0302 	and.w	r3, r3, #2
 8006396:	60fb      	str	r3, [r7, #12]
 8006398:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800639a:	4a29      	ldr	r2, [pc, #164]	@ (8006440 <HAL_GPIO_Init+0x23c>)
 800639c:	69fb      	ldr	r3, [r7, #28]
 800639e:	089b      	lsrs	r3, r3, #2
 80063a0:	3302      	adds	r3, #2
 80063a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80063a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80063a8:	69fb      	ldr	r3, [r7, #28]
 80063aa:	f003 0303 	and.w	r3, r3, #3
 80063ae:	009b      	lsls	r3, r3, #2
 80063b0:	220f      	movs	r2, #15
 80063b2:	fa02 f303 	lsl.w	r3, r2, r3
 80063b6:	43db      	mvns	r3, r3
 80063b8:	69ba      	ldr	r2, [r7, #24]
 80063ba:	4013      	ands	r3, r2
 80063bc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	4a20      	ldr	r2, [pc, #128]	@ (8006444 <HAL_GPIO_Init+0x240>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d052      	beq.n	800646c <HAL_GPIO_Init+0x268>
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	4a1f      	ldr	r2, [pc, #124]	@ (8006448 <HAL_GPIO_Init+0x244>)
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d031      	beq.n	8006432 <HAL_GPIO_Init+0x22e>
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	4a1e      	ldr	r2, [pc, #120]	@ (800644c <HAL_GPIO_Init+0x248>)
 80063d2:	4293      	cmp	r3, r2
 80063d4:	d02b      	beq.n	800642e <HAL_GPIO_Init+0x22a>
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	4a1d      	ldr	r2, [pc, #116]	@ (8006450 <HAL_GPIO_Init+0x24c>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d025      	beq.n	800642a <HAL_GPIO_Init+0x226>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	4a1c      	ldr	r2, [pc, #112]	@ (8006454 <HAL_GPIO_Init+0x250>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d01f      	beq.n	8006426 <HAL_GPIO_Init+0x222>
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	4a1b      	ldr	r2, [pc, #108]	@ (8006458 <HAL_GPIO_Init+0x254>)
 80063ea:	4293      	cmp	r3, r2
 80063ec:	d019      	beq.n	8006422 <HAL_GPIO_Init+0x21e>
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	4a1a      	ldr	r2, [pc, #104]	@ (800645c <HAL_GPIO_Init+0x258>)
 80063f2:	4293      	cmp	r3, r2
 80063f4:	d013      	beq.n	800641e <HAL_GPIO_Init+0x21a>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	4a19      	ldr	r2, [pc, #100]	@ (8006460 <HAL_GPIO_Init+0x25c>)
 80063fa:	4293      	cmp	r3, r2
 80063fc:	d00d      	beq.n	800641a <HAL_GPIO_Init+0x216>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	4a18      	ldr	r2, [pc, #96]	@ (8006464 <HAL_GPIO_Init+0x260>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d007      	beq.n	8006416 <HAL_GPIO_Init+0x212>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	4a17      	ldr	r2, [pc, #92]	@ (8006468 <HAL_GPIO_Init+0x264>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d101      	bne.n	8006412 <HAL_GPIO_Init+0x20e>
 800640e:	2309      	movs	r3, #9
 8006410:	e02d      	b.n	800646e <HAL_GPIO_Init+0x26a>
 8006412:	230a      	movs	r3, #10
 8006414:	e02b      	b.n	800646e <HAL_GPIO_Init+0x26a>
 8006416:	2308      	movs	r3, #8
 8006418:	e029      	b.n	800646e <HAL_GPIO_Init+0x26a>
 800641a:	2307      	movs	r3, #7
 800641c:	e027      	b.n	800646e <HAL_GPIO_Init+0x26a>
 800641e:	2306      	movs	r3, #6
 8006420:	e025      	b.n	800646e <HAL_GPIO_Init+0x26a>
 8006422:	2305      	movs	r3, #5
 8006424:	e023      	b.n	800646e <HAL_GPIO_Init+0x26a>
 8006426:	2304      	movs	r3, #4
 8006428:	e021      	b.n	800646e <HAL_GPIO_Init+0x26a>
 800642a:	2303      	movs	r3, #3
 800642c:	e01f      	b.n	800646e <HAL_GPIO_Init+0x26a>
 800642e:	2302      	movs	r3, #2
 8006430:	e01d      	b.n	800646e <HAL_GPIO_Init+0x26a>
 8006432:	2301      	movs	r3, #1
 8006434:	e01b      	b.n	800646e <HAL_GPIO_Init+0x26a>
 8006436:	bf00      	nop
 8006438:	58000080 	.word	0x58000080
 800643c:	58024400 	.word	0x58024400
 8006440:	58000400 	.word	0x58000400
 8006444:	58020000 	.word	0x58020000
 8006448:	58020400 	.word	0x58020400
 800644c:	58020800 	.word	0x58020800
 8006450:	58020c00 	.word	0x58020c00
 8006454:	58021000 	.word	0x58021000
 8006458:	58021400 	.word	0x58021400
 800645c:	58021800 	.word	0x58021800
 8006460:	58021c00 	.word	0x58021c00
 8006464:	58022000 	.word	0x58022000
 8006468:	58022400 	.word	0x58022400
 800646c:	2300      	movs	r3, #0
 800646e:	69fa      	ldr	r2, [r7, #28]
 8006470:	f002 0203 	and.w	r2, r2, #3
 8006474:	0092      	lsls	r2, r2, #2
 8006476:	4093      	lsls	r3, r2
 8006478:	69ba      	ldr	r2, [r7, #24]
 800647a:	4313      	orrs	r3, r2
 800647c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800647e:	4938      	ldr	r1, [pc, #224]	@ (8006560 <HAL_GPIO_Init+0x35c>)
 8006480:	69fb      	ldr	r3, [r7, #28]
 8006482:	089b      	lsrs	r3, r3, #2
 8006484:	3302      	adds	r3, #2
 8006486:	69ba      	ldr	r2, [r7, #24]
 8006488:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800648c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006494:	693b      	ldr	r3, [r7, #16]
 8006496:	43db      	mvns	r3, r3
 8006498:	69ba      	ldr	r2, [r7, #24]
 800649a:	4013      	ands	r3, r2
 800649c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	685b      	ldr	r3, [r3, #4]
 80064a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d003      	beq.n	80064b2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80064aa:	69ba      	ldr	r2, [r7, #24]
 80064ac:	693b      	ldr	r3, [r7, #16]
 80064ae:	4313      	orrs	r3, r2
 80064b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80064b2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80064b6:	69bb      	ldr	r3, [r7, #24]
 80064b8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80064ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80064be:	685b      	ldr	r3, [r3, #4]
 80064c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80064c2:	693b      	ldr	r3, [r7, #16]
 80064c4:	43db      	mvns	r3, r3
 80064c6:	69ba      	ldr	r2, [r7, #24]
 80064c8:	4013      	ands	r3, r2
 80064ca:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	685b      	ldr	r3, [r3, #4]
 80064d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d003      	beq.n	80064e0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80064d8:	69ba      	ldr	r2, [r7, #24]
 80064da:	693b      	ldr	r3, [r7, #16]
 80064dc:	4313      	orrs	r3, r2
 80064de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80064e0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80064e4:	69bb      	ldr	r3, [r7, #24]
 80064e6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80064e8:	697b      	ldr	r3, [r7, #20]
 80064ea:	685b      	ldr	r3, [r3, #4]
 80064ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80064ee:	693b      	ldr	r3, [r7, #16]
 80064f0:	43db      	mvns	r3, r3
 80064f2:	69ba      	ldr	r2, [r7, #24]
 80064f4:	4013      	ands	r3, r2
 80064f6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	685b      	ldr	r3, [r3, #4]
 80064fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006500:	2b00      	cmp	r3, #0
 8006502:	d003      	beq.n	800650c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8006504:	69ba      	ldr	r2, [r7, #24]
 8006506:	693b      	ldr	r3, [r7, #16]
 8006508:	4313      	orrs	r3, r2
 800650a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800650c:	697b      	ldr	r3, [r7, #20]
 800650e:	69ba      	ldr	r2, [r7, #24]
 8006510:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8006512:	697b      	ldr	r3, [r7, #20]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006518:	693b      	ldr	r3, [r7, #16]
 800651a:	43db      	mvns	r3, r3
 800651c:	69ba      	ldr	r2, [r7, #24]
 800651e:	4013      	ands	r3, r2
 8006520:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	685b      	ldr	r3, [r3, #4]
 8006526:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800652a:	2b00      	cmp	r3, #0
 800652c:	d003      	beq.n	8006536 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800652e:	69ba      	ldr	r2, [r7, #24]
 8006530:	693b      	ldr	r3, [r7, #16]
 8006532:	4313      	orrs	r3, r2
 8006534:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8006536:	697b      	ldr	r3, [r7, #20]
 8006538:	69ba      	ldr	r2, [r7, #24]
 800653a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800653c:	69fb      	ldr	r3, [r7, #28]
 800653e:	3301      	adds	r3, #1
 8006540:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	681a      	ldr	r2, [r3, #0]
 8006546:	69fb      	ldr	r3, [r7, #28]
 8006548:	fa22 f303 	lsr.w	r3, r2, r3
 800654c:	2b00      	cmp	r3, #0
 800654e:	f47f ae63 	bne.w	8006218 <HAL_GPIO_Init+0x14>
  }
}
 8006552:	bf00      	nop
 8006554:	bf00      	nop
 8006556:	3724      	adds	r7, #36	@ 0x24
 8006558:	46bd      	mov	sp, r7
 800655a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655e:	4770      	bx	lr
 8006560:	58000400 	.word	0x58000400

08006564 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006564:	b480      	push	{r7}
 8006566:	b083      	sub	sp, #12
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
 800656c:	460b      	mov	r3, r1
 800656e:	807b      	strh	r3, [r7, #2]
 8006570:	4613      	mov	r3, r2
 8006572:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006574:	787b      	ldrb	r3, [r7, #1]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d003      	beq.n	8006582 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800657a:	887a      	ldrh	r2, [r7, #2]
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8006580:	e003      	b.n	800658a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8006582:	887b      	ldrh	r3, [r7, #2]
 8006584:	041a      	lsls	r2, r3, #16
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	619a      	str	r2, [r3, #24]
}
 800658a:	bf00      	nop
 800658c:	370c      	adds	r7, #12
 800658e:	46bd      	mov	sp, r7
 8006590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006594:	4770      	bx	lr

08006596 <HAL_MDMA_Init>:
  * @param  hmdma: Pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 8006596:	b580      	push	{r7, lr}
 8006598:	b084      	sub	sp, #16
 800659a:	af00      	add	r7, sp, #0
 800659c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800659e:	f7fb fb63 	bl	8001c68 <HAL_GetTick>
 80065a2:	60f8      	str	r0, [r7, #12]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d101      	bne.n	80065ae <HAL_MDMA_Init+0x18>
  {
    return HAL_ERROR;
 80065aa:	2301      	movs	r3, #1
 80065ac:	e03b      	b.n	8006626 <HAL_MDMA_Init+0x90>
  assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.SourceBlockAddressOffset));
  assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.DestBlockAddressOffset));


  /* Allocate lock resource */
  __HAL_UNLOCK(hmdma);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2200      	movs	r2, #0
 80065b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change MDMA peripheral state */
  hmdma->State = HAL_MDMA_STATE_BUSY;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2202      	movs	r2, #2
 80065ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the MDMA channel */
  __HAL_MDMA_DISABLE(hmdma);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	68da      	ldr	r2, [r3, #12]
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f022 0201 	bic.w	r2, r2, #1
 80065cc:	60da      	str	r2, [r3, #12]

  /* Check if the MDMA channel is effectively disabled */
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 80065ce:	e00f      	b.n	80065f0 <HAL_MDMA_Init+0x5a>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_MDMA_ABORT)
 80065d0:	f7fb fb4a 	bl	8001c68 <HAL_GetTick>
 80065d4:	4602      	mov	r2, r0
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	1ad3      	subs	r3, r2, r3
 80065da:	2b05      	cmp	r3, #5
 80065dc:	d908      	bls.n	80065f0 <HAL_MDMA_Init+0x5a>
    {
      /* Update error code */
      hmdma->ErrorCode = HAL_MDMA_ERROR_TIMEOUT;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2240      	movs	r2, #64	@ 0x40
 80065e2:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Change the MDMA state */
      hmdma->State = HAL_MDMA_STATE_ERROR;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2203      	movs	r2, #3
 80065e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      return HAL_ERROR;
 80065ec:	2301      	movs	r3, #1
 80065ee:	e01a      	b.n	8006626 <HAL_MDMA_Init+0x90>
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	68db      	ldr	r3, [r3, #12]
 80065f6:	f003 0301 	and.w	r3, r3, #1
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d1e8      	bne.n	80065d0 <HAL_MDMA_Init+0x3a>
    }
  }

  /* Initialize the MDMA channel registers */
  MDMA_Init(hmdma);
 80065fe:	6878      	ldr	r0, [r7, #4]
 8006600:	f000 fc90 	bl	8006f24 <MDMA_Init>

  /* Reset the MDMA first/last linkedlist node addresses and node counter */
  hmdma->FirstLinkedListNodeAddress  = 0;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2200      	movs	r2, #0
 8006608:	65da      	str	r2, [r3, #92]	@ 0x5c
  hmdma->LastLinkedListNodeAddress   = 0;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2200      	movs	r2, #0
 800660e:	661a      	str	r2, [r3, #96]	@ 0x60
  hmdma->LinkedListNodeCounter  = 0;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2200      	movs	r2, #0
 8006614:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Initialize the error code */
  hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2200      	movs	r2, #0
 800661a:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Initialize the MDMA state */
  hmdma->State = HAL_MDMA_STATE_READY;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2201      	movs	r2, #1
 8006620:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006624:	2300      	movs	r3, #0
}
 8006626:	4618      	mov	r0, r3
 8006628:	3710      	adds	r7, #16
 800662a:	46bd      	mov	sp, r7
 800662c:	bd80      	pop	{r7, pc}

0800662e <HAL_MDMA_ConfigPostRequestMask>:
  * @param  MaskData:    specifies the value to be written to MaskAddress after a request is served.
  *                      MaskAddress and MaskData could be used to automatically clear a peripheral flag when the request is served.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_ConfigPostRequestMask(MDMA_HandleTypeDef *hmdma, uint32_t MaskAddress, uint32_t MaskData)
{
 800662e:	b480      	push	{r7}
 8006630:	b087      	sub	sp, #28
 8006632:	af00      	add	r7, sp, #0
 8006634:	60f8      	str	r0, [r7, #12]
 8006636:	60b9      	str	r1, [r7, #8]
 8006638:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800663a:	2300      	movs	r3, #0
 800663c:	75fb      	strb	r3, [r7, #23]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d101      	bne.n	8006648 <HAL_MDMA_ConfigPostRequestMask+0x1a>
  {
    return HAL_ERROR;
 8006644:	2301      	movs	r3, #1
 8006646:	e03e      	b.n	80066c6 <HAL_MDMA_ConfigPostRequestMask+0x98>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800664e:	2b01      	cmp	r3, #1
 8006650:	d101      	bne.n	8006656 <HAL_MDMA_ConfigPostRequestMask+0x28>
 8006652:	2302      	movs	r3, #2
 8006654:	e037      	b.n	80066c6 <HAL_MDMA_ConfigPostRequestMask+0x98>
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	2201      	movs	r2, #1
 800665a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006664:	b2db      	uxtb	r3, r3
 8006666:	2b01      	cmp	r3, #1
 8006668:	d126      	bne.n	80066b8 <HAL_MDMA_ConfigPostRequestMask+0x8a>
  {
    /* if HW request set Post Request MaskAddress and MaskData,  */
    if((hmdma->Instance->CTCR & MDMA_CTCR_SWRM) == 0U)
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	691b      	ldr	r3, [r3, #16]
 8006670:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006674:	2b00      	cmp	r3, #0
 8006676:	d11c      	bne.n	80066b2 <HAL_MDMA_ConfigPostRequestMask+0x84>
    {
      /* Set the HW request clear Mask and Data */
      hmdma->Instance->CMAR = MaskAddress;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	68ba      	ldr	r2, [r7, #8]
 800667e:	631a      	str	r2, [r3, #48]	@ 0x30
      hmdma->Instance->CMDR = MaskData;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	687a      	ldr	r2, [r7, #4]
 8006686:	635a      	str	r2, [r3, #52]	@ 0x34
      -If the request is done by SW : BWM could be set to 1 or 0.
      -If the request is done by a peripheral :
         If mask address not set (0) => BWM must be set to 0
         If mask address set (different than 0) => BWM could be set to 1 or 0
      */
      if(MaskAddress == 0U)
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d108      	bne.n	80066a0 <HAL_MDMA_ConfigPostRequestMask+0x72>
      {
        hmdma->Instance->CTCR &=  ~MDMA_CTCR_BWM;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	691a      	ldr	r2, [r3, #16]
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800669c:	611a      	str	r2, [r3, #16]
 800669e:	e00d      	b.n	80066bc <HAL_MDMA_ConfigPostRequestMask+0x8e>
      }
      else
      {
        hmdma->Instance->CTCR |=  MDMA_CTCR_BWM;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	691a      	ldr	r2, [r3, #16]
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80066ae:	611a      	str	r2, [r3, #16]
 80066b0:	e004      	b.n	80066bc <HAL_MDMA_ConfigPostRequestMask+0x8e>
      }
    }
    else
    {
      /* Return error status */
      status =  HAL_ERROR;
 80066b2:	2301      	movs	r3, #1
 80066b4:	75fb      	strb	r3, [r7, #23]
 80066b6:	e001      	b.n	80066bc <HAL_MDMA_ConfigPostRequestMask+0x8e>
    }
  }
  else
  {
    /* Return error status */
    status =  HAL_ERROR;
 80066b8:	2301      	movs	r3, #1
 80066ba:	75fb      	strb	r3, [r7, #23]
  }
  /* Release Lock */
  __HAL_UNLOCK(hmdma);
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	2200      	movs	r2, #0
 80066c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80066c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80066c6:	4618      	mov	r0, r3
 80066c8:	371c      	adds	r7, #28
 80066ca:	46bd      	mov	sp, r7
 80066cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d0:	4770      	bx	lr

080066d2 <HAL_MDMA_LinkedList_CreateNode>:
  * @param  pNodeConfig: Pointer to a MDMA_LinkNodeConfTypeDef structure that contains
  *               the configuration information for the specified MDMA Linked List Node.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_LinkedList_CreateNode(MDMA_LinkNodeTypeDef *pNode, MDMA_LinkNodeConfTypeDef *pNodeConfig)
{
 80066d2:	b480      	push	{r7}
 80066d4:	b085      	sub	sp, #20
 80066d6:	af00      	add	r7, sp, #0
 80066d8:	6078      	str	r0, [r7, #4]
 80066da:	6039      	str	r1, [r7, #0]
  uint32_t addressMask;
  uint32_t blockoffset;

  /* Check the MDMA peripheral state */
  if((pNode == NULL) || (pNodeConfig == NULL))
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d002      	beq.n	80066e8 <HAL_MDMA_LinkedList_CreateNode+0x16>
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d101      	bne.n	80066ec <HAL_MDMA_LinkedList_CreateNode+0x1a>
  {
    return HAL_ERROR;
 80066e8:	2301      	movs	r3, #1
 80066ea:	e0c8      	b.n	800687e <HAL_MDMA_LinkedList_CreateNode+0x1ac>
  assert_param(IS_MDMA_TRANSFER_LENGTH(pNodeConfig->BlockDataLength));
  assert_param(IS_MDMA_BLOCK_COUNT(pNodeConfig->BlockCount));


  /* Configure next Link node Address Register to zero */
  pNode->CLAR =  0;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2200      	movs	r2, #0
 80066f0:	615a      	str	r2, [r3, #20]

  /* Configure the Link Node registers*/
  pNode->CTBR   = 0;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	2200      	movs	r2, #0
 80066f6:	619a      	str	r2, [r3, #24]
  pNode->CMAR   = 0;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2200      	movs	r2, #0
 80066fc:	621a      	str	r2, [r3, #32]
  pNode->CMDR   = 0;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2200      	movs	r2, #0
 8006702:	625a      	str	r2, [r3, #36]	@ 0x24
  pNode->Reserved = 0;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2200      	movs	r2, #0
 8006708:	61da      	str	r2, [r3, #28]

  /* Write new CTCR Register value */
  pNode->CTCR =  pNodeConfig->Init.SourceInc | pNodeConfig->Init.DestinationInc | \
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	691a      	ldr	r2, [r3, #16]
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	695b      	ldr	r3, [r3, #20]
 8006712:	431a      	orrs	r2, r3
    pNodeConfig->Init.SourceDataSize | pNodeConfig->Init.DestDataSize           | \
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	699b      	ldr	r3, [r3, #24]
  pNode->CTCR =  pNodeConfig->Init.SourceInc | pNodeConfig->Init.DestinationInc | \
 8006718:	431a      	orrs	r2, r3
    pNodeConfig->Init.SourceDataSize | pNodeConfig->Init.DestDataSize           | \
 800671a:	683b      	ldr	r3, [r7, #0]
 800671c:	69db      	ldr	r3, [r3, #28]
 800671e:	431a      	orrs	r2, r3
      pNodeConfig->Init.DataAlignment| pNodeConfig->Init.SourceBurst            | \
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	6a1b      	ldr	r3, [r3, #32]
    pNodeConfig->Init.SourceDataSize | pNodeConfig->Init.DestDataSize           | \
 8006724:	431a      	orrs	r2, r3
      pNodeConfig->Init.DataAlignment| pNodeConfig->Init.SourceBurst            | \
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800672a:	431a      	orrs	r2, r3
        pNodeConfig->Init.DestBurst                                             | \
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      pNodeConfig->Init.DataAlignment| pNodeConfig->Init.SourceBurst            | \
 8006730:	431a      	orrs	r2, r3
          ((pNodeConfig->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006736:	3b01      	subs	r3, #1
 8006738:	049b      	lsls	r3, r3, #18
        pNodeConfig->Init.DestBurst                                             | \
 800673a:	431a      	orrs	r2, r3
            pNodeConfig->Init.TransferTriggerMode;
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	685b      	ldr	r3, [r3, #4]
          ((pNodeConfig->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 8006740:	431a      	orrs	r2, r3
  pNode->CTCR =  pNodeConfig->Init.SourceInc | pNodeConfig->Init.DestinationInc | \
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	601a      	str	r2, [r3, #0]

  /* If SW request set the CTCR register to SW Request Mode*/
  if(pNodeConfig->Init.Request == MDMA_REQUEST_SW)
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800674e:	d105      	bne.n	800675c <HAL_MDMA_LinkedList_CreateNode+0x8a>
  {
    pNode->CTCR |= MDMA_CTCR_SWRM;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	601a      	str	r2, [r3, #0]
  -If the request is done by SW : BWM could be set to 1 or 0.
  -If the request is done by a peripheral :
     If mask address not set (0) => BWM must be set to 0
     If mask address set (different than 0) => BWM could be set to 1 or 0
  */
  if((pNodeConfig->Init.Request == MDMA_REQUEST_SW) || (pNodeConfig->PostRequestMaskAddress != 0U))
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006764:	d003      	beq.n	800676e <HAL_MDMA_LinkedList_CreateNode+0x9c>
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800676a:	2b00      	cmp	r3, #0
 800676c:	d005      	beq.n	800677a <HAL_MDMA_LinkedList_CreateNode+0xa8>
  {
    pNode->CTCR |=  MDMA_CTCR_BWM;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	601a      	str	r2, [r3, #0]
  }

  /* Set the new CBNDTR Register value */
  pNode->CBNDTR = ((pNodeConfig->BlockCount - 1U) << MDMA_CBNDTR_BRC_Pos) & MDMA_CBNDTR_BRC;
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800677e:	3b01      	subs	r3, #1
 8006780:	051a      	lsls	r2, r3, #20
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	605a      	str	r2, [r3, #4]

  /* if block source address offset is negative set the Block Repeat Source address Update Mode to decrement */
  if(pNodeConfig->Init.SourceBlockAddressOffset < 0)
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800678a:	2b00      	cmp	r3, #0
 800678c:	da0e      	bge.n	80067ac <HAL_MDMA_LinkedList_CreateNode+0xda>
  {
    pNode->CBNDTR |= MDMA_CBNDTR_BRSUM;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	685b      	ldr	r3, [r3, #4]
 8006792:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	605a      	str	r2, [r3, #4]
    /*write new CBRUR Register value : source repeat block offset */
    blockoffset = (uint32_t)(- pNodeConfig->Init.SourceBlockAddressOffset);
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800679e:	425b      	negs	r3, r3
 80067a0:	60fb      	str	r3, [r7, #12]
    pNode->CBRUR = blockoffset & 0x0000FFFFU;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	b29a      	uxth	r2, r3
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	611a      	str	r2, [r3, #16]
 80067aa:	e004      	b.n	80067b6 <HAL_MDMA_LinkedList_CreateNode+0xe4>
  }
  else
  {
    /*write new CBRUR Register value : source repeat block offset */
    pNode->CBRUR = (((uint32_t) pNodeConfig->Init.SourceBlockAddressOffset) & 0x0000FFFFU);
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067b0:	b29a      	uxth	r2, r3
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	611a      	str	r2, [r3, #16]
  }

  /* if block destination address offset is negative set the Block Repeat destination address Update Mode to decrement */
  if(pNodeConfig->Init.DestBlockAddressOffset < 0)
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	da11      	bge.n	80067e2 <HAL_MDMA_LinkedList_CreateNode+0x110>
  {
    pNode->CBNDTR |= MDMA_CBNDTR_BRDUM;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	685b      	ldr	r3, [r3, #4]
 80067c2:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	605a      	str	r2, [r3, #4]
    /*write new CBRUR Register value : destination repeat block offset */
    blockoffset = (uint32_t)(- pNodeConfig->Init.DestBlockAddressOffset);
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067ce:	425b      	negs	r3, r3
 80067d0:	60fb      	str	r3, [r7, #12]
    pNode->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	691a      	ldr	r2, [r3, #16]
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	041b      	lsls	r3, r3, #16
 80067da:	431a      	orrs	r2, r3
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	611a      	str	r2, [r3, #16]
 80067e0:	e007      	b.n	80067f2 <HAL_MDMA_LinkedList_CreateNode+0x120>
  }
  else
  {
    /*write new CBRUR Register value : destination repeat block offset */
    pNode->CBRUR |= ((((uint32_t)pNodeConfig->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	691a      	ldr	r2, [r3, #16]
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067ea:	041b      	lsls	r3, r3, #16
 80067ec:	431a      	orrs	r2, r3
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	611a      	str	r2, [r3, #16]
  }

  /* Configure MDMA Link Node data length */
  pNode->CBNDTR |=  pNodeConfig->BlockDataLength;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	685a      	ldr	r2, [r3, #4]
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067fa:	431a      	orrs	r2, r3
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	605a      	str	r2, [r3, #4]

  /* Configure MDMA Link Node destination address */
  pNode->CDAR = pNodeConfig->DstAddress;
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	60da      	str	r2, [r3, #12]

  /* Configure MDMA Link Node Source address */
  pNode->CSAR = pNodeConfig->SrcAddress;
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	609a      	str	r2, [r3, #8]

  /* if HW request set the HW request and the requet CleraMask and ClearData MaskData,  */
  if(pNodeConfig->Init.Request != MDMA_REQUEST_SW)
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006818:	d00c      	beq.n	8006834 <HAL_MDMA_LinkedList_CreateNode+0x162>
  {
    /* Set the HW request in CTBR register  */
    pNode->CTBR = pNodeConfig->Init.Request & MDMA_CTBR_TSEL;
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	b2da      	uxtb	r2, r3
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	619a      	str	r2, [r3, #24]
    /* Set the HW request clear Mask and Data */
    pNode->CMAR = pNodeConfig->PostRequestMaskAddress;
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	621a      	str	r2, [r3, #32]
    pNode->CMDR = pNodeConfig->PostRequestMaskData;
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	625a      	str	r2, [r3, #36]	@ 0x24
  }

  addressMask = pNodeConfig->SrcAddress & 0xFF000000U;
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006838:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 800683c:	60bb      	str	r3, [r7, #8]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 800683e:	68bb      	ldr	r3, [r7, #8]
 8006840:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006844:	d002      	beq.n	800684c <HAL_MDMA_LinkedList_CreateNode+0x17a>
 8006846:	68bb      	ldr	r3, [r7, #8]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d105      	bne.n	8006858 <HAL_MDMA_LinkedList_CreateNode+0x186>
  {
    /*The AHBSbus is used as source (read operation) on channel x */
    pNode->CTBR |= MDMA_CTBR_SBUS;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	699b      	ldr	r3, [r3, #24]
 8006850:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	619a      	str	r2, [r3, #24]
  }

  addressMask = pNodeConfig->DstAddress & 0xFF000000U;
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800685c:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8006860:	60bb      	str	r3, [r7, #8]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 8006862:	68bb      	ldr	r3, [r7, #8]
 8006864:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006868:	d002      	beq.n	8006870 <HAL_MDMA_LinkedList_CreateNode+0x19e>
 800686a:	68bb      	ldr	r3, [r7, #8]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d105      	bne.n	800687c <HAL_MDMA_LinkedList_CreateNode+0x1aa>
  {
    /*The AHB bus is used as destination (write operation) on channel x */
    pNode->CTBR |= MDMA_CTBR_DBUS;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	699b      	ldr	r3, [r3, #24]
 8006874:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	619a      	str	r2, [r3, #24]
  }

  return HAL_OK;
 800687c:	2300      	movs	r3, #0
}
 800687e:	4618      	mov	r0, r3
 8006880:	3714      	adds	r7, #20
 8006882:	46bd      	mov	sp, r7
 8006884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006888:	4770      	bx	lr

0800688a <HAL_MDMA_LinkedList_AddNode>:
  *                    at the end of the list
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_LinkedList_AddNode(MDMA_HandleTypeDef *hmdma, MDMA_LinkNodeTypeDef *pNewNode, const MDMA_LinkNodeTypeDef *pPrevNode)
{
 800688a:	b480      	push	{r7}
 800688c:	b089      	sub	sp, #36	@ 0x24
 800688e:	af00      	add	r7, sp, #0
 8006890:	60f8      	str	r0, [r7, #12]
 8006892:	60b9      	str	r1, [r7, #8]
 8006894:	607a      	str	r2, [r7, #4]
  MDMA_LinkNodeTypeDef *pNode;
  uint32_t counter = 0, nodeInserted = 0;
 8006896:	2300      	movs	r3, #0
 8006898:	61bb      	str	r3, [r7, #24]
 800689a:	2300      	movs	r3, #0
 800689c:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800689e:	2300      	movs	r3, #0
 80068a0:	74fb      	strb	r3, [r7, #19]

  /* Check the MDMA peripheral handle */
  if((hmdma == NULL) || (pNewNode == NULL))
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d002      	beq.n	80068ae <HAL_MDMA_LinkedList_AddNode+0x24>
 80068a8:	68bb      	ldr	r3, [r7, #8]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d101      	bne.n	80068b2 <HAL_MDMA_LinkedList_AddNode+0x28>
  {
    return HAL_ERROR;
 80068ae:	2301      	movs	r3, #1
 80068b0:	e0a9      	b.n	8006a06 <HAL_MDMA_LinkedList_AddNode+0x17c>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80068b8:	2b01      	cmp	r3, #1
 80068ba:	d101      	bne.n	80068c0 <HAL_MDMA_LinkedList_AddNode+0x36>
 80068bc:	2302      	movs	r3, #2
 80068be:	e0a2      	b.n	8006a06 <HAL_MDMA_LinkedList_AddNode+0x17c>
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	2201      	movs	r2, #1
 80068c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80068ce:	b2db      	uxtb	r3, r3
 80068d0:	2b01      	cmp	r3, #1
 80068d2:	f040 8093 	bne.w	80069fc <HAL_MDMA_LinkedList_AddNode+0x172>
  {
    /* Change MDMA peripheral state */
    hmdma->State = HAL_MDMA_STATE_BUSY;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	2202      	movs	r2, #2
 80068da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Check if this is the first node (after the Inititlization node) */
    if((uint32_t)hmdma->FirstLinkedListNodeAddress == 0U)
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d116      	bne.n	8006914 <HAL_MDMA_LinkedList_AddNode+0x8a>
    {
      if(pPrevNode == NULL)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d110      	bne.n	800690e <HAL_MDMA_LinkedList_AddNode+0x84>
      {
        /* if this is the first node after the initialization
        connect this node to the node 0 by updating
        the MDMA channel CLAR register to this node address */
        hmdma->Instance->CLAR = (uint32_t)pNewNode;
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	68ba      	ldr	r2, [r7, #8]
 80068f2:	625a      	str	r2, [r3, #36]	@ 0x24
        /* Set the MDMA handle First linked List node*/
        hmdma->FirstLinkedListNodeAddress = pNewNode;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	68ba      	ldr	r2, [r7, #8]
 80068f8:	65da      	str	r2, [r3, #92]	@ 0x5c

        /*reset New node link */
        pNewNode->CLAR = 0;
 80068fa:	68bb      	ldr	r3, [r7, #8]
 80068fc:	2200      	movs	r2, #0
 80068fe:	615a      	str	r2, [r3, #20]

        /* Update the Handle last node address */
        hmdma->LastLinkedListNodeAddress = pNewNode;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	68ba      	ldr	r2, [r7, #8]
 8006904:	661a      	str	r2, [r3, #96]	@ 0x60

        hmdma->LinkedListNodeCounter = 1;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	2201      	movs	r2, #1
 800690a:	665a      	str	r2, [r3, #100]	@ 0x64
 800690c:	e06c      	b.n	80069e8 <HAL_MDMA_LinkedList_AddNode+0x15e>
      }
      else
      {
        hal_status = HAL_ERROR;
 800690e:	2301      	movs	r3, #1
 8006910:	74fb      	strb	r3, [r7, #19]
 8006912:	e069      	b.n	80069e8 <HAL_MDMA_LinkedList_AddNode+0x15e>
      }
    }
    else if(hmdma->FirstLinkedListNodeAddress != pNewNode)
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006918:	68ba      	ldr	r2, [r7, #8]
 800691a:	429a      	cmp	r2, r3
 800691c:	d062      	beq.n	80069e4 <HAL_MDMA_LinkedList_AddNode+0x15a>
    {
      /* Check if the node to insert already exists*/
      pNode = hmdma->FirstLinkedListNodeAddress;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006922:	61fb      	str	r3, [r7, #28]
      while((counter < hmdma->LinkedListNodeCounter) && (hal_status == HAL_OK))
 8006924:	e00c      	b.n	8006940 <HAL_MDMA_LinkedList_AddNode+0xb6>
      {
        if(pNode->CLAR == (uint32_t)pNewNode)
 8006926:	69fb      	ldr	r3, [r7, #28]
 8006928:	695a      	ldr	r2, [r3, #20]
 800692a:	68bb      	ldr	r3, [r7, #8]
 800692c:	429a      	cmp	r2, r3
 800692e:	d101      	bne.n	8006934 <HAL_MDMA_LinkedList_AddNode+0xaa>
        {
          hal_status = HAL_ERROR; /* error this node already exist in the linked list and it is not first node */
 8006930:	2301      	movs	r3, #1
 8006932:	74fb      	strb	r3, [r7, #19]
        }
        pNode = (MDMA_LinkNodeTypeDef *)pNode->CLAR;
 8006934:	69fb      	ldr	r3, [r7, #28]
 8006936:	695b      	ldr	r3, [r3, #20]
 8006938:	61fb      	str	r3, [r7, #28]
        counter++;
 800693a:	69bb      	ldr	r3, [r7, #24]
 800693c:	3301      	adds	r3, #1
 800693e:	61bb      	str	r3, [r7, #24]
      while((counter < hmdma->LinkedListNodeCounter) && (hal_status == HAL_OK))
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006944:	69ba      	ldr	r2, [r7, #24]
 8006946:	429a      	cmp	r2, r3
 8006948:	d202      	bcs.n	8006950 <HAL_MDMA_LinkedList_AddNode+0xc6>
 800694a:	7cfb      	ldrb	r3, [r7, #19]
 800694c:	2b00      	cmp	r3, #0
 800694e:	d0ea      	beq.n	8006926 <HAL_MDMA_LinkedList_AddNode+0x9c>
      }

      if(hal_status == HAL_OK)
 8006950:	7cfb      	ldrb	r3, [r7, #19]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d148      	bne.n	80069e8 <HAL_MDMA_LinkedList_AddNode+0x15e>
      {
        /* Check if the previous node is the last one in the current list or zero */
        if((pPrevNode == hmdma->LastLinkedListNodeAddress) || (pPrevNode == NULL))
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800695a:	687a      	ldr	r2, [r7, #4]
 800695c:	429a      	cmp	r2, r3
 800695e:	d002      	beq.n	8006966 <HAL_MDMA_LinkedList_AddNode+0xdc>
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d111      	bne.n	800698a <HAL_MDMA_LinkedList_AddNode+0x100>
        {
          /* insert the new node at the end of the list */
          pNewNode->CLAR = hmdma->LastLinkedListNodeAddress->CLAR;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800696a:	695a      	ldr	r2, [r3, #20]
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	615a      	str	r2, [r3, #20]
          hmdma->LastLinkedListNodeAddress->CLAR = (uint32_t)pNewNode;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006974:	68ba      	ldr	r2, [r7, #8]
 8006976:	615a      	str	r2, [r3, #20]
          /* Update the Handle last node address */
          hmdma->LastLinkedListNodeAddress = pNewNode;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	68ba      	ldr	r2, [r7, #8]
 800697c:	661a      	str	r2, [r3, #96]	@ 0x60
          /* Increment the linked list node counter */
          hmdma->LinkedListNodeCounter++;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006982:	1c5a      	adds	r2, r3, #1
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	665a      	str	r2, [r3, #100]	@ 0x64
 8006988:	e02e      	b.n	80069e8 <HAL_MDMA_LinkedList_AddNode+0x15e>
        }
        else
        {
          /*insert the new node after the pPreviousNode node */
          pNode = hmdma->FirstLinkedListNodeAddress;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800698e:	61fb      	str	r3, [r7, #28]
          counter = 0;
 8006990:	2300      	movs	r3, #0
 8006992:	61bb      	str	r3, [r7, #24]
          while((counter < hmdma->LinkedListNodeCounter) && (nodeInserted == 0U))
 8006994:	e018      	b.n	80069c8 <HAL_MDMA_LinkedList_AddNode+0x13e>
          {
            counter++;
 8006996:	69bb      	ldr	r3, [r7, #24]
 8006998:	3301      	adds	r3, #1
 800699a:	61bb      	str	r3, [r7, #24]
            if(pNode == pPrevNode)
 800699c:	69fa      	ldr	r2, [r7, #28]
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	429a      	cmp	r2, r3
 80069a2:	d10e      	bne.n	80069c2 <HAL_MDMA_LinkedList_AddNode+0x138>
            {
              /*Insert the new node after the previous one */
              pNewNode->CLAR = pNode->CLAR;
 80069a4:	69fb      	ldr	r3, [r7, #28]
 80069a6:	695a      	ldr	r2, [r3, #20]
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	615a      	str	r2, [r3, #20]
              pNode->CLAR = (uint32_t)pNewNode;
 80069ac:	68ba      	ldr	r2, [r7, #8]
 80069ae:	69fb      	ldr	r3, [r7, #28]
 80069b0:	615a      	str	r2, [r3, #20]
              /* Increment the linked list node counter */
              hmdma->LinkedListNodeCounter++;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80069b6:	1c5a      	adds	r2, r3, #1
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	665a      	str	r2, [r3, #100]	@ 0x64
              nodeInserted = 1;
 80069bc:	2301      	movs	r3, #1
 80069be:	617b      	str	r3, [r7, #20]
 80069c0:	e002      	b.n	80069c8 <HAL_MDMA_LinkedList_AddNode+0x13e>
            }
            else
            {
              pNode = (MDMA_LinkNodeTypeDef *)pNode->CLAR;
 80069c2:	69fb      	ldr	r3, [r7, #28]
 80069c4:	695b      	ldr	r3, [r3, #20]
 80069c6:	61fb      	str	r3, [r7, #28]
          while((counter < hmdma->LinkedListNodeCounter) && (nodeInserted == 0U))
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80069cc:	69ba      	ldr	r2, [r7, #24]
 80069ce:	429a      	cmp	r2, r3
 80069d0:	d202      	bcs.n	80069d8 <HAL_MDMA_LinkedList_AddNode+0x14e>
 80069d2:	697b      	ldr	r3, [r7, #20]
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d0de      	beq.n	8006996 <HAL_MDMA_LinkedList_AddNode+0x10c>
            }
          }

          if(nodeInserted == 0U)
 80069d8:	697b      	ldr	r3, [r7, #20]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d104      	bne.n	80069e8 <HAL_MDMA_LinkedList_AddNode+0x15e>
          {
            hal_status = HAL_ERROR;
 80069de:	2301      	movs	r3, #1
 80069e0:	74fb      	strb	r3, [r7, #19]
 80069e2:	e001      	b.n	80069e8 <HAL_MDMA_LinkedList_AddNode+0x15e>
        }
      }
    }
    else
    {
      hal_status = HAL_ERROR;
 80069e4:	2301      	movs	r3, #1
 80069e6:	74fb      	strb	r3, [r7, #19]
    }

    /* Process unlocked */
    __HAL_UNLOCK(hmdma);
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	2200      	movs	r2, #0
 80069ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    hmdma->State = HAL_MDMA_STATE_READY;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	2201      	movs	r2, #1
 80069f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return hal_status;
 80069f8:	7cfb      	ldrb	r3, [r7, #19]
 80069fa:	e004      	b.n	8006a06 <HAL_MDMA_LinkedList_AddNode+0x17c>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hmdma);
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	2200      	movs	r2, #0
 8006a00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Return error status */
    return HAL_BUSY;
 8006a04:	2302      	movs	r3, #2
  }
}
 8006a06:	4618      	mov	r0, r3
 8006a08:	3724      	adds	r7, #36	@ 0x24
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a10:	4770      	bx	lr

08006a12 <HAL_MDMA_LinkedList_EnableCircularMode>:
  * @param  hmdma : Pointer to a MDMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_LinkedList_EnableCircularMode(MDMA_HandleTypeDef *hmdma)
{
 8006a12:	b480      	push	{r7}
 8006a14:	b085      	sub	sp, #20
 8006a16:	af00      	add	r7, sp, #0
 8006a18:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	73fb      	strb	r3, [r7, #15]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d101      	bne.n	8006a28 <HAL_MDMA_LinkedList_EnableCircularMode+0x16>
  {
    return HAL_ERROR;
 8006a24:	2301      	movs	r3, #1
 8006a26:	e031      	b.n	8006a8c <HAL_MDMA_LinkedList_EnableCircularMode+0x7a>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a2e:	2b01      	cmp	r3, #1
 8006a30:	d101      	bne.n	8006a36 <HAL_MDMA_LinkedList_EnableCircularMode+0x24>
 8006a32:	2302      	movs	r3, #2
 8006a34:	e02a      	b.n	8006a8c <HAL_MDMA_LinkedList_EnableCircularMode+0x7a>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	2201      	movs	r2, #1
 8006a3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a44:	b2db      	uxtb	r3, r3
 8006a46:	2b01      	cmp	r3, #1
 8006a48:	d117      	bne.n	8006a7a <HAL_MDMA_LinkedList_EnableCircularMode+0x68>
  {
    /* Change MDMA peripheral state */
    hmdma->State = HAL_MDMA_STATE_BUSY;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2202      	movs	r2, #2
 8006a4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* If first and last node are null (no nodes in the list) : return error*/
    if(((uint32_t)hmdma->FirstLinkedListNodeAddress == 0U) || ((uint32_t)hmdma->LastLinkedListNodeAddress == 0U) || (hmdma->LinkedListNodeCounter == 0U))
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d007      	beq.n	8006a6a <HAL_MDMA_LinkedList_EnableCircularMode+0x58>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d003      	beq.n	8006a6a <HAL_MDMA_LinkedList_EnableCircularMode+0x58>
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d102      	bne.n	8006a70 <HAL_MDMA_LinkedList_EnableCircularMode+0x5e>
    {
      hal_status = HAL_ERROR;
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	73fb      	strb	r3, [r7, #15]
 8006a6e:	e004      	b.n	8006a7a <HAL_MDMA_LinkedList_EnableCircularMode+0x68>
    }
    else
    {
      /* to enable circular mode Last Node should be connected to first node */
      hmdma->LastLinkedListNodeAddress->CLAR = (uint32_t)hmdma->FirstLinkedListNodeAddress;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a78:	615a      	str	r2, [r3, #20]
    }

  }
  /* Process unlocked */
  __HAL_UNLOCK(hmdma);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  hmdma->State = HAL_MDMA_STATE_READY;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2201      	movs	r2, #1
 8006a86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return hal_status;
 8006a8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	3714      	adds	r7, #20
 8006a90:	46bd      	mov	sp, r7
 8006a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a96:	4770      	bx	lr

08006a98 <HAL_MDMA_Start_IT>:
  * @param  BlockDataLength : The length of a block transfer in bytes
  * @param  BlockCount      : The number of a blocks to be transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Start_IT(MDMA_HandleTypeDef *hmdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t BlockDataLength, uint32_t BlockCount)
{
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b086      	sub	sp, #24
 8006a9c:	af02      	add	r7, sp, #8
 8006a9e:	60f8      	str	r0, [r7, #12]
 8006aa0:	60b9      	str	r1, [r7, #8]
 8006aa2:	607a      	str	r2, [r7, #4]
 8006aa4:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_MDMA_TRANSFER_LENGTH(BlockDataLength));
  assert_param(IS_MDMA_BLOCK_COUNT(BlockCount));

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d101      	bne.n	8006ab0 <HAL_MDMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006aac:	2301      	movs	r3, #1
 8006aae:	e070      	b.n	8006b92 <HAL_MDMA_Start_IT+0xfa>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ab6:	2b01      	cmp	r3, #1
 8006ab8:	d101      	bne.n	8006abe <HAL_MDMA_Start_IT+0x26>
 8006aba:	2302      	movs	r3, #2
 8006abc:	e069      	b.n	8006b92 <HAL_MDMA_Start_IT+0xfa>
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	2201      	movs	r2, #1
 8006ac2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006acc:	b2db      	uxtb	r3, r3
 8006ace:	2b01      	cmp	r3, #1
 8006ad0:	d158      	bne.n	8006b84 <HAL_MDMA_Start_IT+0xec>
  {
    /* Change MDMA peripheral state */
    hmdma->State = HAL_MDMA_STATE_BUSY;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	2202      	movs	r2, #2
 8006ad6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Initialize the error code */
    hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	2200      	movs	r2, #0
 8006ade:	669a      	str	r2, [r3, #104]	@ 0x68

    /* Disable the peripheral */
    __HAL_MDMA_DISABLE(hmdma);
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	68da      	ldr	r2, [r3, #12]
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f022 0201 	bic.w	r2, r2, #1
 8006aee:	60da      	str	r2, [r3, #12]

    /* Configure the source, destination address and the data length */
    MDMA_SetConfig(hmdma, SrcAddress, DstAddress, BlockDataLength, BlockCount);
 8006af0:	69bb      	ldr	r3, [r7, #24]
 8006af2:	9300      	str	r3, [sp, #0]
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	687a      	ldr	r2, [r7, #4]
 8006af8:	68b9      	ldr	r1, [r7, #8]
 8006afa:	68f8      	ldr	r0, [r7, #12]
 8006afc:	f000 f9a2 	bl	8006e44 <MDMA_SetConfig>

    /* Enable Common interrupts i.e Transfer Error IT and Channel Transfer Complete IT*/
    __HAL_MDMA_ENABLE_IT(hmdma, (MDMA_IT_TE | MDMA_IT_CTC));
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	68da      	ldr	r2, [r3, #12]
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f042 0206 	orr.w	r2, r2, #6
 8006b0e:	60da      	str	r2, [r3, #12]

    if(hmdma->XferBlockCpltCallback != NULL)
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d007      	beq.n	8006b28 <HAL_MDMA_Start_IT+0x90>
    {
      /* if Block transfer complete Callback is set enable the corresponding IT*/
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BT);
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	68da      	ldr	r2, [r3, #12]
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f042 0210 	orr.w	r2, r2, #16
 8006b26:	60da      	str	r2, [r3, #12]
    }

    if(hmdma->XferRepeatBlockCpltCallback != NULL)
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d007      	beq.n	8006b40 <HAL_MDMA_Start_IT+0xa8>
    {
      /* if Repeated Block transfer complete Callback is set enable the corresponding IT*/
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BRT);
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	68da      	ldr	r2, [r3, #12]
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f042 0208 	orr.w	r2, r2, #8
 8006b3e:	60da      	str	r2, [r3, #12]
    }

    if(hmdma->XferBufferCpltCallback != NULL)
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d007      	beq.n	8006b58 <HAL_MDMA_Start_IT+0xc0>
    {
      /* if buffer transfer complete Callback is set enable the corresponding IT*/
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BFTC);
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	68da      	ldr	r2, [r3, #12]
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f042 0220 	orr.w	r2, r2, #32
 8006b56:	60da      	str	r2, [r3, #12]
    }

    /* Enable the Peripheral */
    __HAL_MDMA_ENABLE(hmdma);
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	68da      	ldr	r2, [r3, #12]
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f042 0201 	orr.w	r2, r2, #1
 8006b66:	60da      	str	r2, [r3, #12]

    if(hmdma->Init.Request == MDMA_REQUEST_SW)
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	685b      	ldr	r3, [r3, #4]
 8006b6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b70:	d10e      	bne.n	8006b90 <HAL_MDMA_Start_IT+0xf8>
    {
      /* activate If SW request mode*/
      hmdma->Instance->CCR |=  MDMA_CCR_SWRQ;
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	68da      	ldr	r2, [r3, #12]
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8006b80:	60da      	str	r2, [r3, #12]
 8006b82:	e005      	b.n	8006b90 <HAL_MDMA_Start_IT+0xf8>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hmdma);
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	2200      	movs	r2, #0
 8006b88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Return error status */
    return HAL_BUSY;
 8006b8c:	2302      	movs	r3, #2
 8006b8e:	e000      	b.n	8006b92 <HAL_MDMA_Start_IT+0xfa>
  }

  return HAL_OK;
 8006b90:	2300      	movs	r3, #0
}
 8006b92:	4618      	mov	r0, r3
 8006b94:	3710      	adds	r7, #16
 8006b96:	46bd      	mov	sp, r7
 8006b98:	bd80      	pop	{r7, pc}
	...

08006b9c <HAL_MDMA_IRQHandler>:
  * @param  hmdma: pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval None
  */
void HAL_MDMA_IRQHandler(MDMA_HandleTypeDef *hmdma)
{
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	b086      	sub	sp, #24
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0;
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006ba8:	4b91      	ldr	r3, [pc, #580]	@ (8006df0 <HAL_MDMA_IRQHandler+0x254>)
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	4a91      	ldr	r2, [pc, #580]	@ (8006df4 <HAL_MDMA_IRQHandler+0x258>)
 8006bae:	fba2 2303 	umull	r2, r3, r2, r3
 8006bb2:	0a9b      	lsrs	r3, r3, #10
 8006bb4:	617b      	str	r3, [r7, #20]

  uint32_t generalIntFlag, errorFlag;

  /* General Interrupt Flag management ****************************************/
  generalIntFlag =  1UL << ((((uint32_t)hmdma->Instance - (uint32_t)(MDMA_Channel0))/HAL_MDMA_CHANNEL_SIZE) & 0x1FU);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	461a      	mov	r2, r3
 8006bbc:	4b8e      	ldr	r3, [pc, #568]	@ (8006df8 <HAL_MDMA_IRQHandler+0x25c>)
 8006bbe:	4413      	add	r3, r2
 8006bc0:	099b      	lsrs	r3, r3, #6
 8006bc2:	f003 031f 	and.w	r3, r3, #31
 8006bc6:	2201      	movs	r2, #1
 8006bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8006bcc:	613b      	str	r3, [r7, #16]
  if((MDMA->GISR0 & generalIntFlag) == 0U)
 8006bce:	f04f 43a4 	mov.w	r3, #1375731712	@ 0x52000000
 8006bd2:	681a      	ldr	r2, [r3, #0]
 8006bd4:	693b      	ldr	r3, [r7, #16]
 8006bd6:	4013      	ands	r3, r2
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	f000 812d 	beq.w	8006e38 <HAL_MDMA_IRQHandler+0x29c>
  {
    return; /* the  General interrupt flag for the current channel is down , nothing to do */
  }

  /* Transfer Error Interrupt management ***************************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_TE) != 0U))
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f003 0301 	and.w	r3, r3, #1
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d054      	beq.n	8006c96 <HAL_MDMA_IRQHandler+0xfa>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_TE) != 0U)
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	68db      	ldr	r3, [r3, #12]
 8006bf2:	f003 0302 	and.w	r3, r3, #2
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d04d      	beq.n	8006c96 <HAL_MDMA_IRQHandler+0xfa>
    {
      /* Disable the transfer error interrupt */
      __HAL_MDMA_DISABLE_IT(hmdma, MDMA_IT_TE);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	68da      	ldr	r2, [r3, #12]
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f022 0202 	bic.w	r2, r2, #2
 8006c08:	60da      	str	r2, [r3, #12]

      /* Get the transfer error source flag */
      errorFlag = hmdma->Instance->CESR;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	689b      	ldr	r3, [r3, #8]
 8006c10:	60fb      	str	r3, [r7, #12]

      if((errorFlag & MDMA_CESR_TED) == 0U)
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d106      	bne.n	8006c2a <HAL_MDMA_IRQHandler+0x8e>
      {
        /* Update error code : Read Transfer error  */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_READ_XFER;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006c20:	f043 0201 	orr.w	r2, r3, #1
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	669a      	str	r2, [r3, #104]	@ 0x68
 8006c28:	e005      	b.n	8006c36 <HAL_MDMA_IRQHandler+0x9a>
      }
      else
      {
        /* Update error code : Write Transfer error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_WRITE_XFER;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006c2e:	f043 0202 	orr.w	r2, r3, #2
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_TEMD) != 0U)
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d005      	beq.n	8006c4c <HAL_MDMA_IRQHandler+0xb0>
      {
        /* Update error code : Error Mask Data */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_MASK_DATA;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006c44:	f043 0204 	orr.w	r2, r3, #4
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_TELD) != 0U)
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d005      	beq.n	8006c62 <HAL_MDMA_IRQHandler+0xc6>
      {
        /* Update error code : Error Linked list */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_LINKED_LIST;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006c5a:	f043 0208 	orr.w	r2, r3, #8
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_ASE) != 0U)
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d005      	beq.n	8006c78 <HAL_MDMA_IRQHandler+0xdc>
      {
        /* Update error code : Address/Size alignment error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_ALIGNMENT;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006c70:	f043 0210 	orr.w	r2, r3, #16
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_BSE) != 0U)
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d005      	beq.n	8006c8e <HAL_MDMA_IRQHandler+0xf2>
      {
        /* Update error code : Block Size error error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_BLOCK_SIZE;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006c86:	f043 0220 	orr.w	r2, r3, #32
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      /* Clear the transfer error flags */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_TE);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	2201      	movs	r2, #1
 8006c94:	605a      	str	r2, [r3, #4]
    }
  }

  /* Buffer Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BFTC) != 0U))
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f003 0310 	and.w	r3, r3, #16
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d012      	beq.n	8006cca <HAL_MDMA_IRQHandler+0x12e>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BFTC) != 0U)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	68db      	ldr	r3, [r3, #12]
 8006caa:	f003 0320 	and.w	r3, r3, #32
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d00b      	beq.n	8006cca <HAL_MDMA_IRQHandler+0x12e>
    {
      /* Clear the buffer transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BFTC);
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	2210      	movs	r2, #16
 8006cb8:	605a      	str	r2, [r3, #4]

      if(hmdma->XferBufferCpltCallback != NULL)
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d003      	beq.n	8006cca <HAL_MDMA_IRQHandler+0x12e>
      {
        /* Buffer transfer callback */
        hmdma->XferBufferCpltCallback(hmdma);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006cc6:	6878      	ldr	r0, [r7, #4]
 8006cc8:	4798      	blx	r3
      }
    }
  }

  /* Block Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BT) != 0U))
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f003 0308 	and.w	r3, r3, #8
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d012      	beq.n	8006cfe <HAL_MDMA_IRQHandler+0x162>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BT) != 0U)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	68db      	ldr	r3, [r3, #12]
 8006cde:	f003 0310 	and.w	r3, r3, #16
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d00b      	beq.n	8006cfe <HAL_MDMA_IRQHandler+0x162>
    {
      /* Clear the block transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BT);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	2208      	movs	r2, #8
 8006cec:	605a      	str	r2, [r3, #4]

      if(hmdma->XferBlockCpltCallback != NULL)
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d003      	beq.n	8006cfe <HAL_MDMA_IRQHandler+0x162>
      {
        /* Block transfer callback */
        hmdma->XferBlockCpltCallback(hmdma);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006cfa:	6878      	ldr	r0, [r7, #4]
 8006cfc:	4798      	blx	r3
      }
    }
  }

  /* Repeated Block Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BRT) != 0U))
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f003 0304 	and.w	r3, r3, #4
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d012      	beq.n	8006d32 <HAL_MDMA_IRQHandler+0x196>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BRT) != 0U)
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	68db      	ldr	r3, [r3, #12]
 8006d12:	f003 0308 	and.w	r3, r3, #8
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d00b      	beq.n	8006d32 <HAL_MDMA_IRQHandler+0x196>
    {
      /* Clear the repeat block transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BRT);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	2204      	movs	r2, #4
 8006d20:	605a      	str	r2, [r3, #4]

      if(hmdma->XferRepeatBlockCpltCallback != NULL)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d003      	beq.n	8006d32 <HAL_MDMA_IRQHandler+0x196>
      {
        /* Repeated Block transfer callback */
        hmdma->XferRepeatBlockCpltCallback(hmdma);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d2e:	6878      	ldr	r0, [r7, #4]
 8006d30:	4798      	blx	r3
      }
    }
  }

  /* Channel Transfer Complete Interrupt management ***********************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_CTC) != 0U))
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f003 0302 	and.w	r3, r3, #2
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d039      	beq.n	8006db4 <HAL_MDMA_IRQHandler+0x218>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_CTC) != 0U)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	68db      	ldr	r3, [r3, #12]
 8006d46:	f003 0304 	and.w	r3, r3, #4
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d032      	beq.n	8006db4 <HAL_MDMA_IRQHandler+0x218>
    {
      /* Disable all the transfer interrupts */
      __HAL_MDMA_DISABLE_IT(hmdma, (MDMA_IT_TE | MDMA_IT_CTC | MDMA_IT_BT | MDMA_IT_BRT | MDMA_IT_BFTC));
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	68da      	ldr	r2, [r3, #12]
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f022 023e 	bic.w	r2, r2, #62	@ 0x3e
 8006d5c:	60da      	str	r2, [r3, #12]

      if(HAL_MDMA_STATE_ABORT == hmdma->State)
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d64:	b2db      	uxtb	r3, r3
 8006d66:	2b04      	cmp	r3, #4
 8006d68:	d110      	bne.n	8006d8c <HAL_MDMA_IRQHandler+0x1f0>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hmdma);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Change the DMA state */
        hmdma->State = HAL_MDMA_STATE_READY;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2201      	movs	r2, #1
 8006d76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        if(hmdma->XferAbortCallback != NULL)
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d05c      	beq.n	8006e3c <HAL_MDMA_IRQHandler+0x2a0>
        {
          hmdma->XferAbortCallback(hmdma);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d86:	6878      	ldr	r0, [r7, #4]
 8006d88:	4798      	blx	r3
        }
        return;
 8006d8a:	e057      	b.n	8006e3c <HAL_MDMA_IRQHandler+0x2a0>
      }

      /* Clear the Channel Transfer Complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_CTC);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	2202      	movs	r2, #2
 8006d92:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hmdma);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2200      	movs	r2, #0
 8006d98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /* Change MDMA peripheral state */
      hmdma->State = HAL_MDMA_STATE_READY;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2201      	movs	r2, #1
 8006da0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if(hmdma->XferCpltCallback != NULL)
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d003      	beq.n	8006db4 <HAL_MDMA_IRQHandler+0x218>
      {
        /* Channel Transfer Complete callback */
        hmdma->XferCpltCallback(hmdma);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006db0:	6878      	ldr	r0, [r7, #4]
 8006db2:	4798      	blx	r3
      }
    }
  }

  /* manage error case */
  if(hmdma->ErrorCode != HAL_MDMA_ERROR_NONE)
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d040      	beq.n	8006e3e <HAL_MDMA_IRQHandler+0x2a2>
  {
    hmdma->State = HAL_MDMA_STATE_ABORT;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2204      	movs	r2, #4
 8006dc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the channel */
    __HAL_MDMA_DISABLE(hmdma);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	68da      	ldr	r2, [r3, #12]
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f022 0201 	bic.w	r2, r2, #1
 8006dd2:	60da      	str	r2, [r3, #12]

    do
    {
      if (++count > timeout)
 8006dd4:	68bb      	ldr	r3, [r7, #8]
 8006dd6:	3301      	adds	r3, #1
 8006dd8:	60bb      	str	r3, [r7, #8]
 8006dda:	697a      	ldr	r2, [r7, #20]
 8006ddc:	429a      	cmp	r2, r3
 8006dde:	d30d      	bcc.n	8006dfc <HAL_MDMA_IRQHandler+0x260>
      {
        break;
      }
    }
    while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	68db      	ldr	r3, [r3, #12]
 8006de6:	f003 0301 	and.w	r3, r3, #1
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d1f2      	bne.n	8006dd4 <HAL_MDMA_IRQHandler+0x238>
 8006dee:	e006      	b.n	8006dfe <HAL_MDMA_IRQHandler+0x262>
 8006df0:	24000000 	.word	0x24000000
 8006df4:	1b4e81b5 	.word	0x1b4e81b5
 8006df8:	adffffc0 	.word	0xadffffc0
        break;
 8006dfc:	bf00      	nop

    /* Process Unlocked */
    __HAL_UNLOCK(hmdma);
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	2200      	movs	r2, #0
 8006e02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    if((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	68db      	ldr	r3, [r3, #12]
 8006e0c:	f003 0301 	and.w	r3, r3, #1
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d004      	beq.n	8006e1e <HAL_MDMA_IRQHandler+0x282>
    {
      /* Change the MDMA state to error if MDMA disable fails */
      hmdma->State = HAL_MDMA_STATE_ERROR;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2203      	movs	r2, #3
 8006e18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8006e1c:	e003      	b.n	8006e26 <HAL_MDMA_IRQHandler+0x28a>
    }
    else
    {
      /* Change the MDMA state to Ready if MDMA disable success */
      hmdma->State = HAL_MDMA_STATE_READY;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2201      	movs	r2, #1
 8006e22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    }


    if (hmdma->XferErrorCallback != NULL)
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d007      	beq.n	8006e3e <HAL_MDMA_IRQHandler+0x2a2>
    {
      /* Transfer error callback */
      hmdma->XferErrorCallback(hmdma);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e32:	6878      	ldr	r0, [r7, #4]
 8006e34:	4798      	blx	r3
 8006e36:	e002      	b.n	8006e3e <HAL_MDMA_IRQHandler+0x2a2>
    return; /* the  General interrupt flag for the current channel is down , nothing to do */
 8006e38:	bf00      	nop
 8006e3a:	e000      	b.n	8006e3e <HAL_MDMA_IRQHandler+0x2a2>
        return;
 8006e3c:	bf00      	nop
    }
  }
}
 8006e3e:	3718      	adds	r7, #24
 8006e40:	46bd      	mov	sp, r7
 8006e42:	bd80      	pop	{r7, pc}

08006e44 <MDMA_SetConfig>:
  * @param  BlockDataLength : The length of a block transfer in bytes
  * @param  BlockCount: The number of blocks to be transferred
  * @retval HAL status
  */
static void MDMA_SetConfig(MDMA_HandleTypeDef *hmdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t BlockDataLength, uint32_t BlockCount)
{
 8006e44:	b480      	push	{r7}
 8006e46:	b087      	sub	sp, #28
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	60f8      	str	r0, [r7, #12]
 8006e4c:	60b9      	str	r1, [r7, #8]
 8006e4e:	607a      	str	r2, [r7, #4]
 8006e50:	603b      	str	r3, [r7, #0]
  uint32_t addressMask;

  /* Configure the MDMA Channel data length */
  MODIFY_REG(hmdma->Instance->CBNDTR ,MDMA_CBNDTR_BNDT, (BlockDataLength & MDMA_CBNDTR_BNDT));
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	695a      	ldr	r2, [r3, #20]
 8006e58:	4b31      	ldr	r3, [pc, #196]	@ (8006f20 <MDMA_SetConfig+0xdc>)
 8006e5a:	4013      	ands	r3, r2
 8006e5c:	683a      	ldr	r2, [r7, #0]
 8006e5e:	f3c2 0110 	ubfx	r1, r2, #0, #17
 8006e62:	68fa      	ldr	r2, [r7, #12]
 8006e64:	6812      	ldr	r2, [r2, #0]
 8006e66:	430b      	orrs	r3, r1
 8006e68:	6153      	str	r3, [r2, #20]

  /* Configure the MDMA block repeat count */
  MODIFY_REG(hmdma->Instance->CBNDTR , MDMA_CBNDTR_BRC , ((BlockCount - 1U) << MDMA_CBNDTR_BRC_Pos) & MDMA_CBNDTR_BRC);
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	695b      	ldr	r3, [r3, #20]
 8006e70:	f3c3 0113 	ubfx	r1, r3, #0, #20
 8006e74:	6a3b      	ldr	r3, [r7, #32]
 8006e76:	3b01      	subs	r3, #1
 8006e78:	051a      	lsls	r2, r3, #20
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	430a      	orrs	r2, r1
 8006e80:	615a      	str	r2, [r3, #20]

  /* Clear all interrupt flags */
  __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_TE | MDMA_FLAG_CTC | MDMA_CISR_BRTIF | MDMA_CISR_BTIF | MDMA_CISR_TCIF);
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	221f      	movs	r2, #31
 8006e88:	605a      	str	r2, [r3, #4]

  /* Configure MDMA Channel destination address */
  hmdma->Instance->CDAR = DstAddress;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	687a      	ldr	r2, [r7, #4]
 8006e90:	61da      	str	r2, [r3, #28]

  /* Configure MDMA Channel Source address */
  hmdma->Instance->CSAR = SrcAddress;
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	68ba      	ldr	r2, [r7, #8]
 8006e98:	619a      	str	r2, [r3, #24]

  addressMask = SrcAddress & 0xFF000000U;
 8006e9a:	68bb      	ldr	r3, [r7, #8]
 8006e9c:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8006ea0:	617b      	str	r3, [r7, #20]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 8006ea2:	697b      	ldr	r3, [r7, #20]
 8006ea4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ea8:	d002      	beq.n	8006eb0 <MDMA_SetConfig+0x6c>
 8006eaa:	697b      	ldr	r3, [r7, #20]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d108      	bne.n	8006ec2 <MDMA_SetConfig+0x7e>
  {
    /*The AHBSbus is used as source (read operation) on channel x */
    hmdma->Instance->CTBR |= MDMA_CTBR_SBUS;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8006ebe:	629a      	str	r2, [r3, #40]	@ 0x28
 8006ec0:	e007      	b.n	8006ed2 <MDMA_SetConfig+0x8e>
  }
  else
  {
    /*The AXI bus is used as source (read operation) on channel x */
    hmdma->Instance->CTBR &= (~MDMA_CTBR_SBUS);
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006ed0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  addressMask = DstAddress & 0xFF000000U;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8006ed8:	617b      	str	r3, [r7, #20]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 8006eda:	697b      	ldr	r3, [r7, #20]
 8006edc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ee0:	d002      	beq.n	8006ee8 <MDMA_SetConfig+0xa4>
 8006ee2:	697b      	ldr	r3, [r7, #20]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d108      	bne.n	8006efa <MDMA_SetConfig+0xb6>
  {
    /*The AHB bus is used as destination (write operation) on channel x */
    hmdma->Instance->CTBR |= MDMA_CTBR_DBUS;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8006ef6:	629a      	str	r2, [r3, #40]	@ 0x28
 8006ef8:	e007      	b.n	8006f0a <MDMA_SetConfig+0xc6>
  }
  else
  {
    /*The AXI bus is used as destination (write operation) on channel x */
    hmdma->Instance->CTBR &= (~MDMA_CTBR_DBUS);
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8006f08:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Set the linked list register to the first node of the list */
  hmdma->Instance->CLAR = (uint32_t)hmdma->FirstLinkedListNodeAddress;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8006f14:	bf00      	nop
 8006f16:	371c      	adds	r7, #28
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1e:	4770      	bx	lr
 8006f20:	fffe0000 	.word	0xfffe0000

08006f24 <MDMA_Init>:
  * @param  hmdma:       pointer to a MDMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified MDMA Channel.
  * @retval None
  */
static void MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 8006f24:	b480      	push	{r7}
 8006f26:	b085      	sub	sp, #20
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
  uint32_t blockoffset;

  /* Prepare the MDMA Channel configuration */
  hmdma->Instance->CCR = hmdma->Init.Priority  | hmdma->Init.Endianness;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	68d9      	ldr	r1, [r3, #12]
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	691a      	ldr	r2, [r3, #16]
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	430a      	orrs	r2, r1
 8006f3a:	60da      	str	r2, [r3, #12]

  /* Write new CTCR Register value */
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	695a      	ldr	r2, [r3, #20]
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	699b      	ldr	r3, [r3, #24]
 8006f44:	431a      	orrs	r2, r3
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	69db      	ldr	r3, [r3, #28]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8006f4a:	431a      	orrs	r2, r3
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	6a1b      	ldr	r3, [r3, #32]
 8006f50:	431a      	orrs	r2, r3
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 8006f56:	431a      	orrs	r2, r3
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f5c:	431a      	orrs	r2, r3
                           hmdma->Init.DestBurst                                   | \
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 8006f62:	431a      	orrs	r2, r3
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f68:	3b01      	subs	r3, #1
 8006f6a:	049b      	lsls	r3, r3, #18
                           hmdma->Init.DestBurst                                   | \
 8006f6c:	ea42 0103 	orr.w	r1, r2, r3
                           hmdma->Init.TransferTriggerMode;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	689a      	ldr	r2, [r3, #8]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 8006f78:	430a      	orrs	r2, r1
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8006f7a:	611a      	str	r2, [r3, #16]

  /* If SW request set the CTCR register to SW Request Mode */
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	685b      	ldr	r3, [r3, #4]
 8006f80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f84:	d107      	bne.n	8006f96 <MDMA_Init+0x72>
    -If the request is done by SW : BWM could be set to 1 or 0.
    -If the request is done by a peripheral :
    If mask address not set (0) => BWM must be set to 0
    If mask address set (different than 0) => BWM could be set to 1 or 0
    */
    hmdma->Instance->CTCR |= (MDMA_CTCR_SWRM | MDMA_CTCR_BWM);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	691a      	ldr	r2, [r3, #16]
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f042 4240 	orr.w	r2, r2, #3221225472	@ 0xc0000000
 8006f94:	611a      	str	r2, [r3, #16]
  }

  /* Reset CBNDTR Register */
  hmdma->Instance->CBNDTR = 0;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	615a      	str	r2, [r3, #20]

  /* if block source address offset is negative set the Block Repeat Source address Update Mode to decrement */
  if(hmdma->Init.SourceBlockAddressOffset < 0)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	da11      	bge.n	8006fca <MDMA_Init+0xa6>
  {
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	695a      	ldr	r2, [r3, #20]
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8006fb4:	615a      	str	r2, [r3, #20]
    /* Write new CBRUR Register value : source repeat block offset */
    blockoffset = (uint32_t)(- hmdma->Init.SourceBlockAddressOffset);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fba:	425b      	negs	r3, r3
 8006fbc:	60fb      	str	r3, [r7, #12]
    hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	68fa      	ldr	r2, [r7, #12]
 8006fc4:	b292      	uxth	r2, r2
 8006fc6:	621a      	str	r2, [r3, #32]
 8006fc8:	e006      	b.n	8006fd8 <MDMA_Init+0xb4>
  }
  else
  {
    /* Write new CBRUR Register value : source repeat block offset */
    hmdma->Instance->CBRUR = (((uint32_t)hmdma->Init.SourceBlockAddressOffset) & 0x0000FFFFU);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fce:	461a      	mov	r2, r3
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	b292      	uxth	r2, r2
 8006fd6:	621a      	str	r2, [r3, #32]
  }

  /* If block destination address offset is negative set the Block Repeat destination address Update Mode to decrement */
  if(hmdma->Init.DestBlockAddressOffset < 0)
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	da15      	bge.n	800700c <MDMA_Init+0xe8>
  {
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRDUM;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	695a      	ldr	r2, [r3, #20]
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8006fee:	615a      	str	r2, [r3, #20]
    /* Write new CBRUR Register value : destination repeat block offset */
    blockoffset = (uint32_t)(- hmdma->Init.DestBlockAddressOffset);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ff4:	425b      	negs	r3, r3
 8006ff6:	60fb      	str	r3, [r7, #12]
    hmdma->Instance->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	6a19      	ldr	r1, [r3, #32]
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	041a      	lsls	r2, r3, #16
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	430a      	orrs	r2, r1
 8007008:	621a      	str	r2, [r3, #32]
 800700a:	e009      	b.n	8007020 <MDMA_Init+0xfc>
  }
  else
  {
    /*write new CBRUR Register value : destination repeat block offset */
    hmdma->Instance->CBRUR |= ((((uint32_t)hmdma->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	6a19      	ldr	r1, [r3, #32]
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007016:	041a      	lsls	r2, r3, #16
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	430a      	orrs	r2, r1
 800701e:	621a      	str	r2, [r3, #32]
  }

  /* if HW request set the HW request and the requet CleraMask and ClearData MaskData, */
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	685b      	ldr	r3, [r3, #4]
 8007024:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007028:	d006      	beq.n	8007038 <MDMA_Init+0x114>
  {
    /* Set the HW request in CTRB register  */
    hmdma->Instance->CTBR = hmdma->Init.Request & MDMA_CTBR_TSEL;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	685a      	ldr	r2, [r3, #4]
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	b2d2      	uxtb	r2, r2
 8007034:	629a      	str	r2, [r3, #40]	@ 0x28
 8007036:	e003      	b.n	8007040 <MDMA_Init+0x11c>
  }
  else /* SW request : reset the CTBR register */
  {
    hmdma->Instance->CTBR = 0;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	2200      	movs	r2, #0
 800703e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Write Link Address Register */
  hmdma->Instance->CLAR =  0;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	2200      	movs	r2, #0
 8007046:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8007048:	bf00      	nop
 800704a:	3714      	adds	r7, #20
 800704c:	46bd      	mov	sp, r7
 800704e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007052:	4770      	bx	lr

08007054 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b084      	sub	sp, #16
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 800705c:	4b29      	ldr	r3, [pc, #164]	@ (8007104 <HAL_PWREx_ConfigSupply+0xb0>)
 800705e:	68db      	ldr	r3, [r3, #12]
 8007060:	f003 0307 	and.w	r3, r3, #7
 8007064:	2b06      	cmp	r3, #6
 8007066:	d00a      	beq.n	800707e <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8007068:	4b26      	ldr	r3, [pc, #152]	@ (8007104 <HAL_PWREx_ConfigSupply+0xb0>)
 800706a:	68db      	ldr	r3, [r3, #12]
 800706c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007070:	687a      	ldr	r2, [r7, #4]
 8007072:	429a      	cmp	r2, r3
 8007074:	d001      	beq.n	800707a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8007076:	2301      	movs	r3, #1
 8007078:	e040      	b.n	80070fc <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800707a:	2300      	movs	r3, #0
 800707c:	e03e      	b.n	80070fc <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800707e:	4b21      	ldr	r3, [pc, #132]	@ (8007104 <HAL_PWREx_ConfigSupply+0xb0>)
 8007080:	68db      	ldr	r3, [r3, #12]
 8007082:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8007086:	491f      	ldr	r1, [pc, #124]	@ (8007104 <HAL_PWREx_ConfigSupply+0xb0>)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	4313      	orrs	r3, r2
 800708c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800708e:	f7fa fdeb 	bl	8001c68 <HAL_GetTick>
 8007092:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007094:	e009      	b.n	80070aa <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8007096:	f7fa fde7 	bl	8001c68 <HAL_GetTick>
 800709a:	4602      	mov	r2, r0
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	1ad3      	subs	r3, r2, r3
 80070a0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80070a4:	d901      	bls.n	80070aa <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80070a6:	2301      	movs	r3, #1
 80070a8:	e028      	b.n	80070fc <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80070aa:	4b16      	ldr	r3, [pc, #88]	@ (8007104 <HAL_PWREx_ConfigSupply+0xb0>)
 80070ac:	685b      	ldr	r3, [r3, #4]
 80070ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80070b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80070b6:	d1ee      	bne.n	8007096 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2b1e      	cmp	r3, #30
 80070bc:	d008      	beq.n	80070d0 <HAL_PWREx_ConfigSupply+0x7c>
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	2b2e      	cmp	r3, #46	@ 0x2e
 80070c2:	d005      	beq.n	80070d0 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2b1d      	cmp	r3, #29
 80070c8:	d002      	beq.n	80070d0 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	2b2d      	cmp	r3, #45	@ 0x2d
 80070ce:	d114      	bne.n	80070fa <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80070d0:	f7fa fdca 	bl	8001c68 <HAL_GetTick>
 80070d4:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80070d6:	e009      	b.n	80070ec <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80070d8:	f7fa fdc6 	bl	8001c68 <HAL_GetTick>
 80070dc:	4602      	mov	r2, r0
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	1ad3      	subs	r3, r2, r3
 80070e2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80070e6:	d901      	bls.n	80070ec <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80070e8:	2301      	movs	r3, #1
 80070ea:	e007      	b.n	80070fc <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80070ec:	4b05      	ldr	r3, [pc, #20]	@ (8007104 <HAL_PWREx_ConfigSupply+0xb0>)
 80070ee:	68db      	ldr	r3, [r3, #12]
 80070f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80070f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80070f8:	d1ee      	bne.n	80070d8 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80070fa:	2300      	movs	r3, #0
}
 80070fc:	4618      	mov	r0, r3
 80070fe:	3710      	adds	r7, #16
 8007100:	46bd      	mov	sp, r7
 8007102:	bd80      	pop	{r7, pc}
 8007104:	58024800 	.word	0x58024800

08007108 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b08c      	sub	sp, #48	@ 0x30
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d102      	bne.n	800711c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8007116:	2301      	movs	r3, #1
 8007118:	f000 bc48 	b.w	80079ac <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f003 0301 	and.w	r3, r3, #1
 8007124:	2b00      	cmp	r3, #0
 8007126:	f000 8088 	beq.w	800723a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800712a:	4b99      	ldr	r3, [pc, #612]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 800712c:	691b      	ldr	r3, [r3, #16]
 800712e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007132:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007134:	4b96      	ldr	r3, [pc, #600]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 8007136:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007138:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800713a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800713c:	2b10      	cmp	r3, #16
 800713e:	d007      	beq.n	8007150 <HAL_RCC_OscConfig+0x48>
 8007140:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007142:	2b18      	cmp	r3, #24
 8007144:	d111      	bne.n	800716a <HAL_RCC_OscConfig+0x62>
 8007146:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007148:	f003 0303 	and.w	r3, r3, #3
 800714c:	2b02      	cmp	r3, #2
 800714e:	d10c      	bne.n	800716a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007150:	4b8f      	ldr	r3, [pc, #572]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007158:	2b00      	cmp	r3, #0
 800715a:	d06d      	beq.n	8007238 <HAL_RCC_OscConfig+0x130>
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	685b      	ldr	r3, [r3, #4]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d169      	bne.n	8007238 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8007164:	2301      	movs	r3, #1
 8007166:	f000 bc21 	b.w	80079ac <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	685b      	ldr	r3, [r3, #4]
 800716e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007172:	d106      	bne.n	8007182 <HAL_RCC_OscConfig+0x7a>
 8007174:	4b86      	ldr	r3, [pc, #536]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	4a85      	ldr	r2, [pc, #532]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 800717a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800717e:	6013      	str	r3, [r2, #0]
 8007180:	e02e      	b.n	80071e0 <HAL_RCC_OscConfig+0xd8>
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	685b      	ldr	r3, [r3, #4]
 8007186:	2b00      	cmp	r3, #0
 8007188:	d10c      	bne.n	80071a4 <HAL_RCC_OscConfig+0x9c>
 800718a:	4b81      	ldr	r3, [pc, #516]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	4a80      	ldr	r2, [pc, #512]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 8007190:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007194:	6013      	str	r3, [r2, #0]
 8007196:	4b7e      	ldr	r3, [pc, #504]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	4a7d      	ldr	r2, [pc, #500]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 800719c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80071a0:	6013      	str	r3, [r2, #0]
 80071a2:	e01d      	b.n	80071e0 <HAL_RCC_OscConfig+0xd8>
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	685b      	ldr	r3, [r3, #4]
 80071a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80071ac:	d10c      	bne.n	80071c8 <HAL_RCC_OscConfig+0xc0>
 80071ae:	4b78      	ldr	r3, [pc, #480]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	4a77      	ldr	r2, [pc, #476]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 80071b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80071b8:	6013      	str	r3, [r2, #0]
 80071ba:	4b75      	ldr	r3, [pc, #468]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	4a74      	ldr	r2, [pc, #464]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 80071c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80071c4:	6013      	str	r3, [r2, #0]
 80071c6:	e00b      	b.n	80071e0 <HAL_RCC_OscConfig+0xd8>
 80071c8:	4b71      	ldr	r3, [pc, #452]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	4a70      	ldr	r2, [pc, #448]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 80071ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80071d2:	6013      	str	r3, [r2, #0]
 80071d4:	4b6e      	ldr	r3, [pc, #440]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	4a6d      	ldr	r2, [pc, #436]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 80071da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80071de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	685b      	ldr	r3, [r3, #4]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d013      	beq.n	8007210 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071e8:	f7fa fd3e 	bl	8001c68 <HAL_GetTick>
 80071ec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80071ee:	e008      	b.n	8007202 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80071f0:	f7fa fd3a 	bl	8001c68 <HAL_GetTick>
 80071f4:	4602      	mov	r2, r0
 80071f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071f8:	1ad3      	subs	r3, r2, r3
 80071fa:	2b64      	cmp	r3, #100	@ 0x64
 80071fc:	d901      	bls.n	8007202 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80071fe:	2303      	movs	r3, #3
 8007200:	e3d4      	b.n	80079ac <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007202:	4b63      	ldr	r3, [pc, #396]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800720a:	2b00      	cmp	r3, #0
 800720c:	d0f0      	beq.n	80071f0 <HAL_RCC_OscConfig+0xe8>
 800720e:	e014      	b.n	800723a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007210:	f7fa fd2a 	bl	8001c68 <HAL_GetTick>
 8007214:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007216:	e008      	b.n	800722a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007218:	f7fa fd26 	bl	8001c68 <HAL_GetTick>
 800721c:	4602      	mov	r2, r0
 800721e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007220:	1ad3      	subs	r3, r2, r3
 8007222:	2b64      	cmp	r3, #100	@ 0x64
 8007224:	d901      	bls.n	800722a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8007226:	2303      	movs	r3, #3
 8007228:	e3c0      	b.n	80079ac <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800722a:	4b59      	ldr	r3, [pc, #356]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007232:	2b00      	cmp	r3, #0
 8007234:	d1f0      	bne.n	8007218 <HAL_RCC_OscConfig+0x110>
 8007236:	e000      	b.n	800723a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007238:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	f003 0302 	and.w	r3, r3, #2
 8007242:	2b00      	cmp	r3, #0
 8007244:	f000 80ca 	beq.w	80073dc <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007248:	4b51      	ldr	r3, [pc, #324]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 800724a:	691b      	ldr	r3, [r3, #16]
 800724c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007250:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007252:	4b4f      	ldr	r3, [pc, #316]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 8007254:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007256:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8007258:	6a3b      	ldr	r3, [r7, #32]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d007      	beq.n	800726e <HAL_RCC_OscConfig+0x166>
 800725e:	6a3b      	ldr	r3, [r7, #32]
 8007260:	2b18      	cmp	r3, #24
 8007262:	d156      	bne.n	8007312 <HAL_RCC_OscConfig+0x20a>
 8007264:	69fb      	ldr	r3, [r7, #28]
 8007266:	f003 0303 	and.w	r3, r3, #3
 800726a:	2b00      	cmp	r3, #0
 800726c:	d151      	bne.n	8007312 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800726e:	4b48      	ldr	r3, [pc, #288]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f003 0304 	and.w	r3, r3, #4
 8007276:	2b00      	cmp	r3, #0
 8007278:	d005      	beq.n	8007286 <HAL_RCC_OscConfig+0x17e>
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	68db      	ldr	r3, [r3, #12]
 800727e:	2b00      	cmp	r3, #0
 8007280:	d101      	bne.n	8007286 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8007282:	2301      	movs	r3, #1
 8007284:	e392      	b.n	80079ac <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007286:	4b42      	ldr	r3, [pc, #264]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f023 0219 	bic.w	r2, r3, #25
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	68db      	ldr	r3, [r3, #12]
 8007292:	493f      	ldr	r1, [pc, #252]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 8007294:	4313      	orrs	r3, r2
 8007296:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007298:	f7fa fce6 	bl	8001c68 <HAL_GetTick>
 800729c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800729e:	e008      	b.n	80072b2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80072a0:	f7fa fce2 	bl	8001c68 <HAL_GetTick>
 80072a4:	4602      	mov	r2, r0
 80072a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072a8:	1ad3      	subs	r3, r2, r3
 80072aa:	2b02      	cmp	r3, #2
 80072ac:	d901      	bls.n	80072b2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80072ae:	2303      	movs	r3, #3
 80072b0:	e37c      	b.n	80079ac <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80072b2:	4b37      	ldr	r3, [pc, #220]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f003 0304 	and.w	r3, r3, #4
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d0f0      	beq.n	80072a0 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80072be:	f7fa fcdf 	bl	8001c80 <HAL_GetREVID>
 80072c2:	4603      	mov	r3, r0
 80072c4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d817      	bhi.n	80072fc <HAL_RCC_OscConfig+0x1f4>
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	691b      	ldr	r3, [r3, #16]
 80072d0:	2b40      	cmp	r3, #64	@ 0x40
 80072d2:	d108      	bne.n	80072e6 <HAL_RCC_OscConfig+0x1de>
 80072d4:	4b2e      	ldr	r3, [pc, #184]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 80072d6:	685b      	ldr	r3, [r3, #4]
 80072d8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80072dc:	4a2c      	ldr	r2, [pc, #176]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 80072de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80072e2:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80072e4:	e07a      	b.n	80073dc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80072e6:	4b2a      	ldr	r3, [pc, #168]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 80072e8:	685b      	ldr	r3, [r3, #4]
 80072ea:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	691b      	ldr	r3, [r3, #16]
 80072f2:	031b      	lsls	r3, r3, #12
 80072f4:	4926      	ldr	r1, [pc, #152]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 80072f6:	4313      	orrs	r3, r2
 80072f8:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80072fa:	e06f      	b.n	80073dc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80072fc:	4b24      	ldr	r3, [pc, #144]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 80072fe:	685b      	ldr	r3, [r3, #4]
 8007300:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	691b      	ldr	r3, [r3, #16]
 8007308:	061b      	lsls	r3, r3, #24
 800730a:	4921      	ldr	r1, [pc, #132]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 800730c:	4313      	orrs	r3, r2
 800730e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007310:	e064      	b.n	80073dc <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	68db      	ldr	r3, [r3, #12]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d047      	beq.n	80073aa <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800731a:	4b1d      	ldr	r3, [pc, #116]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f023 0219 	bic.w	r2, r3, #25
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	68db      	ldr	r3, [r3, #12]
 8007326:	491a      	ldr	r1, [pc, #104]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 8007328:	4313      	orrs	r3, r2
 800732a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800732c:	f7fa fc9c 	bl	8001c68 <HAL_GetTick>
 8007330:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007332:	e008      	b.n	8007346 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007334:	f7fa fc98 	bl	8001c68 <HAL_GetTick>
 8007338:	4602      	mov	r2, r0
 800733a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800733c:	1ad3      	subs	r3, r2, r3
 800733e:	2b02      	cmp	r3, #2
 8007340:	d901      	bls.n	8007346 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8007342:	2303      	movs	r3, #3
 8007344:	e332      	b.n	80079ac <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007346:	4b12      	ldr	r3, [pc, #72]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f003 0304 	and.w	r3, r3, #4
 800734e:	2b00      	cmp	r3, #0
 8007350:	d0f0      	beq.n	8007334 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007352:	f7fa fc95 	bl	8001c80 <HAL_GetREVID>
 8007356:	4603      	mov	r3, r0
 8007358:	f241 0203 	movw	r2, #4099	@ 0x1003
 800735c:	4293      	cmp	r3, r2
 800735e:	d819      	bhi.n	8007394 <HAL_RCC_OscConfig+0x28c>
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	691b      	ldr	r3, [r3, #16]
 8007364:	2b40      	cmp	r3, #64	@ 0x40
 8007366:	d108      	bne.n	800737a <HAL_RCC_OscConfig+0x272>
 8007368:	4b09      	ldr	r3, [pc, #36]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 800736a:	685b      	ldr	r3, [r3, #4]
 800736c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8007370:	4a07      	ldr	r2, [pc, #28]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 8007372:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007376:	6053      	str	r3, [r2, #4]
 8007378:	e030      	b.n	80073dc <HAL_RCC_OscConfig+0x2d4>
 800737a:	4b05      	ldr	r3, [pc, #20]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 800737c:	685b      	ldr	r3, [r3, #4]
 800737e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	691b      	ldr	r3, [r3, #16]
 8007386:	031b      	lsls	r3, r3, #12
 8007388:	4901      	ldr	r1, [pc, #4]	@ (8007390 <HAL_RCC_OscConfig+0x288>)
 800738a:	4313      	orrs	r3, r2
 800738c:	604b      	str	r3, [r1, #4]
 800738e:	e025      	b.n	80073dc <HAL_RCC_OscConfig+0x2d4>
 8007390:	58024400 	.word	0x58024400
 8007394:	4b9a      	ldr	r3, [pc, #616]	@ (8007600 <HAL_RCC_OscConfig+0x4f8>)
 8007396:	685b      	ldr	r3, [r3, #4]
 8007398:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	691b      	ldr	r3, [r3, #16]
 80073a0:	061b      	lsls	r3, r3, #24
 80073a2:	4997      	ldr	r1, [pc, #604]	@ (8007600 <HAL_RCC_OscConfig+0x4f8>)
 80073a4:	4313      	orrs	r3, r2
 80073a6:	604b      	str	r3, [r1, #4]
 80073a8:	e018      	b.n	80073dc <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80073aa:	4b95      	ldr	r3, [pc, #596]	@ (8007600 <HAL_RCC_OscConfig+0x4f8>)
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	4a94      	ldr	r2, [pc, #592]	@ (8007600 <HAL_RCC_OscConfig+0x4f8>)
 80073b0:	f023 0301 	bic.w	r3, r3, #1
 80073b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073b6:	f7fa fc57 	bl	8001c68 <HAL_GetTick>
 80073ba:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80073bc:	e008      	b.n	80073d0 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80073be:	f7fa fc53 	bl	8001c68 <HAL_GetTick>
 80073c2:	4602      	mov	r2, r0
 80073c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073c6:	1ad3      	subs	r3, r2, r3
 80073c8:	2b02      	cmp	r3, #2
 80073ca:	d901      	bls.n	80073d0 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80073cc:	2303      	movs	r3, #3
 80073ce:	e2ed      	b.n	80079ac <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80073d0:	4b8b      	ldr	r3, [pc, #556]	@ (8007600 <HAL_RCC_OscConfig+0x4f8>)
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f003 0304 	and.w	r3, r3, #4
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d1f0      	bne.n	80073be <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f003 0310 	and.w	r3, r3, #16
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	f000 80a9 	beq.w	800753c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80073ea:	4b85      	ldr	r3, [pc, #532]	@ (8007600 <HAL_RCC_OscConfig+0x4f8>)
 80073ec:	691b      	ldr	r3, [r3, #16]
 80073ee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80073f2:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80073f4:	4b82      	ldr	r3, [pc, #520]	@ (8007600 <HAL_RCC_OscConfig+0x4f8>)
 80073f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073f8:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80073fa:	69bb      	ldr	r3, [r7, #24]
 80073fc:	2b08      	cmp	r3, #8
 80073fe:	d007      	beq.n	8007410 <HAL_RCC_OscConfig+0x308>
 8007400:	69bb      	ldr	r3, [r7, #24]
 8007402:	2b18      	cmp	r3, #24
 8007404:	d13a      	bne.n	800747c <HAL_RCC_OscConfig+0x374>
 8007406:	697b      	ldr	r3, [r7, #20]
 8007408:	f003 0303 	and.w	r3, r3, #3
 800740c:	2b01      	cmp	r3, #1
 800740e:	d135      	bne.n	800747c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007410:	4b7b      	ldr	r3, [pc, #492]	@ (8007600 <HAL_RCC_OscConfig+0x4f8>)
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007418:	2b00      	cmp	r3, #0
 800741a:	d005      	beq.n	8007428 <HAL_RCC_OscConfig+0x320>
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	69db      	ldr	r3, [r3, #28]
 8007420:	2b80      	cmp	r3, #128	@ 0x80
 8007422:	d001      	beq.n	8007428 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8007424:	2301      	movs	r3, #1
 8007426:	e2c1      	b.n	80079ac <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007428:	f7fa fc2a 	bl	8001c80 <HAL_GetREVID>
 800742c:	4603      	mov	r3, r0
 800742e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8007432:	4293      	cmp	r3, r2
 8007434:	d817      	bhi.n	8007466 <HAL_RCC_OscConfig+0x35e>
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	6a1b      	ldr	r3, [r3, #32]
 800743a:	2b20      	cmp	r3, #32
 800743c:	d108      	bne.n	8007450 <HAL_RCC_OscConfig+0x348>
 800743e:	4b70      	ldr	r3, [pc, #448]	@ (8007600 <HAL_RCC_OscConfig+0x4f8>)
 8007440:	685b      	ldr	r3, [r3, #4]
 8007442:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8007446:	4a6e      	ldr	r2, [pc, #440]	@ (8007600 <HAL_RCC_OscConfig+0x4f8>)
 8007448:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800744c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800744e:	e075      	b.n	800753c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007450:	4b6b      	ldr	r3, [pc, #428]	@ (8007600 <HAL_RCC_OscConfig+0x4f8>)
 8007452:	685b      	ldr	r3, [r3, #4]
 8007454:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	6a1b      	ldr	r3, [r3, #32]
 800745c:	069b      	lsls	r3, r3, #26
 800745e:	4968      	ldr	r1, [pc, #416]	@ (8007600 <HAL_RCC_OscConfig+0x4f8>)
 8007460:	4313      	orrs	r3, r2
 8007462:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007464:	e06a      	b.n	800753c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007466:	4b66      	ldr	r3, [pc, #408]	@ (8007600 <HAL_RCC_OscConfig+0x4f8>)
 8007468:	68db      	ldr	r3, [r3, #12]
 800746a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6a1b      	ldr	r3, [r3, #32]
 8007472:	061b      	lsls	r3, r3, #24
 8007474:	4962      	ldr	r1, [pc, #392]	@ (8007600 <HAL_RCC_OscConfig+0x4f8>)
 8007476:	4313      	orrs	r3, r2
 8007478:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800747a:	e05f      	b.n	800753c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	69db      	ldr	r3, [r3, #28]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d042      	beq.n	800750a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8007484:	4b5e      	ldr	r3, [pc, #376]	@ (8007600 <HAL_RCC_OscConfig+0x4f8>)
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	4a5d      	ldr	r2, [pc, #372]	@ (8007600 <HAL_RCC_OscConfig+0x4f8>)
 800748a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800748e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007490:	f7fa fbea 	bl	8001c68 <HAL_GetTick>
 8007494:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007496:	e008      	b.n	80074aa <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8007498:	f7fa fbe6 	bl	8001c68 <HAL_GetTick>
 800749c:	4602      	mov	r2, r0
 800749e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074a0:	1ad3      	subs	r3, r2, r3
 80074a2:	2b02      	cmp	r3, #2
 80074a4:	d901      	bls.n	80074aa <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80074a6:	2303      	movs	r3, #3
 80074a8:	e280      	b.n	80079ac <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80074aa:	4b55      	ldr	r3, [pc, #340]	@ (8007600 <HAL_RCC_OscConfig+0x4f8>)
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d0f0      	beq.n	8007498 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80074b6:	f7fa fbe3 	bl	8001c80 <HAL_GetREVID>
 80074ba:	4603      	mov	r3, r0
 80074bc:	f241 0203 	movw	r2, #4099	@ 0x1003
 80074c0:	4293      	cmp	r3, r2
 80074c2:	d817      	bhi.n	80074f4 <HAL_RCC_OscConfig+0x3ec>
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	6a1b      	ldr	r3, [r3, #32]
 80074c8:	2b20      	cmp	r3, #32
 80074ca:	d108      	bne.n	80074de <HAL_RCC_OscConfig+0x3d6>
 80074cc:	4b4c      	ldr	r3, [pc, #304]	@ (8007600 <HAL_RCC_OscConfig+0x4f8>)
 80074ce:	685b      	ldr	r3, [r3, #4]
 80074d0:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80074d4:	4a4a      	ldr	r2, [pc, #296]	@ (8007600 <HAL_RCC_OscConfig+0x4f8>)
 80074d6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80074da:	6053      	str	r3, [r2, #4]
 80074dc:	e02e      	b.n	800753c <HAL_RCC_OscConfig+0x434>
 80074de:	4b48      	ldr	r3, [pc, #288]	@ (8007600 <HAL_RCC_OscConfig+0x4f8>)
 80074e0:	685b      	ldr	r3, [r3, #4]
 80074e2:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	6a1b      	ldr	r3, [r3, #32]
 80074ea:	069b      	lsls	r3, r3, #26
 80074ec:	4944      	ldr	r1, [pc, #272]	@ (8007600 <HAL_RCC_OscConfig+0x4f8>)
 80074ee:	4313      	orrs	r3, r2
 80074f0:	604b      	str	r3, [r1, #4]
 80074f2:	e023      	b.n	800753c <HAL_RCC_OscConfig+0x434>
 80074f4:	4b42      	ldr	r3, [pc, #264]	@ (8007600 <HAL_RCC_OscConfig+0x4f8>)
 80074f6:	68db      	ldr	r3, [r3, #12]
 80074f8:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	6a1b      	ldr	r3, [r3, #32]
 8007500:	061b      	lsls	r3, r3, #24
 8007502:	493f      	ldr	r1, [pc, #252]	@ (8007600 <HAL_RCC_OscConfig+0x4f8>)
 8007504:	4313      	orrs	r3, r2
 8007506:	60cb      	str	r3, [r1, #12]
 8007508:	e018      	b.n	800753c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800750a:	4b3d      	ldr	r3, [pc, #244]	@ (8007600 <HAL_RCC_OscConfig+0x4f8>)
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	4a3c      	ldr	r2, [pc, #240]	@ (8007600 <HAL_RCC_OscConfig+0x4f8>)
 8007510:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007514:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007516:	f7fa fba7 	bl	8001c68 <HAL_GetTick>
 800751a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800751c:	e008      	b.n	8007530 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800751e:	f7fa fba3 	bl	8001c68 <HAL_GetTick>
 8007522:	4602      	mov	r2, r0
 8007524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007526:	1ad3      	subs	r3, r2, r3
 8007528:	2b02      	cmp	r3, #2
 800752a:	d901      	bls.n	8007530 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800752c:	2303      	movs	r3, #3
 800752e:	e23d      	b.n	80079ac <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007530:	4b33      	ldr	r3, [pc, #204]	@ (8007600 <HAL_RCC_OscConfig+0x4f8>)
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007538:	2b00      	cmp	r3, #0
 800753a:	d1f0      	bne.n	800751e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f003 0308 	and.w	r3, r3, #8
 8007544:	2b00      	cmp	r3, #0
 8007546:	d036      	beq.n	80075b6 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	695b      	ldr	r3, [r3, #20]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d019      	beq.n	8007584 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007550:	4b2b      	ldr	r3, [pc, #172]	@ (8007600 <HAL_RCC_OscConfig+0x4f8>)
 8007552:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007554:	4a2a      	ldr	r2, [pc, #168]	@ (8007600 <HAL_RCC_OscConfig+0x4f8>)
 8007556:	f043 0301 	orr.w	r3, r3, #1
 800755a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800755c:	f7fa fb84 	bl	8001c68 <HAL_GetTick>
 8007560:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007562:	e008      	b.n	8007576 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007564:	f7fa fb80 	bl	8001c68 <HAL_GetTick>
 8007568:	4602      	mov	r2, r0
 800756a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800756c:	1ad3      	subs	r3, r2, r3
 800756e:	2b02      	cmp	r3, #2
 8007570:	d901      	bls.n	8007576 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8007572:	2303      	movs	r3, #3
 8007574:	e21a      	b.n	80079ac <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007576:	4b22      	ldr	r3, [pc, #136]	@ (8007600 <HAL_RCC_OscConfig+0x4f8>)
 8007578:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800757a:	f003 0302 	and.w	r3, r3, #2
 800757e:	2b00      	cmp	r3, #0
 8007580:	d0f0      	beq.n	8007564 <HAL_RCC_OscConfig+0x45c>
 8007582:	e018      	b.n	80075b6 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007584:	4b1e      	ldr	r3, [pc, #120]	@ (8007600 <HAL_RCC_OscConfig+0x4f8>)
 8007586:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007588:	4a1d      	ldr	r2, [pc, #116]	@ (8007600 <HAL_RCC_OscConfig+0x4f8>)
 800758a:	f023 0301 	bic.w	r3, r3, #1
 800758e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007590:	f7fa fb6a 	bl	8001c68 <HAL_GetTick>
 8007594:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007596:	e008      	b.n	80075aa <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007598:	f7fa fb66 	bl	8001c68 <HAL_GetTick>
 800759c:	4602      	mov	r2, r0
 800759e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075a0:	1ad3      	subs	r3, r2, r3
 80075a2:	2b02      	cmp	r3, #2
 80075a4:	d901      	bls.n	80075aa <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80075a6:	2303      	movs	r3, #3
 80075a8:	e200      	b.n	80079ac <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80075aa:	4b15      	ldr	r3, [pc, #84]	@ (8007600 <HAL_RCC_OscConfig+0x4f8>)
 80075ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80075ae:	f003 0302 	and.w	r3, r3, #2
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d1f0      	bne.n	8007598 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f003 0320 	and.w	r3, r3, #32
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d039      	beq.n	8007636 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	699b      	ldr	r3, [r3, #24]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d01c      	beq.n	8007604 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80075ca:	4b0d      	ldr	r3, [pc, #52]	@ (8007600 <HAL_RCC_OscConfig+0x4f8>)
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	4a0c      	ldr	r2, [pc, #48]	@ (8007600 <HAL_RCC_OscConfig+0x4f8>)
 80075d0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80075d4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80075d6:	f7fa fb47 	bl	8001c68 <HAL_GetTick>
 80075da:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80075dc:	e008      	b.n	80075f0 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80075de:	f7fa fb43 	bl	8001c68 <HAL_GetTick>
 80075e2:	4602      	mov	r2, r0
 80075e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075e6:	1ad3      	subs	r3, r2, r3
 80075e8:	2b02      	cmp	r3, #2
 80075ea:	d901      	bls.n	80075f0 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80075ec:	2303      	movs	r3, #3
 80075ee:	e1dd      	b.n	80079ac <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80075f0:	4b03      	ldr	r3, [pc, #12]	@ (8007600 <HAL_RCC_OscConfig+0x4f8>)
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d0f0      	beq.n	80075de <HAL_RCC_OscConfig+0x4d6>
 80075fc:	e01b      	b.n	8007636 <HAL_RCC_OscConfig+0x52e>
 80075fe:	bf00      	nop
 8007600:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007604:	4b9b      	ldr	r3, [pc, #620]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	4a9a      	ldr	r2, [pc, #616]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 800760a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800760e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007610:	f7fa fb2a 	bl	8001c68 <HAL_GetTick>
 8007614:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007616:	e008      	b.n	800762a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007618:	f7fa fb26 	bl	8001c68 <HAL_GetTick>
 800761c:	4602      	mov	r2, r0
 800761e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007620:	1ad3      	subs	r3, r2, r3
 8007622:	2b02      	cmp	r3, #2
 8007624:	d901      	bls.n	800762a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8007626:	2303      	movs	r3, #3
 8007628:	e1c0      	b.n	80079ac <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800762a:	4b92      	ldr	r3, [pc, #584]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007632:	2b00      	cmp	r3, #0
 8007634:	d1f0      	bne.n	8007618 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f003 0304 	and.w	r3, r3, #4
 800763e:	2b00      	cmp	r3, #0
 8007640:	f000 8081 	beq.w	8007746 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007644:	4b8c      	ldr	r3, [pc, #560]	@ (8007878 <HAL_RCC_OscConfig+0x770>)
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	4a8b      	ldr	r2, [pc, #556]	@ (8007878 <HAL_RCC_OscConfig+0x770>)
 800764a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800764e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007650:	f7fa fb0a 	bl	8001c68 <HAL_GetTick>
 8007654:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007656:	e008      	b.n	800766a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007658:	f7fa fb06 	bl	8001c68 <HAL_GetTick>
 800765c:	4602      	mov	r2, r0
 800765e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007660:	1ad3      	subs	r3, r2, r3
 8007662:	2b64      	cmp	r3, #100	@ 0x64
 8007664:	d901      	bls.n	800766a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8007666:	2303      	movs	r3, #3
 8007668:	e1a0      	b.n	80079ac <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800766a:	4b83      	ldr	r3, [pc, #524]	@ (8007878 <HAL_RCC_OscConfig+0x770>)
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007672:	2b00      	cmp	r3, #0
 8007674:	d0f0      	beq.n	8007658 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	689b      	ldr	r3, [r3, #8]
 800767a:	2b01      	cmp	r3, #1
 800767c:	d106      	bne.n	800768c <HAL_RCC_OscConfig+0x584>
 800767e:	4b7d      	ldr	r3, [pc, #500]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 8007680:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007682:	4a7c      	ldr	r2, [pc, #496]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 8007684:	f043 0301 	orr.w	r3, r3, #1
 8007688:	6713      	str	r3, [r2, #112]	@ 0x70
 800768a:	e02d      	b.n	80076e8 <HAL_RCC_OscConfig+0x5e0>
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	689b      	ldr	r3, [r3, #8]
 8007690:	2b00      	cmp	r3, #0
 8007692:	d10c      	bne.n	80076ae <HAL_RCC_OscConfig+0x5a6>
 8007694:	4b77      	ldr	r3, [pc, #476]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 8007696:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007698:	4a76      	ldr	r2, [pc, #472]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 800769a:	f023 0301 	bic.w	r3, r3, #1
 800769e:	6713      	str	r3, [r2, #112]	@ 0x70
 80076a0:	4b74      	ldr	r3, [pc, #464]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 80076a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076a4:	4a73      	ldr	r2, [pc, #460]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 80076a6:	f023 0304 	bic.w	r3, r3, #4
 80076aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80076ac:	e01c      	b.n	80076e8 <HAL_RCC_OscConfig+0x5e0>
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	689b      	ldr	r3, [r3, #8]
 80076b2:	2b05      	cmp	r3, #5
 80076b4:	d10c      	bne.n	80076d0 <HAL_RCC_OscConfig+0x5c8>
 80076b6:	4b6f      	ldr	r3, [pc, #444]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 80076b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076ba:	4a6e      	ldr	r2, [pc, #440]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 80076bc:	f043 0304 	orr.w	r3, r3, #4
 80076c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80076c2:	4b6c      	ldr	r3, [pc, #432]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 80076c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076c6:	4a6b      	ldr	r2, [pc, #428]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 80076c8:	f043 0301 	orr.w	r3, r3, #1
 80076cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80076ce:	e00b      	b.n	80076e8 <HAL_RCC_OscConfig+0x5e0>
 80076d0:	4b68      	ldr	r3, [pc, #416]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 80076d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076d4:	4a67      	ldr	r2, [pc, #412]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 80076d6:	f023 0301 	bic.w	r3, r3, #1
 80076da:	6713      	str	r3, [r2, #112]	@ 0x70
 80076dc:	4b65      	ldr	r3, [pc, #404]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 80076de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076e0:	4a64      	ldr	r2, [pc, #400]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 80076e2:	f023 0304 	bic.w	r3, r3, #4
 80076e6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	689b      	ldr	r3, [r3, #8]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d015      	beq.n	800771c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076f0:	f7fa faba 	bl	8001c68 <HAL_GetTick>
 80076f4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80076f6:	e00a      	b.n	800770e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80076f8:	f7fa fab6 	bl	8001c68 <HAL_GetTick>
 80076fc:	4602      	mov	r2, r0
 80076fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007700:	1ad3      	subs	r3, r2, r3
 8007702:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007706:	4293      	cmp	r3, r2
 8007708:	d901      	bls.n	800770e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800770a:	2303      	movs	r3, #3
 800770c:	e14e      	b.n	80079ac <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800770e:	4b59      	ldr	r3, [pc, #356]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 8007710:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007712:	f003 0302 	and.w	r3, r3, #2
 8007716:	2b00      	cmp	r3, #0
 8007718:	d0ee      	beq.n	80076f8 <HAL_RCC_OscConfig+0x5f0>
 800771a:	e014      	b.n	8007746 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800771c:	f7fa faa4 	bl	8001c68 <HAL_GetTick>
 8007720:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007722:	e00a      	b.n	800773a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007724:	f7fa faa0 	bl	8001c68 <HAL_GetTick>
 8007728:	4602      	mov	r2, r0
 800772a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800772c:	1ad3      	subs	r3, r2, r3
 800772e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007732:	4293      	cmp	r3, r2
 8007734:	d901      	bls.n	800773a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8007736:	2303      	movs	r3, #3
 8007738:	e138      	b.n	80079ac <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800773a:	4b4e      	ldr	r3, [pc, #312]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 800773c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800773e:	f003 0302 	and.w	r3, r3, #2
 8007742:	2b00      	cmp	r3, #0
 8007744:	d1ee      	bne.n	8007724 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800774a:	2b00      	cmp	r3, #0
 800774c:	f000 812d 	beq.w	80079aa <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8007750:	4b48      	ldr	r3, [pc, #288]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 8007752:	691b      	ldr	r3, [r3, #16]
 8007754:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007758:	2b18      	cmp	r3, #24
 800775a:	f000 80bd 	beq.w	80078d8 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007762:	2b02      	cmp	r3, #2
 8007764:	f040 809e 	bne.w	80078a4 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007768:	4b42      	ldr	r3, [pc, #264]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	4a41      	ldr	r2, [pc, #260]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 800776e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007772:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007774:	f7fa fa78 	bl	8001c68 <HAL_GetTick>
 8007778:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800777a:	e008      	b.n	800778e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800777c:	f7fa fa74 	bl	8001c68 <HAL_GetTick>
 8007780:	4602      	mov	r2, r0
 8007782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007784:	1ad3      	subs	r3, r2, r3
 8007786:	2b02      	cmp	r3, #2
 8007788:	d901      	bls.n	800778e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800778a:	2303      	movs	r3, #3
 800778c:	e10e      	b.n	80079ac <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800778e:	4b39      	ldr	r3, [pc, #228]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007796:	2b00      	cmp	r3, #0
 8007798:	d1f0      	bne.n	800777c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800779a:	4b36      	ldr	r3, [pc, #216]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 800779c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800779e:	4b37      	ldr	r3, [pc, #220]	@ (800787c <HAL_RCC_OscConfig+0x774>)
 80077a0:	4013      	ands	r3, r2
 80077a2:	687a      	ldr	r2, [r7, #4]
 80077a4:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80077a6:	687a      	ldr	r2, [r7, #4]
 80077a8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80077aa:	0112      	lsls	r2, r2, #4
 80077ac:	430a      	orrs	r2, r1
 80077ae:	4931      	ldr	r1, [pc, #196]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 80077b0:	4313      	orrs	r3, r2
 80077b2:	628b      	str	r3, [r1, #40]	@ 0x28
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077b8:	3b01      	subs	r3, #1
 80077ba:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80077c2:	3b01      	subs	r3, #1
 80077c4:	025b      	lsls	r3, r3, #9
 80077c6:	b29b      	uxth	r3, r3
 80077c8:	431a      	orrs	r2, r3
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077ce:	3b01      	subs	r3, #1
 80077d0:	041b      	lsls	r3, r3, #16
 80077d2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80077d6:	431a      	orrs	r2, r3
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077dc:	3b01      	subs	r3, #1
 80077de:	061b      	lsls	r3, r3, #24
 80077e0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80077e4:	4923      	ldr	r1, [pc, #140]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 80077e6:	4313      	orrs	r3, r2
 80077e8:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80077ea:	4b22      	ldr	r3, [pc, #136]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 80077ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077ee:	4a21      	ldr	r2, [pc, #132]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 80077f0:	f023 0301 	bic.w	r3, r3, #1
 80077f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80077f6:	4b1f      	ldr	r3, [pc, #124]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 80077f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80077fa:	4b21      	ldr	r3, [pc, #132]	@ (8007880 <HAL_RCC_OscConfig+0x778>)
 80077fc:	4013      	ands	r3, r2
 80077fe:	687a      	ldr	r2, [r7, #4]
 8007800:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007802:	00d2      	lsls	r2, r2, #3
 8007804:	491b      	ldr	r1, [pc, #108]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 8007806:	4313      	orrs	r3, r2
 8007808:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800780a:	4b1a      	ldr	r3, [pc, #104]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 800780c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800780e:	f023 020c 	bic.w	r2, r3, #12
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007816:	4917      	ldr	r1, [pc, #92]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 8007818:	4313      	orrs	r3, r2
 800781a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800781c:	4b15      	ldr	r3, [pc, #84]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 800781e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007820:	f023 0202 	bic.w	r2, r3, #2
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007828:	4912      	ldr	r1, [pc, #72]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 800782a:	4313      	orrs	r3, r2
 800782c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800782e:	4b11      	ldr	r3, [pc, #68]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 8007830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007832:	4a10      	ldr	r2, [pc, #64]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 8007834:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007838:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800783a:	4b0e      	ldr	r3, [pc, #56]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 800783c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800783e:	4a0d      	ldr	r2, [pc, #52]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 8007840:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007844:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8007846:	4b0b      	ldr	r3, [pc, #44]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 8007848:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800784a:	4a0a      	ldr	r2, [pc, #40]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 800784c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007850:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8007852:	4b08      	ldr	r3, [pc, #32]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 8007854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007856:	4a07      	ldr	r2, [pc, #28]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 8007858:	f043 0301 	orr.w	r3, r3, #1
 800785c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800785e:	4b05      	ldr	r3, [pc, #20]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	4a04      	ldr	r2, [pc, #16]	@ (8007874 <HAL_RCC_OscConfig+0x76c>)
 8007864:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007868:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800786a:	f7fa f9fd 	bl	8001c68 <HAL_GetTick>
 800786e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007870:	e011      	b.n	8007896 <HAL_RCC_OscConfig+0x78e>
 8007872:	bf00      	nop
 8007874:	58024400 	.word	0x58024400
 8007878:	58024800 	.word	0x58024800
 800787c:	fffffc0c 	.word	0xfffffc0c
 8007880:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007884:	f7fa f9f0 	bl	8001c68 <HAL_GetTick>
 8007888:	4602      	mov	r2, r0
 800788a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800788c:	1ad3      	subs	r3, r2, r3
 800788e:	2b02      	cmp	r3, #2
 8007890:	d901      	bls.n	8007896 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8007892:	2303      	movs	r3, #3
 8007894:	e08a      	b.n	80079ac <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007896:	4b47      	ldr	r3, [pc, #284]	@ (80079b4 <HAL_RCC_OscConfig+0x8ac>)
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d0f0      	beq.n	8007884 <HAL_RCC_OscConfig+0x77c>
 80078a2:	e082      	b.n	80079aa <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80078a4:	4b43      	ldr	r3, [pc, #268]	@ (80079b4 <HAL_RCC_OscConfig+0x8ac>)
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	4a42      	ldr	r2, [pc, #264]	@ (80079b4 <HAL_RCC_OscConfig+0x8ac>)
 80078aa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80078ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078b0:	f7fa f9da 	bl	8001c68 <HAL_GetTick>
 80078b4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80078b6:	e008      	b.n	80078ca <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80078b8:	f7fa f9d6 	bl	8001c68 <HAL_GetTick>
 80078bc:	4602      	mov	r2, r0
 80078be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078c0:	1ad3      	subs	r3, r2, r3
 80078c2:	2b02      	cmp	r3, #2
 80078c4:	d901      	bls.n	80078ca <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80078c6:	2303      	movs	r3, #3
 80078c8:	e070      	b.n	80079ac <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80078ca:	4b3a      	ldr	r3, [pc, #232]	@ (80079b4 <HAL_RCC_OscConfig+0x8ac>)
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d1f0      	bne.n	80078b8 <HAL_RCC_OscConfig+0x7b0>
 80078d6:	e068      	b.n	80079aa <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80078d8:	4b36      	ldr	r3, [pc, #216]	@ (80079b4 <HAL_RCC_OscConfig+0x8ac>)
 80078da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078dc:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80078de:	4b35      	ldr	r3, [pc, #212]	@ (80079b4 <HAL_RCC_OscConfig+0x8ac>)
 80078e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078e2:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078e8:	2b01      	cmp	r3, #1
 80078ea:	d031      	beq.n	8007950 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80078ec:	693b      	ldr	r3, [r7, #16]
 80078ee:	f003 0203 	and.w	r2, r3, #3
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80078f6:	429a      	cmp	r2, r3
 80078f8:	d12a      	bne.n	8007950 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80078fa:	693b      	ldr	r3, [r7, #16]
 80078fc:	091b      	lsrs	r3, r3, #4
 80078fe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007906:	429a      	cmp	r2, r3
 8007908:	d122      	bne.n	8007950 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007914:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007916:	429a      	cmp	r2, r3
 8007918:	d11a      	bne.n	8007950 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	0a5b      	lsrs	r3, r3, #9
 800791e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007926:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007928:	429a      	cmp	r2, r3
 800792a:	d111      	bne.n	8007950 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	0c1b      	lsrs	r3, r3, #16
 8007930:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007938:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800793a:	429a      	cmp	r2, r3
 800793c:	d108      	bne.n	8007950 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	0e1b      	lsrs	r3, r3, #24
 8007942:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800794a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800794c:	429a      	cmp	r2, r3
 800794e:	d001      	beq.n	8007954 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8007950:	2301      	movs	r3, #1
 8007952:	e02b      	b.n	80079ac <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8007954:	4b17      	ldr	r3, [pc, #92]	@ (80079b4 <HAL_RCC_OscConfig+0x8ac>)
 8007956:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007958:	08db      	lsrs	r3, r3, #3
 800795a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800795e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007964:	693a      	ldr	r2, [r7, #16]
 8007966:	429a      	cmp	r2, r3
 8007968:	d01f      	beq.n	80079aa <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800796a:	4b12      	ldr	r3, [pc, #72]	@ (80079b4 <HAL_RCC_OscConfig+0x8ac>)
 800796c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800796e:	4a11      	ldr	r2, [pc, #68]	@ (80079b4 <HAL_RCC_OscConfig+0x8ac>)
 8007970:	f023 0301 	bic.w	r3, r3, #1
 8007974:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007976:	f7fa f977 	bl	8001c68 <HAL_GetTick>
 800797a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800797c:	bf00      	nop
 800797e:	f7fa f973 	bl	8001c68 <HAL_GetTick>
 8007982:	4602      	mov	r2, r0
 8007984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007986:	4293      	cmp	r3, r2
 8007988:	d0f9      	beq.n	800797e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800798a:	4b0a      	ldr	r3, [pc, #40]	@ (80079b4 <HAL_RCC_OscConfig+0x8ac>)
 800798c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800798e:	4b0a      	ldr	r3, [pc, #40]	@ (80079b8 <HAL_RCC_OscConfig+0x8b0>)
 8007990:	4013      	ands	r3, r2
 8007992:	687a      	ldr	r2, [r7, #4]
 8007994:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007996:	00d2      	lsls	r2, r2, #3
 8007998:	4906      	ldr	r1, [pc, #24]	@ (80079b4 <HAL_RCC_OscConfig+0x8ac>)
 800799a:	4313      	orrs	r3, r2
 800799c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800799e:	4b05      	ldr	r3, [pc, #20]	@ (80079b4 <HAL_RCC_OscConfig+0x8ac>)
 80079a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079a2:	4a04      	ldr	r2, [pc, #16]	@ (80079b4 <HAL_RCC_OscConfig+0x8ac>)
 80079a4:	f043 0301 	orr.w	r3, r3, #1
 80079a8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80079aa:	2300      	movs	r3, #0
}
 80079ac:	4618      	mov	r0, r3
 80079ae:	3730      	adds	r7, #48	@ 0x30
 80079b0:	46bd      	mov	sp, r7
 80079b2:	bd80      	pop	{r7, pc}
 80079b4:	58024400 	.word	0x58024400
 80079b8:	ffff0007 	.word	0xffff0007

080079bc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80079bc:	b580      	push	{r7, lr}
 80079be:	b086      	sub	sp, #24
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	6078      	str	r0, [r7, #4]
 80079c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d101      	bne.n	80079d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80079cc:	2301      	movs	r3, #1
 80079ce:	e19c      	b.n	8007d0a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80079d0:	4b8a      	ldr	r3, [pc, #552]	@ (8007bfc <HAL_RCC_ClockConfig+0x240>)
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f003 030f 	and.w	r3, r3, #15
 80079d8:	683a      	ldr	r2, [r7, #0]
 80079da:	429a      	cmp	r2, r3
 80079dc:	d910      	bls.n	8007a00 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80079de:	4b87      	ldr	r3, [pc, #540]	@ (8007bfc <HAL_RCC_ClockConfig+0x240>)
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	f023 020f 	bic.w	r2, r3, #15
 80079e6:	4985      	ldr	r1, [pc, #532]	@ (8007bfc <HAL_RCC_ClockConfig+0x240>)
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	4313      	orrs	r3, r2
 80079ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80079ee:	4b83      	ldr	r3, [pc, #524]	@ (8007bfc <HAL_RCC_ClockConfig+0x240>)
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	f003 030f 	and.w	r3, r3, #15
 80079f6:	683a      	ldr	r2, [r7, #0]
 80079f8:	429a      	cmp	r2, r3
 80079fa:	d001      	beq.n	8007a00 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80079fc:	2301      	movs	r3, #1
 80079fe:	e184      	b.n	8007d0a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	f003 0304 	and.w	r3, r3, #4
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d010      	beq.n	8007a2e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	691a      	ldr	r2, [r3, #16]
 8007a10:	4b7b      	ldr	r3, [pc, #492]	@ (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007a12:	699b      	ldr	r3, [r3, #24]
 8007a14:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007a18:	429a      	cmp	r2, r3
 8007a1a:	d908      	bls.n	8007a2e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007a1c:	4b78      	ldr	r3, [pc, #480]	@ (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007a1e:	699b      	ldr	r3, [r3, #24]
 8007a20:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	691b      	ldr	r3, [r3, #16]
 8007a28:	4975      	ldr	r1, [pc, #468]	@ (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007a2a:	4313      	orrs	r3, r2
 8007a2c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	f003 0308 	and.w	r3, r3, #8
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d010      	beq.n	8007a5c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	695a      	ldr	r2, [r3, #20]
 8007a3e:	4b70      	ldr	r3, [pc, #448]	@ (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007a40:	69db      	ldr	r3, [r3, #28]
 8007a42:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007a46:	429a      	cmp	r2, r3
 8007a48:	d908      	bls.n	8007a5c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007a4a:	4b6d      	ldr	r3, [pc, #436]	@ (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007a4c:	69db      	ldr	r3, [r3, #28]
 8007a4e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	695b      	ldr	r3, [r3, #20]
 8007a56:	496a      	ldr	r1, [pc, #424]	@ (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007a58:	4313      	orrs	r3, r2
 8007a5a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f003 0310 	and.w	r3, r3, #16
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d010      	beq.n	8007a8a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	699a      	ldr	r2, [r3, #24]
 8007a6c:	4b64      	ldr	r3, [pc, #400]	@ (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007a6e:	69db      	ldr	r3, [r3, #28]
 8007a70:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007a74:	429a      	cmp	r2, r3
 8007a76:	d908      	bls.n	8007a8a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007a78:	4b61      	ldr	r3, [pc, #388]	@ (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007a7a:	69db      	ldr	r3, [r3, #28]
 8007a7c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	699b      	ldr	r3, [r3, #24]
 8007a84:	495e      	ldr	r1, [pc, #376]	@ (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007a86:	4313      	orrs	r3, r2
 8007a88:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f003 0320 	and.w	r3, r3, #32
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d010      	beq.n	8007ab8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	69da      	ldr	r2, [r3, #28]
 8007a9a:	4b59      	ldr	r3, [pc, #356]	@ (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007a9c:	6a1b      	ldr	r3, [r3, #32]
 8007a9e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007aa2:	429a      	cmp	r2, r3
 8007aa4:	d908      	bls.n	8007ab8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8007aa6:	4b56      	ldr	r3, [pc, #344]	@ (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007aa8:	6a1b      	ldr	r3, [r3, #32]
 8007aaa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	69db      	ldr	r3, [r3, #28]
 8007ab2:	4953      	ldr	r1, [pc, #332]	@ (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007ab4:	4313      	orrs	r3, r2
 8007ab6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	f003 0302 	and.w	r3, r3, #2
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d010      	beq.n	8007ae6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	68da      	ldr	r2, [r3, #12]
 8007ac8:	4b4d      	ldr	r3, [pc, #308]	@ (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007aca:	699b      	ldr	r3, [r3, #24]
 8007acc:	f003 030f 	and.w	r3, r3, #15
 8007ad0:	429a      	cmp	r2, r3
 8007ad2:	d908      	bls.n	8007ae6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007ad4:	4b4a      	ldr	r3, [pc, #296]	@ (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007ad6:	699b      	ldr	r3, [r3, #24]
 8007ad8:	f023 020f 	bic.w	r2, r3, #15
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	68db      	ldr	r3, [r3, #12]
 8007ae0:	4947      	ldr	r1, [pc, #284]	@ (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007ae2:	4313      	orrs	r3, r2
 8007ae4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	f003 0301 	and.w	r3, r3, #1
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d055      	beq.n	8007b9e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8007af2:	4b43      	ldr	r3, [pc, #268]	@ (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007af4:	699b      	ldr	r3, [r3, #24]
 8007af6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	689b      	ldr	r3, [r3, #8]
 8007afe:	4940      	ldr	r1, [pc, #256]	@ (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007b00:	4313      	orrs	r3, r2
 8007b02:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	685b      	ldr	r3, [r3, #4]
 8007b08:	2b02      	cmp	r3, #2
 8007b0a:	d107      	bne.n	8007b1c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007b0c:	4b3c      	ldr	r3, [pc, #240]	@ (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d121      	bne.n	8007b5c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007b18:	2301      	movs	r3, #1
 8007b1a:	e0f6      	b.n	8007d0a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	685b      	ldr	r3, [r3, #4]
 8007b20:	2b03      	cmp	r3, #3
 8007b22:	d107      	bne.n	8007b34 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007b24:	4b36      	ldr	r3, [pc, #216]	@ (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d115      	bne.n	8007b5c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007b30:	2301      	movs	r3, #1
 8007b32:	e0ea      	b.n	8007d0a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	685b      	ldr	r3, [r3, #4]
 8007b38:	2b01      	cmp	r3, #1
 8007b3a:	d107      	bne.n	8007b4c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007b3c:	4b30      	ldr	r3, [pc, #192]	@ (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d109      	bne.n	8007b5c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007b48:	2301      	movs	r3, #1
 8007b4a:	e0de      	b.n	8007d0a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007b4c:	4b2c      	ldr	r3, [pc, #176]	@ (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f003 0304 	and.w	r3, r3, #4
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d101      	bne.n	8007b5c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007b58:	2301      	movs	r3, #1
 8007b5a:	e0d6      	b.n	8007d0a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007b5c:	4b28      	ldr	r3, [pc, #160]	@ (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007b5e:	691b      	ldr	r3, [r3, #16]
 8007b60:	f023 0207 	bic.w	r2, r3, #7
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	685b      	ldr	r3, [r3, #4]
 8007b68:	4925      	ldr	r1, [pc, #148]	@ (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007b6a:	4313      	orrs	r3, r2
 8007b6c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007b6e:	f7fa f87b 	bl	8001c68 <HAL_GetTick>
 8007b72:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b74:	e00a      	b.n	8007b8c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007b76:	f7fa f877 	bl	8001c68 <HAL_GetTick>
 8007b7a:	4602      	mov	r2, r0
 8007b7c:	697b      	ldr	r3, [r7, #20]
 8007b7e:	1ad3      	subs	r3, r2, r3
 8007b80:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b84:	4293      	cmp	r3, r2
 8007b86:	d901      	bls.n	8007b8c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8007b88:	2303      	movs	r3, #3
 8007b8a:	e0be      	b.n	8007d0a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b8c:	4b1c      	ldr	r3, [pc, #112]	@ (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007b8e:	691b      	ldr	r3, [r3, #16]
 8007b90:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	685b      	ldr	r3, [r3, #4]
 8007b98:	00db      	lsls	r3, r3, #3
 8007b9a:	429a      	cmp	r2, r3
 8007b9c:	d1eb      	bne.n	8007b76 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	f003 0302 	and.w	r3, r3, #2
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d010      	beq.n	8007bcc <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	68da      	ldr	r2, [r3, #12]
 8007bae:	4b14      	ldr	r3, [pc, #80]	@ (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007bb0:	699b      	ldr	r3, [r3, #24]
 8007bb2:	f003 030f 	and.w	r3, r3, #15
 8007bb6:	429a      	cmp	r2, r3
 8007bb8:	d208      	bcs.n	8007bcc <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007bba:	4b11      	ldr	r3, [pc, #68]	@ (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007bbc:	699b      	ldr	r3, [r3, #24]
 8007bbe:	f023 020f 	bic.w	r2, r3, #15
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	68db      	ldr	r3, [r3, #12]
 8007bc6:	490e      	ldr	r1, [pc, #56]	@ (8007c00 <HAL_RCC_ClockConfig+0x244>)
 8007bc8:	4313      	orrs	r3, r2
 8007bca:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007bcc:	4b0b      	ldr	r3, [pc, #44]	@ (8007bfc <HAL_RCC_ClockConfig+0x240>)
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	f003 030f 	and.w	r3, r3, #15
 8007bd4:	683a      	ldr	r2, [r7, #0]
 8007bd6:	429a      	cmp	r2, r3
 8007bd8:	d214      	bcs.n	8007c04 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007bda:	4b08      	ldr	r3, [pc, #32]	@ (8007bfc <HAL_RCC_ClockConfig+0x240>)
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	f023 020f 	bic.w	r2, r3, #15
 8007be2:	4906      	ldr	r1, [pc, #24]	@ (8007bfc <HAL_RCC_ClockConfig+0x240>)
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	4313      	orrs	r3, r2
 8007be8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007bea:	4b04      	ldr	r3, [pc, #16]	@ (8007bfc <HAL_RCC_ClockConfig+0x240>)
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f003 030f 	and.w	r3, r3, #15
 8007bf2:	683a      	ldr	r2, [r7, #0]
 8007bf4:	429a      	cmp	r2, r3
 8007bf6:	d005      	beq.n	8007c04 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8007bf8:	2301      	movs	r3, #1
 8007bfa:	e086      	b.n	8007d0a <HAL_RCC_ClockConfig+0x34e>
 8007bfc:	52002000 	.word	0x52002000
 8007c00:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f003 0304 	and.w	r3, r3, #4
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d010      	beq.n	8007c32 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	691a      	ldr	r2, [r3, #16]
 8007c14:	4b3f      	ldr	r3, [pc, #252]	@ (8007d14 <HAL_RCC_ClockConfig+0x358>)
 8007c16:	699b      	ldr	r3, [r3, #24]
 8007c18:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007c1c:	429a      	cmp	r2, r3
 8007c1e:	d208      	bcs.n	8007c32 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007c20:	4b3c      	ldr	r3, [pc, #240]	@ (8007d14 <HAL_RCC_ClockConfig+0x358>)
 8007c22:	699b      	ldr	r3, [r3, #24]
 8007c24:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	691b      	ldr	r3, [r3, #16]
 8007c2c:	4939      	ldr	r1, [pc, #228]	@ (8007d14 <HAL_RCC_ClockConfig+0x358>)
 8007c2e:	4313      	orrs	r3, r2
 8007c30:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f003 0308 	and.w	r3, r3, #8
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d010      	beq.n	8007c60 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	695a      	ldr	r2, [r3, #20]
 8007c42:	4b34      	ldr	r3, [pc, #208]	@ (8007d14 <HAL_RCC_ClockConfig+0x358>)
 8007c44:	69db      	ldr	r3, [r3, #28]
 8007c46:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007c4a:	429a      	cmp	r2, r3
 8007c4c:	d208      	bcs.n	8007c60 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007c4e:	4b31      	ldr	r3, [pc, #196]	@ (8007d14 <HAL_RCC_ClockConfig+0x358>)
 8007c50:	69db      	ldr	r3, [r3, #28]
 8007c52:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	695b      	ldr	r3, [r3, #20]
 8007c5a:	492e      	ldr	r1, [pc, #184]	@ (8007d14 <HAL_RCC_ClockConfig+0x358>)
 8007c5c:	4313      	orrs	r3, r2
 8007c5e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f003 0310 	and.w	r3, r3, #16
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d010      	beq.n	8007c8e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	699a      	ldr	r2, [r3, #24]
 8007c70:	4b28      	ldr	r3, [pc, #160]	@ (8007d14 <HAL_RCC_ClockConfig+0x358>)
 8007c72:	69db      	ldr	r3, [r3, #28]
 8007c74:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007c78:	429a      	cmp	r2, r3
 8007c7a:	d208      	bcs.n	8007c8e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007c7c:	4b25      	ldr	r3, [pc, #148]	@ (8007d14 <HAL_RCC_ClockConfig+0x358>)
 8007c7e:	69db      	ldr	r3, [r3, #28]
 8007c80:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	699b      	ldr	r3, [r3, #24]
 8007c88:	4922      	ldr	r1, [pc, #136]	@ (8007d14 <HAL_RCC_ClockConfig+0x358>)
 8007c8a:	4313      	orrs	r3, r2
 8007c8c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	f003 0320 	and.w	r3, r3, #32
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d010      	beq.n	8007cbc <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	69da      	ldr	r2, [r3, #28]
 8007c9e:	4b1d      	ldr	r3, [pc, #116]	@ (8007d14 <HAL_RCC_ClockConfig+0x358>)
 8007ca0:	6a1b      	ldr	r3, [r3, #32]
 8007ca2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007ca6:	429a      	cmp	r2, r3
 8007ca8:	d208      	bcs.n	8007cbc <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8007caa:	4b1a      	ldr	r3, [pc, #104]	@ (8007d14 <HAL_RCC_ClockConfig+0x358>)
 8007cac:	6a1b      	ldr	r3, [r3, #32]
 8007cae:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	69db      	ldr	r3, [r3, #28]
 8007cb6:	4917      	ldr	r1, [pc, #92]	@ (8007d14 <HAL_RCC_ClockConfig+0x358>)
 8007cb8:	4313      	orrs	r3, r2
 8007cba:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007cbc:	f000 f834 	bl	8007d28 <HAL_RCC_GetSysClockFreq>
 8007cc0:	4602      	mov	r2, r0
 8007cc2:	4b14      	ldr	r3, [pc, #80]	@ (8007d14 <HAL_RCC_ClockConfig+0x358>)
 8007cc4:	699b      	ldr	r3, [r3, #24]
 8007cc6:	0a1b      	lsrs	r3, r3, #8
 8007cc8:	f003 030f 	and.w	r3, r3, #15
 8007ccc:	4912      	ldr	r1, [pc, #72]	@ (8007d18 <HAL_RCC_ClockConfig+0x35c>)
 8007cce:	5ccb      	ldrb	r3, [r1, r3]
 8007cd0:	f003 031f 	and.w	r3, r3, #31
 8007cd4:	fa22 f303 	lsr.w	r3, r2, r3
 8007cd8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007cda:	4b0e      	ldr	r3, [pc, #56]	@ (8007d14 <HAL_RCC_ClockConfig+0x358>)
 8007cdc:	699b      	ldr	r3, [r3, #24]
 8007cde:	f003 030f 	and.w	r3, r3, #15
 8007ce2:	4a0d      	ldr	r2, [pc, #52]	@ (8007d18 <HAL_RCC_ClockConfig+0x35c>)
 8007ce4:	5cd3      	ldrb	r3, [r2, r3]
 8007ce6:	f003 031f 	and.w	r3, r3, #31
 8007cea:	693a      	ldr	r2, [r7, #16]
 8007cec:	fa22 f303 	lsr.w	r3, r2, r3
 8007cf0:	4a0a      	ldr	r2, [pc, #40]	@ (8007d1c <HAL_RCC_ClockConfig+0x360>)
 8007cf2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007cf4:	4a0a      	ldr	r2, [pc, #40]	@ (8007d20 <HAL_RCC_ClockConfig+0x364>)
 8007cf6:	693b      	ldr	r3, [r7, #16]
 8007cf8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8007cfa:	4b0a      	ldr	r3, [pc, #40]	@ (8007d24 <HAL_RCC_ClockConfig+0x368>)
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	4618      	mov	r0, r3
 8007d00:	f7f9 ff68 	bl	8001bd4 <HAL_InitTick>
 8007d04:	4603      	mov	r3, r0
 8007d06:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8007d08:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	3718      	adds	r7, #24
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	bd80      	pop	{r7, pc}
 8007d12:	bf00      	nop
 8007d14:	58024400 	.word	0x58024400
 8007d18:	0800cb6c 	.word	0x0800cb6c
 8007d1c:	24000004 	.word	0x24000004
 8007d20:	24000000 	.word	0x24000000
 8007d24:	24000024 	.word	0x24000024

08007d28 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007d28:	b480      	push	{r7}
 8007d2a:	b089      	sub	sp, #36	@ 0x24
 8007d2c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007d2e:	4bb3      	ldr	r3, [pc, #716]	@ (8007ffc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007d30:	691b      	ldr	r3, [r3, #16]
 8007d32:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007d36:	2b18      	cmp	r3, #24
 8007d38:	f200 8155 	bhi.w	8007fe6 <HAL_RCC_GetSysClockFreq+0x2be>
 8007d3c:	a201      	add	r2, pc, #4	@ (adr r2, 8007d44 <HAL_RCC_GetSysClockFreq+0x1c>)
 8007d3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d42:	bf00      	nop
 8007d44:	08007da9 	.word	0x08007da9
 8007d48:	08007fe7 	.word	0x08007fe7
 8007d4c:	08007fe7 	.word	0x08007fe7
 8007d50:	08007fe7 	.word	0x08007fe7
 8007d54:	08007fe7 	.word	0x08007fe7
 8007d58:	08007fe7 	.word	0x08007fe7
 8007d5c:	08007fe7 	.word	0x08007fe7
 8007d60:	08007fe7 	.word	0x08007fe7
 8007d64:	08007dcf 	.word	0x08007dcf
 8007d68:	08007fe7 	.word	0x08007fe7
 8007d6c:	08007fe7 	.word	0x08007fe7
 8007d70:	08007fe7 	.word	0x08007fe7
 8007d74:	08007fe7 	.word	0x08007fe7
 8007d78:	08007fe7 	.word	0x08007fe7
 8007d7c:	08007fe7 	.word	0x08007fe7
 8007d80:	08007fe7 	.word	0x08007fe7
 8007d84:	08007dd5 	.word	0x08007dd5
 8007d88:	08007fe7 	.word	0x08007fe7
 8007d8c:	08007fe7 	.word	0x08007fe7
 8007d90:	08007fe7 	.word	0x08007fe7
 8007d94:	08007fe7 	.word	0x08007fe7
 8007d98:	08007fe7 	.word	0x08007fe7
 8007d9c:	08007fe7 	.word	0x08007fe7
 8007da0:	08007fe7 	.word	0x08007fe7
 8007da4:	08007ddb 	.word	0x08007ddb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007da8:	4b94      	ldr	r3, [pc, #592]	@ (8007ffc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	f003 0320 	and.w	r3, r3, #32
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d009      	beq.n	8007dc8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007db4:	4b91      	ldr	r3, [pc, #580]	@ (8007ffc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	08db      	lsrs	r3, r3, #3
 8007dba:	f003 0303 	and.w	r3, r3, #3
 8007dbe:	4a90      	ldr	r2, [pc, #576]	@ (8008000 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007dc0:	fa22 f303 	lsr.w	r3, r2, r3
 8007dc4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8007dc6:	e111      	b.n	8007fec <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007dc8:	4b8d      	ldr	r3, [pc, #564]	@ (8008000 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007dca:	61bb      	str	r3, [r7, #24]
      break;
 8007dcc:	e10e      	b.n	8007fec <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8007dce:	4b8d      	ldr	r3, [pc, #564]	@ (8008004 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007dd0:	61bb      	str	r3, [r7, #24]
      break;
 8007dd2:	e10b      	b.n	8007fec <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8007dd4:	4b8c      	ldr	r3, [pc, #560]	@ (8008008 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8007dd6:	61bb      	str	r3, [r7, #24]
      break;
 8007dd8:	e108      	b.n	8007fec <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007dda:	4b88      	ldr	r3, [pc, #544]	@ (8007ffc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007ddc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dde:	f003 0303 	and.w	r3, r3, #3
 8007de2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8007de4:	4b85      	ldr	r3, [pc, #532]	@ (8007ffc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007de6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007de8:	091b      	lsrs	r3, r3, #4
 8007dea:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007dee:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007df0:	4b82      	ldr	r3, [pc, #520]	@ (8007ffc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007df2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007df4:	f003 0301 	and.w	r3, r3, #1
 8007df8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8007dfa:	4b80      	ldr	r3, [pc, #512]	@ (8007ffc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007dfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007dfe:	08db      	lsrs	r3, r3, #3
 8007e00:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007e04:	68fa      	ldr	r2, [r7, #12]
 8007e06:	fb02 f303 	mul.w	r3, r2, r3
 8007e0a:	ee07 3a90 	vmov	s15, r3
 8007e0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e12:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8007e16:	693b      	ldr	r3, [r7, #16]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	f000 80e1 	beq.w	8007fe0 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8007e1e:	697b      	ldr	r3, [r7, #20]
 8007e20:	2b02      	cmp	r3, #2
 8007e22:	f000 8083 	beq.w	8007f2c <HAL_RCC_GetSysClockFreq+0x204>
 8007e26:	697b      	ldr	r3, [r7, #20]
 8007e28:	2b02      	cmp	r3, #2
 8007e2a:	f200 80a1 	bhi.w	8007f70 <HAL_RCC_GetSysClockFreq+0x248>
 8007e2e:	697b      	ldr	r3, [r7, #20]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d003      	beq.n	8007e3c <HAL_RCC_GetSysClockFreq+0x114>
 8007e34:	697b      	ldr	r3, [r7, #20]
 8007e36:	2b01      	cmp	r3, #1
 8007e38:	d056      	beq.n	8007ee8 <HAL_RCC_GetSysClockFreq+0x1c0>
 8007e3a:	e099      	b.n	8007f70 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007e3c:	4b6f      	ldr	r3, [pc, #444]	@ (8007ffc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f003 0320 	and.w	r3, r3, #32
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d02d      	beq.n	8007ea4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007e48:	4b6c      	ldr	r3, [pc, #432]	@ (8007ffc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	08db      	lsrs	r3, r3, #3
 8007e4e:	f003 0303 	and.w	r3, r3, #3
 8007e52:	4a6b      	ldr	r2, [pc, #428]	@ (8008000 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007e54:	fa22 f303 	lsr.w	r3, r2, r3
 8007e58:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	ee07 3a90 	vmov	s15, r3
 8007e60:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e64:	693b      	ldr	r3, [r7, #16]
 8007e66:	ee07 3a90 	vmov	s15, r3
 8007e6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e72:	4b62      	ldr	r3, [pc, #392]	@ (8007ffc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e7a:	ee07 3a90 	vmov	s15, r3
 8007e7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e82:	ed97 6a02 	vldr	s12, [r7, #8]
 8007e86:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800800c <HAL_RCC_GetSysClockFreq+0x2e4>
 8007e8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e92:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007e96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e9e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8007ea2:	e087      	b.n	8007fb4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007ea4:	693b      	ldr	r3, [r7, #16]
 8007ea6:	ee07 3a90 	vmov	s15, r3
 8007eaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007eae:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8008010 <HAL_RCC_GetSysClockFreq+0x2e8>
 8007eb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007eb6:	4b51      	ldr	r3, [pc, #324]	@ (8007ffc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007eba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ebe:	ee07 3a90 	vmov	s15, r3
 8007ec2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ec6:	ed97 6a02 	vldr	s12, [r7, #8]
 8007eca:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800800c <HAL_RCC_GetSysClockFreq+0x2e4>
 8007ece:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ed2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ed6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007eda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ede:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ee2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007ee6:	e065      	b.n	8007fb4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007ee8:	693b      	ldr	r3, [r7, #16]
 8007eea:	ee07 3a90 	vmov	s15, r3
 8007eee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ef2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8008014 <HAL_RCC_GetSysClockFreq+0x2ec>
 8007ef6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007efa:	4b40      	ldr	r3, [pc, #256]	@ (8007ffc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007efe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f02:	ee07 3a90 	vmov	s15, r3
 8007f06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f0a:	ed97 6a02 	vldr	s12, [r7, #8]
 8007f0e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800800c <HAL_RCC_GetSysClockFreq+0x2e4>
 8007f12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f1a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007f1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f26:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007f2a:	e043      	b.n	8007fb4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007f2c:	693b      	ldr	r3, [r7, #16]
 8007f2e:	ee07 3a90 	vmov	s15, r3
 8007f32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f36:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8008018 <HAL_RCC_GetSysClockFreq+0x2f0>
 8007f3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f3e:	4b2f      	ldr	r3, [pc, #188]	@ (8007ffc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f46:	ee07 3a90 	vmov	s15, r3
 8007f4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f4e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007f52:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800800c <HAL_RCC_GetSysClockFreq+0x2e4>
 8007f56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f5e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007f62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f6a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007f6e:	e021      	b.n	8007fb4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007f70:	693b      	ldr	r3, [r7, #16]
 8007f72:	ee07 3a90 	vmov	s15, r3
 8007f76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f7a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8008014 <HAL_RCC_GetSysClockFreq+0x2ec>
 8007f7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f82:	4b1e      	ldr	r3, [pc, #120]	@ (8007ffc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f8a:	ee07 3a90 	vmov	s15, r3
 8007f8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f92:	ed97 6a02 	vldr	s12, [r7, #8]
 8007f96:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800800c <HAL_RCC_GetSysClockFreq+0x2e4>
 8007f9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007fa2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007fa6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007faa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007fae:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007fb2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8007fb4:	4b11      	ldr	r3, [pc, #68]	@ (8007ffc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007fb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fb8:	0a5b      	lsrs	r3, r3, #9
 8007fba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007fbe:	3301      	adds	r3, #1
 8007fc0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8007fc2:	683b      	ldr	r3, [r7, #0]
 8007fc4:	ee07 3a90 	vmov	s15, r3
 8007fc8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007fcc:	edd7 6a07 	vldr	s13, [r7, #28]
 8007fd0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007fd4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007fd8:	ee17 3a90 	vmov	r3, s15
 8007fdc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8007fde:	e005      	b.n	8007fec <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	61bb      	str	r3, [r7, #24]
      break;
 8007fe4:	e002      	b.n	8007fec <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8007fe6:	4b07      	ldr	r3, [pc, #28]	@ (8008004 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007fe8:	61bb      	str	r3, [r7, #24]
      break;
 8007fea:	bf00      	nop
  }

  return sysclockfreq;
 8007fec:	69bb      	ldr	r3, [r7, #24]
}
 8007fee:	4618      	mov	r0, r3
 8007ff0:	3724      	adds	r7, #36	@ 0x24
 8007ff2:	46bd      	mov	sp, r7
 8007ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff8:	4770      	bx	lr
 8007ffa:	bf00      	nop
 8007ffc:	58024400 	.word	0x58024400
 8008000:	03d09000 	.word	0x03d09000
 8008004:	003d0900 	.word	0x003d0900
 8008008:	017d7840 	.word	0x017d7840
 800800c:	46000000 	.word	0x46000000
 8008010:	4c742400 	.word	0x4c742400
 8008014:	4a742400 	.word	0x4a742400
 8008018:	4bbebc20 	.word	0x4bbebc20

0800801c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800801c:	b580      	push	{r7, lr}
 800801e:	b082      	sub	sp, #8
 8008020:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008022:	f7ff fe81 	bl	8007d28 <HAL_RCC_GetSysClockFreq>
 8008026:	4602      	mov	r2, r0
 8008028:	4b10      	ldr	r3, [pc, #64]	@ (800806c <HAL_RCC_GetHCLKFreq+0x50>)
 800802a:	699b      	ldr	r3, [r3, #24]
 800802c:	0a1b      	lsrs	r3, r3, #8
 800802e:	f003 030f 	and.w	r3, r3, #15
 8008032:	490f      	ldr	r1, [pc, #60]	@ (8008070 <HAL_RCC_GetHCLKFreq+0x54>)
 8008034:	5ccb      	ldrb	r3, [r1, r3]
 8008036:	f003 031f 	and.w	r3, r3, #31
 800803a:	fa22 f303 	lsr.w	r3, r2, r3
 800803e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008040:	4b0a      	ldr	r3, [pc, #40]	@ (800806c <HAL_RCC_GetHCLKFreq+0x50>)
 8008042:	699b      	ldr	r3, [r3, #24]
 8008044:	f003 030f 	and.w	r3, r3, #15
 8008048:	4a09      	ldr	r2, [pc, #36]	@ (8008070 <HAL_RCC_GetHCLKFreq+0x54>)
 800804a:	5cd3      	ldrb	r3, [r2, r3]
 800804c:	f003 031f 	and.w	r3, r3, #31
 8008050:	687a      	ldr	r2, [r7, #4]
 8008052:	fa22 f303 	lsr.w	r3, r2, r3
 8008056:	4a07      	ldr	r2, [pc, #28]	@ (8008074 <HAL_RCC_GetHCLKFreq+0x58>)
 8008058:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800805a:	4a07      	ldr	r2, [pc, #28]	@ (8008078 <HAL_RCC_GetHCLKFreq+0x5c>)
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8008060:	4b04      	ldr	r3, [pc, #16]	@ (8008074 <HAL_RCC_GetHCLKFreq+0x58>)
 8008062:	681b      	ldr	r3, [r3, #0]
}
 8008064:	4618      	mov	r0, r3
 8008066:	3708      	adds	r7, #8
 8008068:	46bd      	mov	sp, r7
 800806a:	bd80      	pop	{r7, pc}
 800806c:	58024400 	.word	0x58024400
 8008070:	0800cb6c 	.word	0x0800cb6c
 8008074:	24000004 	.word	0x24000004
 8008078:	24000000 	.word	0x24000000

0800807c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800807c:	b580      	push	{r7, lr}
 800807e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8008080:	f7ff ffcc 	bl	800801c <HAL_RCC_GetHCLKFreq>
 8008084:	4602      	mov	r2, r0
 8008086:	4b06      	ldr	r3, [pc, #24]	@ (80080a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008088:	69db      	ldr	r3, [r3, #28]
 800808a:	091b      	lsrs	r3, r3, #4
 800808c:	f003 0307 	and.w	r3, r3, #7
 8008090:	4904      	ldr	r1, [pc, #16]	@ (80080a4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008092:	5ccb      	ldrb	r3, [r1, r3]
 8008094:	f003 031f 	and.w	r3, r3, #31
 8008098:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800809c:	4618      	mov	r0, r3
 800809e:	bd80      	pop	{r7, pc}
 80080a0:	58024400 	.word	0x58024400
 80080a4:	0800cb6c 	.word	0x0800cb6c

080080a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80080a8:	b580      	push	{r7, lr}
 80080aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80080ac:	f7ff ffb6 	bl	800801c <HAL_RCC_GetHCLKFreq>
 80080b0:	4602      	mov	r2, r0
 80080b2:	4b06      	ldr	r3, [pc, #24]	@ (80080cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80080b4:	69db      	ldr	r3, [r3, #28]
 80080b6:	0a1b      	lsrs	r3, r3, #8
 80080b8:	f003 0307 	and.w	r3, r3, #7
 80080bc:	4904      	ldr	r1, [pc, #16]	@ (80080d0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80080be:	5ccb      	ldrb	r3, [r1, r3]
 80080c0:	f003 031f 	and.w	r3, r3, #31
 80080c4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80080c8:	4618      	mov	r0, r3
 80080ca:	bd80      	pop	{r7, pc}
 80080cc:	58024400 	.word	0x58024400
 80080d0:	0800cb6c 	.word	0x0800cb6c

080080d4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80080d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80080d8:	b0ca      	sub	sp, #296	@ 0x128
 80080da:	af00      	add	r7, sp, #0
 80080dc:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80080e0:	2300      	movs	r3, #0
 80080e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80080e6:	2300      	movs	r3, #0
 80080e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80080ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080f4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80080f8:	2500      	movs	r5, #0
 80080fa:	ea54 0305 	orrs.w	r3, r4, r5
 80080fe:	d049      	beq.n	8008194 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8008100:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008104:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008106:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800810a:	d02f      	beq.n	800816c <HAL_RCCEx_PeriphCLKConfig+0x98>
 800810c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008110:	d828      	bhi.n	8008164 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8008112:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008116:	d01a      	beq.n	800814e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8008118:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800811c:	d822      	bhi.n	8008164 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800811e:	2b00      	cmp	r3, #0
 8008120:	d003      	beq.n	800812a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8008122:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008126:	d007      	beq.n	8008138 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8008128:	e01c      	b.n	8008164 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800812a:	4bb8      	ldr	r3, [pc, #736]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800812c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800812e:	4ab7      	ldr	r2, [pc, #732]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008130:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008134:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008136:	e01a      	b.n	800816e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008138:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800813c:	3308      	adds	r3, #8
 800813e:	2102      	movs	r1, #2
 8008140:	4618      	mov	r0, r3
 8008142:	f002 fb61 	bl	800a808 <RCCEx_PLL2_Config>
 8008146:	4603      	mov	r3, r0
 8008148:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800814c:	e00f      	b.n	800816e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800814e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008152:	3328      	adds	r3, #40	@ 0x28
 8008154:	2102      	movs	r1, #2
 8008156:	4618      	mov	r0, r3
 8008158:	f002 fc08 	bl	800a96c <RCCEx_PLL3_Config>
 800815c:	4603      	mov	r3, r0
 800815e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008162:	e004      	b.n	800816e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008164:	2301      	movs	r3, #1
 8008166:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800816a:	e000      	b.n	800816e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800816c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800816e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008172:	2b00      	cmp	r3, #0
 8008174:	d10a      	bne.n	800818c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8008176:	4ba5      	ldr	r3, [pc, #660]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008178:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800817a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800817e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008182:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008184:	4aa1      	ldr	r2, [pc, #644]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008186:	430b      	orrs	r3, r1
 8008188:	6513      	str	r3, [r2, #80]	@ 0x50
 800818a:	e003      	b.n	8008194 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800818c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008190:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008194:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800819c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80081a0:	f04f 0900 	mov.w	r9, #0
 80081a4:	ea58 0309 	orrs.w	r3, r8, r9
 80081a8:	d047      	beq.n	800823a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80081aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081b0:	2b04      	cmp	r3, #4
 80081b2:	d82a      	bhi.n	800820a <HAL_RCCEx_PeriphCLKConfig+0x136>
 80081b4:	a201      	add	r2, pc, #4	@ (adr r2, 80081bc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80081b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081ba:	bf00      	nop
 80081bc:	080081d1 	.word	0x080081d1
 80081c0:	080081df 	.word	0x080081df
 80081c4:	080081f5 	.word	0x080081f5
 80081c8:	08008213 	.word	0x08008213
 80081cc:	08008213 	.word	0x08008213
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80081d0:	4b8e      	ldr	r3, [pc, #568]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80081d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081d4:	4a8d      	ldr	r2, [pc, #564]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80081d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80081da:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80081dc:	e01a      	b.n	8008214 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80081de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081e2:	3308      	adds	r3, #8
 80081e4:	2100      	movs	r1, #0
 80081e6:	4618      	mov	r0, r3
 80081e8:	f002 fb0e 	bl	800a808 <RCCEx_PLL2_Config>
 80081ec:	4603      	mov	r3, r0
 80081ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80081f2:	e00f      	b.n	8008214 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80081f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081f8:	3328      	adds	r3, #40	@ 0x28
 80081fa:	2100      	movs	r1, #0
 80081fc:	4618      	mov	r0, r3
 80081fe:	f002 fbb5 	bl	800a96c <RCCEx_PLL3_Config>
 8008202:	4603      	mov	r3, r0
 8008204:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008208:	e004      	b.n	8008214 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800820a:	2301      	movs	r3, #1
 800820c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008210:	e000      	b.n	8008214 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8008212:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008214:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008218:	2b00      	cmp	r3, #0
 800821a:	d10a      	bne.n	8008232 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800821c:	4b7b      	ldr	r3, [pc, #492]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800821e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008220:	f023 0107 	bic.w	r1, r3, #7
 8008224:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008228:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800822a:	4a78      	ldr	r2, [pc, #480]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800822c:	430b      	orrs	r3, r1
 800822e:	6513      	str	r3, [r2, #80]	@ 0x50
 8008230:	e003      	b.n	800823a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008232:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008236:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800823a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800823e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008242:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8008246:	f04f 0b00 	mov.w	fp, #0
 800824a:	ea5a 030b 	orrs.w	r3, sl, fp
 800824e:	d04c      	beq.n	80082ea <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8008250:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008254:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008256:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800825a:	d030      	beq.n	80082be <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800825c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008260:	d829      	bhi.n	80082b6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8008262:	2bc0      	cmp	r3, #192	@ 0xc0
 8008264:	d02d      	beq.n	80082c2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8008266:	2bc0      	cmp	r3, #192	@ 0xc0
 8008268:	d825      	bhi.n	80082b6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800826a:	2b80      	cmp	r3, #128	@ 0x80
 800826c:	d018      	beq.n	80082a0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800826e:	2b80      	cmp	r3, #128	@ 0x80
 8008270:	d821      	bhi.n	80082b6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8008272:	2b00      	cmp	r3, #0
 8008274:	d002      	beq.n	800827c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8008276:	2b40      	cmp	r3, #64	@ 0x40
 8008278:	d007      	beq.n	800828a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800827a:	e01c      	b.n	80082b6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800827c:	4b63      	ldr	r3, [pc, #396]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800827e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008280:	4a62      	ldr	r2, [pc, #392]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008282:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008286:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8008288:	e01c      	b.n	80082c4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800828a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800828e:	3308      	adds	r3, #8
 8008290:	2100      	movs	r1, #0
 8008292:	4618      	mov	r0, r3
 8008294:	f002 fab8 	bl	800a808 <RCCEx_PLL2_Config>
 8008298:	4603      	mov	r3, r0
 800829a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800829e:	e011      	b.n	80082c4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80082a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082a4:	3328      	adds	r3, #40	@ 0x28
 80082a6:	2100      	movs	r1, #0
 80082a8:	4618      	mov	r0, r3
 80082aa:	f002 fb5f 	bl	800a96c <RCCEx_PLL3_Config>
 80082ae:	4603      	mov	r3, r0
 80082b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80082b4:	e006      	b.n	80082c4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80082b6:	2301      	movs	r3, #1
 80082b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80082bc:	e002      	b.n	80082c4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80082be:	bf00      	nop
 80082c0:	e000      	b.n	80082c4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80082c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80082c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d10a      	bne.n	80082e2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80082cc:	4b4f      	ldr	r3, [pc, #316]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80082ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082d0:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80082d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80082da:	4a4c      	ldr	r2, [pc, #304]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80082dc:	430b      	orrs	r3, r1
 80082de:	6513      	str	r3, [r2, #80]	@ 0x50
 80082e0:	e003      	b.n	80082ea <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80082e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80082ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082f2:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80082f6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80082fa:	2300      	movs	r3, #0
 80082fc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8008300:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8008304:	460b      	mov	r3, r1
 8008306:	4313      	orrs	r3, r2
 8008308:	d053      	beq.n	80083b2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800830a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800830e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008312:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008316:	d035      	beq.n	8008384 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8008318:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800831c:	d82e      	bhi.n	800837c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800831e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008322:	d031      	beq.n	8008388 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8008324:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008328:	d828      	bhi.n	800837c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800832a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800832e:	d01a      	beq.n	8008366 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8008330:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008334:	d822      	bhi.n	800837c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8008336:	2b00      	cmp	r3, #0
 8008338:	d003      	beq.n	8008342 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800833a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800833e:	d007      	beq.n	8008350 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8008340:	e01c      	b.n	800837c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008342:	4b32      	ldr	r3, [pc, #200]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008344:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008346:	4a31      	ldr	r2, [pc, #196]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008348:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800834c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800834e:	e01c      	b.n	800838a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008350:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008354:	3308      	adds	r3, #8
 8008356:	2100      	movs	r1, #0
 8008358:	4618      	mov	r0, r3
 800835a:	f002 fa55 	bl	800a808 <RCCEx_PLL2_Config>
 800835e:	4603      	mov	r3, r0
 8008360:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8008364:	e011      	b.n	800838a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008366:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800836a:	3328      	adds	r3, #40	@ 0x28
 800836c:	2100      	movs	r1, #0
 800836e:	4618      	mov	r0, r3
 8008370:	f002 fafc 	bl	800a96c <RCCEx_PLL3_Config>
 8008374:	4603      	mov	r3, r0
 8008376:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800837a:	e006      	b.n	800838a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800837c:	2301      	movs	r3, #1
 800837e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008382:	e002      	b.n	800838a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8008384:	bf00      	nop
 8008386:	e000      	b.n	800838a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8008388:	bf00      	nop
    }

    if (ret == HAL_OK)
 800838a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800838e:	2b00      	cmp	r3, #0
 8008390:	d10b      	bne.n	80083aa <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8008392:	4b1e      	ldr	r3, [pc, #120]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008394:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008396:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800839a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800839e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80083a2:	4a1a      	ldr	r2, [pc, #104]	@ (800840c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80083a4:	430b      	orrs	r3, r1
 80083a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80083a8:	e003      	b.n	80083b2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80083ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80083b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083ba:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80083be:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80083c2:	2300      	movs	r3, #0
 80083c4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80083c8:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80083cc:	460b      	mov	r3, r1
 80083ce:	4313      	orrs	r3, r2
 80083d0:	d056      	beq.n	8008480 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80083d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083d6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80083da:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80083de:	d038      	beq.n	8008452 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80083e0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80083e4:	d831      	bhi.n	800844a <HAL_RCCEx_PeriphCLKConfig+0x376>
 80083e6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80083ea:	d034      	beq.n	8008456 <HAL_RCCEx_PeriphCLKConfig+0x382>
 80083ec:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80083f0:	d82b      	bhi.n	800844a <HAL_RCCEx_PeriphCLKConfig+0x376>
 80083f2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80083f6:	d01d      	beq.n	8008434 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80083f8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80083fc:	d825      	bhi.n	800844a <HAL_RCCEx_PeriphCLKConfig+0x376>
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d006      	beq.n	8008410 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8008402:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008406:	d00a      	beq.n	800841e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8008408:	e01f      	b.n	800844a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800840a:	bf00      	nop
 800840c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008410:	4ba2      	ldr	r3, [pc, #648]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008414:	4aa1      	ldr	r2, [pc, #644]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008416:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800841a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800841c:	e01c      	b.n	8008458 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800841e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008422:	3308      	adds	r3, #8
 8008424:	2100      	movs	r1, #0
 8008426:	4618      	mov	r0, r3
 8008428:	f002 f9ee 	bl	800a808 <RCCEx_PLL2_Config>
 800842c:	4603      	mov	r3, r0
 800842e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8008432:	e011      	b.n	8008458 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008434:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008438:	3328      	adds	r3, #40	@ 0x28
 800843a:	2100      	movs	r1, #0
 800843c:	4618      	mov	r0, r3
 800843e:	f002 fa95 	bl	800a96c <RCCEx_PLL3_Config>
 8008442:	4603      	mov	r3, r0
 8008444:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008448:	e006      	b.n	8008458 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800844a:	2301      	movs	r3, #1
 800844c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008450:	e002      	b.n	8008458 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8008452:	bf00      	nop
 8008454:	e000      	b.n	8008458 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8008456:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008458:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800845c:	2b00      	cmp	r3, #0
 800845e:	d10b      	bne.n	8008478 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8008460:	4b8e      	ldr	r3, [pc, #568]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008462:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008464:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8008468:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800846c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008470:	4a8a      	ldr	r2, [pc, #552]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008472:	430b      	orrs	r3, r1
 8008474:	6593      	str	r3, [r2, #88]	@ 0x58
 8008476:	e003      	b.n	8008480 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008478:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800847c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8008480:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008488:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800848c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8008490:	2300      	movs	r3, #0
 8008492:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8008496:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800849a:	460b      	mov	r3, r1
 800849c:	4313      	orrs	r3, r2
 800849e:	d03a      	beq.n	8008516 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80084a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80084a6:	2b30      	cmp	r3, #48	@ 0x30
 80084a8:	d01f      	beq.n	80084ea <HAL_RCCEx_PeriphCLKConfig+0x416>
 80084aa:	2b30      	cmp	r3, #48	@ 0x30
 80084ac:	d819      	bhi.n	80084e2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80084ae:	2b20      	cmp	r3, #32
 80084b0:	d00c      	beq.n	80084cc <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80084b2:	2b20      	cmp	r3, #32
 80084b4:	d815      	bhi.n	80084e2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d019      	beq.n	80084ee <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80084ba:	2b10      	cmp	r3, #16
 80084bc:	d111      	bne.n	80084e2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80084be:	4b77      	ldr	r3, [pc, #476]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80084c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084c2:	4a76      	ldr	r2, [pc, #472]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80084c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80084c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80084ca:	e011      	b.n	80084f0 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80084cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084d0:	3308      	adds	r3, #8
 80084d2:	2102      	movs	r1, #2
 80084d4:	4618      	mov	r0, r3
 80084d6:	f002 f997 	bl	800a808 <RCCEx_PLL2_Config>
 80084da:	4603      	mov	r3, r0
 80084dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80084e0:	e006      	b.n	80084f0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80084e2:	2301      	movs	r3, #1
 80084e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80084e8:	e002      	b.n	80084f0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80084ea:	bf00      	nop
 80084ec:	e000      	b.n	80084f0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80084ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 80084f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d10a      	bne.n	800850e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80084f8:	4b68      	ldr	r3, [pc, #416]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80084fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80084fc:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8008500:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008504:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008506:	4a65      	ldr	r2, [pc, #404]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008508:	430b      	orrs	r3, r1
 800850a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800850c:	e003      	b.n	8008516 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800850e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008512:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8008516:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800851a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800851e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8008522:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8008526:	2300      	movs	r3, #0
 8008528:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800852c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8008530:	460b      	mov	r3, r1
 8008532:	4313      	orrs	r3, r2
 8008534:	d051      	beq.n	80085da <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8008536:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800853a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800853c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008540:	d035      	beq.n	80085ae <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8008542:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008546:	d82e      	bhi.n	80085a6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8008548:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800854c:	d031      	beq.n	80085b2 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800854e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008552:	d828      	bhi.n	80085a6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8008554:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008558:	d01a      	beq.n	8008590 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800855a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800855e:	d822      	bhi.n	80085a6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8008560:	2b00      	cmp	r3, #0
 8008562:	d003      	beq.n	800856c <HAL_RCCEx_PeriphCLKConfig+0x498>
 8008564:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008568:	d007      	beq.n	800857a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800856a:	e01c      	b.n	80085a6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800856c:	4b4b      	ldr	r3, [pc, #300]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800856e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008570:	4a4a      	ldr	r2, [pc, #296]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008572:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008576:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8008578:	e01c      	b.n	80085b4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800857a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800857e:	3308      	adds	r3, #8
 8008580:	2100      	movs	r1, #0
 8008582:	4618      	mov	r0, r3
 8008584:	f002 f940 	bl	800a808 <RCCEx_PLL2_Config>
 8008588:	4603      	mov	r3, r0
 800858a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800858e:	e011      	b.n	80085b4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008590:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008594:	3328      	adds	r3, #40	@ 0x28
 8008596:	2100      	movs	r1, #0
 8008598:	4618      	mov	r0, r3
 800859a:	f002 f9e7 	bl	800a96c <RCCEx_PLL3_Config>
 800859e:	4603      	mov	r3, r0
 80085a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80085a4:	e006      	b.n	80085b4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80085a6:	2301      	movs	r3, #1
 80085a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80085ac:	e002      	b.n	80085b4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80085ae:	bf00      	nop
 80085b0:	e000      	b.n	80085b4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80085b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80085b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d10a      	bne.n	80085d2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80085bc:	4b37      	ldr	r3, [pc, #220]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80085be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80085c0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80085c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80085ca:	4a34      	ldr	r2, [pc, #208]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80085cc:	430b      	orrs	r3, r1
 80085ce:	6513      	str	r3, [r2, #80]	@ 0x50
 80085d0:	e003      	b.n	80085da <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80085d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80085d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80085da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085e2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80085e6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80085ea:	2300      	movs	r3, #0
 80085ec:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80085f0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80085f4:	460b      	mov	r3, r1
 80085f6:	4313      	orrs	r3, r2
 80085f8:	d056      	beq.n	80086a8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80085fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008600:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008604:	d033      	beq.n	800866e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8008606:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800860a:	d82c      	bhi.n	8008666 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800860c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008610:	d02f      	beq.n	8008672 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8008612:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008616:	d826      	bhi.n	8008666 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8008618:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800861c:	d02b      	beq.n	8008676 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800861e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008622:	d820      	bhi.n	8008666 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8008624:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008628:	d012      	beq.n	8008650 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800862a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800862e:	d81a      	bhi.n	8008666 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8008630:	2b00      	cmp	r3, #0
 8008632:	d022      	beq.n	800867a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8008634:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008638:	d115      	bne.n	8008666 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800863a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800863e:	3308      	adds	r3, #8
 8008640:	2101      	movs	r1, #1
 8008642:	4618      	mov	r0, r3
 8008644:	f002 f8e0 	bl	800a808 <RCCEx_PLL2_Config>
 8008648:	4603      	mov	r3, r0
 800864a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800864e:	e015      	b.n	800867c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008650:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008654:	3328      	adds	r3, #40	@ 0x28
 8008656:	2101      	movs	r1, #1
 8008658:	4618      	mov	r0, r3
 800865a:	f002 f987 	bl	800a96c <RCCEx_PLL3_Config>
 800865e:	4603      	mov	r3, r0
 8008660:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8008664:	e00a      	b.n	800867c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008666:	2301      	movs	r3, #1
 8008668:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800866c:	e006      	b.n	800867c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800866e:	bf00      	nop
 8008670:	e004      	b.n	800867c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8008672:	bf00      	nop
 8008674:	e002      	b.n	800867c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8008676:	bf00      	nop
 8008678:	e000      	b.n	800867c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800867a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800867c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008680:	2b00      	cmp	r3, #0
 8008682:	d10d      	bne.n	80086a0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8008684:	4b05      	ldr	r3, [pc, #20]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008686:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008688:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800868c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008690:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008692:	4a02      	ldr	r2, [pc, #8]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008694:	430b      	orrs	r3, r1
 8008696:	6513      	str	r3, [r2, #80]	@ 0x50
 8008698:	e006      	b.n	80086a8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800869a:	bf00      	nop
 800869c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80086a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80086a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80086a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80086ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086b0:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80086b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80086b8:	2300      	movs	r3, #0
 80086ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80086be:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80086c2:	460b      	mov	r3, r1
 80086c4:	4313      	orrs	r3, r2
 80086c6:	d055      	beq.n	8008774 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80086c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80086cc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80086d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80086d4:	d033      	beq.n	800873e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80086d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80086da:	d82c      	bhi.n	8008736 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80086dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80086e0:	d02f      	beq.n	8008742 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80086e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80086e6:	d826      	bhi.n	8008736 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80086e8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80086ec:	d02b      	beq.n	8008746 <HAL_RCCEx_PeriphCLKConfig+0x672>
 80086ee:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80086f2:	d820      	bhi.n	8008736 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80086f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80086f8:	d012      	beq.n	8008720 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80086fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80086fe:	d81a      	bhi.n	8008736 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8008700:	2b00      	cmp	r3, #0
 8008702:	d022      	beq.n	800874a <HAL_RCCEx_PeriphCLKConfig+0x676>
 8008704:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008708:	d115      	bne.n	8008736 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800870a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800870e:	3308      	adds	r3, #8
 8008710:	2101      	movs	r1, #1
 8008712:	4618      	mov	r0, r3
 8008714:	f002 f878 	bl	800a808 <RCCEx_PLL2_Config>
 8008718:	4603      	mov	r3, r0
 800871a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800871e:	e015      	b.n	800874c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008720:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008724:	3328      	adds	r3, #40	@ 0x28
 8008726:	2101      	movs	r1, #1
 8008728:	4618      	mov	r0, r3
 800872a:	f002 f91f 	bl	800a96c <RCCEx_PLL3_Config>
 800872e:	4603      	mov	r3, r0
 8008730:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8008734:	e00a      	b.n	800874c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8008736:	2301      	movs	r3, #1
 8008738:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800873c:	e006      	b.n	800874c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800873e:	bf00      	nop
 8008740:	e004      	b.n	800874c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8008742:	bf00      	nop
 8008744:	e002      	b.n	800874c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8008746:	bf00      	nop
 8008748:	e000      	b.n	800874c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800874a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800874c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008750:	2b00      	cmp	r3, #0
 8008752:	d10b      	bne.n	800876c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8008754:	4ba3      	ldr	r3, [pc, #652]	@ (80089e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008756:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008758:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800875c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008760:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008764:	4a9f      	ldr	r2, [pc, #636]	@ (80089e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008766:	430b      	orrs	r3, r1
 8008768:	6593      	str	r3, [r2, #88]	@ 0x58
 800876a:	e003      	b.n	8008774 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800876c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008770:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008774:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008778:	e9d3 2300 	ldrd	r2, r3, [r3]
 800877c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8008780:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008784:	2300      	movs	r3, #0
 8008786:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800878a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800878e:	460b      	mov	r3, r1
 8008790:	4313      	orrs	r3, r2
 8008792:	d037      	beq.n	8008804 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8008794:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008798:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800879a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800879e:	d00e      	beq.n	80087be <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80087a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80087a4:	d816      	bhi.n	80087d4 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d018      	beq.n	80087dc <HAL_RCCEx_PeriphCLKConfig+0x708>
 80087aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80087ae:	d111      	bne.n	80087d4 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80087b0:	4b8c      	ldr	r3, [pc, #560]	@ (80089e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80087b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087b4:	4a8b      	ldr	r2, [pc, #556]	@ (80089e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80087b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80087ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80087bc:	e00f      	b.n	80087de <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80087be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80087c2:	3308      	adds	r3, #8
 80087c4:	2101      	movs	r1, #1
 80087c6:	4618      	mov	r0, r3
 80087c8:	f002 f81e 	bl	800a808 <RCCEx_PLL2_Config>
 80087cc:	4603      	mov	r3, r0
 80087ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80087d2:	e004      	b.n	80087de <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80087d4:	2301      	movs	r3, #1
 80087d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80087da:	e000      	b.n	80087de <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80087dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80087de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d10a      	bne.n	80087fc <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80087e6:	4b7f      	ldr	r3, [pc, #508]	@ (80089e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80087e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80087ea:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80087ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80087f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80087f4:	4a7b      	ldr	r2, [pc, #492]	@ (80089e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80087f6:	430b      	orrs	r3, r1
 80087f8:	6513      	str	r3, [r2, #80]	@ 0x50
 80087fa:	e003      	b.n	8008804 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80087fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008800:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8008804:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800880c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8008810:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008814:	2300      	movs	r3, #0
 8008816:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800881a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800881e:	460b      	mov	r3, r1
 8008820:	4313      	orrs	r3, r2
 8008822:	d039      	beq.n	8008898 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8008824:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008828:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800882a:	2b03      	cmp	r3, #3
 800882c:	d81c      	bhi.n	8008868 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800882e:	a201      	add	r2, pc, #4	@ (adr r2, 8008834 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8008830:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008834:	08008871 	.word	0x08008871
 8008838:	08008845 	.word	0x08008845
 800883c:	08008853 	.word	0x08008853
 8008840:	08008871 	.word	0x08008871
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008844:	4b67      	ldr	r3, [pc, #412]	@ (80089e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008848:	4a66      	ldr	r2, [pc, #408]	@ (80089e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800884a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800884e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8008850:	e00f      	b.n	8008872 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008852:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008856:	3308      	adds	r3, #8
 8008858:	2102      	movs	r1, #2
 800885a:	4618      	mov	r0, r3
 800885c:	f001 ffd4 	bl	800a808 <RCCEx_PLL2_Config>
 8008860:	4603      	mov	r3, r0
 8008862:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8008866:	e004      	b.n	8008872 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8008868:	2301      	movs	r3, #1
 800886a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800886e:	e000      	b.n	8008872 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8008870:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008872:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008876:	2b00      	cmp	r3, #0
 8008878:	d10a      	bne.n	8008890 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800887a:	4b5a      	ldr	r3, [pc, #360]	@ (80089e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800887c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800887e:	f023 0103 	bic.w	r1, r3, #3
 8008882:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008886:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008888:	4a56      	ldr	r2, [pc, #344]	@ (80089e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800888a:	430b      	orrs	r3, r1
 800888c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800888e:	e003      	b.n	8008898 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008890:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008894:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008898:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800889c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088a0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80088a4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80088a8:	2300      	movs	r3, #0
 80088aa:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80088ae:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80088b2:	460b      	mov	r3, r1
 80088b4:	4313      	orrs	r3, r2
 80088b6:	f000 809f 	beq.w	80089f8 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80088ba:	4b4b      	ldr	r3, [pc, #300]	@ (80089e8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	4a4a      	ldr	r2, [pc, #296]	@ (80089e8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80088c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80088c4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80088c6:	f7f9 f9cf 	bl	8001c68 <HAL_GetTick>
 80088ca:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80088ce:	e00b      	b.n	80088e8 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80088d0:	f7f9 f9ca 	bl	8001c68 <HAL_GetTick>
 80088d4:	4602      	mov	r2, r0
 80088d6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80088da:	1ad3      	subs	r3, r2, r3
 80088dc:	2b64      	cmp	r3, #100	@ 0x64
 80088de:	d903      	bls.n	80088e8 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80088e0:	2303      	movs	r3, #3
 80088e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80088e6:	e005      	b.n	80088f4 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80088e8:	4b3f      	ldr	r3, [pc, #252]	@ (80089e8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d0ed      	beq.n	80088d0 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80088f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d179      	bne.n	80089f0 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80088fc:	4b39      	ldr	r3, [pc, #228]	@ (80089e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80088fe:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008900:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008904:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008908:	4053      	eors	r3, r2
 800890a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800890e:	2b00      	cmp	r3, #0
 8008910:	d015      	beq.n	800893e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008912:	4b34      	ldr	r3, [pc, #208]	@ (80089e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008914:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008916:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800891a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800891e:	4b31      	ldr	r3, [pc, #196]	@ (80089e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008920:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008922:	4a30      	ldr	r2, [pc, #192]	@ (80089e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008924:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008928:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800892a:	4b2e      	ldr	r3, [pc, #184]	@ (80089e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800892c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800892e:	4a2d      	ldr	r2, [pc, #180]	@ (80089e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008930:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008934:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8008936:	4a2b      	ldr	r2, [pc, #172]	@ (80089e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008938:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800893c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800893e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008942:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008946:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800894a:	d118      	bne.n	800897e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800894c:	f7f9 f98c 	bl	8001c68 <HAL_GetTick>
 8008950:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008954:	e00d      	b.n	8008972 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008956:	f7f9 f987 	bl	8001c68 <HAL_GetTick>
 800895a:	4602      	mov	r2, r0
 800895c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8008960:	1ad2      	subs	r2, r2, r3
 8008962:	f241 3388 	movw	r3, #5000	@ 0x1388
 8008966:	429a      	cmp	r2, r3
 8008968:	d903      	bls.n	8008972 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800896a:	2303      	movs	r3, #3
 800896c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8008970:	e005      	b.n	800897e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008972:	4b1c      	ldr	r3, [pc, #112]	@ (80089e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008974:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008976:	f003 0302 	and.w	r3, r3, #2
 800897a:	2b00      	cmp	r3, #0
 800897c:	d0eb      	beq.n	8008956 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800897e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008982:	2b00      	cmp	r3, #0
 8008984:	d129      	bne.n	80089da <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008986:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800898a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800898e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008992:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008996:	d10e      	bne.n	80089b6 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8008998:	4b12      	ldr	r3, [pc, #72]	@ (80089e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800899a:	691b      	ldr	r3, [r3, #16]
 800899c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80089a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80089a4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80089a8:	091a      	lsrs	r2, r3, #4
 80089aa:	4b10      	ldr	r3, [pc, #64]	@ (80089ec <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80089ac:	4013      	ands	r3, r2
 80089ae:	4a0d      	ldr	r2, [pc, #52]	@ (80089e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80089b0:	430b      	orrs	r3, r1
 80089b2:	6113      	str	r3, [r2, #16]
 80089b4:	e005      	b.n	80089c2 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80089b6:	4b0b      	ldr	r3, [pc, #44]	@ (80089e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80089b8:	691b      	ldr	r3, [r3, #16]
 80089ba:	4a0a      	ldr	r2, [pc, #40]	@ (80089e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80089bc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80089c0:	6113      	str	r3, [r2, #16]
 80089c2:	4b08      	ldr	r3, [pc, #32]	@ (80089e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80089c4:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80089c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80089ca:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80089ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80089d2:	4a04      	ldr	r2, [pc, #16]	@ (80089e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80089d4:	430b      	orrs	r3, r1
 80089d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80089d8:	e00e      	b.n	80089f8 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80089da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80089de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80089e2:	e009      	b.n	80089f8 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80089e4:	58024400 	.word	0x58024400
 80089e8:	58024800 	.word	0x58024800
 80089ec:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80089f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80089f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80089f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80089fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a00:	f002 0301 	and.w	r3, r2, #1
 8008a04:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008a08:	2300      	movs	r3, #0
 8008a0a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008a0e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008a12:	460b      	mov	r3, r1
 8008a14:	4313      	orrs	r3, r2
 8008a16:	f000 8089 	beq.w	8008b2c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8008a1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a1e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008a20:	2b28      	cmp	r3, #40	@ 0x28
 8008a22:	d86b      	bhi.n	8008afc <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8008a24:	a201      	add	r2, pc, #4	@ (adr r2, 8008a2c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8008a26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a2a:	bf00      	nop
 8008a2c:	08008b05 	.word	0x08008b05
 8008a30:	08008afd 	.word	0x08008afd
 8008a34:	08008afd 	.word	0x08008afd
 8008a38:	08008afd 	.word	0x08008afd
 8008a3c:	08008afd 	.word	0x08008afd
 8008a40:	08008afd 	.word	0x08008afd
 8008a44:	08008afd 	.word	0x08008afd
 8008a48:	08008afd 	.word	0x08008afd
 8008a4c:	08008ad1 	.word	0x08008ad1
 8008a50:	08008afd 	.word	0x08008afd
 8008a54:	08008afd 	.word	0x08008afd
 8008a58:	08008afd 	.word	0x08008afd
 8008a5c:	08008afd 	.word	0x08008afd
 8008a60:	08008afd 	.word	0x08008afd
 8008a64:	08008afd 	.word	0x08008afd
 8008a68:	08008afd 	.word	0x08008afd
 8008a6c:	08008ae7 	.word	0x08008ae7
 8008a70:	08008afd 	.word	0x08008afd
 8008a74:	08008afd 	.word	0x08008afd
 8008a78:	08008afd 	.word	0x08008afd
 8008a7c:	08008afd 	.word	0x08008afd
 8008a80:	08008afd 	.word	0x08008afd
 8008a84:	08008afd 	.word	0x08008afd
 8008a88:	08008afd 	.word	0x08008afd
 8008a8c:	08008b05 	.word	0x08008b05
 8008a90:	08008afd 	.word	0x08008afd
 8008a94:	08008afd 	.word	0x08008afd
 8008a98:	08008afd 	.word	0x08008afd
 8008a9c:	08008afd 	.word	0x08008afd
 8008aa0:	08008afd 	.word	0x08008afd
 8008aa4:	08008afd 	.word	0x08008afd
 8008aa8:	08008afd 	.word	0x08008afd
 8008aac:	08008b05 	.word	0x08008b05
 8008ab0:	08008afd 	.word	0x08008afd
 8008ab4:	08008afd 	.word	0x08008afd
 8008ab8:	08008afd 	.word	0x08008afd
 8008abc:	08008afd 	.word	0x08008afd
 8008ac0:	08008afd 	.word	0x08008afd
 8008ac4:	08008afd 	.word	0x08008afd
 8008ac8:	08008afd 	.word	0x08008afd
 8008acc:	08008b05 	.word	0x08008b05
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008ad0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ad4:	3308      	adds	r3, #8
 8008ad6:	2101      	movs	r1, #1
 8008ad8:	4618      	mov	r0, r3
 8008ada:	f001 fe95 	bl	800a808 <RCCEx_PLL2_Config>
 8008ade:	4603      	mov	r3, r0
 8008ae0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8008ae4:	e00f      	b.n	8008b06 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008ae6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008aea:	3328      	adds	r3, #40	@ 0x28
 8008aec:	2101      	movs	r1, #1
 8008aee:	4618      	mov	r0, r3
 8008af0:	f001 ff3c 	bl	800a96c <RCCEx_PLL3_Config>
 8008af4:	4603      	mov	r3, r0
 8008af6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8008afa:	e004      	b.n	8008b06 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008afc:	2301      	movs	r3, #1
 8008afe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008b02:	e000      	b.n	8008b06 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8008b04:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008b06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d10a      	bne.n	8008b24 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8008b0e:	4bbf      	ldr	r3, [pc, #764]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008b10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b12:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8008b16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b1a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008b1c:	4abb      	ldr	r2, [pc, #748]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008b1e:	430b      	orrs	r3, r1
 8008b20:	6553      	str	r3, [r2, #84]	@ 0x54
 8008b22:	e003      	b.n	8008b2c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008b28:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8008b2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b34:	f002 0302 	and.w	r3, r2, #2
 8008b38:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008b3c:	2300      	movs	r3, #0
 8008b3e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8008b42:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8008b46:	460b      	mov	r3, r1
 8008b48:	4313      	orrs	r3, r2
 8008b4a:	d041      	beq.n	8008bd0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8008b4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b50:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008b52:	2b05      	cmp	r3, #5
 8008b54:	d824      	bhi.n	8008ba0 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8008b56:	a201      	add	r2, pc, #4	@ (adr r2, 8008b5c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8008b58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b5c:	08008ba9 	.word	0x08008ba9
 8008b60:	08008b75 	.word	0x08008b75
 8008b64:	08008b8b 	.word	0x08008b8b
 8008b68:	08008ba9 	.word	0x08008ba9
 8008b6c:	08008ba9 	.word	0x08008ba9
 8008b70:	08008ba9 	.word	0x08008ba9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008b74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b78:	3308      	adds	r3, #8
 8008b7a:	2101      	movs	r1, #1
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	f001 fe43 	bl	800a808 <RCCEx_PLL2_Config>
 8008b82:	4603      	mov	r3, r0
 8008b84:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8008b88:	e00f      	b.n	8008baa <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008b8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b8e:	3328      	adds	r3, #40	@ 0x28
 8008b90:	2101      	movs	r1, #1
 8008b92:	4618      	mov	r0, r3
 8008b94:	f001 feea 	bl	800a96c <RCCEx_PLL3_Config>
 8008b98:	4603      	mov	r3, r0
 8008b9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8008b9e:	e004      	b.n	8008baa <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008ba0:	2301      	movs	r3, #1
 8008ba2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008ba6:	e000      	b.n	8008baa <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8008ba8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008baa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d10a      	bne.n	8008bc8 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8008bb2:	4b96      	ldr	r3, [pc, #600]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008bb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008bb6:	f023 0107 	bic.w	r1, r3, #7
 8008bba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008bbe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008bc0:	4a92      	ldr	r2, [pc, #584]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008bc2:	430b      	orrs	r3, r1
 8008bc4:	6553      	str	r3, [r2, #84]	@ 0x54
 8008bc6:	e003      	b.n	8008bd0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008bc8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008bcc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008bd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bd8:	f002 0304 	and.w	r3, r2, #4
 8008bdc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008be0:	2300      	movs	r3, #0
 8008be2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008be6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8008bea:	460b      	mov	r3, r1
 8008bec:	4313      	orrs	r3, r2
 8008bee:	d044      	beq.n	8008c7a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8008bf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008bf4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008bf8:	2b05      	cmp	r3, #5
 8008bfa:	d825      	bhi.n	8008c48 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8008bfc:	a201      	add	r2, pc, #4	@ (adr r2, 8008c04 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8008bfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c02:	bf00      	nop
 8008c04:	08008c51 	.word	0x08008c51
 8008c08:	08008c1d 	.word	0x08008c1d
 8008c0c:	08008c33 	.word	0x08008c33
 8008c10:	08008c51 	.word	0x08008c51
 8008c14:	08008c51 	.word	0x08008c51
 8008c18:	08008c51 	.word	0x08008c51
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008c1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c20:	3308      	adds	r3, #8
 8008c22:	2101      	movs	r1, #1
 8008c24:	4618      	mov	r0, r3
 8008c26:	f001 fdef 	bl	800a808 <RCCEx_PLL2_Config>
 8008c2a:	4603      	mov	r3, r0
 8008c2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8008c30:	e00f      	b.n	8008c52 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008c32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c36:	3328      	adds	r3, #40	@ 0x28
 8008c38:	2101      	movs	r1, #1
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	f001 fe96 	bl	800a96c <RCCEx_PLL3_Config>
 8008c40:	4603      	mov	r3, r0
 8008c42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8008c46:	e004      	b.n	8008c52 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008c48:	2301      	movs	r3, #1
 8008c4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008c4e:	e000      	b.n	8008c52 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8008c50:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008c52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d10b      	bne.n	8008c72 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008c5a:	4b6c      	ldr	r3, [pc, #432]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008c5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c5e:	f023 0107 	bic.w	r1, r3, #7
 8008c62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008c6a:	4a68      	ldr	r2, [pc, #416]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008c6c:	430b      	orrs	r3, r1
 8008c6e:	6593      	str	r3, [r2, #88]	@ 0x58
 8008c70:	e003      	b.n	8008c7a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008c76:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008c7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c82:	f002 0320 	and.w	r3, r2, #32
 8008c86:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008c90:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008c94:	460b      	mov	r3, r1
 8008c96:	4313      	orrs	r3, r2
 8008c98:	d055      	beq.n	8008d46 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8008c9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ca2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008ca6:	d033      	beq.n	8008d10 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8008ca8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008cac:	d82c      	bhi.n	8008d08 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8008cae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008cb2:	d02f      	beq.n	8008d14 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8008cb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008cb8:	d826      	bhi.n	8008d08 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8008cba:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008cbe:	d02b      	beq.n	8008d18 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8008cc0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008cc4:	d820      	bhi.n	8008d08 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8008cc6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008cca:	d012      	beq.n	8008cf2 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8008ccc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008cd0:	d81a      	bhi.n	8008d08 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d022      	beq.n	8008d1c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8008cd6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008cda:	d115      	bne.n	8008d08 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008cdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ce0:	3308      	adds	r3, #8
 8008ce2:	2100      	movs	r1, #0
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	f001 fd8f 	bl	800a808 <RCCEx_PLL2_Config>
 8008cea:	4603      	mov	r3, r0
 8008cec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8008cf0:	e015      	b.n	8008d1e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008cf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008cf6:	3328      	adds	r3, #40	@ 0x28
 8008cf8:	2102      	movs	r1, #2
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	f001 fe36 	bl	800a96c <RCCEx_PLL3_Config>
 8008d00:	4603      	mov	r3, r0
 8008d02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8008d06:	e00a      	b.n	8008d1e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008d08:	2301      	movs	r3, #1
 8008d0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008d0e:	e006      	b.n	8008d1e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8008d10:	bf00      	nop
 8008d12:	e004      	b.n	8008d1e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8008d14:	bf00      	nop
 8008d16:	e002      	b.n	8008d1e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8008d18:	bf00      	nop
 8008d1a:	e000      	b.n	8008d1e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8008d1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008d1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d10b      	bne.n	8008d3e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008d26:	4b39      	ldr	r3, [pc, #228]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008d28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d2a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8008d2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d36:	4a35      	ldr	r2, [pc, #212]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008d38:	430b      	orrs	r3, r1
 8008d3a:	6553      	str	r3, [r2, #84]	@ 0x54
 8008d3c:	e003      	b.n	8008d46 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008d42:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8008d46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d4e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8008d52:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008d56:	2300      	movs	r3, #0
 8008d58:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008d5c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8008d60:	460b      	mov	r3, r1
 8008d62:	4313      	orrs	r3, r2
 8008d64:	d058      	beq.n	8008e18 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8008d66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d6a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008d6e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8008d72:	d033      	beq.n	8008ddc <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8008d74:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8008d78:	d82c      	bhi.n	8008dd4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8008d7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d7e:	d02f      	beq.n	8008de0 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8008d80:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d84:	d826      	bhi.n	8008dd4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8008d86:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008d8a:	d02b      	beq.n	8008de4 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8008d8c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008d90:	d820      	bhi.n	8008dd4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8008d92:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008d96:	d012      	beq.n	8008dbe <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8008d98:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008d9c:	d81a      	bhi.n	8008dd4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d022      	beq.n	8008de8 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8008da2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008da6:	d115      	bne.n	8008dd4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008da8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008dac:	3308      	adds	r3, #8
 8008dae:	2100      	movs	r1, #0
 8008db0:	4618      	mov	r0, r3
 8008db2:	f001 fd29 	bl	800a808 <RCCEx_PLL2_Config>
 8008db6:	4603      	mov	r3, r0
 8008db8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8008dbc:	e015      	b.n	8008dea <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008dbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008dc2:	3328      	adds	r3, #40	@ 0x28
 8008dc4:	2102      	movs	r1, #2
 8008dc6:	4618      	mov	r0, r3
 8008dc8:	f001 fdd0 	bl	800a96c <RCCEx_PLL3_Config>
 8008dcc:	4603      	mov	r3, r0
 8008dce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8008dd2:	e00a      	b.n	8008dea <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008dd4:	2301      	movs	r3, #1
 8008dd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008dda:	e006      	b.n	8008dea <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008ddc:	bf00      	nop
 8008dde:	e004      	b.n	8008dea <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008de0:	bf00      	nop
 8008de2:	e002      	b.n	8008dea <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008de4:	bf00      	nop
 8008de6:	e000      	b.n	8008dea <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008de8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008dea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d10e      	bne.n	8008e10 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008df2:	4b06      	ldr	r3, [pc, #24]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008df4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008df6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8008dfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008dfe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008e02:	4a02      	ldr	r2, [pc, #8]	@ (8008e0c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008e04:	430b      	orrs	r3, r1
 8008e06:	6593      	str	r3, [r2, #88]	@ 0x58
 8008e08:	e006      	b.n	8008e18 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8008e0a:	bf00      	nop
 8008e0c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008e14:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8008e18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e20:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8008e24:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008e28:	2300      	movs	r3, #0
 8008e2a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008e2e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8008e32:	460b      	mov	r3, r1
 8008e34:	4313      	orrs	r3, r2
 8008e36:	d055      	beq.n	8008ee4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8008e38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e3c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008e40:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8008e44:	d033      	beq.n	8008eae <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8008e46:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8008e4a:	d82c      	bhi.n	8008ea6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008e4c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008e50:	d02f      	beq.n	8008eb2 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8008e52:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008e56:	d826      	bhi.n	8008ea6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008e58:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8008e5c:	d02b      	beq.n	8008eb6 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8008e5e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8008e62:	d820      	bhi.n	8008ea6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008e64:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008e68:	d012      	beq.n	8008e90 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8008e6a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008e6e:	d81a      	bhi.n	8008ea6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d022      	beq.n	8008eba <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8008e74:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008e78:	d115      	bne.n	8008ea6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008e7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e7e:	3308      	adds	r3, #8
 8008e80:	2100      	movs	r1, #0
 8008e82:	4618      	mov	r0, r3
 8008e84:	f001 fcc0 	bl	800a808 <RCCEx_PLL2_Config>
 8008e88:	4603      	mov	r3, r0
 8008e8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8008e8e:	e015      	b.n	8008ebc <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008e90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e94:	3328      	adds	r3, #40	@ 0x28
 8008e96:	2102      	movs	r1, #2
 8008e98:	4618      	mov	r0, r3
 8008e9a:	f001 fd67 	bl	800a96c <RCCEx_PLL3_Config>
 8008e9e:	4603      	mov	r3, r0
 8008ea0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8008ea4:	e00a      	b.n	8008ebc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008ea6:	2301      	movs	r3, #1
 8008ea8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008eac:	e006      	b.n	8008ebc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008eae:	bf00      	nop
 8008eb0:	e004      	b.n	8008ebc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008eb2:	bf00      	nop
 8008eb4:	e002      	b.n	8008ebc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008eb6:	bf00      	nop
 8008eb8:	e000      	b.n	8008ebc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008eba:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008ebc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d10b      	bne.n	8008edc <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8008ec4:	4ba1      	ldr	r3, [pc, #644]	@ (800914c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008ec6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ec8:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8008ecc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ed0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008ed4:	4a9d      	ldr	r2, [pc, #628]	@ (800914c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008ed6:	430b      	orrs	r3, r1
 8008ed8:	6593      	str	r3, [r2, #88]	@ 0x58
 8008eda:	e003      	b.n	8008ee4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008edc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008ee0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8008ee4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eec:	f002 0308 	and.w	r3, r2, #8
 8008ef0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008efa:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8008efe:	460b      	mov	r3, r1
 8008f00:	4313      	orrs	r3, r2
 8008f02:	d01e      	beq.n	8008f42 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8008f04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008f0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f10:	d10c      	bne.n	8008f2c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008f12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f16:	3328      	adds	r3, #40	@ 0x28
 8008f18:	2102      	movs	r1, #2
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	f001 fd26 	bl	800a96c <RCCEx_PLL3_Config>
 8008f20:	4603      	mov	r3, r0
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d002      	beq.n	8008f2c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8008f26:	2301      	movs	r3, #1
 8008f28:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8008f2c:	4b87      	ldr	r3, [pc, #540]	@ (800914c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008f2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f30:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008f34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f38:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008f3c:	4a83      	ldr	r2, [pc, #524]	@ (800914c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008f3e:	430b      	orrs	r3, r1
 8008f40:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008f42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f4a:	f002 0310 	and.w	r3, r2, #16
 8008f4e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008f52:	2300      	movs	r3, #0
 8008f54:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008f58:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8008f5c:	460b      	mov	r3, r1
 8008f5e:	4313      	orrs	r3, r2
 8008f60:	d01e      	beq.n	8008fa0 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8008f62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f66:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008f6a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008f6e:	d10c      	bne.n	8008f8a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008f70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f74:	3328      	adds	r3, #40	@ 0x28
 8008f76:	2102      	movs	r1, #2
 8008f78:	4618      	mov	r0, r3
 8008f7a:	f001 fcf7 	bl	800a96c <RCCEx_PLL3_Config>
 8008f7e:	4603      	mov	r3, r0
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d002      	beq.n	8008f8a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8008f84:	2301      	movs	r3, #1
 8008f86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008f8a:	4b70      	ldr	r3, [pc, #448]	@ (800914c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008f8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f8e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008f92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f96:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008f9a:	4a6c      	ldr	r2, [pc, #432]	@ (800914c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008f9c:	430b      	orrs	r3, r1
 8008f9e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008fa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fa8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8008fac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008fb6:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8008fba:	460b      	mov	r3, r1
 8008fbc:	4313      	orrs	r3, r2
 8008fbe:	d03e      	beq.n	800903e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8008fc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fc4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008fc8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008fcc:	d022      	beq.n	8009014 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8008fce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008fd2:	d81b      	bhi.n	800900c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d003      	beq.n	8008fe0 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8008fd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008fdc:	d00b      	beq.n	8008ff6 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8008fde:	e015      	b.n	800900c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008fe0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fe4:	3308      	adds	r3, #8
 8008fe6:	2100      	movs	r1, #0
 8008fe8:	4618      	mov	r0, r3
 8008fea:	f001 fc0d 	bl	800a808 <RCCEx_PLL2_Config>
 8008fee:	4603      	mov	r3, r0
 8008ff0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008ff4:	e00f      	b.n	8009016 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008ff6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ffa:	3328      	adds	r3, #40	@ 0x28
 8008ffc:	2102      	movs	r1, #2
 8008ffe:	4618      	mov	r0, r3
 8009000:	f001 fcb4 	bl	800a96c <RCCEx_PLL3_Config>
 8009004:	4603      	mov	r3, r0
 8009006:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800900a:	e004      	b.n	8009016 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800900c:	2301      	movs	r3, #1
 800900e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009012:	e000      	b.n	8009016 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8009014:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009016:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800901a:	2b00      	cmp	r3, #0
 800901c:	d10b      	bne.n	8009036 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800901e:	4b4b      	ldr	r3, [pc, #300]	@ (800914c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009020:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009022:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8009026:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800902a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800902e:	4a47      	ldr	r2, [pc, #284]	@ (800914c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009030:	430b      	orrs	r3, r1
 8009032:	6593      	str	r3, [r2, #88]	@ 0x58
 8009034:	e003      	b.n	800903e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009036:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800903a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800903e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009046:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800904a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800904c:	2300      	movs	r3, #0
 800904e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009050:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8009054:	460b      	mov	r3, r1
 8009056:	4313      	orrs	r3, r2
 8009058:	d03b      	beq.n	80090d2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800905a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800905e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009062:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009066:	d01f      	beq.n	80090a8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8009068:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800906c:	d818      	bhi.n	80090a0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800906e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009072:	d003      	beq.n	800907c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8009074:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009078:	d007      	beq.n	800908a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800907a:	e011      	b.n	80090a0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800907c:	4b33      	ldr	r3, [pc, #204]	@ (800914c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800907e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009080:	4a32      	ldr	r2, [pc, #200]	@ (800914c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009082:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009086:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8009088:	e00f      	b.n	80090aa <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800908a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800908e:	3328      	adds	r3, #40	@ 0x28
 8009090:	2101      	movs	r1, #1
 8009092:	4618      	mov	r0, r3
 8009094:	f001 fc6a 	bl	800a96c <RCCEx_PLL3_Config>
 8009098:	4603      	mov	r3, r0
 800909a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800909e:	e004      	b.n	80090aa <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80090a0:	2301      	movs	r3, #1
 80090a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80090a6:	e000      	b.n	80090aa <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80090a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80090aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d10b      	bne.n	80090ca <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80090b2:	4b26      	ldr	r3, [pc, #152]	@ (800914c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80090b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80090b6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80090ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80090c2:	4a22      	ldr	r2, [pc, #136]	@ (800914c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80090c4:	430b      	orrs	r3, r1
 80090c6:	6553      	str	r3, [r2, #84]	@ 0x54
 80090c8:	e003      	b.n	80090d2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80090ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80090ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80090d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090da:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80090de:	673b      	str	r3, [r7, #112]	@ 0x70
 80090e0:	2300      	movs	r3, #0
 80090e2:	677b      	str	r3, [r7, #116]	@ 0x74
 80090e4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80090e8:	460b      	mov	r3, r1
 80090ea:	4313      	orrs	r3, r2
 80090ec:	d034      	beq.n	8009158 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80090ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d003      	beq.n	8009100 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80090f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80090fc:	d007      	beq.n	800910e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80090fe:	e011      	b.n	8009124 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009100:	4b12      	ldr	r3, [pc, #72]	@ (800914c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009102:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009104:	4a11      	ldr	r2, [pc, #68]	@ (800914c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009106:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800910a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800910c:	e00e      	b.n	800912c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800910e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009112:	3308      	adds	r3, #8
 8009114:	2102      	movs	r1, #2
 8009116:	4618      	mov	r0, r3
 8009118:	f001 fb76 	bl	800a808 <RCCEx_PLL2_Config>
 800911c:	4603      	mov	r3, r0
 800911e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8009122:	e003      	b.n	800912c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8009124:	2301      	movs	r3, #1
 8009126:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800912a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800912c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009130:	2b00      	cmp	r3, #0
 8009132:	d10d      	bne.n	8009150 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8009134:	4b05      	ldr	r3, [pc, #20]	@ (800914c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009136:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009138:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800913c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009140:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009142:	4a02      	ldr	r2, [pc, #8]	@ (800914c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009144:	430b      	orrs	r3, r1
 8009146:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009148:	e006      	b.n	8009158 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800914a:	bf00      	nop
 800914c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009150:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009154:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8009158:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800915c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009160:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8009164:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009166:	2300      	movs	r3, #0
 8009168:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800916a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800916e:	460b      	mov	r3, r1
 8009170:	4313      	orrs	r3, r2
 8009172:	d00c      	beq.n	800918e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009174:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009178:	3328      	adds	r3, #40	@ 0x28
 800917a:	2102      	movs	r1, #2
 800917c:	4618      	mov	r0, r3
 800917e:	f001 fbf5 	bl	800a96c <RCCEx_PLL3_Config>
 8009182:	4603      	mov	r3, r0
 8009184:	2b00      	cmp	r3, #0
 8009186:	d002      	beq.n	800918e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8009188:	2301      	movs	r3, #1
 800918a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800918e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009196:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800919a:	663b      	str	r3, [r7, #96]	@ 0x60
 800919c:	2300      	movs	r3, #0
 800919e:	667b      	str	r3, [r7, #100]	@ 0x64
 80091a0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80091a4:	460b      	mov	r3, r1
 80091a6:	4313      	orrs	r3, r2
 80091a8:	d038      	beq.n	800921c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80091aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80091b2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80091b6:	d018      	beq.n	80091ea <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80091b8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80091bc:	d811      	bhi.n	80091e2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80091be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091c2:	d014      	beq.n	80091ee <HAL_RCCEx_PeriphCLKConfig+0x111a>
 80091c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091c8:	d80b      	bhi.n	80091e2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d011      	beq.n	80091f2 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 80091ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80091d2:	d106      	bne.n	80091e2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80091d4:	4bc3      	ldr	r3, [pc, #780]	@ (80094e4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80091d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091d8:	4ac2      	ldr	r2, [pc, #776]	@ (80094e4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80091da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80091de:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80091e0:	e008      	b.n	80091f4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80091e2:	2301      	movs	r3, #1
 80091e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80091e8:	e004      	b.n	80091f4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80091ea:	bf00      	nop
 80091ec:	e002      	b.n	80091f4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80091ee:	bf00      	nop
 80091f0:	e000      	b.n	80091f4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80091f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80091f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d10b      	bne.n	8009214 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80091fc:	4bb9      	ldr	r3, [pc, #740]	@ (80094e4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80091fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009200:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009204:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009208:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800920c:	4ab5      	ldr	r2, [pc, #724]	@ (80094e4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800920e:	430b      	orrs	r3, r1
 8009210:	6553      	str	r3, [r2, #84]	@ 0x54
 8009212:	e003      	b.n	800921c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009214:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009218:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800921c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009220:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009224:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8009228:	65bb      	str	r3, [r7, #88]	@ 0x58
 800922a:	2300      	movs	r3, #0
 800922c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800922e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8009232:	460b      	mov	r3, r1
 8009234:	4313      	orrs	r3, r2
 8009236:	d009      	beq.n	800924c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8009238:	4baa      	ldr	r3, [pc, #680]	@ (80094e4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800923a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800923c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009240:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009244:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009246:	4aa7      	ldr	r2, [pc, #668]	@ (80094e4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009248:	430b      	orrs	r3, r1
 800924a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800924c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009254:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8009258:	653b      	str	r3, [r7, #80]	@ 0x50
 800925a:	2300      	movs	r3, #0
 800925c:	657b      	str	r3, [r7, #84]	@ 0x54
 800925e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8009262:	460b      	mov	r3, r1
 8009264:	4313      	orrs	r3, r2
 8009266:	d00a      	beq.n	800927e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8009268:	4b9e      	ldr	r3, [pc, #632]	@ (80094e4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800926a:	691b      	ldr	r3, [r3, #16]
 800926c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8009270:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009274:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8009278:	4a9a      	ldr	r2, [pc, #616]	@ (80094e4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800927a:	430b      	orrs	r3, r1
 800927c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800927e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009286:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800928a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800928c:	2300      	movs	r3, #0
 800928e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009290:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8009294:	460b      	mov	r3, r1
 8009296:	4313      	orrs	r3, r2
 8009298:	d009      	beq.n	80092ae <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800929a:	4b92      	ldr	r3, [pc, #584]	@ (80094e4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800929c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800929e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80092a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80092a8:	4a8e      	ldr	r2, [pc, #568]	@ (80094e4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80092aa:	430b      	orrs	r3, r1
 80092ac:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80092ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092b6:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80092ba:	643b      	str	r3, [r7, #64]	@ 0x40
 80092bc:	2300      	movs	r3, #0
 80092be:	647b      	str	r3, [r7, #68]	@ 0x44
 80092c0:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80092c4:	460b      	mov	r3, r1
 80092c6:	4313      	orrs	r3, r2
 80092c8:	d00e      	beq.n	80092e8 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80092ca:	4b86      	ldr	r3, [pc, #536]	@ (80094e4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80092cc:	691b      	ldr	r3, [r3, #16]
 80092ce:	4a85      	ldr	r2, [pc, #532]	@ (80094e4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80092d0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80092d4:	6113      	str	r3, [r2, #16]
 80092d6:	4b83      	ldr	r3, [pc, #524]	@ (80094e4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80092d8:	6919      	ldr	r1, [r3, #16]
 80092da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092de:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80092e2:	4a80      	ldr	r2, [pc, #512]	@ (80094e4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80092e4:	430b      	orrs	r3, r1
 80092e6:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80092e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092f0:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80092f4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80092f6:	2300      	movs	r3, #0
 80092f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80092fa:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80092fe:	460b      	mov	r3, r1
 8009300:	4313      	orrs	r3, r2
 8009302:	d009      	beq.n	8009318 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8009304:	4b77      	ldr	r3, [pc, #476]	@ (80094e4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009306:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009308:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800930c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009310:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009312:	4a74      	ldr	r2, [pc, #464]	@ (80094e4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009314:	430b      	orrs	r3, r1
 8009316:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009318:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800931c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009320:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8009324:	633b      	str	r3, [r7, #48]	@ 0x30
 8009326:	2300      	movs	r3, #0
 8009328:	637b      	str	r3, [r7, #52]	@ 0x34
 800932a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800932e:	460b      	mov	r3, r1
 8009330:	4313      	orrs	r3, r2
 8009332:	d00a      	beq.n	800934a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8009334:	4b6b      	ldr	r3, [pc, #428]	@ (80094e4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009336:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009338:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800933c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009340:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009344:	4a67      	ldr	r2, [pc, #412]	@ (80094e4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009346:	430b      	orrs	r3, r1
 8009348:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800934a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800934e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009352:	2100      	movs	r1, #0
 8009354:	62b9      	str	r1, [r7, #40]	@ 0x28
 8009356:	f003 0301 	and.w	r3, r3, #1
 800935a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800935c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8009360:	460b      	mov	r3, r1
 8009362:	4313      	orrs	r3, r2
 8009364:	d011      	beq.n	800938a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009366:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800936a:	3308      	adds	r3, #8
 800936c:	2100      	movs	r1, #0
 800936e:	4618      	mov	r0, r3
 8009370:	f001 fa4a 	bl	800a808 <RCCEx_PLL2_Config>
 8009374:	4603      	mov	r3, r0
 8009376:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800937a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800937e:	2b00      	cmp	r3, #0
 8009380:	d003      	beq.n	800938a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009382:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009386:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800938a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800938e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009392:	2100      	movs	r1, #0
 8009394:	6239      	str	r1, [r7, #32]
 8009396:	f003 0302 	and.w	r3, r3, #2
 800939a:	627b      	str	r3, [r7, #36]	@ 0x24
 800939c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80093a0:	460b      	mov	r3, r1
 80093a2:	4313      	orrs	r3, r2
 80093a4:	d011      	beq.n	80093ca <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80093a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093aa:	3308      	adds	r3, #8
 80093ac:	2101      	movs	r1, #1
 80093ae:	4618      	mov	r0, r3
 80093b0:	f001 fa2a 	bl	800a808 <RCCEx_PLL2_Config>
 80093b4:	4603      	mov	r3, r0
 80093b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80093ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d003      	beq.n	80093ca <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80093c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80093c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80093ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093d2:	2100      	movs	r1, #0
 80093d4:	61b9      	str	r1, [r7, #24]
 80093d6:	f003 0304 	and.w	r3, r3, #4
 80093da:	61fb      	str	r3, [r7, #28]
 80093dc:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80093e0:	460b      	mov	r3, r1
 80093e2:	4313      	orrs	r3, r2
 80093e4:	d011      	beq.n	800940a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80093e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093ea:	3308      	adds	r3, #8
 80093ec:	2102      	movs	r1, #2
 80093ee:	4618      	mov	r0, r3
 80093f0:	f001 fa0a 	bl	800a808 <RCCEx_PLL2_Config>
 80093f4:	4603      	mov	r3, r0
 80093f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80093fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d003      	beq.n	800940a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009402:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009406:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800940a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800940e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009412:	2100      	movs	r1, #0
 8009414:	6139      	str	r1, [r7, #16]
 8009416:	f003 0308 	and.w	r3, r3, #8
 800941a:	617b      	str	r3, [r7, #20]
 800941c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8009420:	460b      	mov	r3, r1
 8009422:	4313      	orrs	r3, r2
 8009424:	d011      	beq.n	800944a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009426:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800942a:	3328      	adds	r3, #40	@ 0x28
 800942c:	2100      	movs	r1, #0
 800942e:	4618      	mov	r0, r3
 8009430:	f001 fa9c 	bl	800a96c <RCCEx_PLL3_Config>
 8009434:	4603      	mov	r3, r0
 8009436:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800943a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800943e:	2b00      	cmp	r3, #0
 8009440:	d003      	beq.n	800944a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009442:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009446:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800944a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800944e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009452:	2100      	movs	r1, #0
 8009454:	60b9      	str	r1, [r7, #8]
 8009456:	f003 0310 	and.w	r3, r3, #16
 800945a:	60fb      	str	r3, [r7, #12]
 800945c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8009460:	460b      	mov	r3, r1
 8009462:	4313      	orrs	r3, r2
 8009464:	d011      	beq.n	800948a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009466:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800946a:	3328      	adds	r3, #40	@ 0x28
 800946c:	2101      	movs	r1, #1
 800946e:	4618      	mov	r0, r3
 8009470:	f001 fa7c 	bl	800a96c <RCCEx_PLL3_Config>
 8009474:	4603      	mov	r3, r0
 8009476:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800947a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800947e:	2b00      	cmp	r3, #0
 8009480:	d003      	beq.n	800948a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009482:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009486:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800948a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800948e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009492:	2100      	movs	r1, #0
 8009494:	6039      	str	r1, [r7, #0]
 8009496:	f003 0320 	and.w	r3, r3, #32
 800949a:	607b      	str	r3, [r7, #4]
 800949c:	e9d7 1200 	ldrd	r1, r2, [r7]
 80094a0:	460b      	mov	r3, r1
 80094a2:	4313      	orrs	r3, r2
 80094a4:	d011      	beq.n	80094ca <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80094a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094aa:	3328      	adds	r3, #40	@ 0x28
 80094ac:	2102      	movs	r1, #2
 80094ae:	4618      	mov	r0, r3
 80094b0:	f001 fa5c 	bl	800a96c <RCCEx_PLL3_Config>
 80094b4:	4603      	mov	r3, r0
 80094b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80094ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d003      	beq.n	80094ca <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80094c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80094c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80094ca:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d101      	bne.n	80094d6 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80094d2:	2300      	movs	r3, #0
 80094d4:	e000      	b.n	80094d8 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80094d6:	2301      	movs	r3, #1
}
 80094d8:	4618      	mov	r0, r3
 80094da:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80094de:	46bd      	mov	sp, r7
 80094e0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80094e4:	58024400 	.word	0x58024400

080094e8 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80094e8:	b580      	push	{r7, lr}
 80094ea:	b090      	sub	sp, #64	@ 0x40
 80094ec:	af00      	add	r7, sp, #0
 80094ee:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80094f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80094f6:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 80094fa:	430b      	orrs	r3, r1
 80094fc:	f040 8094 	bne.w	8009628 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8009500:	4b9e      	ldr	r3, [pc, #632]	@ (800977c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009502:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009504:	f003 0307 	and.w	r3, r3, #7
 8009508:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800950a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800950c:	2b04      	cmp	r3, #4
 800950e:	f200 8087 	bhi.w	8009620 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8009512:	a201      	add	r2, pc, #4	@ (adr r2, 8009518 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8009514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009518:	0800952d 	.word	0x0800952d
 800951c:	08009555 	.word	0x08009555
 8009520:	0800957d 	.word	0x0800957d
 8009524:	08009619 	.word	0x08009619
 8009528:	080095a5 	.word	0x080095a5
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800952c:	4b93      	ldr	r3, [pc, #588]	@ (800977c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009534:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009538:	d108      	bne.n	800954c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800953a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800953e:	4618      	mov	r0, r3
 8009540:	f001 f810 	bl	800a564 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009544:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009546:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009548:	f000 bd45 	b.w	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800954c:	2300      	movs	r3, #0
 800954e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009550:	f000 bd41 	b.w	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009554:	4b89      	ldr	r3, [pc, #548]	@ (800977c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800955c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009560:	d108      	bne.n	8009574 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009562:	f107 0318 	add.w	r3, r7, #24
 8009566:	4618      	mov	r0, r3
 8009568:	f000 fd54 	bl	800a014 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800956c:	69bb      	ldr	r3, [r7, #24]
 800956e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009570:	f000 bd31 	b.w	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009574:	2300      	movs	r3, #0
 8009576:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009578:	f000 bd2d 	b.w	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800957c:	4b7f      	ldr	r3, [pc, #508]	@ (800977c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009584:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009588:	d108      	bne.n	800959c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800958a:	f107 030c 	add.w	r3, r7, #12
 800958e:	4618      	mov	r0, r3
 8009590:	f000 fe94 	bl	800a2bc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009598:	f000 bd1d 	b.w	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800959c:	2300      	movs	r3, #0
 800959e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80095a0:	f000 bd19 	b.w	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80095a4:	4b75      	ldr	r3, [pc, #468]	@ (800977c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80095a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80095a8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80095ac:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80095ae:	4b73      	ldr	r3, [pc, #460]	@ (800977c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	f003 0304 	and.w	r3, r3, #4
 80095b6:	2b04      	cmp	r3, #4
 80095b8:	d10c      	bne.n	80095d4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 80095ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d109      	bne.n	80095d4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80095c0:	4b6e      	ldr	r3, [pc, #440]	@ (800977c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	08db      	lsrs	r3, r3, #3
 80095c6:	f003 0303 	and.w	r3, r3, #3
 80095ca:	4a6d      	ldr	r2, [pc, #436]	@ (8009780 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80095cc:	fa22 f303 	lsr.w	r3, r2, r3
 80095d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80095d2:	e01f      	b.n	8009614 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80095d4:	4b69      	ldr	r3, [pc, #420]	@ (800977c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80095dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80095e0:	d106      	bne.n	80095f0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 80095e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80095e8:	d102      	bne.n	80095f0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80095ea:	4b66      	ldr	r3, [pc, #408]	@ (8009784 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80095ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80095ee:	e011      	b.n	8009614 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80095f0:	4b62      	ldr	r3, [pc, #392]	@ (800977c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80095f8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80095fc:	d106      	bne.n	800960c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 80095fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009600:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009604:	d102      	bne.n	800960c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009606:	4b60      	ldr	r3, [pc, #384]	@ (8009788 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8009608:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800960a:	e003      	b.n	8009614 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800960c:	2300      	movs	r3, #0
 800960e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009610:	f000 bce1 	b.w	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009614:	f000 bcdf 	b.w	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009618:	4b5c      	ldr	r3, [pc, #368]	@ (800978c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800961a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800961c:	f000 bcdb 	b.w	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8009620:	2300      	movs	r3, #0
 8009622:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009624:	f000 bcd7 	b.w	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8009628:	e9d7 2300 	ldrd	r2, r3, [r7]
 800962c:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8009630:	430b      	orrs	r3, r1
 8009632:	f040 80ad 	bne.w	8009790 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8009636:	4b51      	ldr	r3, [pc, #324]	@ (800977c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009638:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800963a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800963e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8009640:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009642:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009646:	d056      	beq.n	80096f6 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8009648:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800964a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800964e:	f200 8090 	bhi.w	8009772 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8009652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009654:	2bc0      	cmp	r3, #192	@ 0xc0
 8009656:	f000 8088 	beq.w	800976a <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800965a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800965c:	2bc0      	cmp	r3, #192	@ 0xc0
 800965e:	f200 8088 	bhi.w	8009772 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8009662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009664:	2b80      	cmp	r3, #128	@ 0x80
 8009666:	d032      	beq.n	80096ce <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8009668:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800966a:	2b80      	cmp	r3, #128	@ 0x80
 800966c:	f200 8081 	bhi.w	8009772 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8009670:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009672:	2b00      	cmp	r3, #0
 8009674:	d003      	beq.n	800967e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8009676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009678:	2b40      	cmp	r3, #64	@ 0x40
 800967a:	d014      	beq.n	80096a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800967c:	e079      	b.n	8009772 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800967e:	4b3f      	ldr	r3, [pc, #252]	@ (800977c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009686:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800968a:	d108      	bne.n	800969e <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800968c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009690:	4618      	mov	r0, r3
 8009692:	f000 ff67 	bl	800a564 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009696:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009698:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800969a:	f000 bc9c 	b.w	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800969e:	2300      	movs	r3, #0
 80096a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096a2:	f000 bc98 	b.w	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80096a6:	4b35      	ldr	r3, [pc, #212]	@ (800977c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80096ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80096b2:	d108      	bne.n	80096c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80096b4:	f107 0318 	add.w	r3, r7, #24
 80096b8:	4618      	mov	r0, r3
 80096ba:	f000 fcab 	bl	800a014 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80096be:	69bb      	ldr	r3, [r7, #24]
 80096c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80096c2:	f000 bc88 	b.w	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80096c6:	2300      	movs	r3, #0
 80096c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096ca:	f000 bc84 	b.w	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80096ce:	4b2b      	ldr	r3, [pc, #172]	@ (800977c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80096d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80096da:	d108      	bne.n	80096ee <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80096dc:	f107 030c 	add.w	r3, r7, #12
 80096e0:	4618      	mov	r0, r3
 80096e2:	f000 fdeb 	bl	800a2bc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80096ea:	f000 bc74 	b.w	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80096ee:	2300      	movs	r3, #0
 80096f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096f2:	f000 bc70 	b.w	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80096f6:	4b21      	ldr	r3, [pc, #132]	@ (800977c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80096f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096fa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80096fe:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009700:	4b1e      	ldr	r3, [pc, #120]	@ (800977c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	f003 0304 	and.w	r3, r3, #4
 8009708:	2b04      	cmp	r3, #4
 800970a:	d10c      	bne.n	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800970c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800970e:	2b00      	cmp	r3, #0
 8009710:	d109      	bne.n	8009726 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009712:	4b1a      	ldr	r3, [pc, #104]	@ (800977c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	08db      	lsrs	r3, r3, #3
 8009718:	f003 0303 	and.w	r3, r3, #3
 800971c:	4a18      	ldr	r2, [pc, #96]	@ (8009780 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800971e:	fa22 f303 	lsr.w	r3, r2, r3
 8009722:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009724:	e01f      	b.n	8009766 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009726:	4b15      	ldr	r3, [pc, #84]	@ (800977c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800972e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009732:	d106      	bne.n	8009742 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8009734:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009736:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800973a:	d102      	bne.n	8009742 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800973c:	4b11      	ldr	r3, [pc, #68]	@ (8009784 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800973e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009740:	e011      	b.n	8009766 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009742:	4b0e      	ldr	r3, [pc, #56]	@ (800977c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800974a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800974e:	d106      	bne.n	800975e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8009750:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009752:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009756:	d102      	bne.n	800975e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009758:	4b0b      	ldr	r3, [pc, #44]	@ (8009788 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800975a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800975c:	e003      	b.n	8009766 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800975e:	2300      	movs	r3, #0
 8009760:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009762:	f000 bc38 	b.w	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009766:	f000 bc36 	b.w	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800976a:	4b08      	ldr	r3, [pc, #32]	@ (800978c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800976c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800976e:	f000 bc32 	b.w	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8009772:	2300      	movs	r3, #0
 8009774:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009776:	f000 bc2e 	b.w	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800977a:	bf00      	nop
 800977c:	58024400 	.word	0x58024400
 8009780:	03d09000 	.word	0x03d09000
 8009784:	003d0900 	.word	0x003d0900
 8009788:	017d7840 	.word	0x017d7840
 800978c:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8009790:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009794:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8009798:	430b      	orrs	r3, r1
 800979a:	f040 809c 	bne.w	80098d6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800979e:	4b9e      	ldr	r3, [pc, #632]	@ (8009a18 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80097a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80097a2:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 80097a6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80097a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097aa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80097ae:	d054      	beq.n	800985a <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 80097b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097b2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80097b6:	f200 808b 	bhi.w	80098d0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80097ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097bc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80097c0:	f000 8083 	beq.w	80098ca <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 80097c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097c6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80097ca:	f200 8081 	bhi.w	80098d0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80097ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80097d4:	d02f      	beq.n	8009836 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 80097d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80097dc:	d878      	bhi.n	80098d0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80097de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d004      	beq.n	80097ee <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 80097e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80097ea:	d012      	beq.n	8009812 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 80097ec:	e070      	b.n	80098d0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80097ee:	4b8a      	ldr	r3, [pc, #552]	@ (8009a18 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80097f6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80097fa:	d107      	bne.n	800980c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80097fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009800:	4618      	mov	r0, r3
 8009802:	f000 feaf 	bl	800a564 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009808:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800980a:	e3e4      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800980c:	2300      	movs	r3, #0
 800980e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009810:	e3e1      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009812:	4b81      	ldr	r3, [pc, #516]	@ (8009a18 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800981a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800981e:	d107      	bne.n	8009830 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009820:	f107 0318 	add.w	r3, r7, #24
 8009824:	4618      	mov	r0, r3
 8009826:	f000 fbf5 	bl	800a014 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800982a:	69bb      	ldr	r3, [r7, #24]
 800982c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800982e:	e3d2      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009830:	2300      	movs	r3, #0
 8009832:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009834:	e3cf      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009836:	4b78      	ldr	r3, [pc, #480]	@ (8009a18 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800983e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009842:	d107      	bne.n	8009854 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009844:	f107 030c 	add.w	r3, r7, #12
 8009848:	4618      	mov	r0, r3
 800984a:	f000 fd37 	bl	800a2bc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009852:	e3c0      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009854:	2300      	movs	r3, #0
 8009856:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009858:	e3bd      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800985a:	4b6f      	ldr	r3, [pc, #444]	@ (8009a18 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800985c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800985e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009862:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009864:	4b6c      	ldr	r3, [pc, #432]	@ (8009a18 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	f003 0304 	and.w	r3, r3, #4
 800986c:	2b04      	cmp	r3, #4
 800986e:	d10c      	bne.n	800988a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8009870:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009872:	2b00      	cmp	r3, #0
 8009874:	d109      	bne.n	800988a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009876:	4b68      	ldr	r3, [pc, #416]	@ (8009a18 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	08db      	lsrs	r3, r3, #3
 800987c:	f003 0303 	and.w	r3, r3, #3
 8009880:	4a66      	ldr	r2, [pc, #408]	@ (8009a1c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8009882:	fa22 f303 	lsr.w	r3, r2, r3
 8009886:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009888:	e01e      	b.n	80098c8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800988a:	4b63      	ldr	r3, [pc, #396]	@ (8009a18 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009892:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009896:	d106      	bne.n	80098a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8009898:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800989a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800989e:	d102      	bne.n	80098a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80098a0:	4b5f      	ldr	r3, [pc, #380]	@ (8009a20 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80098a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80098a4:	e010      	b.n	80098c8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80098a6:	4b5c      	ldr	r3, [pc, #368]	@ (8009a18 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80098ae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80098b2:	d106      	bne.n	80098c2 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 80098b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80098ba:	d102      	bne.n	80098c2 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80098bc:	4b59      	ldr	r3, [pc, #356]	@ (8009a24 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 80098be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80098c0:	e002      	b.n	80098c8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80098c2:	2300      	movs	r3, #0
 80098c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80098c6:	e386      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80098c8:	e385      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80098ca:	4b57      	ldr	r3, [pc, #348]	@ (8009a28 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80098cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80098ce:	e382      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80098d0:	2300      	movs	r3, #0
 80098d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80098d4:	e37f      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80098d6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80098da:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 80098de:	430b      	orrs	r3, r1
 80098e0:	f040 80a7 	bne.w	8009a32 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 80098e4:	4b4c      	ldr	r3, [pc, #304]	@ (8009a18 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80098e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80098e8:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80098ec:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80098ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098f0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80098f4:	d055      	beq.n	80099a2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 80098f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098f8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80098fc:	f200 8096 	bhi.w	8009a2c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8009900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009902:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009906:	f000 8084 	beq.w	8009a12 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800990a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800990c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009910:	f200 808c 	bhi.w	8009a2c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8009914:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009916:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800991a:	d030      	beq.n	800997e <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800991c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800991e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009922:	f200 8083 	bhi.w	8009a2c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8009926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009928:	2b00      	cmp	r3, #0
 800992a:	d004      	beq.n	8009936 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800992c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800992e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009932:	d012      	beq.n	800995a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8009934:	e07a      	b.n	8009a2c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009936:	4b38      	ldr	r3, [pc, #224]	@ (8009a18 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800993e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009942:	d107      	bne.n	8009954 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009944:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009948:	4618      	mov	r0, r3
 800994a:	f000 fe0b 	bl	800a564 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800994e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009950:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009952:	e340      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009954:	2300      	movs	r3, #0
 8009956:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009958:	e33d      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800995a:	4b2f      	ldr	r3, [pc, #188]	@ (8009a18 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009962:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009966:	d107      	bne.n	8009978 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009968:	f107 0318 	add.w	r3, r7, #24
 800996c:	4618      	mov	r0, r3
 800996e:	f000 fb51 	bl	800a014 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009972:	69bb      	ldr	r3, [r7, #24]
 8009974:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009976:	e32e      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009978:	2300      	movs	r3, #0
 800997a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800997c:	e32b      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800997e:	4b26      	ldr	r3, [pc, #152]	@ (8009a18 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009986:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800998a:	d107      	bne.n	800999c <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800998c:	f107 030c 	add.w	r3, r7, #12
 8009990:	4618      	mov	r0, r3
 8009992:	f000 fc93 	bl	800a2bc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800999a:	e31c      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800999c:	2300      	movs	r3, #0
 800999e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80099a0:	e319      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80099a2:	4b1d      	ldr	r3, [pc, #116]	@ (8009a18 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80099a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80099a6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80099aa:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80099ac:	4b1a      	ldr	r3, [pc, #104]	@ (8009a18 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	f003 0304 	and.w	r3, r3, #4
 80099b4:	2b04      	cmp	r3, #4
 80099b6:	d10c      	bne.n	80099d2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 80099b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d109      	bne.n	80099d2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80099be:	4b16      	ldr	r3, [pc, #88]	@ (8009a18 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	08db      	lsrs	r3, r3, #3
 80099c4:	f003 0303 	and.w	r3, r3, #3
 80099c8:	4a14      	ldr	r2, [pc, #80]	@ (8009a1c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80099ca:	fa22 f303 	lsr.w	r3, r2, r3
 80099ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80099d0:	e01e      	b.n	8009a10 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80099d2:	4b11      	ldr	r3, [pc, #68]	@ (8009a18 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80099da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80099de:	d106      	bne.n	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 80099e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80099e6:	d102      	bne.n	80099ee <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80099e8:	4b0d      	ldr	r3, [pc, #52]	@ (8009a20 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80099ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80099ec:	e010      	b.n	8009a10 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80099ee:	4b0a      	ldr	r3, [pc, #40]	@ (8009a18 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80099f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80099fa:	d106      	bne.n	8009a0a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 80099fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009a02:	d102      	bne.n	8009a0a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009a04:	4b07      	ldr	r3, [pc, #28]	@ (8009a24 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8009a06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009a08:	e002      	b.n	8009a10 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009a0a:	2300      	movs	r3, #0
 8009a0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009a0e:	e2e2      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009a10:	e2e1      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009a12:	4b05      	ldr	r3, [pc, #20]	@ (8009a28 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8009a14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a16:	e2de      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009a18:	58024400 	.word	0x58024400
 8009a1c:	03d09000 	.word	0x03d09000
 8009a20:	003d0900 	.word	0x003d0900
 8009a24:	017d7840 	.word	0x017d7840
 8009a28:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8009a2c:	2300      	movs	r3, #0
 8009a2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a30:	e2d1      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8009a32:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009a36:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8009a3a:	430b      	orrs	r3, r1
 8009a3c:	f040 809c 	bne.w	8009b78 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8009a40:	4b93      	ldr	r3, [pc, #588]	@ (8009c90 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009a42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a44:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8009a48:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009a4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a4c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009a50:	d054      	beq.n	8009afc <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8009a52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a54:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009a58:	f200 808b 	bhi.w	8009b72 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8009a5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a5e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009a62:	f000 8083 	beq.w	8009b6c <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8009a66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a68:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009a6c:	f200 8081 	bhi.w	8009b72 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8009a70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009a76:	d02f      	beq.n	8009ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8009a78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a7a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009a7e:	d878      	bhi.n	8009b72 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8009a80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d004      	beq.n	8009a90 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8009a86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a8c:	d012      	beq.n	8009ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8009a8e:	e070      	b.n	8009b72 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009a90:	4b7f      	ldr	r3, [pc, #508]	@ (8009c90 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009a98:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009a9c:	d107      	bne.n	8009aae <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009a9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009aa2:	4618      	mov	r0, r3
 8009aa4:	f000 fd5e 	bl	800a564 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009aa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009aaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009aac:	e293      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009aae:	2300      	movs	r3, #0
 8009ab0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ab2:	e290      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009ab4:	4b76      	ldr	r3, [pc, #472]	@ (8009c90 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009abc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009ac0:	d107      	bne.n	8009ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009ac2:	f107 0318 	add.w	r3, r7, #24
 8009ac6:	4618      	mov	r0, r3
 8009ac8:	f000 faa4 	bl	800a014 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009acc:	69bb      	ldr	r3, [r7, #24]
 8009ace:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009ad0:	e281      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ad6:	e27e      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009ad8:	4b6d      	ldr	r3, [pc, #436]	@ (8009c90 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009ae0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009ae4:	d107      	bne.n	8009af6 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009ae6:	f107 030c 	add.w	r3, r7, #12
 8009aea:	4618      	mov	r0, r3
 8009aec:	f000 fbe6 	bl	800a2bc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009af4:	e26f      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009af6:	2300      	movs	r3, #0
 8009af8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009afa:	e26c      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009afc:	4b64      	ldr	r3, [pc, #400]	@ (8009c90 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009afe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009b00:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009b04:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009b06:	4b62      	ldr	r3, [pc, #392]	@ (8009c90 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	f003 0304 	and.w	r3, r3, #4
 8009b0e:	2b04      	cmp	r3, #4
 8009b10:	d10c      	bne.n	8009b2c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8009b12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d109      	bne.n	8009b2c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009b18:	4b5d      	ldr	r3, [pc, #372]	@ (8009c90 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	08db      	lsrs	r3, r3, #3
 8009b1e:	f003 0303 	and.w	r3, r3, #3
 8009b22:	4a5c      	ldr	r2, [pc, #368]	@ (8009c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8009b24:	fa22 f303 	lsr.w	r3, r2, r3
 8009b28:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009b2a:	e01e      	b.n	8009b6a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009b2c:	4b58      	ldr	r3, [pc, #352]	@ (8009c90 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009b38:	d106      	bne.n	8009b48 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8009b3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b3c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009b40:	d102      	bne.n	8009b48 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009b42:	4b55      	ldr	r3, [pc, #340]	@ (8009c98 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8009b44:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009b46:	e010      	b.n	8009b6a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009b48:	4b51      	ldr	r3, [pc, #324]	@ (8009c90 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009b50:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009b54:	d106      	bne.n	8009b64 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8009b56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b58:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009b5c:	d102      	bne.n	8009b64 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009b5e:	4b4f      	ldr	r3, [pc, #316]	@ (8009c9c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8009b60:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009b62:	e002      	b.n	8009b6a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009b64:	2300      	movs	r3, #0
 8009b66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009b68:	e235      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009b6a:	e234      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009b6c:	4b4c      	ldr	r3, [pc, #304]	@ (8009ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8009b6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009b70:	e231      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8009b72:	2300      	movs	r3, #0
 8009b74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009b76:	e22e      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8009b78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009b7c:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8009b80:	430b      	orrs	r3, r1
 8009b82:	f040 808f 	bne.w	8009ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8009b86:	4b42      	ldr	r3, [pc, #264]	@ (8009c90 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009b88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009b8a:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8009b8e:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8009b90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b92:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009b96:	d06b      	beq.n	8009c70 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8009b98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b9a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009b9e:	d874      	bhi.n	8009c8a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8009ba0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ba2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009ba6:	d056      	beq.n	8009c56 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8009ba8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009baa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009bae:	d86c      	bhi.n	8009c8a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8009bb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bb2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009bb6:	d03b      	beq.n	8009c30 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8009bb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bba:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009bbe:	d864      	bhi.n	8009c8a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8009bc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bc2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009bc6:	d021      	beq.n	8009c0c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8009bc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009bce:	d85c      	bhi.n	8009c8a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8009bd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d004      	beq.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8009bd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009bdc:	d004      	beq.n	8009be8 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8009bde:	e054      	b.n	8009c8a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8009be0:	f7fe fa4c 	bl	800807c <HAL_RCC_GetPCLK1Freq>
 8009be4:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009be6:	e1f6      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009be8:	4b29      	ldr	r3, [pc, #164]	@ (8009c90 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009bf0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009bf4:	d107      	bne.n	8009c06 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009bf6:	f107 0318 	add.w	r3, r7, #24
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	f000 fa0a 	bl	800a014 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009c00:	69fb      	ldr	r3, [r7, #28]
 8009c02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009c04:	e1e7      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009c06:	2300      	movs	r3, #0
 8009c08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c0a:	e1e4      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009c0c:	4b20      	ldr	r3, [pc, #128]	@ (8009c90 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009c14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009c18:	d107      	bne.n	8009c2a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009c1a:	f107 030c 	add.w	r3, r7, #12
 8009c1e:	4618      	mov	r0, r3
 8009c20:	f000 fb4c 	bl	800a2bc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009c24:	693b      	ldr	r3, [r7, #16]
 8009c26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009c28:	e1d5      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009c2a:	2300      	movs	r3, #0
 8009c2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c2e:	e1d2      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009c30:	4b17      	ldr	r3, [pc, #92]	@ (8009c90 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	f003 0304 	and.w	r3, r3, #4
 8009c38:	2b04      	cmp	r3, #4
 8009c3a:	d109      	bne.n	8009c50 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009c3c:	4b14      	ldr	r3, [pc, #80]	@ (8009c90 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	08db      	lsrs	r3, r3, #3
 8009c42:	f003 0303 	and.w	r3, r3, #3
 8009c46:	4a13      	ldr	r2, [pc, #76]	@ (8009c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8009c48:	fa22 f303 	lsr.w	r3, r2, r3
 8009c4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009c4e:	e1c2      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009c50:	2300      	movs	r3, #0
 8009c52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c54:	e1bf      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8009c56:	4b0e      	ldr	r3, [pc, #56]	@ (8009c90 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009c5e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009c62:	d102      	bne.n	8009c6a <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8009c64:	4b0c      	ldr	r3, [pc, #48]	@ (8009c98 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8009c66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009c68:	e1b5      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009c6a:	2300      	movs	r3, #0
 8009c6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c6e:	e1b2      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009c70:	4b07      	ldr	r3, [pc, #28]	@ (8009c90 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009c78:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009c7c:	d102      	bne.n	8009c84 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8009c7e:	4b07      	ldr	r3, [pc, #28]	@ (8009c9c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8009c80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009c82:	e1a8      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009c84:	2300      	movs	r3, #0
 8009c86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c88:	e1a5      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8009c8a:	2300      	movs	r3, #0
 8009c8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c8e:	e1a2      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009c90:	58024400 	.word	0x58024400
 8009c94:	03d09000 	.word	0x03d09000
 8009c98:	003d0900 	.word	0x003d0900
 8009c9c:	017d7840 	.word	0x017d7840
 8009ca0:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8009ca4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009ca8:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8009cac:	430b      	orrs	r3, r1
 8009cae:	d173      	bne.n	8009d98 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8009cb0:	4b9c      	ldr	r3, [pc, #624]	@ (8009f24 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009cb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009cb4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009cb8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009cba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cbc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009cc0:	d02f      	beq.n	8009d22 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8009cc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cc4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009cc8:	d863      	bhi.n	8009d92 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8009cca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d004      	beq.n	8009cda <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8009cd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cd2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009cd6:	d012      	beq.n	8009cfe <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8009cd8:	e05b      	b.n	8009d92 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009cda:	4b92      	ldr	r3, [pc, #584]	@ (8009f24 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009ce2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009ce6:	d107      	bne.n	8009cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009ce8:	f107 0318 	add.w	r3, r7, #24
 8009cec:	4618      	mov	r0, r3
 8009cee:	f000 f991 	bl	800a014 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009cf2:	69bb      	ldr	r3, [r7, #24]
 8009cf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009cf6:	e16e      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009cf8:	2300      	movs	r3, #0
 8009cfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009cfc:	e16b      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009cfe:	4b89      	ldr	r3, [pc, #548]	@ (8009f24 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009d06:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009d0a:	d107      	bne.n	8009d1c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009d0c:	f107 030c 	add.w	r3, r7, #12
 8009d10:	4618      	mov	r0, r3
 8009d12:	f000 fad3 	bl	800a2bc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8009d16:	697b      	ldr	r3, [r7, #20]
 8009d18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009d1a:	e15c      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009d1c:	2300      	movs	r3, #0
 8009d1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009d20:	e159      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009d22:	4b80      	ldr	r3, [pc, #512]	@ (8009f24 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009d24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d26:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009d2a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009d2c:	4b7d      	ldr	r3, [pc, #500]	@ (8009f24 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	f003 0304 	and.w	r3, r3, #4
 8009d34:	2b04      	cmp	r3, #4
 8009d36:	d10c      	bne.n	8009d52 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8009d38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d109      	bne.n	8009d52 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009d3e:	4b79      	ldr	r3, [pc, #484]	@ (8009f24 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	08db      	lsrs	r3, r3, #3
 8009d44:	f003 0303 	and.w	r3, r3, #3
 8009d48:	4a77      	ldr	r2, [pc, #476]	@ (8009f28 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8009d4a:	fa22 f303 	lsr.w	r3, r2, r3
 8009d4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009d50:	e01e      	b.n	8009d90 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009d52:	4b74      	ldr	r3, [pc, #464]	@ (8009f24 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009d5e:	d106      	bne.n	8009d6e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8009d60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d62:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009d66:	d102      	bne.n	8009d6e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009d68:	4b70      	ldr	r3, [pc, #448]	@ (8009f2c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8009d6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009d6c:	e010      	b.n	8009d90 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009d6e:	4b6d      	ldr	r3, [pc, #436]	@ (8009f24 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009d76:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009d7a:	d106      	bne.n	8009d8a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8009d7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009d82:	d102      	bne.n	8009d8a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009d84:	4b6a      	ldr	r3, [pc, #424]	@ (8009f30 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8009d86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009d88:	e002      	b.n	8009d90 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009d8e:	e122      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009d90:	e121      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8009d92:	2300      	movs	r3, #0
 8009d94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009d96:	e11e      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8009d98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009d9c:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8009da0:	430b      	orrs	r3, r1
 8009da2:	d133      	bne.n	8009e0c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8009da4:	4b5f      	ldr	r3, [pc, #380]	@ (8009f24 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009da6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009da8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009dac:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009dae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d004      	beq.n	8009dbe <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8009db4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009db6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009dba:	d012      	beq.n	8009de2 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8009dbc:	e023      	b.n	8009e06 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009dbe:	4b59      	ldr	r3, [pc, #356]	@ (8009f24 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009dc6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009dca:	d107      	bne.n	8009ddc <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009dcc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009dd0:	4618      	mov	r0, r3
 8009dd2:	f000 fbc7 	bl	800a564 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009dd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009dda:	e0fc      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009ddc:	2300      	movs	r3, #0
 8009dde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009de0:	e0f9      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009de2:	4b50      	ldr	r3, [pc, #320]	@ (8009f24 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009dea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009dee:	d107      	bne.n	8009e00 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009df0:	f107 0318 	add.w	r3, r7, #24
 8009df4:	4618      	mov	r0, r3
 8009df6:	f000 f90d 	bl	800a014 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8009dfa:	6a3b      	ldr	r3, [r7, #32]
 8009dfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009dfe:	e0ea      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009e00:	2300      	movs	r3, #0
 8009e02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009e04:	e0e7      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8009e06:	2300      	movs	r3, #0
 8009e08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009e0a:	e0e4      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8009e0c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009e10:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8009e14:	430b      	orrs	r3, r1
 8009e16:	f040 808d 	bne.w	8009f34 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8009e1a:	4b42      	ldr	r3, [pc, #264]	@ (8009f24 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009e1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e1e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8009e22:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009e24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e26:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009e2a:	d06b      	beq.n	8009f04 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8009e2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e2e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009e32:	d874      	bhi.n	8009f1e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8009e34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e3a:	d056      	beq.n	8009eea <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8009e3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e42:	d86c      	bhi.n	8009f1e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8009e44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e46:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009e4a:	d03b      	beq.n	8009ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8009e4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e4e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009e52:	d864      	bhi.n	8009f1e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8009e54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e56:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009e5a:	d021      	beq.n	8009ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8009e5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e5e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009e62:	d85c      	bhi.n	8009f1e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8009e64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d004      	beq.n	8009e74 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8009e6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e6c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009e70:	d004      	beq.n	8009e7c <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8009e72:	e054      	b.n	8009f1e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8009e74:	f000 f8b8 	bl	8009fe8 <HAL_RCCEx_GetD3PCLK1Freq>
 8009e78:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009e7a:	e0ac      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009e7c:	4b29      	ldr	r3, [pc, #164]	@ (8009f24 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009e84:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009e88:	d107      	bne.n	8009e9a <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009e8a:	f107 0318 	add.w	r3, r7, #24
 8009e8e:	4618      	mov	r0, r3
 8009e90:	f000 f8c0 	bl	800a014 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009e94:	69fb      	ldr	r3, [r7, #28]
 8009e96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009e98:	e09d      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009e9a:	2300      	movs	r3, #0
 8009e9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009e9e:	e09a      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009ea0:	4b20      	ldr	r3, [pc, #128]	@ (8009f24 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009ea8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009eac:	d107      	bne.n	8009ebe <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009eae:	f107 030c 	add.w	r3, r7, #12
 8009eb2:	4618      	mov	r0, r3
 8009eb4:	f000 fa02 	bl	800a2bc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009eb8:	693b      	ldr	r3, [r7, #16]
 8009eba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009ebc:	e08b      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ec2:	e088      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009ec4:	4b17      	ldr	r3, [pc, #92]	@ (8009f24 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	f003 0304 	and.w	r3, r3, #4
 8009ecc:	2b04      	cmp	r3, #4
 8009ece:	d109      	bne.n	8009ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009ed0:	4b14      	ldr	r3, [pc, #80]	@ (8009f24 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	08db      	lsrs	r3, r3, #3
 8009ed6:	f003 0303 	and.w	r3, r3, #3
 8009eda:	4a13      	ldr	r2, [pc, #76]	@ (8009f28 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8009edc:	fa22 f303 	lsr.w	r3, r2, r3
 8009ee0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009ee2:	e078      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009ee4:	2300      	movs	r3, #0
 8009ee6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ee8:	e075      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8009eea:	4b0e      	ldr	r3, [pc, #56]	@ (8009f24 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009ef2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009ef6:	d102      	bne.n	8009efe <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8009ef8:	4b0c      	ldr	r3, [pc, #48]	@ (8009f2c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8009efa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009efc:	e06b      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009efe:	2300      	movs	r3, #0
 8009f00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009f02:	e068      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009f04:	4b07      	ldr	r3, [pc, #28]	@ (8009f24 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009f0c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009f10:	d102      	bne.n	8009f18 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8009f12:	4b07      	ldr	r3, [pc, #28]	@ (8009f30 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8009f14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009f16:	e05e      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009f18:	2300      	movs	r3, #0
 8009f1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009f1c:	e05b      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8009f1e:	2300      	movs	r3, #0
 8009f20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009f22:	e058      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009f24:	58024400 	.word	0x58024400
 8009f28:	03d09000 	.word	0x03d09000
 8009f2c:	003d0900 	.word	0x003d0900
 8009f30:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8009f34:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009f38:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8009f3c:	430b      	orrs	r3, r1
 8009f3e:	d148      	bne.n	8009fd2 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8009f40:	4b27      	ldr	r3, [pc, #156]	@ (8009fe0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8009f42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f44:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009f48:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009f4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009f50:	d02a      	beq.n	8009fa8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8009f52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f54:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009f58:	d838      	bhi.n	8009fcc <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8009f5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d004      	beq.n	8009f6a <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8009f60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f62:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009f66:	d00d      	beq.n	8009f84 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8009f68:	e030      	b.n	8009fcc <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009f6a:	4b1d      	ldr	r3, [pc, #116]	@ (8009fe0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009f72:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009f76:	d102      	bne.n	8009f7e <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8009f78:	4b1a      	ldr	r3, [pc, #104]	@ (8009fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8009f7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009f7c:	e02b      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009f7e:	2300      	movs	r3, #0
 8009f80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009f82:	e028      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009f84:	4b16      	ldr	r3, [pc, #88]	@ (8009fe0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009f8c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009f90:	d107      	bne.n	8009fa2 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009f92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009f96:	4618      	mov	r0, r3
 8009f98:	f000 fae4 	bl	800a564 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009f9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009fa0:	e019      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009fa2:	2300      	movs	r3, #0
 8009fa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009fa6:	e016      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009fa8:	4b0d      	ldr	r3, [pc, #52]	@ (8009fe0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009fb0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009fb4:	d107      	bne.n	8009fc6 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009fb6:	f107 0318 	add.w	r3, r7, #24
 8009fba:	4618      	mov	r0, r3
 8009fbc:	f000 f82a 	bl	800a014 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009fc0:	69fb      	ldr	r3, [r7, #28]
 8009fc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009fc4:	e007      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009fc6:	2300      	movs	r3, #0
 8009fc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009fca:	e004      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8009fcc:	2300      	movs	r3, #0
 8009fce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009fd0:	e001      	b.n	8009fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8009fd2:	2300      	movs	r3, #0
 8009fd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8009fd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009fd8:	4618      	mov	r0, r3
 8009fda:	3740      	adds	r7, #64	@ 0x40
 8009fdc:	46bd      	mov	sp, r7
 8009fde:	bd80      	pop	{r7, pc}
 8009fe0:	58024400 	.word	0x58024400
 8009fe4:	017d7840 	.word	0x017d7840

08009fe8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8009fe8:	b580      	push	{r7, lr}
 8009fea:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8009fec:	f7fe f816 	bl	800801c <HAL_RCC_GetHCLKFreq>
 8009ff0:	4602      	mov	r2, r0
 8009ff2:	4b06      	ldr	r3, [pc, #24]	@ (800a00c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8009ff4:	6a1b      	ldr	r3, [r3, #32]
 8009ff6:	091b      	lsrs	r3, r3, #4
 8009ff8:	f003 0307 	and.w	r3, r3, #7
 8009ffc:	4904      	ldr	r1, [pc, #16]	@ (800a010 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8009ffe:	5ccb      	ldrb	r3, [r1, r3]
 800a000:	f003 031f 	and.w	r3, r3, #31
 800a004:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800a008:	4618      	mov	r0, r3
 800a00a:	bd80      	pop	{r7, pc}
 800a00c:	58024400 	.word	0x58024400
 800a010:	0800cb6c 	.word	0x0800cb6c

0800a014 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800a014:	b480      	push	{r7}
 800a016:	b089      	sub	sp, #36	@ 0x24
 800a018:	af00      	add	r7, sp, #0
 800a01a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a01c:	4ba1      	ldr	r3, [pc, #644]	@ (800a2a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a01e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a020:	f003 0303 	and.w	r3, r3, #3
 800a024:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800a026:	4b9f      	ldr	r3, [pc, #636]	@ (800a2a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a028:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a02a:	0b1b      	lsrs	r3, r3, #12
 800a02c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a030:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800a032:	4b9c      	ldr	r3, [pc, #624]	@ (800a2a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a034:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a036:	091b      	lsrs	r3, r3, #4
 800a038:	f003 0301 	and.w	r3, r3, #1
 800a03c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800a03e:	4b99      	ldr	r3, [pc, #612]	@ (800a2a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a040:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a042:	08db      	lsrs	r3, r3, #3
 800a044:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a048:	693a      	ldr	r2, [r7, #16]
 800a04a:	fb02 f303 	mul.w	r3, r2, r3
 800a04e:	ee07 3a90 	vmov	s15, r3
 800a052:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a056:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800a05a:	697b      	ldr	r3, [r7, #20]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	f000 8111 	beq.w	800a284 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800a062:	69bb      	ldr	r3, [r7, #24]
 800a064:	2b02      	cmp	r3, #2
 800a066:	f000 8083 	beq.w	800a170 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800a06a:	69bb      	ldr	r3, [r7, #24]
 800a06c:	2b02      	cmp	r3, #2
 800a06e:	f200 80a1 	bhi.w	800a1b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800a072:	69bb      	ldr	r3, [r7, #24]
 800a074:	2b00      	cmp	r3, #0
 800a076:	d003      	beq.n	800a080 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800a078:	69bb      	ldr	r3, [r7, #24]
 800a07a:	2b01      	cmp	r3, #1
 800a07c:	d056      	beq.n	800a12c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800a07e:	e099      	b.n	800a1b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a080:	4b88      	ldr	r3, [pc, #544]	@ (800a2a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	f003 0320 	and.w	r3, r3, #32
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d02d      	beq.n	800a0e8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a08c:	4b85      	ldr	r3, [pc, #532]	@ (800a2a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	08db      	lsrs	r3, r3, #3
 800a092:	f003 0303 	and.w	r3, r3, #3
 800a096:	4a84      	ldr	r2, [pc, #528]	@ (800a2a8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800a098:	fa22 f303 	lsr.w	r3, r2, r3
 800a09c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a09e:	68bb      	ldr	r3, [r7, #8]
 800a0a0:	ee07 3a90 	vmov	s15, r3
 800a0a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a0a8:	697b      	ldr	r3, [r7, #20]
 800a0aa:	ee07 3a90 	vmov	s15, r3
 800a0ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a0b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a0b6:	4b7b      	ldr	r3, [pc, #492]	@ (800a2a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a0b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a0be:	ee07 3a90 	vmov	s15, r3
 800a0c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a0c6:	ed97 6a03 	vldr	s12, [r7, #12]
 800a0ca:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800a2ac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a0ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a0d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a0d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a0da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a0de:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a0e2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800a0e6:	e087      	b.n	800a1f8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a0e8:	697b      	ldr	r3, [r7, #20]
 800a0ea:	ee07 3a90 	vmov	s15, r3
 800a0ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a0f2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800a2b0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800a0f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a0fa:	4b6a      	ldr	r3, [pc, #424]	@ (800a2a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a0fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a102:	ee07 3a90 	vmov	s15, r3
 800a106:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a10a:	ed97 6a03 	vldr	s12, [r7, #12]
 800a10e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800a2ac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a112:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a116:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a11a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a11e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a122:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a126:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a12a:	e065      	b.n	800a1f8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a12c:	697b      	ldr	r3, [r7, #20]
 800a12e:	ee07 3a90 	vmov	s15, r3
 800a132:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a136:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800a2b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800a13a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a13e:	4b59      	ldr	r3, [pc, #356]	@ (800a2a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a140:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a142:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a146:	ee07 3a90 	vmov	s15, r3
 800a14a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a14e:	ed97 6a03 	vldr	s12, [r7, #12]
 800a152:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800a2ac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a156:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a15a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a15e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a162:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a166:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a16a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a16e:	e043      	b.n	800a1f8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a170:	697b      	ldr	r3, [r7, #20]
 800a172:	ee07 3a90 	vmov	s15, r3
 800a176:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a17a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800a2b8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800a17e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a182:	4b48      	ldr	r3, [pc, #288]	@ (800a2a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a184:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a186:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a18a:	ee07 3a90 	vmov	s15, r3
 800a18e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a192:	ed97 6a03 	vldr	s12, [r7, #12]
 800a196:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800a2ac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a19a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a19e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a1a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a1a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a1aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a1ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a1b2:	e021      	b.n	800a1f8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a1b4:	697b      	ldr	r3, [r7, #20]
 800a1b6:	ee07 3a90 	vmov	s15, r3
 800a1ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a1be:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800a2b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800a1c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a1c6:	4b37      	ldr	r3, [pc, #220]	@ (800a2a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a1c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a1ce:	ee07 3a90 	vmov	s15, r3
 800a1d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a1d6:	ed97 6a03 	vldr	s12, [r7, #12]
 800a1da:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800a2ac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a1de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a1e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a1e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a1ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a1ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a1f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a1f6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800a1f8:	4b2a      	ldr	r3, [pc, #168]	@ (800a2a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a1fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1fc:	0a5b      	lsrs	r3, r3, #9
 800a1fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a202:	ee07 3a90 	vmov	s15, r3
 800a206:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a20a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a20e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a212:	edd7 6a07 	vldr	s13, [r7, #28]
 800a216:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a21a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a21e:	ee17 2a90 	vmov	r2, s15
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800a226:	4b1f      	ldr	r3, [pc, #124]	@ (800a2a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a228:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a22a:	0c1b      	lsrs	r3, r3, #16
 800a22c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a230:	ee07 3a90 	vmov	s15, r3
 800a234:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a238:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a23c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a240:	edd7 6a07 	vldr	s13, [r7, #28]
 800a244:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a248:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a24c:	ee17 2a90 	vmov	r2, s15
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800a254:	4b13      	ldr	r3, [pc, #76]	@ (800a2a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a256:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a258:	0e1b      	lsrs	r3, r3, #24
 800a25a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a25e:	ee07 3a90 	vmov	s15, r3
 800a262:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a266:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a26a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a26e:	edd7 6a07 	vldr	s13, [r7, #28]
 800a272:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a276:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a27a:	ee17 2a90 	vmov	r2, s15
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800a282:	e008      	b.n	800a296 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	2200      	movs	r2, #0
 800a288:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	2200      	movs	r2, #0
 800a28e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	2200      	movs	r2, #0
 800a294:	609a      	str	r2, [r3, #8]
}
 800a296:	bf00      	nop
 800a298:	3724      	adds	r7, #36	@ 0x24
 800a29a:	46bd      	mov	sp, r7
 800a29c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a0:	4770      	bx	lr
 800a2a2:	bf00      	nop
 800a2a4:	58024400 	.word	0x58024400
 800a2a8:	03d09000 	.word	0x03d09000
 800a2ac:	46000000 	.word	0x46000000
 800a2b0:	4c742400 	.word	0x4c742400
 800a2b4:	4a742400 	.word	0x4a742400
 800a2b8:	4bbebc20 	.word	0x4bbebc20

0800a2bc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800a2bc:	b480      	push	{r7}
 800a2be:	b089      	sub	sp, #36	@ 0x24
 800a2c0:	af00      	add	r7, sp, #0
 800a2c2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a2c4:	4ba1      	ldr	r3, [pc, #644]	@ (800a54c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a2c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2c8:	f003 0303 	and.w	r3, r3, #3
 800a2cc:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800a2ce:	4b9f      	ldr	r3, [pc, #636]	@ (800a54c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a2d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2d2:	0d1b      	lsrs	r3, r3, #20
 800a2d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a2d8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800a2da:	4b9c      	ldr	r3, [pc, #624]	@ (800a54c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a2dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2de:	0a1b      	lsrs	r3, r3, #8
 800a2e0:	f003 0301 	and.w	r3, r3, #1
 800a2e4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800a2e6:	4b99      	ldr	r3, [pc, #612]	@ (800a54c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a2e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a2ea:	08db      	lsrs	r3, r3, #3
 800a2ec:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a2f0:	693a      	ldr	r2, [r7, #16]
 800a2f2:	fb02 f303 	mul.w	r3, r2, r3
 800a2f6:	ee07 3a90 	vmov	s15, r3
 800a2fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a2fe:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800a302:	697b      	ldr	r3, [r7, #20]
 800a304:	2b00      	cmp	r3, #0
 800a306:	f000 8111 	beq.w	800a52c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800a30a:	69bb      	ldr	r3, [r7, #24]
 800a30c:	2b02      	cmp	r3, #2
 800a30e:	f000 8083 	beq.w	800a418 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800a312:	69bb      	ldr	r3, [r7, #24]
 800a314:	2b02      	cmp	r3, #2
 800a316:	f200 80a1 	bhi.w	800a45c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800a31a:	69bb      	ldr	r3, [r7, #24]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d003      	beq.n	800a328 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800a320:	69bb      	ldr	r3, [r7, #24]
 800a322:	2b01      	cmp	r3, #1
 800a324:	d056      	beq.n	800a3d4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800a326:	e099      	b.n	800a45c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a328:	4b88      	ldr	r3, [pc, #544]	@ (800a54c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	f003 0320 	and.w	r3, r3, #32
 800a330:	2b00      	cmp	r3, #0
 800a332:	d02d      	beq.n	800a390 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a334:	4b85      	ldr	r3, [pc, #532]	@ (800a54c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	08db      	lsrs	r3, r3, #3
 800a33a:	f003 0303 	and.w	r3, r3, #3
 800a33e:	4a84      	ldr	r2, [pc, #528]	@ (800a550 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800a340:	fa22 f303 	lsr.w	r3, r2, r3
 800a344:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a346:	68bb      	ldr	r3, [r7, #8]
 800a348:	ee07 3a90 	vmov	s15, r3
 800a34c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a350:	697b      	ldr	r3, [r7, #20]
 800a352:	ee07 3a90 	vmov	s15, r3
 800a356:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a35a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a35e:	4b7b      	ldr	r3, [pc, #492]	@ (800a54c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a362:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a366:	ee07 3a90 	vmov	s15, r3
 800a36a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a36e:	ed97 6a03 	vldr	s12, [r7, #12]
 800a372:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800a554 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a376:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a37a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a37e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a382:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a386:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a38a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800a38e:	e087      	b.n	800a4a0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a390:	697b      	ldr	r3, [r7, #20]
 800a392:	ee07 3a90 	vmov	s15, r3
 800a396:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a39a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800a558 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800a39e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a3a2:	4b6a      	ldr	r3, [pc, #424]	@ (800a54c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a3a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a3a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a3aa:	ee07 3a90 	vmov	s15, r3
 800a3ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a3b2:	ed97 6a03 	vldr	s12, [r7, #12]
 800a3b6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800a554 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a3ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a3be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a3c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a3c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a3ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a3ce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a3d2:	e065      	b.n	800a4a0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a3d4:	697b      	ldr	r3, [r7, #20]
 800a3d6:	ee07 3a90 	vmov	s15, r3
 800a3da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a3de:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800a55c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800a3e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a3e6:	4b59      	ldr	r3, [pc, #356]	@ (800a54c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a3e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a3ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a3ee:	ee07 3a90 	vmov	s15, r3
 800a3f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a3f6:	ed97 6a03 	vldr	s12, [r7, #12]
 800a3fa:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800a554 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a3fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a402:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a406:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a40a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a40e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a412:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a416:	e043      	b.n	800a4a0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a418:	697b      	ldr	r3, [r7, #20]
 800a41a:	ee07 3a90 	vmov	s15, r3
 800a41e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a422:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800a560 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800a426:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a42a:	4b48      	ldr	r3, [pc, #288]	@ (800a54c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a42c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a42e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a432:	ee07 3a90 	vmov	s15, r3
 800a436:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a43a:	ed97 6a03 	vldr	s12, [r7, #12]
 800a43e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800a554 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a442:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a446:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a44a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a44e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a452:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a456:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a45a:	e021      	b.n	800a4a0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a45c:	697b      	ldr	r3, [r7, #20]
 800a45e:	ee07 3a90 	vmov	s15, r3
 800a462:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a466:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800a55c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800a46a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a46e:	4b37      	ldr	r3, [pc, #220]	@ (800a54c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a472:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a476:	ee07 3a90 	vmov	s15, r3
 800a47a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a47e:	ed97 6a03 	vldr	s12, [r7, #12]
 800a482:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800a554 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a486:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a48a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a48e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a492:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a496:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a49a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a49e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800a4a0:	4b2a      	ldr	r3, [pc, #168]	@ (800a54c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a4a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4a4:	0a5b      	lsrs	r3, r3, #9
 800a4a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a4aa:	ee07 3a90 	vmov	s15, r3
 800a4ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a4b2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a4b6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a4ba:	edd7 6a07 	vldr	s13, [r7, #28]
 800a4be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a4c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a4c6:	ee17 2a90 	vmov	r2, s15
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800a4ce:	4b1f      	ldr	r3, [pc, #124]	@ (800a54c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a4d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4d2:	0c1b      	lsrs	r3, r3, #16
 800a4d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a4d8:	ee07 3a90 	vmov	s15, r3
 800a4dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a4e0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a4e4:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a4e8:	edd7 6a07 	vldr	s13, [r7, #28]
 800a4ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a4f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a4f4:	ee17 2a90 	vmov	r2, s15
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800a4fc:	4b13      	ldr	r3, [pc, #76]	@ (800a54c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a4fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a500:	0e1b      	lsrs	r3, r3, #24
 800a502:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a506:	ee07 3a90 	vmov	s15, r3
 800a50a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a50e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a512:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a516:	edd7 6a07 	vldr	s13, [r7, #28]
 800a51a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a51e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a522:	ee17 2a90 	vmov	r2, s15
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800a52a:	e008      	b.n	800a53e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	2200      	movs	r2, #0
 800a530:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	2200      	movs	r2, #0
 800a536:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	2200      	movs	r2, #0
 800a53c:	609a      	str	r2, [r3, #8]
}
 800a53e:	bf00      	nop
 800a540:	3724      	adds	r7, #36	@ 0x24
 800a542:	46bd      	mov	sp, r7
 800a544:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a548:	4770      	bx	lr
 800a54a:	bf00      	nop
 800a54c:	58024400 	.word	0x58024400
 800a550:	03d09000 	.word	0x03d09000
 800a554:	46000000 	.word	0x46000000
 800a558:	4c742400 	.word	0x4c742400
 800a55c:	4a742400 	.word	0x4a742400
 800a560:	4bbebc20 	.word	0x4bbebc20

0800a564 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800a564:	b480      	push	{r7}
 800a566:	b089      	sub	sp, #36	@ 0x24
 800a568:	af00      	add	r7, sp, #0
 800a56a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a56c:	4ba0      	ldr	r3, [pc, #640]	@ (800a7f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a56e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a570:	f003 0303 	and.w	r3, r3, #3
 800a574:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800a576:	4b9e      	ldr	r3, [pc, #632]	@ (800a7f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a578:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a57a:	091b      	lsrs	r3, r3, #4
 800a57c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a580:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800a582:	4b9b      	ldr	r3, [pc, #620]	@ (800a7f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a586:	f003 0301 	and.w	r3, r3, #1
 800a58a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a58c:	4b98      	ldr	r3, [pc, #608]	@ (800a7f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a58e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a590:	08db      	lsrs	r3, r3, #3
 800a592:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a596:	693a      	ldr	r2, [r7, #16]
 800a598:	fb02 f303 	mul.w	r3, r2, r3
 800a59c:	ee07 3a90 	vmov	s15, r3
 800a5a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a5a4:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800a5a8:	697b      	ldr	r3, [r7, #20]
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	f000 8111 	beq.w	800a7d2 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800a5b0:	69bb      	ldr	r3, [r7, #24]
 800a5b2:	2b02      	cmp	r3, #2
 800a5b4:	f000 8083 	beq.w	800a6be <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800a5b8:	69bb      	ldr	r3, [r7, #24]
 800a5ba:	2b02      	cmp	r3, #2
 800a5bc:	f200 80a1 	bhi.w	800a702 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800a5c0:	69bb      	ldr	r3, [r7, #24]
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d003      	beq.n	800a5ce <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800a5c6:	69bb      	ldr	r3, [r7, #24]
 800a5c8:	2b01      	cmp	r3, #1
 800a5ca:	d056      	beq.n	800a67a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800a5cc:	e099      	b.n	800a702 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a5ce:	4b88      	ldr	r3, [pc, #544]	@ (800a7f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	f003 0320 	and.w	r3, r3, #32
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d02d      	beq.n	800a636 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a5da:	4b85      	ldr	r3, [pc, #532]	@ (800a7f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	08db      	lsrs	r3, r3, #3
 800a5e0:	f003 0303 	and.w	r3, r3, #3
 800a5e4:	4a83      	ldr	r2, [pc, #524]	@ (800a7f4 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800a5e6:	fa22 f303 	lsr.w	r3, r2, r3
 800a5ea:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a5ec:	68bb      	ldr	r3, [r7, #8]
 800a5ee:	ee07 3a90 	vmov	s15, r3
 800a5f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a5f6:	697b      	ldr	r3, [r7, #20]
 800a5f8:	ee07 3a90 	vmov	s15, r3
 800a5fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a600:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a604:	4b7a      	ldr	r3, [pc, #488]	@ (800a7f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a606:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a608:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a60c:	ee07 3a90 	vmov	s15, r3
 800a610:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a614:	ed97 6a03 	vldr	s12, [r7, #12]
 800a618:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800a7f8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a61c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a620:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a624:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a628:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a62c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a630:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800a634:	e087      	b.n	800a746 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a636:	697b      	ldr	r3, [r7, #20]
 800a638:	ee07 3a90 	vmov	s15, r3
 800a63c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a640:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800a7fc <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800a644:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a648:	4b69      	ldr	r3, [pc, #420]	@ (800a7f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a64a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a64c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a650:	ee07 3a90 	vmov	s15, r3
 800a654:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a658:	ed97 6a03 	vldr	s12, [r7, #12]
 800a65c:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800a7f8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a660:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a664:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a668:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a66c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a670:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a674:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a678:	e065      	b.n	800a746 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a67a:	697b      	ldr	r3, [r7, #20]
 800a67c:	ee07 3a90 	vmov	s15, r3
 800a680:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a684:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800a800 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800a688:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a68c:	4b58      	ldr	r3, [pc, #352]	@ (800a7f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a68e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a690:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a694:	ee07 3a90 	vmov	s15, r3
 800a698:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a69c:	ed97 6a03 	vldr	s12, [r7, #12]
 800a6a0:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800a7f8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a6a4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a6a8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a6ac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a6b0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a6b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a6b8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a6bc:	e043      	b.n	800a746 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a6be:	697b      	ldr	r3, [r7, #20]
 800a6c0:	ee07 3a90 	vmov	s15, r3
 800a6c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a6c8:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800a804 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800a6cc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a6d0:	4b47      	ldr	r3, [pc, #284]	@ (800a7f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a6d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a6d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a6d8:	ee07 3a90 	vmov	s15, r3
 800a6dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a6e0:	ed97 6a03 	vldr	s12, [r7, #12]
 800a6e4:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800a7f8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a6e8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a6ec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a6f0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a6f4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a6f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a6fc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a700:	e021      	b.n	800a746 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a702:	697b      	ldr	r3, [r7, #20]
 800a704:	ee07 3a90 	vmov	s15, r3
 800a708:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a70c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800a7fc <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800a710:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a714:	4b36      	ldr	r3, [pc, #216]	@ (800a7f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a716:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a718:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a71c:	ee07 3a90 	vmov	s15, r3
 800a720:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a724:	ed97 6a03 	vldr	s12, [r7, #12]
 800a728:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800a7f8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800a72c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a730:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a734:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a738:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a73c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a740:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a744:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800a746:	4b2a      	ldr	r3, [pc, #168]	@ (800a7f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a74a:	0a5b      	lsrs	r3, r3, #9
 800a74c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a750:	ee07 3a90 	vmov	s15, r3
 800a754:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a758:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a75c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a760:	edd7 6a07 	vldr	s13, [r7, #28]
 800a764:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a768:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a76c:	ee17 2a90 	vmov	r2, s15
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800a774:	4b1e      	ldr	r3, [pc, #120]	@ (800a7f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a776:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a778:	0c1b      	lsrs	r3, r3, #16
 800a77a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a77e:	ee07 3a90 	vmov	s15, r3
 800a782:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a786:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a78a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a78e:	edd7 6a07 	vldr	s13, [r7, #28]
 800a792:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a796:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a79a:	ee17 2a90 	vmov	r2, s15
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800a7a2:	4b13      	ldr	r3, [pc, #76]	@ (800a7f0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800a7a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a7a6:	0e1b      	lsrs	r3, r3, #24
 800a7a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a7ac:	ee07 3a90 	vmov	s15, r3
 800a7b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a7b4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a7b8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a7bc:	edd7 6a07 	vldr	s13, [r7, #28]
 800a7c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a7c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a7c8:	ee17 2a90 	vmov	r2, s15
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800a7d0:	e008      	b.n	800a7e4 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	2200      	movs	r2, #0
 800a7d6:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	2200      	movs	r2, #0
 800a7dc:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	2200      	movs	r2, #0
 800a7e2:	609a      	str	r2, [r3, #8]
}
 800a7e4:	bf00      	nop
 800a7e6:	3724      	adds	r7, #36	@ 0x24
 800a7e8:	46bd      	mov	sp, r7
 800a7ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ee:	4770      	bx	lr
 800a7f0:	58024400 	.word	0x58024400
 800a7f4:	03d09000 	.word	0x03d09000
 800a7f8:	46000000 	.word	0x46000000
 800a7fc:	4c742400 	.word	0x4c742400
 800a800:	4a742400 	.word	0x4a742400
 800a804:	4bbebc20 	.word	0x4bbebc20

0800a808 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800a808:	b580      	push	{r7, lr}
 800a80a:	b084      	sub	sp, #16
 800a80c:	af00      	add	r7, sp, #0
 800a80e:	6078      	str	r0, [r7, #4]
 800a810:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a812:	2300      	movs	r3, #0
 800a814:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a816:	4b53      	ldr	r3, [pc, #332]	@ (800a964 <RCCEx_PLL2_Config+0x15c>)
 800a818:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a81a:	f003 0303 	and.w	r3, r3, #3
 800a81e:	2b03      	cmp	r3, #3
 800a820:	d101      	bne.n	800a826 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800a822:	2301      	movs	r3, #1
 800a824:	e099      	b.n	800a95a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800a826:	4b4f      	ldr	r3, [pc, #316]	@ (800a964 <RCCEx_PLL2_Config+0x15c>)
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	4a4e      	ldr	r2, [pc, #312]	@ (800a964 <RCCEx_PLL2_Config+0x15c>)
 800a82c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a830:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a832:	f7f7 fa19 	bl	8001c68 <HAL_GetTick>
 800a836:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a838:	e008      	b.n	800a84c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a83a:	f7f7 fa15 	bl	8001c68 <HAL_GetTick>
 800a83e:	4602      	mov	r2, r0
 800a840:	68bb      	ldr	r3, [r7, #8]
 800a842:	1ad3      	subs	r3, r2, r3
 800a844:	2b02      	cmp	r3, #2
 800a846:	d901      	bls.n	800a84c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a848:	2303      	movs	r3, #3
 800a84a:	e086      	b.n	800a95a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a84c:	4b45      	ldr	r3, [pc, #276]	@ (800a964 <RCCEx_PLL2_Config+0x15c>)
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a854:	2b00      	cmp	r3, #0
 800a856:	d1f0      	bne.n	800a83a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800a858:	4b42      	ldr	r3, [pc, #264]	@ (800a964 <RCCEx_PLL2_Config+0x15c>)
 800a85a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a85c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	031b      	lsls	r3, r3, #12
 800a866:	493f      	ldr	r1, [pc, #252]	@ (800a964 <RCCEx_PLL2_Config+0x15c>)
 800a868:	4313      	orrs	r3, r2
 800a86a:	628b      	str	r3, [r1, #40]	@ 0x28
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	685b      	ldr	r3, [r3, #4]
 800a870:	3b01      	subs	r3, #1
 800a872:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	689b      	ldr	r3, [r3, #8]
 800a87a:	3b01      	subs	r3, #1
 800a87c:	025b      	lsls	r3, r3, #9
 800a87e:	b29b      	uxth	r3, r3
 800a880:	431a      	orrs	r2, r3
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	68db      	ldr	r3, [r3, #12]
 800a886:	3b01      	subs	r3, #1
 800a888:	041b      	lsls	r3, r3, #16
 800a88a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a88e:	431a      	orrs	r2, r3
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	691b      	ldr	r3, [r3, #16]
 800a894:	3b01      	subs	r3, #1
 800a896:	061b      	lsls	r3, r3, #24
 800a898:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a89c:	4931      	ldr	r1, [pc, #196]	@ (800a964 <RCCEx_PLL2_Config+0x15c>)
 800a89e:	4313      	orrs	r3, r2
 800a8a0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800a8a2:	4b30      	ldr	r3, [pc, #192]	@ (800a964 <RCCEx_PLL2_Config+0x15c>)
 800a8a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8a6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	695b      	ldr	r3, [r3, #20]
 800a8ae:	492d      	ldr	r1, [pc, #180]	@ (800a964 <RCCEx_PLL2_Config+0x15c>)
 800a8b0:	4313      	orrs	r3, r2
 800a8b2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800a8b4:	4b2b      	ldr	r3, [pc, #172]	@ (800a964 <RCCEx_PLL2_Config+0x15c>)
 800a8b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8b8:	f023 0220 	bic.w	r2, r3, #32
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	699b      	ldr	r3, [r3, #24]
 800a8c0:	4928      	ldr	r1, [pc, #160]	@ (800a964 <RCCEx_PLL2_Config+0x15c>)
 800a8c2:	4313      	orrs	r3, r2
 800a8c4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800a8c6:	4b27      	ldr	r3, [pc, #156]	@ (800a964 <RCCEx_PLL2_Config+0x15c>)
 800a8c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8ca:	4a26      	ldr	r2, [pc, #152]	@ (800a964 <RCCEx_PLL2_Config+0x15c>)
 800a8cc:	f023 0310 	bic.w	r3, r3, #16
 800a8d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800a8d2:	4b24      	ldr	r3, [pc, #144]	@ (800a964 <RCCEx_PLL2_Config+0x15c>)
 800a8d4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a8d6:	4b24      	ldr	r3, [pc, #144]	@ (800a968 <RCCEx_PLL2_Config+0x160>)
 800a8d8:	4013      	ands	r3, r2
 800a8da:	687a      	ldr	r2, [r7, #4]
 800a8dc:	69d2      	ldr	r2, [r2, #28]
 800a8de:	00d2      	lsls	r2, r2, #3
 800a8e0:	4920      	ldr	r1, [pc, #128]	@ (800a964 <RCCEx_PLL2_Config+0x15c>)
 800a8e2:	4313      	orrs	r3, r2
 800a8e4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800a8e6:	4b1f      	ldr	r3, [pc, #124]	@ (800a964 <RCCEx_PLL2_Config+0x15c>)
 800a8e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8ea:	4a1e      	ldr	r2, [pc, #120]	@ (800a964 <RCCEx_PLL2_Config+0x15c>)
 800a8ec:	f043 0310 	orr.w	r3, r3, #16
 800a8f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800a8f2:	683b      	ldr	r3, [r7, #0]
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d106      	bne.n	800a906 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800a8f8:	4b1a      	ldr	r3, [pc, #104]	@ (800a964 <RCCEx_PLL2_Config+0x15c>)
 800a8fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8fc:	4a19      	ldr	r2, [pc, #100]	@ (800a964 <RCCEx_PLL2_Config+0x15c>)
 800a8fe:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a902:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a904:	e00f      	b.n	800a926 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800a906:	683b      	ldr	r3, [r7, #0]
 800a908:	2b01      	cmp	r3, #1
 800a90a:	d106      	bne.n	800a91a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800a90c:	4b15      	ldr	r3, [pc, #84]	@ (800a964 <RCCEx_PLL2_Config+0x15c>)
 800a90e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a910:	4a14      	ldr	r2, [pc, #80]	@ (800a964 <RCCEx_PLL2_Config+0x15c>)
 800a912:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a916:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a918:	e005      	b.n	800a926 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800a91a:	4b12      	ldr	r3, [pc, #72]	@ (800a964 <RCCEx_PLL2_Config+0x15c>)
 800a91c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a91e:	4a11      	ldr	r2, [pc, #68]	@ (800a964 <RCCEx_PLL2_Config+0x15c>)
 800a920:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a924:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800a926:	4b0f      	ldr	r3, [pc, #60]	@ (800a964 <RCCEx_PLL2_Config+0x15c>)
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	4a0e      	ldr	r2, [pc, #56]	@ (800a964 <RCCEx_PLL2_Config+0x15c>)
 800a92c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a930:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a932:	f7f7 f999 	bl	8001c68 <HAL_GetTick>
 800a936:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a938:	e008      	b.n	800a94c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a93a:	f7f7 f995 	bl	8001c68 <HAL_GetTick>
 800a93e:	4602      	mov	r2, r0
 800a940:	68bb      	ldr	r3, [r7, #8]
 800a942:	1ad3      	subs	r3, r2, r3
 800a944:	2b02      	cmp	r3, #2
 800a946:	d901      	bls.n	800a94c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a948:	2303      	movs	r3, #3
 800a94a:	e006      	b.n	800a95a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a94c:	4b05      	ldr	r3, [pc, #20]	@ (800a964 <RCCEx_PLL2_Config+0x15c>)
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a954:	2b00      	cmp	r3, #0
 800a956:	d0f0      	beq.n	800a93a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800a958:	7bfb      	ldrb	r3, [r7, #15]
}
 800a95a:	4618      	mov	r0, r3
 800a95c:	3710      	adds	r7, #16
 800a95e:	46bd      	mov	sp, r7
 800a960:	bd80      	pop	{r7, pc}
 800a962:	bf00      	nop
 800a964:	58024400 	.word	0x58024400
 800a968:	ffff0007 	.word	0xffff0007

0800a96c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800a96c:	b580      	push	{r7, lr}
 800a96e:	b084      	sub	sp, #16
 800a970:	af00      	add	r7, sp, #0
 800a972:	6078      	str	r0, [r7, #4]
 800a974:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a976:	2300      	movs	r3, #0
 800a978:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a97a:	4b53      	ldr	r3, [pc, #332]	@ (800aac8 <RCCEx_PLL3_Config+0x15c>)
 800a97c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a97e:	f003 0303 	and.w	r3, r3, #3
 800a982:	2b03      	cmp	r3, #3
 800a984:	d101      	bne.n	800a98a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800a986:	2301      	movs	r3, #1
 800a988:	e099      	b.n	800aabe <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800a98a:	4b4f      	ldr	r3, [pc, #316]	@ (800aac8 <RCCEx_PLL3_Config+0x15c>)
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	4a4e      	ldr	r2, [pc, #312]	@ (800aac8 <RCCEx_PLL3_Config+0x15c>)
 800a990:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a994:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a996:	f7f7 f967 	bl	8001c68 <HAL_GetTick>
 800a99a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a99c:	e008      	b.n	800a9b0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a99e:	f7f7 f963 	bl	8001c68 <HAL_GetTick>
 800a9a2:	4602      	mov	r2, r0
 800a9a4:	68bb      	ldr	r3, [r7, #8]
 800a9a6:	1ad3      	subs	r3, r2, r3
 800a9a8:	2b02      	cmp	r3, #2
 800a9aa:	d901      	bls.n	800a9b0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a9ac:	2303      	movs	r3, #3
 800a9ae:	e086      	b.n	800aabe <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a9b0:	4b45      	ldr	r3, [pc, #276]	@ (800aac8 <RCCEx_PLL3_Config+0x15c>)
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d1f0      	bne.n	800a99e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800a9bc:	4b42      	ldr	r3, [pc, #264]	@ (800aac8 <RCCEx_PLL3_Config+0x15c>)
 800a9be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9c0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	051b      	lsls	r3, r3, #20
 800a9ca:	493f      	ldr	r1, [pc, #252]	@ (800aac8 <RCCEx_PLL3_Config+0x15c>)
 800a9cc:	4313      	orrs	r3, r2
 800a9ce:	628b      	str	r3, [r1, #40]	@ 0x28
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	685b      	ldr	r3, [r3, #4]
 800a9d4:	3b01      	subs	r3, #1
 800a9d6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	689b      	ldr	r3, [r3, #8]
 800a9de:	3b01      	subs	r3, #1
 800a9e0:	025b      	lsls	r3, r3, #9
 800a9e2:	b29b      	uxth	r3, r3
 800a9e4:	431a      	orrs	r2, r3
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	68db      	ldr	r3, [r3, #12]
 800a9ea:	3b01      	subs	r3, #1
 800a9ec:	041b      	lsls	r3, r3, #16
 800a9ee:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a9f2:	431a      	orrs	r2, r3
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	691b      	ldr	r3, [r3, #16]
 800a9f8:	3b01      	subs	r3, #1
 800a9fa:	061b      	lsls	r3, r3, #24
 800a9fc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800aa00:	4931      	ldr	r1, [pc, #196]	@ (800aac8 <RCCEx_PLL3_Config+0x15c>)
 800aa02:	4313      	orrs	r3, r2
 800aa04:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800aa06:	4b30      	ldr	r3, [pc, #192]	@ (800aac8 <RCCEx_PLL3_Config+0x15c>)
 800aa08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa0a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	695b      	ldr	r3, [r3, #20]
 800aa12:	492d      	ldr	r1, [pc, #180]	@ (800aac8 <RCCEx_PLL3_Config+0x15c>)
 800aa14:	4313      	orrs	r3, r2
 800aa16:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800aa18:	4b2b      	ldr	r3, [pc, #172]	@ (800aac8 <RCCEx_PLL3_Config+0x15c>)
 800aa1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa1c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	699b      	ldr	r3, [r3, #24]
 800aa24:	4928      	ldr	r1, [pc, #160]	@ (800aac8 <RCCEx_PLL3_Config+0x15c>)
 800aa26:	4313      	orrs	r3, r2
 800aa28:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800aa2a:	4b27      	ldr	r3, [pc, #156]	@ (800aac8 <RCCEx_PLL3_Config+0x15c>)
 800aa2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa2e:	4a26      	ldr	r2, [pc, #152]	@ (800aac8 <RCCEx_PLL3_Config+0x15c>)
 800aa30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800aa34:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800aa36:	4b24      	ldr	r3, [pc, #144]	@ (800aac8 <RCCEx_PLL3_Config+0x15c>)
 800aa38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800aa3a:	4b24      	ldr	r3, [pc, #144]	@ (800aacc <RCCEx_PLL3_Config+0x160>)
 800aa3c:	4013      	ands	r3, r2
 800aa3e:	687a      	ldr	r2, [r7, #4]
 800aa40:	69d2      	ldr	r2, [r2, #28]
 800aa42:	00d2      	lsls	r2, r2, #3
 800aa44:	4920      	ldr	r1, [pc, #128]	@ (800aac8 <RCCEx_PLL3_Config+0x15c>)
 800aa46:	4313      	orrs	r3, r2
 800aa48:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800aa4a:	4b1f      	ldr	r3, [pc, #124]	@ (800aac8 <RCCEx_PLL3_Config+0x15c>)
 800aa4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa4e:	4a1e      	ldr	r2, [pc, #120]	@ (800aac8 <RCCEx_PLL3_Config+0x15c>)
 800aa50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800aa54:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800aa56:	683b      	ldr	r3, [r7, #0]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d106      	bne.n	800aa6a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800aa5c:	4b1a      	ldr	r3, [pc, #104]	@ (800aac8 <RCCEx_PLL3_Config+0x15c>)
 800aa5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa60:	4a19      	ldr	r2, [pc, #100]	@ (800aac8 <RCCEx_PLL3_Config+0x15c>)
 800aa62:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800aa66:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800aa68:	e00f      	b.n	800aa8a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800aa6a:	683b      	ldr	r3, [r7, #0]
 800aa6c:	2b01      	cmp	r3, #1
 800aa6e:	d106      	bne.n	800aa7e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800aa70:	4b15      	ldr	r3, [pc, #84]	@ (800aac8 <RCCEx_PLL3_Config+0x15c>)
 800aa72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa74:	4a14      	ldr	r2, [pc, #80]	@ (800aac8 <RCCEx_PLL3_Config+0x15c>)
 800aa76:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800aa7a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800aa7c:	e005      	b.n	800aa8a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800aa7e:	4b12      	ldr	r3, [pc, #72]	@ (800aac8 <RCCEx_PLL3_Config+0x15c>)
 800aa80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa82:	4a11      	ldr	r2, [pc, #68]	@ (800aac8 <RCCEx_PLL3_Config+0x15c>)
 800aa84:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800aa88:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800aa8a:	4b0f      	ldr	r3, [pc, #60]	@ (800aac8 <RCCEx_PLL3_Config+0x15c>)
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	4a0e      	ldr	r2, [pc, #56]	@ (800aac8 <RCCEx_PLL3_Config+0x15c>)
 800aa90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800aa94:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800aa96:	f7f7 f8e7 	bl	8001c68 <HAL_GetTick>
 800aa9a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800aa9c:	e008      	b.n	800aab0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800aa9e:	f7f7 f8e3 	bl	8001c68 <HAL_GetTick>
 800aaa2:	4602      	mov	r2, r0
 800aaa4:	68bb      	ldr	r3, [r7, #8]
 800aaa6:	1ad3      	subs	r3, r2, r3
 800aaa8:	2b02      	cmp	r3, #2
 800aaaa:	d901      	bls.n	800aab0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800aaac:	2303      	movs	r3, #3
 800aaae:	e006      	b.n	800aabe <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800aab0:	4b05      	ldr	r3, [pc, #20]	@ (800aac8 <RCCEx_PLL3_Config+0x15c>)
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d0f0      	beq.n	800aa9e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800aabc:	7bfb      	ldrb	r3, [r7, #15]
}
 800aabe:	4618      	mov	r0, r3
 800aac0:	3710      	adds	r7, #16
 800aac2:	46bd      	mov	sp, r7
 800aac4:	bd80      	pop	{r7, pc}
 800aac6:	bf00      	nop
 800aac8:	58024400 	.word	0x58024400
 800aacc:	ffff0007 	.word	0xffff0007

0800aad0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800aad0:	b580      	push	{r7, lr}
 800aad2:	b082      	sub	sp, #8
 800aad4:	af00      	add	r7, sp, #0
 800aad6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d101      	bne.n	800aae2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800aade:	2301      	movs	r3, #1
 800aae0:	e042      	b.n	800ab68 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d106      	bne.n	800aafa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	2200      	movs	r2, #0
 800aaf0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800aaf4:	6878      	ldr	r0, [r7, #4]
 800aaf6:	f000 f83b 	bl	800ab70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	2224      	movs	r2, #36	@ 0x24
 800aafe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	681a      	ldr	r2, [r3, #0]
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	f022 0201 	bic.w	r2, r2, #1
 800ab10:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d002      	beq.n	800ab20 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800ab1a:	6878      	ldr	r0, [r7, #4]
 800ab1c:	f000 fe28 	bl	800b770 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ab20:	6878      	ldr	r0, [r7, #4]
 800ab22:	f000 f8bd 	bl	800aca0 <UART_SetConfig>
 800ab26:	4603      	mov	r3, r0
 800ab28:	2b01      	cmp	r3, #1
 800ab2a:	d101      	bne.n	800ab30 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800ab2c:	2301      	movs	r3, #1
 800ab2e:	e01b      	b.n	800ab68 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	685a      	ldr	r2, [r3, #4]
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ab3e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	689a      	ldr	r2, [r3, #8]
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ab4e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	681a      	ldr	r2, [r3, #0]
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	f042 0201 	orr.w	r2, r2, #1
 800ab5e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ab60:	6878      	ldr	r0, [r7, #4]
 800ab62:	f000 fea7 	bl	800b8b4 <UART_CheckIdleState>
 800ab66:	4603      	mov	r3, r0
}
 800ab68:	4618      	mov	r0, r3
 800ab6a:	3708      	adds	r7, #8
 800ab6c:	46bd      	mov	sp, r7
 800ab6e:	bd80      	pop	{r7, pc}

0800ab70 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800ab70:	b480      	push	{r7}
 800ab72:	b083      	sub	sp, #12
 800ab74:	af00      	add	r7, sp, #0
 800ab76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 800ab78:	bf00      	nop
 800ab7a:	370c      	adds	r7, #12
 800ab7c:	46bd      	mov	sp, r7
 800ab7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab82:	4770      	bx	lr

0800ab84 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ab84:	b580      	push	{r7, lr}
 800ab86:	b08a      	sub	sp, #40	@ 0x28
 800ab88:	af02      	add	r7, sp, #8
 800ab8a:	60f8      	str	r0, [r7, #12]
 800ab8c:	60b9      	str	r1, [r7, #8]
 800ab8e:	603b      	str	r3, [r7, #0]
 800ab90:	4613      	mov	r3, r2
 800ab92:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab9a:	2b20      	cmp	r3, #32
 800ab9c:	d17b      	bne.n	800ac96 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800ab9e:	68bb      	ldr	r3, [r7, #8]
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d002      	beq.n	800abaa <HAL_UART_Transmit+0x26>
 800aba4:	88fb      	ldrh	r3, [r7, #6]
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d101      	bne.n	800abae <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800abaa:	2301      	movs	r3, #1
 800abac:	e074      	b.n	800ac98 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	2200      	movs	r2, #0
 800abb2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	2221      	movs	r2, #33	@ 0x21
 800abba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800abbe:	f7f7 f853 	bl	8001c68 <HAL_GetTick>
 800abc2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	88fa      	ldrh	r2, [r7, #6]
 800abc8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	88fa      	ldrh	r2, [r7, #6]
 800abd0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	689b      	ldr	r3, [r3, #8]
 800abd8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800abdc:	d108      	bne.n	800abf0 <HAL_UART_Transmit+0x6c>
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	691b      	ldr	r3, [r3, #16]
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d104      	bne.n	800abf0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800abe6:	2300      	movs	r3, #0
 800abe8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800abea:	68bb      	ldr	r3, [r7, #8]
 800abec:	61bb      	str	r3, [r7, #24]
 800abee:	e003      	b.n	800abf8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800abf0:	68bb      	ldr	r3, [r7, #8]
 800abf2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800abf4:	2300      	movs	r3, #0
 800abf6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800abf8:	e030      	b.n	800ac5c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800abfa:	683b      	ldr	r3, [r7, #0]
 800abfc:	9300      	str	r3, [sp, #0]
 800abfe:	697b      	ldr	r3, [r7, #20]
 800ac00:	2200      	movs	r2, #0
 800ac02:	2180      	movs	r1, #128	@ 0x80
 800ac04:	68f8      	ldr	r0, [r7, #12]
 800ac06:	f000 feff 	bl	800ba08 <UART_WaitOnFlagUntilTimeout>
 800ac0a:	4603      	mov	r3, r0
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d005      	beq.n	800ac1c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	2220      	movs	r2, #32
 800ac14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800ac18:	2303      	movs	r3, #3
 800ac1a:	e03d      	b.n	800ac98 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800ac1c:	69fb      	ldr	r3, [r7, #28]
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d10b      	bne.n	800ac3a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ac22:	69bb      	ldr	r3, [r7, #24]
 800ac24:	881b      	ldrh	r3, [r3, #0]
 800ac26:	461a      	mov	r2, r3
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ac30:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800ac32:	69bb      	ldr	r3, [r7, #24]
 800ac34:	3302      	adds	r3, #2
 800ac36:	61bb      	str	r3, [r7, #24]
 800ac38:	e007      	b.n	800ac4a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800ac3a:	69fb      	ldr	r3, [r7, #28]
 800ac3c:	781a      	ldrb	r2, [r3, #0]
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800ac44:	69fb      	ldr	r3, [r7, #28]
 800ac46:	3301      	adds	r3, #1
 800ac48:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ac50:	b29b      	uxth	r3, r3
 800ac52:	3b01      	subs	r3, #1
 800ac54:	b29a      	uxth	r2, r3
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ac62:	b29b      	uxth	r3, r3
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d1c8      	bne.n	800abfa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ac68:	683b      	ldr	r3, [r7, #0]
 800ac6a:	9300      	str	r3, [sp, #0]
 800ac6c:	697b      	ldr	r3, [r7, #20]
 800ac6e:	2200      	movs	r2, #0
 800ac70:	2140      	movs	r1, #64	@ 0x40
 800ac72:	68f8      	ldr	r0, [r7, #12]
 800ac74:	f000 fec8 	bl	800ba08 <UART_WaitOnFlagUntilTimeout>
 800ac78:	4603      	mov	r3, r0
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d005      	beq.n	800ac8a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	2220      	movs	r2, #32
 800ac82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800ac86:	2303      	movs	r3, #3
 800ac88:	e006      	b.n	800ac98 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	2220      	movs	r2, #32
 800ac8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800ac92:	2300      	movs	r3, #0
 800ac94:	e000      	b.n	800ac98 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800ac96:	2302      	movs	r3, #2
  }
}
 800ac98:	4618      	mov	r0, r3
 800ac9a:	3720      	adds	r7, #32
 800ac9c:	46bd      	mov	sp, r7
 800ac9e:	bd80      	pop	{r7, pc}

0800aca0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800aca0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800aca4:	b092      	sub	sp, #72	@ 0x48
 800aca6:	af00      	add	r7, sp, #0
 800aca8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800acaa:	2300      	movs	r3, #0
 800acac:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800acb0:	697b      	ldr	r3, [r7, #20]
 800acb2:	689a      	ldr	r2, [r3, #8]
 800acb4:	697b      	ldr	r3, [r7, #20]
 800acb6:	691b      	ldr	r3, [r3, #16]
 800acb8:	431a      	orrs	r2, r3
 800acba:	697b      	ldr	r3, [r7, #20]
 800acbc:	695b      	ldr	r3, [r3, #20]
 800acbe:	431a      	orrs	r2, r3
 800acc0:	697b      	ldr	r3, [r7, #20]
 800acc2:	69db      	ldr	r3, [r3, #28]
 800acc4:	4313      	orrs	r3, r2
 800acc6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800acc8:	697b      	ldr	r3, [r7, #20]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	681a      	ldr	r2, [r3, #0]
 800acce:	4bbe      	ldr	r3, [pc, #760]	@ (800afc8 <UART_SetConfig+0x328>)
 800acd0:	4013      	ands	r3, r2
 800acd2:	697a      	ldr	r2, [r7, #20]
 800acd4:	6812      	ldr	r2, [r2, #0]
 800acd6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800acd8:	430b      	orrs	r3, r1
 800acda:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800acdc:	697b      	ldr	r3, [r7, #20]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	685b      	ldr	r3, [r3, #4]
 800ace2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ace6:	697b      	ldr	r3, [r7, #20]
 800ace8:	68da      	ldr	r2, [r3, #12]
 800acea:	697b      	ldr	r3, [r7, #20]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	430a      	orrs	r2, r1
 800acf0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800acf2:	697b      	ldr	r3, [r7, #20]
 800acf4:	699b      	ldr	r3, [r3, #24]
 800acf6:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800acf8:	697b      	ldr	r3, [r7, #20]
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	4ab3      	ldr	r2, [pc, #716]	@ (800afcc <UART_SetConfig+0x32c>)
 800acfe:	4293      	cmp	r3, r2
 800ad00:	d004      	beq.n	800ad0c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ad02:	697b      	ldr	r3, [r7, #20]
 800ad04:	6a1b      	ldr	r3, [r3, #32]
 800ad06:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ad08:	4313      	orrs	r3, r2
 800ad0a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ad0c:	697b      	ldr	r3, [r7, #20]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	689a      	ldr	r2, [r3, #8]
 800ad12:	4baf      	ldr	r3, [pc, #700]	@ (800afd0 <UART_SetConfig+0x330>)
 800ad14:	4013      	ands	r3, r2
 800ad16:	697a      	ldr	r2, [r7, #20]
 800ad18:	6812      	ldr	r2, [r2, #0]
 800ad1a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ad1c:	430b      	orrs	r3, r1
 800ad1e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ad20:	697b      	ldr	r3, [r7, #20]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad26:	f023 010f 	bic.w	r1, r3, #15
 800ad2a:	697b      	ldr	r3, [r7, #20]
 800ad2c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ad2e:	697b      	ldr	r3, [r7, #20]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	430a      	orrs	r2, r1
 800ad34:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ad36:	697b      	ldr	r3, [r7, #20]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	4aa6      	ldr	r2, [pc, #664]	@ (800afd4 <UART_SetConfig+0x334>)
 800ad3c:	4293      	cmp	r3, r2
 800ad3e:	d177      	bne.n	800ae30 <UART_SetConfig+0x190>
 800ad40:	4ba5      	ldr	r3, [pc, #660]	@ (800afd8 <UART_SetConfig+0x338>)
 800ad42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad44:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ad48:	2b28      	cmp	r3, #40	@ 0x28
 800ad4a:	d86d      	bhi.n	800ae28 <UART_SetConfig+0x188>
 800ad4c:	a201      	add	r2, pc, #4	@ (adr r2, 800ad54 <UART_SetConfig+0xb4>)
 800ad4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad52:	bf00      	nop
 800ad54:	0800adf9 	.word	0x0800adf9
 800ad58:	0800ae29 	.word	0x0800ae29
 800ad5c:	0800ae29 	.word	0x0800ae29
 800ad60:	0800ae29 	.word	0x0800ae29
 800ad64:	0800ae29 	.word	0x0800ae29
 800ad68:	0800ae29 	.word	0x0800ae29
 800ad6c:	0800ae29 	.word	0x0800ae29
 800ad70:	0800ae29 	.word	0x0800ae29
 800ad74:	0800ae01 	.word	0x0800ae01
 800ad78:	0800ae29 	.word	0x0800ae29
 800ad7c:	0800ae29 	.word	0x0800ae29
 800ad80:	0800ae29 	.word	0x0800ae29
 800ad84:	0800ae29 	.word	0x0800ae29
 800ad88:	0800ae29 	.word	0x0800ae29
 800ad8c:	0800ae29 	.word	0x0800ae29
 800ad90:	0800ae29 	.word	0x0800ae29
 800ad94:	0800ae09 	.word	0x0800ae09
 800ad98:	0800ae29 	.word	0x0800ae29
 800ad9c:	0800ae29 	.word	0x0800ae29
 800ada0:	0800ae29 	.word	0x0800ae29
 800ada4:	0800ae29 	.word	0x0800ae29
 800ada8:	0800ae29 	.word	0x0800ae29
 800adac:	0800ae29 	.word	0x0800ae29
 800adb0:	0800ae29 	.word	0x0800ae29
 800adb4:	0800ae11 	.word	0x0800ae11
 800adb8:	0800ae29 	.word	0x0800ae29
 800adbc:	0800ae29 	.word	0x0800ae29
 800adc0:	0800ae29 	.word	0x0800ae29
 800adc4:	0800ae29 	.word	0x0800ae29
 800adc8:	0800ae29 	.word	0x0800ae29
 800adcc:	0800ae29 	.word	0x0800ae29
 800add0:	0800ae29 	.word	0x0800ae29
 800add4:	0800ae19 	.word	0x0800ae19
 800add8:	0800ae29 	.word	0x0800ae29
 800addc:	0800ae29 	.word	0x0800ae29
 800ade0:	0800ae29 	.word	0x0800ae29
 800ade4:	0800ae29 	.word	0x0800ae29
 800ade8:	0800ae29 	.word	0x0800ae29
 800adec:	0800ae29 	.word	0x0800ae29
 800adf0:	0800ae29 	.word	0x0800ae29
 800adf4:	0800ae21 	.word	0x0800ae21
 800adf8:	2301      	movs	r3, #1
 800adfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adfe:	e222      	b.n	800b246 <UART_SetConfig+0x5a6>
 800ae00:	2304      	movs	r3, #4
 800ae02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae06:	e21e      	b.n	800b246 <UART_SetConfig+0x5a6>
 800ae08:	2308      	movs	r3, #8
 800ae0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae0e:	e21a      	b.n	800b246 <UART_SetConfig+0x5a6>
 800ae10:	2310      	movs	r3, #16
 800ae12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae16:	e216      	b.n	800b246 <UART_SetConfig+0x5a6>
 800ae18:	2320      	movs	r3, #32
 800ae1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae1e:	e212      	b.n	800b246 <UART_SetConfig+0x5a6>
 800ae20:	2340      	movs	r3, #64	@ 0x40
 800ae22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae26:	e20e      	b.n	800b246 <UART_SetConfig+0x5a6>
 800ae28:	2380      	movs	r3, #128	@ 0x80
 800ae2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae2e:	e20a      	b.n	800b246 <UART_SetConfig+0x5a6>
 800ae30:	697b      	ldr	r3, [r7, #20]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	4a69      	ldr	r2, [pc, #420]	@ (800afdc <UART_SetConfig+0x33c>)
 800ae36:	4293      	cmp	r3, r2
 800ae38:	d130      	bne.n	800ae9c <UART_SetConfig+0x1fc>
 800ae3a:	4b67      	ldr	r3, [pc, #412]	@ (800afd8 <UART_SetConfig+0x338>)
 800ae3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae3e:	f003 0307 	and.w	r3, r3, #7
 800ae42:	2b05      	cmp	r3, #5
 800ae44:	d826      	bhi.n	800ae94 <UART_SetConfig+0x1f4>
 800ae46:	a201      	add	r2, pc, #4	@ (adr r2, 800ae4c <UART_SetConfig+0x1ac>)
 800ae48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae4c:	0800ae65 	.word	0x0800ae65
 800ae50:	0800ae6d 	.word	0x0800ae6d
 800ae54:	0800ae75 	.word	0x0800ae75
 800ae58:	0800ae7d 	.word	0x0800ae7d
 800ae5c:	0800ae85 	.word	0x0800ae85
 800ae60:	0800ae8d 	.word	0x0800ae8d
 800ae64:	2300      	movs	r3, #0
 800ae66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae6a:	e1ec      	b.n	800b246 <UART_SetConfig+0x5a6>
 800ae6c:	2304      	movs	r3, #4
 800ae6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae72:	e1e8      	b.n	800b246 <UART_SetConfig+0x5a6>
 800ae74:	2308      	movs	r3, #8
 800ae76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae7a:	e1e4      	b.n	800b246 <UART_SetConfig+0x5a6>
 800ae7c:	2310      	movs	r3, #16
 800ae7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae82:	e1e0      	b.n	800b246 <UART_SetConfig+0x5a6>
 800ae84:	2320      	movs	r3, #32
 800ae86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae8a:	e1dc      	b.n	800b246 <UART_SetConfig+0x5a6>
 800ae8c:	2340      	movs	r3, #64	@ 0x40
 800ae8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae92:	e1d8      	b.n	800b246 <UART_SetConfig+0x5a6>
 800ae94:	2380      	movs	r3, #128	@ 0x80
 800ae96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae9a:	e1d4      	b.n	800b246 <UART_SetConfig+0x5a6>
 800ae9c:	697b      	ldr	r3, [r7, #20]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	4a4f      	ldr	r2, [pc, #316]	@ (800afe0 <UART_SetConfig+0x340>)
 800aea2:	4293      	cmp	r3, r2
 800aea4:	d130      	bne.n	800af08 <UART_SetConfig+0x268>
 800aea6:	4b4c      	ldr	r3, [pc, #304]	@ (800afd8 <UART_SetConfig+0x338>)
 800aea8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aeaa:	f003 0307 	and.w	r3, r3, #7
 800aeae:	2b05      	cmp	r3, #5
 800aeb0:	d826      	bhi.n	800af00 <UART_SetConfig+0x260>
 800aeb2:	a201      	add	r2, pc, #4	@ (adr r2, 800aeb8 <UART_SetConfig+0x218>)
 800aeb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aeb8:	0800aed1 	.word	0x0800aed1
 800aebc:	0800aed9 	.word	0x0800aed9
 800aec0:	0800aee1 	.word	0x0800aee1
 800aec4:	0800aee9 	.word	0x0800aee9
 800aec8:	0800aef1 	.word	0x0800aef1
 800aecc:	0800aef9 	.word	0x0800aef9
 800aed0:	2300      	movs	r3, #0
 800aed2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aed6:	e1b6      	b.n	800b246 <UART_SetConfig+0x5a6>
 800aed8:	2304      	movs	r3, #4
 800aeda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aede:	e1b2      	b.n	800b246 <UART_SetConfig+0x5a6>
 800aee0:	2308      	movs	r3, #8
 800aee2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aee6:	e1ae      	b.n	800b246 <UART_SetConfig+0x5a6>
 800aee8:	2310      	movs	r3, #16
 800aeea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aeee:	e1aa      	b.n	800b246 <UART_SetConfig+0x5a6>
 800aef0:	2320      	movs	r3, #32
 800aef2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aef6:	e1a6      	b.n	800b246 <UART_SetConfig+0x5a6>
 800aef8:	2340      	movs	r3, #64	@ 0x40
 800aefa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aefe:	e1a2      	b.n	800b246 <UART_SetConfig+0x5a6>
 800af00:	2380      	movs	r3, #128	@ 0x80
 800af02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af06:	e19e      	b.n	800b246 <UART_SetConfig+0x5a6>
 800af08:	697b      	ldr	r3, [r7, #20]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	4a35      	ldr	r2, [pc, #212]	@ (800afe4 <UART_SetConfig+0x344>)
 800af0e:	4293      	cmp	r3, r2
 800af10:	d130      	bne.n	800af74 <UART_SetConfig+0x2d4>
 800af12:	4b31      	ldr	r3, [pc, #196]	@ (800afd8 <UART_SetConfig+0x338>)
 800af14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800af16:	f003 0307 	and.w	r3, r3, #7
 800af1a:	2b05      	cmp	r3, #5
 800af1c:	d826      	bhi.n	800af6c <UART_SetConfig+0x2cc>
 800af1e:	a201      	add	r2, pc, #4	@ (adr r2, 800af24 <UART_SetConfig+0x284>)
 800af20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af24:	0800af3d 	.word	0x0800af3d
 800af28:	0800af45 	.word	0x0800af45
 800af2c:	0800af4d 	.word	0x0800af4d
 800af30:	0800af55 	.word	0x0800af55
 800af34:	0800af5d 	.word	0x0800af5d
 800af38:	0800af65 	.word	0x0800af65
 800af3c:	2300      	movs	r3, #0
 800af3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af42:	e180      	b.n	800b246 <UART_SetConfig+0x5a6>
 800af44:	2304      	movs	r3, #4
 800af46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af4a:	e17c      	b.n	800b246 <UART_SetConfig+0x5a6>
 800af4c:	2308      	movs	r3, #8
 800af4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af52:	e178      	b.n	800b246 <UART_SetConfig+0x5a6>
 800af54:	2310      	movs	r3, #16
 800af56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af5a:	e174      	b.n	800b246 <UART_SetConfig+0x5a6>
 800af5c:	2320      	movs	r3, #32
 800af5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af62:	e170      	b.n	800b246 <UART_SetConfig+0x5a6>
 800af64:	2340      	movs	r3, #64	@ 0x40
 800af66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af6a:	e16c      	b.n	800b246 <UART_SetConfig+0x5a6>
 800af6c:	2380      	movs	r3, #128	@ 0x80
 800af6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af72:	e168      	b.n	800b246 <UART_SetConfig+0x5a6>
 800af74:	697b      	ldr	r3, [r7, #20]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	4a1b      	ldr	r2, [pc, #108]	@ (800afe8 <UART_SetConfig+0x348>)
 800af7a:	4293      	cmp	r3, r2
 800af7c:	d142      	bne.n	800b004 <UART_SetConfig+0x364>
 800af7e:	4b16      	ldr	r3, [pc, #88]	@ (800afd8 <UART_SetConfig+0x338>)
 800af80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800af82:	f003 0307 	and.w	r3, r3, #7
 800af86:	2b05      	cmp	r3, #5
 800af88:	d838      	bhi.n	800affc <UART_SetConfig+0x35c>
 800af8a:	a201      	add	r2, pc, #4	@ (adr r2, 800af90 <UART_SetConfig+0x2f0>)
 800af8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af90:	0800afa9 	.word	0x0800afa9
 800af94:	0800afb1 	.word	0x0800afb1
 800af98:	0800afb9 	.word	0x0800afb9
 800af9c:	0800afc1 	.word	0x0800afc1
 800afa0:	0800afed 	.word	0x0800afed
 800afa4:	0800aff5 	.word	0x0800aff5
 800afa8:	2300      	movs	r3, #0
 800afaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800afae:	e14a      	b.n	800b246 <UART_SetConfig+0x5a6>
 800afb0:	2304      	movs	r3, #4
 800afb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800afb6:	e146      	b.n	800b246 <UART_SetConfig+0x5a6>
 800afb8:	2308      	movs	r3, #8
 800afba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800afbe:	e142      	b.n	800b246 <UART_SetConfig+0x5a6>
 800afc0:	2310      	movs	r3, #16
 800afc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800afc6:	e13e      	b.n	800b246 <UART_SetConfig+0x5a6>
 800afc8:	cfff69f3 	.word	0xcfff69f3
 800afcc:	58000c00 	.word	0x58000c00
 800afd0:	11fff4ff 	.word	0x11fff4ff
 800afd4:	40011000 	.word	0x40011000
 800afd8:	58024400 	.word	0x58024400
 800afdc:	40004400 	.word	0x40004400
 800afe0:	40004800 	.word	0x40004800
 800afe4:	40004c00 	.word	0x40004c00
 800afe8:	40005000 	.word	0x40005000
 800afec:	2320      	movs	r3, #32
 800afee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aff2:	e128      	b.n	800b246 <UART_SetConfig+0x5a6>
 800aff4:	2340      	movs	r3, #64	@ 0x40
 800aff6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800affa:	e124      	b.n	800b246 <UART_SetConfig+0x5a6>
 800affc:	2380      	movs	r3, #128	@ 0x80
 800affe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b002:	e120      	b.n	800b246 <UART_SetConfig+0x5a6>
 800b004:	697b      	ldr	r3, [r7, #20]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	4acb      	ldr	r2, [pc, #812]	@ (800b338 <UART_SetConfig+0x698>)
 800b00a:	4293      	cmp	r3, r2
 800b00c:	d176      	bne.n	800b0fc <UART_SetConfig+0x45c>
 800b00e:	4bcb      	ldr	r3, [pc, #812]	@ (800b33c <UART_SetConfig+0x69c>)
 800b010:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b012:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b016:	2b28      	cmp	r3, #40	@ 0x28
 800b018:	d86c      	bhi.n	800b0f4 <UART_SetConfig+0x454>
 800b01a:	a201      	add	r2, pc, #4	@ (adr r2, 800b020 <UART_SetConfig+0x380>)
 800b01c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b020:	0800b0c5 	.word	0x0800b0c5
 800b024:	0800b0f5 	.word	0x0800b0f5
 800b028:	0800b0f5 	.word	0x0800b0f5
 800b02c:	0800b0f5 	.word	0x0800b0f5
 800b030:	0800b0f5 	.word	0x0800b0f5
 800b034:	0800b0f5 	.word	0x0800b0f5
 800b038:	0800b0f5 	.word	0x0800b0f5
 800b03c:	0800b0f5 	.word	0x0800b0f5
 800b040:	0800b0cd 	.word	0x0800b0cd
 800b044:	0800b0f5 	.word	0x0800b0f5
 800b048:	0800b0f5 	.word	0x0800b0f5
 800b04c:	0800b0f5 	.word	0x0800b0f5
 800b050:	0800b0f5 	.word	0x0800b0f5
 800b054:	0800b0f5 	.word	0x0800b0f5
 800b058:	0800b0f5 	.word	0x0800b0f5
 800b05c:	0800b0f5 	.word	0x0800b0f5
 800b060:	0800b0d5 	.word	0x0800b0d5
 800b064:	0800b0f5 	.word	0x0800b0f5
 800b068:	0800b0f5 	.word	0x0800b0f5
 800b06c:	0800b0f5 	.word	0x0800b0f5
 800b070:	0800b0f5 	.word	0x0800b0f5
 800b074:	0800b0f5 	.word	0x0800b0f5
 800b078:	0800b0f5 	.word	0x0800b0f5
 800b07c:	0800b0f5 	.word	0x0800b0f5
 800b080:	0800b0dd 	.word	0x0800b0dd
 800b084:	0800b0f5 	.word	0x0800b0f5
 800b088:	0800b0f5 	.word	0x0800b0f5
 800b08c:	0800b0f5 	.word	0x0800b0f5
 800b090:	0800b0f5 	.word	0x0800b0f5
 800b094:	0800b0f5 	.word	0x0800b0f5
 800b098:	0800b0f5 	.word	0x0800b0f5
 800b09c:	0800b0f5 	.word	0x0800b0f5
 800b0a0:	0800b0e5 	.word	0x0800b0e5
 800b0a4:	0800b0f5 	.word	0x0800b0f5
 800b0a8:	0800b0f5 	.word	0x0800b0f5
 800b0ac:	0800b0f5 	.word	0x0800b0f5
 800b0b0:	0800b0f5 	.word	0x0800b0f5
 800b0b4:	0800b0f5 	.word	0x0800b0f5
 800b0b8:	0800b0f5 	.word	0x0800b0f5
 800b0bc:	0800b0f5 	.word	0x0800b0f5
 800b0c0:	0800b0ed 	.word	0x0800b0ed
 800b0c4:	2301      	movs	r3, #1
 800b0c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b0ca:	e0bc      	b.n	800b246 <UART_SetConfig+0x5a6>
 800b0cc:	2304      	movs	r3, #4
 800b0ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b0d2:	e0b8      	b.n	800b246 <UART_SetConfig+0x5a6>
 800b0d4:	2308      	movs	r3, #8
 800b0d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b0da:	e0b4      	b.n	800b246 <UART_SetConfig+0x5a6>
 800b0dc:	2310      	movs	r3, #16
 800b0de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b0e2:	e0b0      	b.n	800b246 <UART_SetConfig+0x5a6>
 800b0e4:	2320      	movs	r3, #32
 800b0e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b0ea:	e0ac      	b.n	800b246 <UART_SetConfig+0x5a6>
 800b0ec:	2340      	movs	r3, #64	@ 0x40
 800b0ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b0f2:	e0a8      	b.n	800b246 <UART_SetConfig+0x5a6>
 800b0f4:	2380      	movs	r3, #128	@ 0x80
 800b0f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b0fa:	e0a4      	b.n	800b246 <UART_SetConfig+0x5a6>
 800b0fc:	697b      	ldr	r3, [r7, #20]
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	4a8f      	ldr	r2, [pc, #572]	@ (800b340 <UART_SetConfig+0x6a0>)
 800b102:	4293      	cmp	r3, r2
 800b104:	d130      	bne.n	800b168 <UART_SetConfig+0x4c8>
 800b106:	4b8d      	ldr	r3, [pc, #564]	@ (800b33c <UART_SetConfig+0x69c>)
 800b108:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b10a:	f003 0307 	and.w	r3, r3, #7
 800b10e:	2b05      	cmp	r3, #5
 800b110:	d826      	bhi.n	800b160 <UART_SetConfig+0x4c0>
 800b112:	a201      	add	r2, pc, #4	@ (adr r2, 800b118 <UART_SetConfig+0x478>)
 800b114:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b118:	0800b131 	.word	0x0800b131
 800b11c:	0800b139 	.word	0x0800b139
 800b120:	0800b141 	.word	0x0800b141
 800b124:	0800b149 	.word	0x0800b149
 800b128:	0800b151 	.word	0x0800b151
 800b12c:	0800b159 	.word	0x0800b159
 800b130:	2300      	movs	r3, #0
 800b132:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b136:	e086      	b.n	800b246 <UART_SetConfig+0x5a6>
 800b138:	2304      	movs	r3, #4
 800b13a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b13e:	e082      	b.n	800b246 <UART_SetConfig+0x5a6>
 800b140:	2308      	movs	r3, #8
 800b142:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b146:	e07e      	b.n	800b246 <UART_SetConfig+0x5a6>
 800b148:	2310      	movs	r3, #16
 800b14a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b14e:	e07a      	b.n	800b246 <UART_SetConfig+0x5a6>
 800b150:	2320      	movs	r3, #32
 800b152:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b156:	e076      	b.n	800b246 <UART_SetConfig+0x5a6>
 800b158:	2340      	movs	r3, #64	@ 0x40
 800b15a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b15e:	e072      	b.n	800b246 <UART_SetConfig+0x5a6>
 800b160:	2380      	movs	r3, #128	@ 0x80
 800b162:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b166:	e06e      	b.n	800b246 <UART_SetConfig+0x5a6>
 800b168:	697b      	ldr	r3, [r7, #20]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	4a75      	ldr	r2, [pc, #468]	@ (800b344 <UART_SetConfig+0x6a4>)
 800b16e:	4293      	cmp	r3, r2
 800b170:	d130      	bne.n	800b1d4 <UART_SetConfig+0x534>
 800b172:	4b72      	ldr	r3, [pc, #456]	@ (800b33c <UART_SetConfig+0x69c>)
 800b174:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b176:	f003 0307 	and.w	r3, r3, #7
 800b17a:	2b05      	cmp	r3, #5
 800b17c:	d826      	bhi.n	800b1cc <UART_SetConfig+0x52c>
 800b17e:	a201      	add	r2, pc, #4	@ (adr r2, 800b184 <UART_SetConfig+0x4e4>)
 800b180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b184:	0800b19d 	.word	0x0800b19d
 800b188:	0800b1a5 	.word	0x0800b1a5
 800b18c:	0800b1ad 	.word	0x0800b1ad
 800b190:	0800b1b5 	.word	0x0800b1b5
 800b194:	0800b1bd 	.word	0x0800b1bd
 800b198:	0800b1c5 	.word	0x0800b1c5
 800b19c:	2300      	movs	r3, #0
 800b19e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b1a2:	e050      	b.n	800b246 <UART_SetConfig+0x5a6>
 800b1a4:	2304      	movs	r3, #4
 800b1a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b1aa:	e04c      	b.n	800b246 <UART_SetConfig+0x5a6>
 800b1ac:	2308      	movs	r3, #8
 800b1ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b1b2:	e048      	b.n	800b246 <UART_SetConfig+0x5a6>
 800b1b4:	2310      	movs	r3, #16
 800b1b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b1ba:	e044      	b.n	800b246 <UART_SetConfig+0x5a6>
 800b1bc:	2320      	movs	r3, #32
 800b1be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b1c2:	e040      	b.n	800b246 <UART_SetConfig+0x5a6>
 800b1c4:	2340      	movs	r3, #64	@ 0x40
 800b1c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b1ca:	e03c      	b.n	800b246 <UART_SetConfig+0x5a6>
 800b1cc:	2380      	movs	r3, #128	@ 0x80
 800b1ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b1d2:	e038      	b.n	800b246 <UART_SetConfig+0x5a6>
 800b1d4:	697b      	ldr	r3, [r7, #20]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	4a5b      	ldr	r2, [pc, #364]	@ (800b348 <UART_SetConfig+0x6a8>)
 800b1da:	4293      	cmp	r3, r2
 800b1dc:	d130      	bne.n	800b240 <UART_SetConfig+0x5a0>
 800b1de:	4b57      	ldr	r3, [pc, #348]	@ (800b33c <UART_SetConfig+0x69c>)
 800b1e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b1e2:	f003 0307 	and.w	r3, r3, #7
 800b1e6:	2b05      	cmp	r3, #5
 800b1e8:	d826      	bhi.n	800b238 <UART_SetConfig+0x598>
 800b1ea:	a201      	add	r2, pc, #4	@ (adr r2, 800b1f0 <UART_SetConfig+0x550>)
 800b1ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1f0:	0800b209 	.word	0x0800b209
 800b1f4:	0800b211 	.word	0x0800b211
 800b1f8:	0800b219 	.word	0x0800b219
 800b1fc:	0800b221 	.word	0x0800b221
 800b200:	0800b229 	.word	0x0800b229
 800b204:	0800b231 	.word	0x0800b231
 800b208:	2302      	movs	r3, #2
 800b20a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b20e:	e01a      	b.n	800b246 <UART_SetConfig+0x5a6>
 800b210:	2304      	movs	r3, #4
 800b212:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b216:	e016      	b.n	800b246 <UART_SetConfig+0x5a6>
 800b218:	2308      	movs	r3, #8
 800b21a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b21e:	e012      	b.n	800b246 <UART_SetConfig+0x5a6>
 800b220:	2310      	movs	r3, #16
 800b222:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b226:	e00e      	b.n	800b246 <UART_SetConfig+0x5a6>
 800b228:	2320      	movs	r3, #32
 800b22a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b22e:	e00a      	b.n	800b246 <UART_SetConfig+0x5a6>
 800b230:	2340      	movs	r3, #64	@ 0x40
 800b232:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b236:	e006      	b.n	800b246 <UART_SetConfig+0x5a6>
 800b238:	2380      	movs	r3, #128	@ 0x80
 800b23a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b23e:	e002      	b.n	800b246 <UART_SetConfig+0x5a6>
 800b240:	2380      	movs	r3, #128	@ 0x80
 800b242:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b246:	697b      	ldr	r3, [r7, #20]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	4a3f      	ldr	r2, [pc, #252]	@ (800b348 <UART_SetConfig+0x6a8>)
 800b24c:	4293      	cmp	r3, r2
 800b24e:	f040 80f8 	bne.w	800b442 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b252:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b256:	2b20      	cmp	r3, #32
 800b258:	dc46      	bgt.n	800b2e8 <UART_SetConfig+0x648>
 800b25a:	2b02      	cmp	r3, #2
 800b25c:	f2c0 8082 	blt.w	800b364 <UART_SetConfig+0x6c4>
 800b260:	3b02      	subs	r3, #2
 800b262:	2b1e      	cmp	r3, #30
 800b264:	d87e      	bhi.n	800b364 <UART_SetConfig+0x6c4>
 800b266:	a201      	add	r2, pc, #4	@ (adr r2, 800b26c <UART_SetConfig+0x5cc>)
 800b268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b26c:	0800b2ef 	.word	0x0800b2ef
 800b270:	0800b365 	.word	0x0800b365
 800b274:	0800b2f7 	.word	0x0800b2f7
 800b278:	0800b365 	.word	0x0800b365
 800b27c:	0800b365 	.word	0x0800b365
 800b280:	0800b365 	.word	0x0800b365
 800b284:	0800b307 	.word	0x0800b307
 800b288:	0800b365 	.word	0x0800b365
 800b28c:	0800b365 	.word	0x0800b365
 800b290:	0800b365 	.word	0x0800b365
 800b294:	0800b365 	.word	0x0800b365
 800b298:	0800b365 	.word	0x0800b365
 800b29c:	0800b365 	.word	0x0800b365
 800b2a0:	0800b365 	.word	0x0800b365
 800b2a4:	0800b317 	.word	0x0800b317
 800b2a8:	0800b365 	.word	0x0800b365
 800b2ac:	0800b365 	.word	0x0800b365
 800b2b0:	0800b365 	.word	0x0800b365
 800b2b4:	0800b365 	.word	0x0800b365
 800b2b8:	0800b365 	.word	0x0800b365
 800b2bc:	0800b365 	.word	0x0800b365
 800b2c0:	0800b365 	.word	0x0800b365
 800b2c4:	0800b365 	.word	0x0800b365
 800b2c8:	0800b365 	.word	0x0800b365
 800b2cc:	0800b365 	.word	0x0800b365
 800b2d0:	0800b365 	.word	0x0800b365
 800b2d4:	0800b365 	.word	0x0800b365
 800b2d8:	0800b365 	.word	0x0800b365
 800b2dc:	0800b365 	.word	0x0800b365
 800b2e0:	0800b365 	.word	0x0800b365
 800b2e4:	0800b357 	.word	0x0800b357
 800b2e8:	2b40      	cmp	r3, #64	@ 0x40
 800b2ea:	d037      	beq.n	800b35c <UART_SetConfig+0x6bc>
 800b2ec:	e03a      	b.n	800b364 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800b2ee:	f7fe fe7b 	bl	8009fe8 <HAL_RCCEx_GetD3PCLK1Freq>
 800b2f2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b2f4:	e03c      	b.n	800b370 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b2f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b2fa:	4618      	mov	r0, r3
 800b2fc:	f7fe fe8a 	bl	800a014 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b300:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b302:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b304:	e034      	b.n	800b370 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b306:	f107 0318 	add.w	r3, r7, #24
 800b30a:	4618      	mov	r0, r3
 800b30c:	f7fe ffd6 	bl	800a2bc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b310:	69fb      	ldr	r3, [r7, #28]
 800b312:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b314:	e02c      	b.n	800b370 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b316:	4b09      	ldr	r3, [pc, #36]	@ (800b33c <UART_SetConfig+0x69c>)
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	f003 0320 	and.w	r3, r3, #32
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d016      	beq.n	800b350 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b322:	4b06      	ldr	r3, [pc, #24]	@ (800b33c <UART_SetConfig+0x69c>)
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	08db      	lsrs	r3, r3, #3
 800b328:	f003 0303 	and.w	r3, r3, #3
 800b32c:	4a07      	ldr	r2, [pc, #28]	@ (800b34c <UART_SetConfig+0x6ac>)
 800b32e:	fa22 f303 	lsr.w	r3, r2, r3
 800b332:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b334:	e01c      	b.n	800b370 <UART_SetConfig+0x6d0>
 800b336:	bf00      	nop
 800b338:	40011400 	.word	0x40011400
 800b33c:	58024400 	.word	0x58024400
 800b340:	40007800 	.word	0x40007800
 800b344:	40007c00 	.word	0x40007c00
 800b348:	58000c00 	.word	0x58000c00
 800b34c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800b350:	4b9d      	ldr	r3, [pc, #628]	@ (800b5c8 <UART_SetConfig+0x928>)
 800b352:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b354:	e00c      	b.n	800b370 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b356:	4b9d      	ldr	r3, [pc, #628]	@ (800b5cc <UART_SetConfig+0x92c>)
 800b358:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b35a:	e009      	b.n	800b370 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b35c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b360:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b362:	e005      	b.n	800b370 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800b364:	2300      	movs	r3, #0
 800b366:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b368:	2301      	movs	r3, #1
 800b36a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b36e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b370:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b372:	2b00      	cmp	r3, #0
 800b374:	f000 81de 	beq.w	800b734 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b378:	697b      	ldr	r3, [r7, #20]
 800b37a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b37c:	4a94      	ldr	r2, [pc, #592]	@ (800b5d0 <UART_SetConfig+0x930>)
 800b37e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b382:	461a      	mov	r2, r3
 800b384:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b386:	fbb3 f3f2 	udiv	r3, r3, r2
 800b38a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b38c:	697b      	ldr	r3, [r7, #20]
 800b38e:	685a      	ldr	r2, [r3, #4]
 800b390:	4613      	mov	r3, r2
 800b392:	005b      	lsls	r3, r3, #1
 800b394:	4413      	add	r3, r2
 800b396:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b398:	429a      	cmp	r2, r3
 800b39a:	d305      	bcc.n	800b3a8 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b39c:	697b      	ldr	r3, [r7, #20]
 800b39e:	685b      	ldr	r3, [r3, #4]
 800b3a0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b3a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b3a4:	429a      	cmp	r2, r3
 800b3a6:	d903      	bls.n	800b3b0 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800b3a8:	2301      	movs	r3, #1
 800b3aa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b3ae:	e1c1      	b.n	800b734 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b3b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3b2:	2200      	movs	r2, #0
 800b3b4:	60bb      	str	r3, [r7, #8]
 800b3b6:	60fa      	str	r2, [r7, #12]
 800b3b8:	697b      	ldr	r3, [r7, #20]
 800b3ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3bc:	4a84      	ldr	r2, [pc, #528]	@ (800b5d0 <UART_SetConfig+0x930>)
 800b3be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b3c2:	b29b      	uxth	r3, r3
 800b3c4:	2200      	movs	r2, #0
 800b3c6:	603b      	str	r3, [r7, #0]
 800b3c8:	607a      	str	r2, [r7, #4]
 800b3ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b3ce:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b3d2:	f7f4 ffd5 	bl	8000380 <__aeabi_uldivmod>
 800b3d6:	4602      	mov	r2, r0
 800b3d8:	460b      	mov	r3, r1
 800b3da:	4610      	mov	r0, r2
 800b3dc:	4619      	mov	r1, r3
 800b3de:	f04f 0200 	mov.w	r2, #0
 800b3e2:	f04f 0300 	mov.w	r3, #0
 800b3e6:	020b      	lsls	r3, r1, #8
 800b3e8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b3ec:	0202      	lsls	r2, r0, #8
 800b3ee:	6979      	ldr	r1, [r7, #20]
 800b3f0:	6849      	ldr	r1, [r1, #4]
 800b3f2:	0849      	lsrs	r1, r1, #1
 800b3f4:	2000      	movs	r0, #0
 800b3f6:	460c      	mov	r4, r1
 800b3f8:	4605      	mov	r5, r0
 800b3fa:	eb12 0804 	adds.w	r8, r2, r4
 800b3fe:	eb43 0905 	adc.w	r9, r3, r5
 800b402:	697b      	ldr	r3, [r7, #20]
 800b404:	685b      	ldr	r3, [r3, #4]
 800b406:	2200      	movs	r2, #0
 800b408:	469a      	mov	sl, r3
 800b40a:	4693      	mov	fp, r2
 800b40c:	4652      	mov	r2, sl
 800b40e:	465b      	mov	r3, fp
 800b410:	4640      	mov	r0, r8
 800b412:	4649      	mov	r1, r9
 800b414:	f7f4 ffb4 	bl	8000380 <__aeabi_uldivmod>
 800b418:	4602      	mov	r2, r0
 800b41a:	460b      	mov	r3, r1
 800b41c:	4613      	mov	r3, r2
 800b41e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b420:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b422:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b426:	d308      	bcc.n	800b43a <UART_SetConfig+0x79a>
 800b428:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b42a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b42e:	d204      	bcs.n	800b43a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800b430:	697b      	ldr	r3, [r7, #20]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b436:	60da      	str	r2, [r3, #12]
 800b438:	e17c      	b.n	800b734 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800b43a:	2301      	movs	r3, #1
 800b43c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b440:	e178      	b.n	800b734 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b442:	697b      	ldr	r3, [r7, #20]
 800b444:	69db      	ldr	r3, [r3, #28]
 800b446:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b44a:	f040 80c5 	bne.w	800b5d8 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800b44e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b452:	2b20      	cmp	r3, #32
 800b454:	dc48      	bgt.n	800b4e8 <UART_SetConfig+0x848>
 800b456:	2b00      	cmp	r3, #0
 800b458:	db7b      	blt.n	800b552 <UART_SetConfig+0x8b2>
 800b45a:	2b20      	cmp	r3, #32
 800b45c:	d879      	bhi.n	800b552 <UART_SetConfig+0x8b2>
 800b45e:	a201      	add	r2, pc, #4	@ (adr r2, 800b464 <UART_SetConfig+0x7c4>)
 800b460:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b464:	0800b4ef 	.word	0x0800b4ef
 800b468:	0800b4f7 	.word	0x0800b4f7
 800b46c:	0800b553 	.word	0x0800b553
 800b470:	0800b553 	.word	0x0800b553
 800b474:	0800b4ff 	.word	0x0800b4ff
 800b478:	0800b553 	.word	0x0800b553
 800b47c:	0800b553 	.word	0x0800b553
 800b480:	0800b553 	.word	0x0800b553
 800b484:	0800b50f 	.word	0x0800b50f
 800b488:	0800b553 	.word	0x0800b553
 800b48c:	0800b553 	.word	0x0800b553
 800b490:	0800b553 	.word	0x0800b553
 800b494:	0800b553 	.word	0x0800b553
 800b498:	0800b553 	.word	0x0800b553
 800b49c:	0800b553 	.word	0x0800b553
 800b4a0:	0800b553 	.word	0x0800b553
 800b4a4:	0800b51f 	.word	0x0800b51f
 800b4a8:	0800b553 	.word	0x0800b553
 800b4ac:	0800b553 	.word	0x0800b553
 800b4b0:	0800b553 	.word	0x0800b553
 800b4b4:	0800b553 	.word	0x0800b553
 800b4b8:	0800b553 	.word	0x0800b553
 800b4bc:	0800b553 	.word	0x0800b553
 800b4c0:	0800b553 	.word	0x0800b553
 800b4c4:	0800b553 	.word	0x0800b553
 800b4c8:	0800b553 	.word	0x0800b553
 800b4cc:	0800b553 	.word	0x0800b553
 800b4d0:	0800b553 	.word	0x0800b553
 800b4d4:	0800b553 	.word	0x0800b553
 800b4d8:	0800b553 	.word	0x0800b553
 800b4dc:	0800b553 	.word	0x0800b553
 800b4e0:	0800b553 	.word	0x0800b553
 800b4e4:	0800b545 	.word	0x0800b545
 800b4e8:	2b40      	cmp	r3, #64	@ 0x40
 800b4ea:	d02e      	beq.n	800b54a <UART_SetConfig+0x8aa>
 800b4ec:	e031      	b.n	800b552 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b4ee:	f7fc fdc5 	bl	800807c <HAL_RCC_GetPCLK1Freq>
 800b4f2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b4f4:	e033      	b.n	800b55e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b4f6:	f7fc fdd7 	bl	80080a8 <HAL_RCC_GetPCLK2Freq>
 800b4fa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b4fc:	e02f      	b.n	800b55e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b4fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b502:	4618      	mov	r0, r3
 800b504:	f7fe fd86 	bl	800a014 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b508:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b50a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b50c:	e027      	b.n	800b55e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b50e:	f107 0318 	add.w	r3, r7, #24
 800b512:	4618      	mov	r0, r3
 800b514:	f7fe fed2 	bl	800a2bc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b518:	69fb      	ldr	r3, [r7, #28]
 800b51a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b51c:	e01f      	b.n	800b55e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b51e:	4b2d      	ldr	r3, [pc, #180]	@ (800b5d4 <UART_SetConfig+0x934>)
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	f003 0320 	and.w	r3, r3, #32
 800b526:	2b00      	cmp	r3, #0
 800b528:	d009      	beq.n	800b53e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b52a:	4b2a      	ldr	r3, [pc, #168]	@ (800b5d4 <UART_SetConfig+0x934>)
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	08db      	lsrs	r3, r3, #3
 800b530:	f003 0303 	and.w	r3, r3, #3
 800b534:	4a24      	ldr	r2, [pc, #144]	@ (800b5c8 <UART_SetConfig+0x928>)
 800b536:	fa22 f303 	lsr.w	r3, r2, r3
 800b53a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b53c:	e00f      	b.n	800b55e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800b53e:	4b22      	ldr	r3, [pc, #136]	@ (800b5c8 <UART_SetConfig+0x928>)
 800b540:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b542:	e00c      	b.n	800b55e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b544:	4b21      	ldr	r3, [pc, #132]	@ (800b5cc <UART_SetConfig+0x92c>)
 800b546:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b548:	e009      	b.n	800b55e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b54a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b54e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b550:	e005      	b.n	800b55e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800b552:	2300      	movs	r3, #0
 800b554:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b556:	2301      	movs	r3, #1
 800b558:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b55c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b55e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b560:	2b00      	cmp	r3, #0
 800b562:	f000 80e7 	beq.w	800b734 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b566:	697b      	ldr	r3, [r7, #20]
 800b568:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b56a:	4a19      	ldr	r2, [pc, #100]	@ (800b5d0 <UART_SetConfig+0x930>)
 800b56c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b570:	461a      	mov	r2, r3
 800b572:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b574:	fbb3 f3f2 	udiv	r3, r3, r2
 800b578:	005a      	lsls	r2, r3, #1
 800b57a:	697b      	ldr	r3, [r7, #20]
 800b57c:	685b      	ldr	r3, [r3, #4]
 800b57e:	085b      	lsrs	r3, r3, #1
 800b580:	441a      	add	r2, r3
 800b582:	697b      	ldr	r3, [r7, #20]
 800b584:	685b      	ldr	r3, [r3, #4]
 800b586:	fbb2 f3f3 	udiv	r3, r2, r3
 800b58a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b58c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b58e:	2b0f      	cmp	r3, #15
 800b590:	d916      	bls.n	800b5c0 <UART_SetConfig+0x920>
 800b592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b594:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b598:	d212      	bcs.n	800b5c0 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b59a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b59c:	b29b      	uxth	r3, r3
 800b59e:	f023 030f 	bic.w	r3, r3, #15
 800b5a2:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b5a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5a6:	085b      	lsrs	r3, r3, #1
 800b5a8:	b29b      	uxth	r3, r3
 800b5aa:	f003 0307 	and.w	r3, r3, #7
 800b5ae:	b29a      	uxth	r2, r3
 800b5b0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b5b2:	4313      	orrs	r3, r2
 800b5b4:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800b5b6:	697b      	ldr	r3, [r7, #20]
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800b5bc:	60da      	str	r2, [r3, #12]
 800b5be:	e0b9      	b.n	800b734 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800b5c0:	2301      	movs	r3, #1
 800b5c2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b5c6:	e0b5      	b.n	800b734 <UART_SetConfig+0xa94>
 800b5c8:	03d09000 	.word	0x03d09000
 800b5cc:	003d0900 	.word	0x003d0900
 800b5d0:	0800cb98 	.word	0x0800cb98
 800b5d4:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800b5d8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b5dc:	2b20      	cmp	r3, #32
 800b5de:	dc49      	bgt.n	800b674 <UART_SetConfig+0x9d4>
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	db7c      	blt.n	800b6de <UART_SetConfig+0xa3e>
 800b5e4:	2b20      	cmp	r3, #32
 800b5e6:	d87a      	bhi.n	800b6de <UART_SetConfig+0xa3e>
 800b5e8:	a201      	add	r2, pc, #4	@ (adr r2, 800b5f0 <UART_SetConfig+0x950>)
 800b5ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5ee:	bf00      	nop
 800b5f0:	0800b67b 	.word	0x0800b67b
 800b5f4:	0800b683 	.word	0x0800b683
 800b5f8:	0800b6df 	.word	0x0800b6df
 800b5fc:	0800b6df 	.word	0x0800b6df
 800b600:	0800b68b 	.word	0x0800b68b
 800b604:	0800b6df 	.word	0x0800b6df
 800b608:	0800b6df 	.word	0x0800b6df
 800b60c:	0800b6df 	.word	0x0800b6df
 800b610:	0800b69b 	.word	0x0800b69b
 800b614:	0800b6df 	.word	0x0800b6df
 800b618:	0800b6df 	.word	0x0800b6df
 800b61c:	0800b6df 	.word	0x0800b6df
 800b620:	0800b6df 	.word	0x0800b6df
 800b624:	0800b6df 	.word	0x0800b6df
 800b628:	0800b6df 	.word	0x0800b6df
 800b62c:	0800b6df 	.word	0x0800b6df
 800b630:	0800b6ab 	.word	0x0800b6ab
 800b634:	0800b6df 	.word	0x0800b6df
 800b638:	0800b6df 	.word	0x0800b6df
 800b63c:	0800b6df 	.word	0x0800b6df
 800b640:	0800b6df 	.word	0x0800b6df
 800b644:	0800b6df 	.word	0x0800b6df
 800b648:	0800b6df 	.word	0x0800b6df
 800b64c:	0800b6df 	.word	0x0800b6df
 800b650:	0800b6df 	.word	0x0800b6df
 800b654:	0800b6df 	.word	0x0800b6df
 800b658:	0800b6df 	.word	0x0800b6df
 800b65c:	0800b6df 	.word	0x0800b6df
 800b660:	0800b6df 	.word	0x0800b6df
 800b664:	0800b6df 	.word	0x0800b6df
 800b668:	0800b6df 	.word	0x0800b6df
 800b66c:	0800b6df 	.word	0x0800b6df
 800b670:	0800b6d1 	.word	0x0800b6d1
 800b674:	2b40      	cmp	r3, #64	@ 0x40
 800b676:	d02e      	beq.n	800b6d6 <UART_SetConfig+0xa36>
 800b678:	e031      	b.n	800b6de <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b67a:	f7fc fcff 	bl	800807c <HAL_RCC_GetPCLK1Freq>
 800b67e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b680:	e033      	b.n	800b6ea <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b682:	f7fc fd11 	bl	80080a8 <HAL_RCC_GetPCLK2Freq>
 800b686:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b688:	e02f      	b.n	800b6ea <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b68a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b68e:	4618      	mov	r0, r3
 800b690:	f7fe fcc0 	bl	800a014 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b694:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b696:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b698:	e027      	b.n	800b6ea <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b69a:	f107 0318 	add.w	r3, r7, #24
 800b69e:	4618      	mov	r0, r3
 800b6a0:	f7fe fe0c 	bl	800a2bc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b6a4:	69fb      	ldr	r3, [r7, #28]
 800b6a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b6a8:	e01f      	b.n	800b6ea <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b6aa:	4b2d      	ldr	r3, [pc, #180]	@ (800b760 <UART_SetConfig+0xac0>)
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	f003 0320 	and.w	r3, r3, #32
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d009      	beq.n	800b6ca <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b6b6:	4b2a      	ldr	r3, [pc, #168]	@ (800b760 <UART_SetConfig+0xac0>)
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	08db      	lsrs	r3, r3, #3
 800b6bc:	f003 0303 	and.w	r3, r3, #3
 800b6c0:	4a28      	ldr	r2, [pc, #160]	@ (800b764 <UART_SetConfig+0xac4>)
 800b6c2:	fa22 f303 	lsr.w	r3, r2, r3
 800b6c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b6c8:	e00f      	b.n	800b6ea <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800b6ca:	4b26      	ldr	r3, [pc, #152]	@ (800b764 <UART_SetConfig+0xac4>)
 800b6cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b6ce:	e00c      	b.n	800b6ea <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b6d0:	4b25      	ldr	r3, [pc, #148]	@ (800b768 <UART_SetConfig+0xac8>)
 800b6d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b6d4:	e009      	b.n	800b6ea <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b6d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b6da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b6dc:	e005      	b.n	800b6ea <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800b6de:	2300      	movs	r3, #0
 800b6e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b6e2:	2301      	movs	r3, #1
 800b6e4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b6e8:	bf00      	nop
    }

    if (pclk != 0U)
 800b6ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d021      	beq.n	800b734 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b6f0:	697b      	ldr	r3, [r7, #20]
 800b6f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b6f4:	4a1d      	ldr	r2, [pc, #116]	@ (800b76c <UART_SetConfig+0xacc>)
 800b6f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b6fa:	461a      	mov	r2, r3
 800b6fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b6fe:	fbb3 f2f2 	udiv	r2, r3, r2
 800b702:	697b      	ldr	r3, [r7, #20]
 800b704:	685b      	ldr	r3, [r3, #4]
 800b706:	085b      	lsrs	r3, r3, #1
 800b708:	441a      	add	r2, r3
 800b70a:	697b      	ldr	r3, [r7, #20]
 800b70c:	685b      	ldr	r3, [r3, #4]
 800b70e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b712:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b714:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b716:	2b0f      	cmp	r3, #15
 800b718:	d909      	bls.n	800b72e <UART_SetConfig+0xa8e>
 800b71a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b71c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b720:	d205      	bcs.n	800b72e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b722:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b724:	b29a      	uxth	r2, r3
 800b726:	697b      	ldr	r3, [r7, #20]
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	60da      	str	r2, [r3, #12]
 800b72c:	e002      	b.n	800b734 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800b72e:	2301      	movs	r3, #1
 800b730:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b734:	697b      	ldr	r3, [r7, #20]
 800b736:	2201      	movs	r2, #1
 800b738:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b73c:	697b      	ldr	r3, [r7, #20]
 800b73e:	2201      	movs	r2, #1
 800b740:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b744:	697b      	ldr	r3, [r7, #20]
 800b746:	2200      	movs	r2, #0
 800b748:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b74a:	697b      	ldr	r3, [r7, #20]
 800b74c:	2200      	movs	r2, #0
 800b74e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b750:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800b754:	4618      	mov	r0, r3
 800b756:	3748      	adds	r7, #72	@ 0x48
 800b758:	46bd      	mov	sp, r7
 800b75a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b75e:	bf00      	nop
 800b760:	58024400 	.word	0x58024400
 800b764:	03d09000 	.word	0x03d09000
 800b768:	003d0900 	.word	0x003d0900
 800b76c:	0800cb98 	.word	0x0800cb98

0800b770 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b770:	b480      	push	{r7}
 800b772:	b083      	sub	sp, #12
 800b774:	af00      	add	r7, sp, #0
 800b776:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b77c:	f003 0308 	and.w	r3, r3, #8
 800b780:	2b00      	cmp	r3, #0
 800b782:	d00a      	beq.n	800b79a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	685b      	ldr	r3, [r3, #4]
 800b78a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	430a      	orrs	r2, r1
 800b798:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b79e:	f003 0301 	and.w	r3, r3, #1
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d00a      	beq.n	800b7bc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	685b      	ldr	r3, [r3, #4]
 800b7ac:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	430a      	orrs	r2, r1
 800b7ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7c0:	f003 0302 	and.w	r3, r3, #2
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d00a      	beq.n	800b7de <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	685b      	ldr	r3, [r3, #4]
 800b7ce:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	430a      	orrs	r2, r1
 800b7dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7e2:	f003 0304 	and.w	r3, r3, #4
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d00a      	beq.n	800b800 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	685b      	ldr	r3, [r3, #4]
 800b7f0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	430a      	orrs	r2, r1
 800b7fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b804:	f003 0310 	and.w	r3, r3, #16
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d00a      	beq.n	800b822 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	689b      	ldr	r3, [r3, #8]
 800b812:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	430a      	orrs	r2, r1
 800b820:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b826:	f003 0320 	and.w	r3, r3, #32
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d00a      	beq.n	800b844 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	689b      	ldr	r3, [r3, #8]
 800b834:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	430a      	orrs	r2, r1
 800b842:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b848:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d01a      	beq.n	800b886 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	685b      	ldr	r3, [r3, #4]
 800b856:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	430a      	orrs	r2, r1
 800b864:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b86a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b86e:	d10a      	bne.n	800b886 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	685b      	ldr	r3, [r3, #4]
 800b876:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	430a      	orrs	r2, r1
 800b884:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b88a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d00a      	beq.n	800b8a8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	685b      	ldr	r3, [r3, #4]
 800b898:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	430a      	orrs	r2, r1
 800b8a6:	605a      	str	r2, [r3, #4]
  }
}
 800b8a8:	bf00      	nop
 800b8aa:	370c      	adds	r7, #12
 800b8ac:	46bd      	mov	sp, r7
 800b8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b2:	4770      	bx	lr

0800b8b4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b8b4:	b580      	push	{r7, lr}
 800b8b6:	b098      	sub	sp, #96	@ 0x60
 800b8b8:	af02      	add	r7, sp, #8
 800b8ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	2200      	movs	r2, #0
 800b8c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b8c4:	f7f6 f9d0 	bl	8001c68 <HAL_GetTick>
 800b8c8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	f003 0308 	and.w	r3, r3, #8
 800b8d4:	2b08      	cmp	r3, #8
 800b8d6:	d12f      	bne.n	800b938 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b8d8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b8dc:	9300      	str	r3, [sp, #0]
 800b8de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b8e0:	2200      	movs	r2, #0
 800b8e2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b8e6:	6878      	ldr	r0, [r7, #4]
 800b8e8:	f000 f88e 	bl	800ba08 <UART_WaitOnFlagUntilTimeout>
 800b8ec:	4603      	mov	r3, r0
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d022      	beq.n	800b938 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8fa:	e853 3f00 	ldrex	r3, [r3]
 800b8fe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b900:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b902:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b906:	653b      	str	r3, [r7, #80]	@ 0x50
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	461a      	mov	r2, r3
 800b90e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b910:	647b      	str	r3, [r7, #68]	@ 0x44
 800b912:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b914:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b916:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b918:	e841 2300 	strex	r3, r2, [r1]
 800b91c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b91e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b920:	2b00      	cmp	r3, #0
 800b922:	d1e6      	bne.n	800b8f2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	2220      	movs	r2, #32
 800b928:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	2200      	movs	r2, #0
 800b930:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b934:	2303      	movs	r3, #3
 800b936:	e063      	b.n	800ba00 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	f003 0304 	and.w	r3, r3, #4
 800b942:	2b04      	cmp	r3, #4
 800b944:	d149      	bne.n	800b9da <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b946:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b94a:	9300      	str	r3, [sp, #0]
 800b94c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b94e:	2200      	movs	r2, #0
 800b950:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b954:	6878      	ldr	r0, [r7, #4]
 800b956:	f000 f857 	bl	800ba08 <UART_WaitOnFlagUntilTimeout>
 800b95a:	4603      	mov	r3, r0
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	d03c      	beq.n	800b9da <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b968:	e853 3f00 	ldrex	r3, [r3]
 800b96c:	623b      	str	r3, [r7, #32]
   return(result);
 800b96e:	6a3b      	ldr	r3, [r7, #32]
 800b970:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b974:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	461a      	mov	r2, r3
 800b97c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b97e:	633b      	str	r3, [r7, #48]	@ 0x30
 800b980:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b982:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b984:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b986:	e841 2300 	strex	r3, r2, [r1]
 800b98a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b98c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d1e6      	bne.n	800b960 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	3308      	adds	r3, #8
 800b998:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b99a:	693b      	ldr	r3, [r7, #16]
 800b99c:	e853 3f00 	ldrex	r3, [r3]
 800b9a0:	60fb      	str	r3, [r7, #12]
   return(result);
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	f023 0301 	bic.w	r3, r3, #1
 800b9a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	681b      	ldr	r3, [r3, #0]
 800b9ae:	3308      	adds	r3, #8
 800b9b0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b9b2:	61fa      	str	r2, [r7, #28]
 800b9b4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9b6:	69b9      	ldr	r1, [r7, #24]
 800b9b8:	69fa      	ldr	r2, [r7, #28]
 800b9ba:	e841 2300 	strex	r3, r2, [r1]
 800b9be:	617b      	str	r3, [r7, #20]
   return(result);
 800b9c0:	697b      	ldr	r3, [r7, #20]
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	d1e5      	bne.n	800b992 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	2220      	movs	r2, #32
 800b9ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	2200      	movs	r2, #0
 800b9d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b9d6:	2303      	movs	r3, #3
 800b9d8:	e012      	b.n	800ba00 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	2220      	movs	r2, #32
 800b9de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	2220      	movs	r2, #32
 800b9e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	2200      	movs	r2, #0
 800b9ee:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	2200      	movs	r2, #0
 800b9f4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	2200      	movs	r2, #0
 800b9fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b9fe:	2300      	movs	r3, #0
}
 800ba00:	4618      	mov	r0, r3
 800ba02:	3758      	adds	r7, #88	@ 0x58
 800ba04:	46bd      	mov	sp, r7
 800ba06:	bd80      	pop	{r7, pc}

0800ba08 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ba08:	b580      	push	{r7, lr}
 800ba0a:	b084      	sub	sp, #16
 800ba0c:	af00      	add	r7, sp, #0
 800ba0e:	60f8      	str	r0, [r7, #12]
 800ba10:	60b9      	str	r1, [r7, #8]
 800ba12:	603b      	str	r3, [r7, #0]
 800ba14:	4613      	mov	r3, r2
 800ba16:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ba18:	e04f      	b.n	800baba <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ba1a:	69bb      	ldr	r3, [r7, #24]
 800ba1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba20:	d04b      	beq.n	800baba <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ba22:	f7f6 f921 	bl	8001c68 <HAL_GetTick>
 800ba26:	4602      	mov	r2, r0
 800ba28:	683b      	ldr	r3, [r7, #0]
 800ba2a:	1ad3      	subs	r3, r2, r3
 800ba2c:	69ba      	ldr	r2, [r7, #24]
 800ba2e:	429a      	cmp	r2, r3
 800ba30:	d302      	bcc.n	800ba38 <UART_WaitOnFlagUntilTimeout+0x30>
 800ba32:	69bb      	ldr	r3, [r7, #24]
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d101      	bne.n	800ba3c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ba38:	2303      	movs	r3, #3
 800ba3a:	e04e      	b.n	800bada <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	f003 0304 	and.w	r3, r3, #4
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d037      	beq.n	800baba <UART_WaitOnFlagUntilTimeout+0xb2>
 800ba4a:	68bb      	ldr	r3, [r7, #8]
 800ba4c:	2b80      	cmp	r3, #128	@ 0x80
 800ba4e:	d034      	beq.n	800baba <UART_WaitOnFlagUntilTimeout+0xb2>
 800ba50:	68bb      	ldr	r3, [r7, #8]
 800ba52:	2b40      	cmp	r3, #64	@ 0x40
 800ba54:	d031      	beq.n	800baba <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	69db      	ldr	r3, [r3, #28]
 800ba5c:	f003 0308 	and.w	r3, r3, #8
 800ba60:	2b08      	cmp	r3, #8
 800ba62:	d110      	bne.n	800ba86 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	2208      	movs	r2, #8
 800ba6a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ba6c:	68f8      	ldr	r0, [r7, #12]
 800ba6e:	f000 f839 	bl	800bae4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	2208      	movs	r2, #8
 800ba76:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	2200      	movs	r2, #0
 800ba7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800ba82:	2301      	movs	r3, #1
 800ba84:	e029      	b.n	800bada <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	69db      	ldr	r3, [r3, #28]
 800ba8c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ba90:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ba94:	d111      	bne.n	800baba <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ba9e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800baa0:	68f8      	ldr	r0, [r7, #12]
 800baa2:	f000 f81f 	bl	800bae4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	2220      	movs	r2, #32
 800baaa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	2200      	movs	r2, #0
 800bab2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800bab6:	2303      	movs	r3, #3
 800bab8:	e00f      	b.n	800bada <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	69da      	ldr	r2, [r3, #28]
 800bac0:	68bb      	ldr	r3, [r7, #8]
 800bac2:	4013      	ands	r3, r2
 800bac4:	68ba      	ldr	r2, [r7, #8]
 800bac6:	429a      	cmp	r2, r3
 800bac8:	bf0c      	ite	eq
 800baca:	2301      	moveq	r3, #1
 800bacc:	2300      	movne	r3, #0
 800bace:	b2db      	uxtb	r3, r3
 800bad0:	461a      	mov	r2, r3
 800bad2:	79fb      	ldrb	r3, [r7, #7]
 800bad4:	429a      	cmp	r2, r3
 800bad6:	d0a0      	beq.n	800ba1a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800bad8:	2300      	movs	r3, #0
}
 800bada:	4618      	mov	r0, r3
 800badc:	3710      	adds	r7, #16
 800bade:	46bd      	mov	sp, r7
 800bae0:	bd80      	pop	{r7, pc}
	...

0800bae4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800bae4:	b480      	push	{r7}
 800bae6:	b095      	sub	sp, #84	@ 0x54
 800bae8:	af00      	add	r7, sp, #0
 800baea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800baf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800baf4:	e853 3f00 	ldrex	r3, [r3]
 800baf8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800bafa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bafc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bb00:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	461a      	mov	r2, r3
 800bb08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bb0a:	643b      	str	r3, [r7, #64]	@ 0x40
 800bb0c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb0e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800bb10:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bb12:	e841 2300 	strex	r3, r2, [r1]
 800bb16:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bb18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d1e6      	bne.n	800baec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	3308      	adds	r3, #8
 800bb24:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb26:	6a3b      	ldr	r3, [r7, #32]
 800bb28:	e853 3f00 	ldrex	r3, [r3]
 800bb2c:	61fb      	str	r3, [r7, #28]
   return(result);
 800bb2e:	69fa      	ldr	r2, [r7, #28]
 800bb30:	4b1e      	ldr	r3, [pc, #120]	@ (800bbac <UART_EndRxTransfer+0xc8>)
 800bb32:	4013      	ands	r3, r2
 800bb34:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	3308      	adds	r3, #8
 800bb3c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bb3e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bb40:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb42:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bb44:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bb46:	e841 2300 	strex	r3, r2, [r1]
 800bb4a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bb4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d1e5      	bne.n	800bb1e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bb56:	2b01      	cmp	r3, #1
 800bb58:	d118      	bne.n	800bb8c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	681b      	ldr	r3, [r3, #0]
 800bb5e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	e853 3f00 	ldrex	r3, [r3]
 800bb66:	60bb      	str	r3, [r7, #8]
   return(result);
 800bb68:	68bb      	ldr	r3, [r7, #8]
 800bb6a:	f023 0310 	bic.w	r3, r3, #16
 800bb6e:	647b      	str	r3, [r7, #68]	@ 0x44
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	461a      	mov	r2, r3
 800bb76:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bb78:	61bb      	str	r3, [r7, #24]
 800bb7a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb7c:	6979      	ldr	r1, [r7, #20]
 800bb7e:	69ba      	ldr	r2, [r7, #24]
 800bb80:	e841 2300 	strex	r3, r2, [r1]
 800bb84:	613b      	str	r3, [r7, #16]
   return(result);
 800bb86:	693b      	ldr	r3, [r7, #16]
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d1e6      	bne.n	800bb5a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	2220      	movs	r2, #32
 800bb90:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	2200      	movs	r2, #0
 800bb98:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	2200      	movs	r2, #0
 800bb9e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800bba0:	bf00      	nop
 800bba2:	3754      	adds	r7, #84	@ 0x54
 800bba4:	46bd      	mov	sp, r7
 800bba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbaa:	4770      	bx	lr
 800bbac:	effffffe 	.word	0xeffffffe

0800bbb0 <__assert_func>:
 800bbb0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bbb2:	4614      	mov	r4, r2
 800bbb4:	461a      	mov	r2, r3
 800bbb6:	4b09      	ldr	r3, [pc, #36]	@ (800bbdc <__assert_func+0x2c>)
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	4605      	mov	r5, r0
 800bbbc:	68d8      	ldr	r0, [r3, #12]
 800bbbe:	b14c      	cbz	r4, 800bbd4 <__assert_func+0x24>
 800bbc0:	4b07      	ldr	r3, [pc, #28]	@ (800bbe0 <__assert_func+0x30>)
 800bbc2:	9100      	str	r1, [sp, #0]
 800bbc4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bbc8:	4906      	ldr	r1, [pc, #24]	@ (800bbe4 <__assert_func+0x34>)
 800bbca:	462b      	mov	r3, r5
 800bbcc:	f000 f8b2 	bl	800bd34 <fiprintf>
 800bbd0:	f000 f9b1 	bl	800bf36 <abort>
 800bbd4:	4b04      	ldr	r3, [pc, #16]	@ (800bbe8 <__assert_func+0x38>)
 800bbd6:	461c      	mov	r4, r3
 800bbd8:	e7f3      	b.n	800bbc2 <__assert_func+0x12>
 800bbda:	bf00      	nop
 800bbdc:	24000038 	.word	0x24000038
 800bbe0:	0800cbb0 	.word	0x0800cbb0
 800bbe4:	0800cbbd 	.word	0x0800cbbd
 800bbe8:	0800cbeb 	.word	0x0800cbeb

0800bbec <std>:
 800bbec:	2300      	movs	r3, #0
 800bbee:	b510      	push	{r4, lr}
 800bbf0:	4604      	mov	r4, r0
 800bbf2:	e9c0 3300 	strd	r3, r3, [r0]
 800bbf6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bbfa:	6083      	str	r3, [r0, #8]
 800bbfc:	8181      	strh	r1, [r0, #12]
 800bbfe:	6643      	str	r3, [r0, #100]	@ 0x64
 800bc00:	81c2      	strh	r2, [r0, #14]
 800bc02:	6183      	str	r3, [r0, #24]
 800bc04:	4619      	mov	r1, r3
 800bc06:	2208      	movs	r2, #8
 800bc08:	305c      	adds	r0, #92	@ 0x5c
 800bc0a:	f000 f918 	bl	800be3e <memset>
 800bc0e:	4b0d      	ldr	r3, [pc, #52]	@ (800bc44 <std+0x58>)
 800bc10:	6263      	str	r3, [r4, #36]	@ 0x24
 800bc12:	4b0d      	ldr	r3, [pc, #52]	@ (800bc48 <std+0x5c>)
 800bc14:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bc16:	4b0d      	ldr	r3, [pc, #52]	@ (800bc4c <std+0x60>)
 800bc18:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bc1a:	4b0d      	ldr	r3, [pc, #52]	@ (800bc50 <std+0x64>)
 800bc1c:	6323      	str	r3, [r4, #48]	@ 0x30
 800bc1e:	4b0d      	ldr	r3, [pc, #52]	@ (800bc54 <std+0x68>)
 800bc20:	6224      	str	r4, [r4, #32]
 800bc22:	429c      	cmp	r4, r3
 800bc24:	d006      	beq.n	800bc34 <std+0x48>
 800bc26:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800bc2a:	4294      	cmp	r4, r2
 800bc2c:	d002      	beq.n	800bc34 <std+0x48>
 800bc2e:	33d0      	adds	r3, #208	@ 0xd0
 800bc30:	429c      	cmp	r4, r3
 800bc32:	d105      	bne.n	800bc40 <std+0x54>
 800bc34:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800bc38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bc3c:	f000 b978 	b.w	800bf30 <__retarget_lock_init_recursive>
 800bc40:	bd10      	pop	{r4, pc}
 800bc42:	bf00      	nop
 800bc44:	0800bdb9 	.word	0x0800bdb9
 800bc48:	0800bddb 	.word	0x0800bddb
 800bc4c:	0800be13 	.word	0x0800be13
 800bc50:	0800be37 	.word	0x0800be37
 800bc54:	240013d0 	.word	0x240013d0

0800bc58 <stdio_exit_handler>:
 800bc58:	4a02      	ldr	r2, [pc, #8]	@ (800bc64 <stdio_exit_handler+0xc>)
 800bc5a:	4903      	ldr	r1, [pc, #12]	@ (800bc68 <stdio_exit_handler+0x10>)
 800bc5c:	4803      	ldr	r0, [pc, #12]	@ (800bc6c <stdio_exit_handler+0x14>)
 800bc5e:	f000 b87b 	b.w	800bd58 <_fwalk_sglue>
 800bc62:	bf00      	nop
 800bc64:	2400002c 	.word	0x2400002c
 800bc68:	0800c7d9 	.word	0x0800c7d9
 800bc6c:	2400003c 	.word	0x2400003c

0800bc70 <cleanup_stdio>:
 800bc70:	6841      	ldr	r1, [r0, #4]
 800bc72:	4b0c      	ldr	r3, [pc, #48]	@ (800bca4 <cleanup_stdio+0x34>)
 800bc74:	4299      	cmp	r1, r3
 800bc76:	b510      	push	{r4, lr}
 800bc78:	4604      	mov	r4, r0
 800bc7a:	d001      	beq.n	800bc80 <cleanup_stdio+0x10>
 800bc7c:	f000 fdac 	bl	800c7d8 <_fflush_r>
 800bc80:	68a1      	ldr	r1, [r4, #8]
 800bc82:	4b09      	ldr	r3, [pc, #36]	@ (800bca8 <cleanup_stdio+0x38>)
 800bc84:	4299      	cmp	r1, r3
 800bc86:	d002      	beq.n	800bc8e <cleanup_stdio+0x1e>
 800bc88:	4620      	mov	r0, r4
 800bc8a:	f000 fda5 	bl	800c7d8 <_fflush_r>
 800bc8e:	68e1      	ldr	r1, [r4, #12]
 800bc90:	4b06      	ldr	r3, [pc, #24]	@ (800bcac <cleanup_stdio+0x3c>)
 800bc92:	4299      	cmp	r1, r3
 800bc94:	d004      	beq.n	800bca0 <cleanup_stdio+0x30>
 800bc96:	4620      	mov	r0, r4
 800bc98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bc9c:	f000 bd9c 	b.w	800c7d8 <_fflush_r>
 800bca0:	bd10      	pop	{r4, pc}
 800bca2:	bf00      	nop
 800bca4:	240013d0 	.word	0x240013d0
 800bca8:	24001438 	.word	0x24001438
 800bcac:	240014a0 	.word	0x240014a0

0800bcb0 <global_stdio_init.part.0>:
 800bcb0:	b510      	push	{r4, lr}
 800bcb2:	4b0b      	ldr	r3, [pc, #44]	@ (800bce0 <global_stdio_init.part.0+0x30>)
 800bcb4:	4c0b      	ldr	r4, [pc, #44]	@ (800bce4 <global_stdio_init.part.0+0x34>)
 800bcb6:	4a0c      	ldr	r2, [pc, #48]	@ (800bce8 <global_stdio_init.part.0+0x38>)
 800bcb8:	601a      	str	r2, [r3, #0]
 800bcba:	4620      	mov	r0, r4
 800bcbc:	2200      	movs	r2, #0
 800bcbe:	2104      	movs	r1, #4
 800bcc0:	f7ff ff94 	bl	800bbec <std>
 800bcc4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bcc8:	2201      	movs	r2, #1
 800bcca:	2109      	movs	r1, #9
 800bccc:	f7ff ff8e 	bl	800bbec <std>
 800bcd0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bcd4:	2202      	movs	r2, #2
 800bcd6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bcda:	2112      	movs	r1, #18
 800bcdc:	f7ff bf86 	b.w	800bbec <std>
 800bce0:	24001508 	.word	0x24001508
 800bce4:	240013d0 	.word	0x240013d0
 800bce8:	0800bc59 	.word	0x0800bc59

0800bcec <__sfp_lock_acquire>:
 800bcec:	4801      	ldr	r0, [pc, #4]	@ (800bcf4 <__sfp_lock_acquire+0x8>)
 800bcee:	f000 b920 	b.w	800bf32 <__retarget_lock_acquire_recursive>
 800bcf2:	bf00      	nop
 800bcf4:	24001511 	.word	0x24001511

0800bcf8 <__sfp_lock_release>:
 800bcf8:	4801      	ldr	r0, [pc, #4]	@ (800bd00 <__sfp_lock_release+0x8>)
 800bcfa:	f000 b91b 	b.w	800bf34 <__retarget_lock_release_recursive>
 800bcfe:	bf00      	nop
 800bd00:	24001511 	.word	0x24001511

0800bd04 <__sinit>:
 800bd04:	b510      	push	{r4, lr}
 800bd06:	4604      	mov	r4, r0
 800bd08:	f7ff fff0 	bl	800bcec <__sfp_lock_acquire>
 800bd0c:	6a23      	ldr	r3, [r4, #32]
 800bd0e:	b11b      	cbz	r3, 800bd18 <__sinit+0x14>
 800bd10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd14:	f7ff bff0 	b.w	800bcf8 <__sfp_lock_release>
 800bd18:	4b04      	ldr	r3, [pc, #16]	@ (800bd2c <__sinit+0x28>)
 800bd1a:	6223      	str	r3, [r4, #32]
 800bd1c:	4b04      	ldr	r3, [pc, #16]	@ (800bd30 <__sinit+0x2c>)
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d1f5      	bne.n	800bd10 <__sinit+0xc>
 800bd24:	f7ff ffc4 	bl	800bcb0 <global_stdio_init.part.0>
 800bd28:	e7f2      	b.n	800bd10 <__sinit+0xc>
 800bd2a:	bf00      	nop
 800bd2c:	0800bc71 	.word	0x0800bc71
 800bd30:	24001508 	.word	0x24001508

0800bd34 <fiprintf>:
 800bd34:	b40e      	push	{r1, r2, r3}
 800bd36:	b503      	push	{r0, r1, lr}
 800bd38:	4601      	mov	r1, r0
 800bd3a:	ab03      	add	r3, sp, #12
 800bd3c:	4805      	ldr	r0, [pc, #20]	@ (800bd54 <fiprintf+0x20>)
 800bd3e:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd42:	6800      	ldr	r0, [r0, #0]
 800bd44:	9301      	str	r3, [sp, #4]
 800bd46:	f000 fa1f 	bl	800c188 <_vfiprintf_r>
 800bd4a:	b002      	add	sp, #8
 800bd4c:	f85d eb04 	ldr.w	lr, [sp], #4
 800bd50:	b003      	add	sp, #12
 800bd52:	4770      	bx	lr
 800bd54:	24000038 	.word	0x24000038

0800bd58 <_fwalk_sglue>:
 800bd58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd5c:	4607      	mov	r7, r0
 800bd5e:	4688      	mov	r8, r1
 800bd60:	4614      	mov	r4, r2
 800bd62:	2600      	movs	r6, #0
 800bd64:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bd68:	f1b9 0901 	subs.w	r9, r9, #1
 800bd6c:	d505      	bpl.n	800bd7a <_fwalk_sglue+0x22>
 800bd6e:	6824      	ldr	r4, [r4, #0]
 800bd70:	2c00      	cmp	r4, #0
 800bd72:	d1f7      	bne.n	800bd64 <_fwalk_sglue+0xc>
 800bd74:	4630      	mov	r0, r6
 800bd76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd7a:	89ab      	ldrh	r3, [r5, #12]
 800bd7c:	2b01      	cmp	r3, #1
 800bd7e:	d907      	bls.n	800bd90 <_fwalk_sglue+0x38>
 800bd80:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bd84:	3301      	adds	r3, #1
 800bd86:	d003      	beq.n	800bd90 <_fwalk_sglue+0x38>
 800bd88:	4629      	mov	r1, r5
 800bd8a:	4638      	mov	r0, r7
 800bd8c:	47c0      	blx	r8
 800bd8e:	4306      	orrs	r6, r0
 800bd90:	3568      	adds	r5, #104	@ 0x68
 800bd92:	e7e9      	b.n	800bd68 <_fwalk_sglue+0x10>

0800bd94 <iprintf>:
 800bd94:	b40f      	push	{r0, r1, r2, r3}
 800bd96:	b507      	push	{r0, r1, r2, lr}
 800bd98:	4906      	ldr	r1, [pc, #24]	@ (800bdb4 <iprintf+0x20>)
 800bd9a:	ab04      	add	r3, sp, #16
 800bd9c:	6808      	ldr	r0, [r1, #0]
 800bd9e:	f853 2b04 	ldr.w	r2, [r3], #4
 800bda2:	6881      	ldr	r1, [r0, #8]
 800bda4:	9301      	str	r3, [sp, #4]
 800bda6:	f000 f9ef 	bl	800c188 <_vfiprintf_r>
 800bdaa:	b003      	add	sp, #12
 800bdac:	f85d eb04 	ldr.w	lr, [sp], #4
 800bdb0:	b004      	add	sp, #16
 800bdb2:	4770      	bx	lr
 800bdb4:	24000038 	.word	0x24000038

0800bdb8 <__sread>:
 800bdb8:	b510      	push	{r4, lr}
 800bdba:	460c      	mov	r4, r1
 800bdbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bdc0:	f000 f868 	bl	800be94 <_read_r>
 800bdc4:	2800      	cmp	r0, #0
 800bdc6:	bfab      	itete	ge
 800bdc8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bdca:	89a3      	ldrhlt	r3, [r4, #12]
 800bdcc:	181b      	addge	r3, r3, r0
 800bdce:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bdd2:	bfac      	ite	ge
 800bdd4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bdd6:	81a3      	strhlt	r3, [r4, #12]
 800bdd8:	bd10      	pop	{r4, pc}

0800bdda <__swrite>:
 800bdda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bdde:	461f      	mov	r7, r3
 800bde0:	898b      	ldrh	r3, [r1, #12]
 800bde2:	05db      	lsls	r3, r3, #23
 800bde4:	4605      	mov	r5, r0
 800bde6:	460c      	mov	r4, r1
 800bde8:	4616      	mov	r6, r2
 800bdea:	d505      	bpl.n	800bdf8 <__swrite+0x1e>
 800bdec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bdf0:	2302      	movs	r3, #2
 800bdf2:	2200      	movs	r2, #0
 800bdf4:	f000 f83c 	bl	800be70 <_lseek_r>
 800bdf8:	89a3      	ldrh	r3, [r4, #12]
 800bdfa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bdfe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800be02:	81a3      	strh	r3, [r4, #12]
 800be04:	4632      	mov	r2, r6
 800be06:	463b      	mov	r3, r7
 800be08:	4628      	mov	r0, r5
 800be0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800be0e:	f000 b853 	b.w	800beb8 <_write_r>

0800be12 <__sseek>:
 800be12:	b510      	push	{r4, lr}
 800be14:	460c      	mov	r4, r1
 800be16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be1a:	f000 f829 	bl	800be70 <_lseek_r>
 800be1e:	1c43      	adds	r3, r0, #1
 800be20:	89a3      	ldrh	r3, [r4, #12]
 800be22:	bf15      	itete	ne
 800be24:	6560      	strne	r0, [r4, #84]	@ 0x54
 800be26:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800be2a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800be2e:	81a3      	strheq	r3, [r4, #12]
 800be30:	bf18      	it	ne
 800be32:	81a3      	strhne	r3, [r4, #12]
 800be34:	bd10      	pop	{r4, pc}

0800be36 <__sclose>:
 800be36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be3a:	f000 b809 	b.w	800be50 <_close_r>

0800be3e <memset>:
 800be3e:	4402      	add	r2, r0
 800be40:	4603      	mov	r3, r0
 800be42:	4293      	cmp	r3, r2
 800be44:	d100      	bne.n	800be48 <memset+0xa>
 800be46:	4770      	bx	lr
 800be48:	f803 1b01 	strb.w	r1, [r3], #1
 800be4c:	e7f9      	b.n	800be42 <memset+0x4>
	...

0800be50 <_close_r>:
 800be50:	b538      	push	{r3, r4, r5, lr}
 800be52:	4d06      	ldr	r5, [pc, #24]	@ (800be6c <_close_r+0x1c>)
 800be54:	2300      	movs	r3, #0
 800be56:	4604      	mov	r4, r0
 800be58:	4608      	mov	r0, r1
 800be5a:	602b      	str	r3, [r5, #0]
 800be5c:	f7f5 fbe6 	bl	800162c <_close>
 800be60:	1c43      	adds	r3, r0, #1
 800be62:	d102      	bne.n	800be6a <_close_r+0x1a>
 800be64:	682b      	ldr	r3, [r5, #0]
 800be66:	b103      	cbz	r3, 800be6a <_close_r+0x1a>
 800be68:	6023      	str	r3, [r4, #0]
 800be6a:	bd38      	pop	{r3, r4, r5, pc}
 800be6c:	2400150c 	.word	0x2400150c

0800be70 <_lseek_r>:
 800be70:	b538      	push	{r3, r4, r5, lr}
 800be72:	4d07      	ldr	r5, [pc, #28]	@ (800be90 <_lseek_r+0x20>)
 800be74:	4604      	mov	r4, r0
 800be76:	4608      	mov	r0, r1
 800be78:	4611      	mov	r1, r2
 800be7a:	2200      	movs	r2, #0
 800be7c:	602a      	str	r2, [r5, #0]
 800be7e:	461a      	mov	r2, r3
 800be80:	f7f5 fbfb 	bl	800167a <_lseek>
 800be84:	1c43      	adds	r3, r0, #1
 800be86:	d102      	bne.n	800be8e <_lseek_r+0x1e>
 800be88:	682b      	ldr	r3, [r5, #0]
 800be8a:	b103      	cbz	r3, 800be8e <_lseek_r+0x1e>
 800be8c:	6023      	str	r3, [r4, #0]
 800be8e:	bd38      	pop	{r3, r4, r5, pc}
 800be90:	2400150c 	.word	0x2400150c

0800be94 <_read_r>:
 800be94:	b538      	push	{r3, r4, r5, lr}
 800be96:	4d07      	ldr	r5, [pc, #28]	@ (800beb4 <_read_r+0x20>)
 800be98:	4604      	mov	r4, r0
 800be9a:	4608      	mov	r0, r1
 800be9c:	4611      	mov	r1, r2
 800be9e:	2200      	movs	r2, #0
 800bea0:	602a      	str	r2, [r5, #0]
 800bea2:	461a      	mov	r2, r3
 800bea4:	f7f5 fb89 	bl	80015ba <_read>
 800bea8:	1c43      	adds	r3, r0, #1
 800beaa:	d102      	bne.n	800beb2 <_read_r+0x1e>
 800beac:	682b      	ldr	r3, [r5, #0]
 800beae:	b103      	cbz	r3, 800beb2 <_read_r+0x1e>
 800beb0:	6023      	str	r3, [r4, #0]
 800beb2:	bd38      	pop	{r3, r4, r5, pc}
 800beb4:	2400150c 	.word	0x2400150c

0800beb8 <_write_r>:
 800beb8:	b538      	push	{r3, r4, r5, lr}
 800beba:	4d07      	ldr	r5, [pc, #28]	@ (800bed8 <_write_r+0x20>)
 800bebc:	4604      	mov	r4, r0
 800bebe:	4608      	mov	r0, r1
 800bec0:	4611      	mov	r1, r2
 800bec2:	2200      	movs	r2, #0
 800bec4:	602a      	str	r2, [r5, #0]
 800bec6:	461a      	mov	r2, r3
 800bec8:	f7f5 fb94 	bl	80015f4 <_write>
 800becc:	1c43      	adds	r3, r0, #1
 800bece:	d102      	bne.n	800bed6 <_write_r+0x1e>
 800bed0:	682b      	ldr	r3, [r5, #0]
 800bed2:	b103      	cbz	r3, 800bed6 <_write_r+0x1e>
 800bed4:	6023      	str	r3, [r4, #0]
 800bed6:	bd38      	pop	{r3, r4, r5, pc}
 800bed8:	2400150c 	.word	0x2400150c

0800bedc <__errno>:
 800bedc:	4b01      	ldr	r3, [pc, #4]	@ (800bee4 <__errno+0x8>)
 800bede:	6818      	ldr	r0, [r3, #0]
 800bee0:	4770      	bx	lr
 800bee2:	bf00      	nop
 800bee4:	24000038 	.word	0x24000038

0800bee8 <__libc_init_array>:
 800bee8:	b570      	push	{r4, r5, r6, lr}
 800beea:	4d0d      	ldr	r5, [pc, #52]	@ (800bf20 <__libc_init_array+0x38>)
 800beec:	4c0d      	ldr	r4, [pc, #52]	@ (800bf24 <__libc_init_array+0x3c>)
 800beee:	1b64      	subs	r4, r4, r5
 800bef0:	10a4      	asrs	r4, r4, #2
 800bef2:	2600      	movs	r6, #0
 800bef4:	42a6      	cmp	r6, r4
 800bef6:	d109      	bne.n	800bf0c <__libc_init_array+0x24>
 800bef8:	4d0b      	ldr	r5, [pc, #44]	@ (800bf28 <__libc_init_array+0x40>)
 800befa:	4c0c      	ldr	r4, [pc, #48]	@ (800bf2c <__libc_init_array+0x44>)
 800befc:	f000 fe00 	bl	800cb00 <_init>
 800bf00:	1b64      	subs	r4, r4, r5
 800bf02:	10a4      	asrs	r4, r4, #2
 800bf04:	2600      	movs	r6, #0
 800bf06:	42a6      	cmp	r6, r4
 800bf08:	d105      	bne.n	800bf16 <__libc_init_array+0x2e>
 800bf0a:	bd70      	pop	{r4, r5, r6, pc}
 800bf0c:	f855 3b04 	ldr.w	r3, [r5], #4
 800bf10:	4798      	blx	r3
 800bf12:	3601      	adds	r6, #1
 800bf14:	e7ee      	b.n	800bef4 <__libc_init_array+0xc>
 800bf16:	f855 3b04 	ldr.w	r3, [r5], #4
 800bf1a:	4798      	blx	r3
 800bf1c:	3601      	adds	r6, #1
 800bf1e:	e7f2      	b.n	800bf06 <__libc_init_array+0x1e>
 800bf20:	0800cc28 	.word	0x0800cc28
 800bf24:	0800cc28 	.word	0x0800cc28
 800bf28:	0800cc28 	.word	0x0800cc28
 800bf2c:	0800cc2c 	.word	0x0800cc2c

0800bf30 <__retarget_lock_init_recursive>:
 800bf30:	4770      	bx	lr

0800bf32 <__retarget_lock_acquire_recursive>:
 800bf32:	4770      	bx	lr

0800bf34 <__retarget_lock_release_recursive>:
 800bf34:	4770      	bx	lr

0800bf36 <abort>:
 800bf36:	b508      	push	{r3, lr}
 800bf38:	2006      	movs	r0, #6
 800bf3a:	f000 fd31 	bl	800c9a0 <raise>
 800bf3e:	2001      	movs	r0, #1
 800bf40:	f7f5 fb30 	bl	80015a4 <_exit>

0800bf44 <_free_r>:
 800bf44:	b538      	push	{r3, r4, r5, lr}
 800bf46:	4605      	mov	r5, r0
 800bf48:	2900      	cmp	r1, #0
 800bf4a:	d041      	beq.n	800bfd0 <_free_r+0x8c>
 800bf4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bf50:	1f0c      	subs	r4, r1, #4
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	bfb8      	it	lt
 800bf56:	18e4      	addlt	r4, r4, r3
 800bf58:	f000 f8e0 	bl	800c11c <__malloc_lock>
 800bf5c:	4a1d      	ldr	r2, [pc, #116]	@ (800bfd4 <_free_r+0x90>)
 800bf5e:	6813      	ldr	r3, [r2, #0]
 800bf60:	b933      	cbnz	r3, 800bf70 <_free_r+0x2c>
 800bf62:	6063      	str	r3, [r4, #4]
 800bf64:	6014      	str	r4, [r2, #0]
 800bf66:	4628      	mov	r0, r5
 800bf68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bf6c:	f000 b8dc 	b.w	800c128 <__malloc_unlock>
 800bf70:	42a3      	cmp	r3, r4
 800bf72:	d908      	bls.n	800bf86 <_free_r+0x42>
 800bf74:	6820      	ldr	r0, [r4, #0]
 800bf76:	1821      	adds	r1, r4, r0
 800bf78:	428b      	cmp	r3, r1
 800bf7a:	bf01      	itttt	eq
 800bf7c:	6819      	ldreq	r1, [r3, #0]
 800bf7e:	685b      	ldreq	r3, [r3, #4]
 800bf80:	1809      	addeq	r1, r1, r0
 800bf82:	6021      	streq	r1, [r4, #0]
 800bf84:	e7ed      	b.n	800bf62 <_free_r+0x1e>
 800bf86:	461a      	mov	r2, r3
 800bf88:	685b      	ldr	r3, [r3, #4]
 800bf8a:	b10b      	cbz	r3, 800bf90 <_free_r+0x4c>
 800bf8c:	42a3      	cmp	r3, r4
 800bf8e:	d9fa      	bls.n	800bf86 <_free_r+0x42>
 800bf90:	6811      	ldr	r1, [r2, #0]
 800bf92:	1850      	adds	r0, r2, r1
 800bf94:	42a0      	cmp	r0, r4
 800bf96:	d10b      	bne.n	800bfb0 <_free_r+0x6c>
 800bf98:	6820      	ldr	r0, [r4, #0]
 800bf9a:	4401      	add	r1, r0
 800bf9c:	1850      	adds	r0, r2, r1
 800bf9e:	4283      	cmp	r3, r0
 800bfa0:	6011      	str	r1, [r2, #0]
 800bfa2:	d1e0      	bne.n	800bf66 <_free_r+0x22>
 800bfa4:	6818      	ldr	r0, [r3, #0]
 800bfa6:	685b      	ldr	r3, [r3, #4]
 800bfa8:	6053      	str	r3, [r2, #4]
 800bfaa:	4408      	add	r0, r1
 800bfac:	6010      	str	r0, [r2, #0]
 800bfae:	e7da      	b.n	800bf66 <_free_r+0x22>
 800bfb0:	d902      	bls.n	800bfb8 <_free_r+0x74>
 800bfb2:	230c      	movs	r3, #12
 800bfb4:	602b      	str	r3, [r5, #0]
 800bfb6:	e7d6      	b.n	800bf66 <_free_r+0x22>
 800bfb8:	6820      	ldr	r0, [r4, #0]
 800bfba:	1821      	adds	r1, r4, r0
 800bfbc:	428b      	cmp	r3, r1
 800bfbe:	bf04      	itt	eq
 800bfc0:	6819      	ldreq	r1, [r3, #0]
 800bfc2:	685b      	ldreq	r3, [r3, #4]
 800bfc4:	6063      	str	r3, [r4, #4]
 800bfc6:	bf04      	itt	eq
 800bfc8:	1809      	addeq	r1, r1, r0
 800bfca:	6021      	streq	r1, [r4, #0]
 800bfcc:	6054      	str	r4, [r2, #4]
 800bfce:	e7ca      	b.n	800bf66 <_free_r+0x22>
 800bfd0:	bd38      	pop	{r3, r4, r5, pc}
 800bfd2:	bf00      	nop
 800bfd4:	24001518 	.word	0x24001518

0800bfd8 <sbrk_aligned>:
 800bfd8:	b570      	push	{r4, r5, r6, lr}
 800bfda:	4e0f      	ldr	r6, [pc, #60]	@ (800c018 <sbrk_aligned+0x40>)
 800bfdc:	460c      	mov	r4, r1
 800bfde:	6831      	ldr	r1, [r6, #0]
 800bfe0:	4605      	mov	r5, r0
 800bfe2:	b911      	cbnz	r1, 800bfea <sbrk_aligned+0x12>
 800bfe4:	f000 fcf8 	bl	800c9d8 <_sbrk_r>
 800bfe8:	6030      	str	r0, [r6, #0]
 800bfea:	4621      	mov	r1, r4
 800bfec:	4628      	mov	r0, r5
 800bfee:	f000 fcf3 	bl	800c9d8 <_sbrk_r>
 800bff2:	1c43      	adds	r3, r0, #1
 800bff4:	d103      	bne.n	800bffe <sbrk_aligned+0x26>
 800bff6:	f04f 34ff 	mov.w	r4, #4294967295
 800bffa:	4620      	mov	r0, r4
 800bffc:	bd70      	pop	{r4, r5, r6, pc}
 800bffe:	1cc4      	adds	r4, r0, #3
 800c000:	f024 0403 	bic.w	r4, r4, #3
 800c004:	42a0      	cmp	r0, r4
 800c006:	d0f8      	beq.n	800bffa <sbrk_aligned+0x22>
 800c008:	1a21      	subs	r1, r4, r0
 800c00a:	4628      	mov	r0, r5
 800c00c:	f000 fce4 	bl	800c9d8 <_sbrk_r>
 800c010:	3001      	adds	r0, #1
 800c012:	d1f2      	bne.n	800bffa <sbrk_aligned+0x22>
 800c014:	e7ef      	b.n	800bff6 <sbrk_aligned+0x1e>
 800c016:	bf00      	nop
 800c018:	24001514 	.word	0x24001514

0800c01c <_malloc_r>:
 800c01c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c020:	1ccd      	adds	r5, r1, #3
 800c022:	f025 0503 	bic.w	r5, r5, #3
 800c026:	3508      	adds	r5, #8
 800c028:	2d0c      	cmp	r5, #12
 800c02a:	bf38      	it	cc
 800c02c:	250c      	movcc	r5, #12
 800c02e:	2d00      	cmp	r5, #0
 800c030:	4606      	mov	r6, r0
 800c032:	db01      	blt.n	800c038 <_malloc_r+0x1c>
 800c034:	42a9      	cmp	r1, r5
 800c036:	d904      	bls.n	800c042 <_malloc_r+0x26>
 800c038:	230c      	movs	r3, #12
 800c03a:	6033      	str	r3, [r6, #0]
 800c03c:	2000      	movs	r0, #0
 800c03e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c042:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c118 <_malloc_r+0xfc>
 800c046:	f000 f869 	bl	800c11c <__malloc_lock>
 800c04a:	f8d8 3000 	ldr.w	r3, [r8]
 800c04e:	461c      	mov	r4, r3
 800c050:	bb44      	cbnz	r4, 800c0a4 <_malloc_r+0x88>
 800c052:	4629      	mov	r1, r5
 800c054:	4630      	mov	r0, r6
 800c056:	f7ff ffbf 	bl	800bfd8 <sbrk_aligned>
 800c05a:	1c43      	adds	r3, r0, #1
 800c05c:	4604      	mov	r4, r0
 800c05e:	d158      	bne.n	800c112 <_malloc_r+0xf6>
 800c060:	f8d8 4000 	ldr.w	r4, [r8]
 800c064:	4627      	mov	r7, r4
 800c066:	2f00      	cmp	r7, #0
 800c068:	d143      	bne.n	800c0f2 <_malloc_r+0xd6>
 800c06a:	2c00      	cmp	r4, #0
 800c06c:	d04b      	beq.n	800c106 <_malloc_r+0xea>
 800c06e:	6823      	ldr	r3, [r4, #0]
 800c070:	4639      	mov	r1, r7
 800c072:	4630      	mov	r0, r6
 800c074:	eb04 0903 	add.w	r9, r4, r3
 800c078:	f000 fcae 	bl	800c9d8 <_sbrk_r>
 800c07c:	4581      	cmp	r9, r0
 800c07e:	d142      	bne.n	800c106 <_malloc_r+0xea>
 800c080:	6821      	ldr	r1, [r4, #0]
 800c082:	1a6d      	subs	r5, r5, r1
 800c084:	4629      	mov	r1, r5
 800c086:	4630      	mov	r0, r6
 800c088:	f7ff ffa6 	bl	800bfd8 <sbrk_aligned>
 800c08c:	3001      	adds	r0, #1
 800c08e:	d03a      	beq.n	800c106 <_malloc_r+0xea>
 800c090:	6823      	ldr	r3, [r4, #0]
 800c092:	442b      	add	r3, r5
 800c094:	6023      	str	r3, [r4, #0]
 800c096:	f8d8 3000 	ldr.w	r3, [r8]
 800c09a:	685a      	ldr	r2, [r3, #4]
 800c09c:	bb62      	cbnz	r2, 800c0f8 <_malloc_r+0xdc>
 800c09e:	f8c8 7000 	str.w	r7, [r8]
 800c0a2:	e00f      	b.n	800c0c4 <_malloc_r+0xa8>
 800c0a4:	6822      	ldr	r2, [r4, #0]
 800c0a6:	1b52      	subs	r2, r2, r5
 800c0a8:	d420      	bmi.n	800c0ec <_malloc_r+0xd0>
 800c0aa:	2a0b      	cmp	r2, #11
 800c0ac:	d917      	bls.n	800c0de <_malloc_r+0xc2>
 800c0ae:	1961      	adds	r1, r4, r5
 800c0b0:	42a3      	cmp	r3, r4
 800c0b2:	6025      	str	r5, [r4, #0]
 800c0b4:	bf18      	it	ne
 800c0b6:	6059      	strne	r1, [r3, #4]
 800c0b8:	6863      	ldr	r3, [r4, #4]
 800c0ba:	bf08      	it	eq
 800c0bc:	f8c8 1000 	streq.w	r1, [r8]
 800c0c0:	5162      	str	r2, [r4, r5]
 800c0c2:	604b      	str	r3, [r1, #4]
 800c0c4:	4630      	mov	r0, r6
 800c0c6:	f000 f82f 	bl	800c128 <__malloc_unlock>
 800c0ca:	f104 000b 	add.w	r0, r4, #11
 800c0ce:	1d23      	adds	r3, r4, #4
 800c0d0:	f020 0007 	bic.w	r0, r0, #7
 800c0d4:	1ac2      	subs	r2, r0, r3
 800c0d6:	bf1c      	itt	ne
 800c0d8:	1a1b      	subne	r3, r3, r0
 800c0da:	50a3      	strne	r3, [r4, r2]
 800c0dc:	e7af      	b.n	800c03e <_malloc_r+0x22>
 800c0de:	6862      	ldr	r2, [r4, #4]
 800c0e0:	42a3      	cmp	r3, r4
 800c0e2:	bf0c      	ite	eq
 800c0e4:	f8c8 2000 	streq.w	r2, [r8]
 800c0e8:	605a      	strne	r2, [r3, #4]
 800c0ea:	e7eb      	b.n	800c0c4 <_malloc_r+0xa8>
 800c0ec:	4623      	mov	r3, r4
 800c0ee:	6864      	ldr	r4, [r4, #4]
 800c0f0:	e7ae      	b.n	800c050 <_malloc_r+0x34>
 800c0f2:	463c      	mov	r4, r7
 800c0f4:	687f      	ldr	r7, [r7, #4]
 800c0f6:	e7b6      	b.n	800c066 <_malloc_r+0x4a>
 800c0f8:	461a      	mov	r2, r3
 800c0fa:	685b      	ldr	r3, [r3, #4]
 800c0fc:	42a3      	cmp	r3, r4
 800c0fe:	d1fb      	bne.n	800c0f8 <_malloc_r+0xdc>
 800c100:	2300      	movs	r3, #0
 800c102:	6053      	str	r3, [r2, #4]
 800c104:	e7de      	b.n	800c0c4 <_malloc_r+0xa8>
 800c106:	230c      	movs	r3, #12
 800c108:	6033      	str	r3, [r6, #0]
 800c10a:	4630      	mov	r0, r6
 800c10c:	f000 f80c 	bl	800c128 <__malloc_unlock>
 800c110:	e794      	b.n	800c03c <_malloc_r+0x20>
 800c112:	6005      	str	r5, [r0, #0]
 800c114:	e7d6      	b.n	800c0c4 <_malloc_r+0xa8>
 800c116:	bf00      	nop
 800c118:	24001518 	.word	0x24001518

0800c11c <__malloc_lock>:
 800c11c:	4801      	ldr	r0, [pc, #4]	@ (800c124 <__malloc_lock+0x8>)
 800c11e:	f7ff bf08 	b.w	800bf32 <__retarget_lock_acquire_recursive>
 800c122:	bf00      	nop
 800c124:	24001510 	.word	0x24001510

0800c128 <__malloc_unlock>:
 800c128:	4801      	ldr	r0, [pc, #4]	@ (800c130 <__malloc_unlock+0x8>)
 800c12a:	f7ff bf03 	b.w	800bf34 <__retarget_lock_release_recursive>
 800c12e:	bf00      	nop
 800c130:	24001510 	.word	0x24001510

0800c134 <__sfputc_r>:
 800c134:	6893      	ldr	r3, [r2, #8]
 800c136:	3b01      	subs	r3, #1
 800c138:	2b00      	cmp	r3, #0
 800c13a:	b410      	push	{r4}
 800c13c:	6093      	str	r3, [r2, #8]
 800c13e:	da08      	bge.n	800c152 <__sfputc_r+0x1e>
 800c140:	6994      	ldr	r4, [r2, #24]
 800c142:	42a3      	cmp	r3, r4
 800c144:	db01      	blt.n	800c14a <__sfputc_r+0x16>
 800c146:	290a      	cmp	r1, #10
 800c148:	d103      	bne.n	800c152 <__sfputc_r+0x1e>
 800c14a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c14e:	f000 bb6b 	b.w	800c828 <__swbuf_r>
 800c152:	6813      	ldr	r3, [r2, #0]
 800c154:	1c58      	adds	r0, r3, #1
 800c156:	6010      	str	r0, [r2, #0]
 800c158:	7019      	strb	r1, [r3, #0]
 800c15a:	4608      	mov	r0, r1
 800c15c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c160:	4770      	bx	lr

0800c162 <__sfputs_r>:
 800c162:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c164:	4606      	mov	r6, r0
 800c166:	460f      	mov	r7, r1
 800c168:	4614      	mov	r4, r2
 800c16a:	18d5      	adds	r5, r2, r3
 800c16c:	42ac      	cmp	r4, r5
 800c16e:	d101      	bne.n	800c174 <__sfputs_r+0x12>
 800c170:	2000      	movs	r0, #0
 800c172:	e007      	b.n	800c184 <__sfputs_r+0x22>
 800c174:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c178:	463a      	mov	r2, r7
 800c17a:	4630      	mov	r0, r6
 800c17c:	f7ff ffda 	bl	800c134 <__sfputc_r>
 800c180:	1c43      	adds	r3, r0, #1
 800c182:	d1f3      	bne.n	800c16c <__sfputs_r+0xa>
 800c184:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c188 <_vfiprintf_r>:
 800c188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c18c:	460d      	mov	r5, r1
 800c18e:	b09d      	sub	sp, #116	@ 0x74
 800c190:	4614      	mov	r4, r2
 800c192:	4698      	mov	r8, r3
 800c194:	4606      	mov	r6, r0
 800c196:	b118      	cbz	r0, 800c1a0 <_vfiprintf_r+0x18>
 800c198:	6a03      	ldr	r3, [r0, #32]
 800c19a:	b90b      	cbnz	r3, 800c1a0 <_vfiprintf_r+0x18>
 800c19c:	f7ff fdb2 	bl	800bd04 <__sinit>
 800c1a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c1a2:	07d9      	lsls	r1, r3, #31
 800c1a4:	d405      	bmi.n	800c1b2 <_vfiprintf_r+0x2a>
 800c1a6:	89ab      	ldrh	r3, [r5, #12]
 800c1a8:	059a      	lsls	r2, r3, #22
 800c1aa:	d402      	bmi.n	800c1b2 <_vfiprintf_r+0x2a>
 800c1ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c1ae:	f7ff fec0 	bl	800bf32 <__retarget_lock_acquire_recursive>
 800c1b2:	89ab      	ldrh	r3, [r5, #12]
 800c1b4:	071b      	lsls	r3, r3, #28
 800c1b6:	d501      	bpl.n	800c1bc <_vfiprintf_r+0x34>
 800c1b8:	692b      	ldr	r3, [r5, #16]
 800c1ba:	b99b      	cbnz	r3, 800c1e4 <_vfiprintf_r+0x5c>
 800c1bc:	4629      	mov	r1, r5
 800c1be:	4630      	mov	r0, r6
 800c1c0:	f000 fb70 	bl	800c8a4 <__swsetup_r>
 800c1c4:	b170      	cbz	r0, 800c1e4 <_vfiprintf_r+0x5c>
 800c1c6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c1c8:	07dc      	lsls	r4, r3, #31
 800c1ca:	d504      	bpl.n	800c1d6 <_vfiprintf_r+0x4e>
 800c1cc:	f04f 30ff 	mov.w	r0, #4294967295
 800c1d0:	b01d      	add	sp, #116	@ 0x74
 800c1d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1d6:	89ab      	ldrh	r3, [r5, #12]
 800c1d8:	0598      	lsls	r0, r3, #22
 800c1da:	d4f7      	bmi.n	800c1cc <_vfiprintf_r+0x44>
 800c1dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c1de:	f7ff fea9 	bl	800bf34 <__retarget_lock_release_recursive>
 800c1e2:	e7f3      	b.n	800c1cc <_vfiprintf_r+0x44>
 800c1e4:	2300      	movs	r3, #0
 800c1e6:	9309      	str	r3, [sp, #36]	@ 0x24
 800c1e8:	2320      	movs	r3, #32
 800c1ea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c1ee:	f8cd 800c 	str.w	r8, [sp, #12]
 800c1f2:	2330      	movs	r3, #48	@ 0x30
 800c1f4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c3a4 <_vfiprintf_r+0x21c>
 800c1f8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c1fc:	f04f 0901 	mov.w	r9, #1
 800c200:	4623      	mov	r3, r4
 800c202:	469a      	mov	sl, r3
 800c204:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c208:	b10a      	cbz	r2, 800c20e <_vfiprintf_r+0x86>
 800c20a:	2a25      	cmp	r2, #37	@ 0x25
 800c20c:	d1f9      	bne.n	800c202 <_vfiprintf_r+0x7a>
 800c20e:	ebba 0b04 	subs.w	fp, sl, r4
 800c212:	d00b      	beq.n	800c22c <_vfiprintf_r+0xa4>
 800c214:	465b      	mov	r3, fp
 800c216:	4622      	mov	r2, r4
 800c218:	4629      	mov	r1, r5
 800c21a:	4630      	mov	r0, r6
 800c21c:	f7ff ffa1 	bl	800c162 <__sfputs_r>
 800c220:	3001      	adds	r0, #1
 800c222:	f000 80a7 	beq.w	800c374 <_vfiprintf_r+0x1ec>
 800c226:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c228:	445a      	add	r2, fp
 800c22a:	9209      	str	r2, [sp, #36]	@ 0x24
 800c22c:	f89a 3000 	ldrb.w	r3, [sl]
 800c230:	2b00      	cmp	r3, #0
 800c232:	f000 809f 	beq.w	800c374 <_vfiprintf_r+0x1ec>
 800c236:	2300      	movs	r3, #0
 800c238:	f04f 32ff 	mov.w	r2, #4294967295
 800c23c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c240:	f10a 0a01 	add.w	sl, sl, #1
 800c244:	9304      	str	r3, [sp, #16]
 800c246:	9307      	str	r3, [sp, #28]
 800c248:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c24c:	931a      	str	r3, [sp, #104]	@ 0x68
 800c24e:	4654      	mov	r4, sl
 800c250:	2205      	movs	r2, #5
 800c252:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c256:	4853      	ldr	r0, [pc, #332]	@ (800c3a4 <_vfiprintf_r+0x21c>)
 800c258:	f7f4 f842 	bl	80002e0 <memchr>
 800c25c:	9a04      	ldr	r2, [sp, #16]
 800c25e:	b9d8      	cbnz	r0, 800c298 <_vfiprintf_r+0x110>
 800c260:	06d1      	lsls	r1, r2, #27
 800c262:	bf44      	itt	mi
 800c264:	2320      	movmi	r3, #32
 800c266:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c26a:	0713      	lsls	r3, r2, #28
 800c26c:	bf44      	itt	mi
 800c26e:	232b      	movmi	r3, #43	@ 0x2b
 800c270:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c274:	f89a 3000 	ldrb.w	r3, [sl]
 800c278:	2b2a      	cmp	r3, #42	@ 0x2a
 800c27a:	d015      	beq.n	800c2a8 <_vfiprintf_r+0x120>
 800c27c:	9a07      	ldr	r2, [sp, #28]
 800c27e:	4654      	mov	r4, sl
 800c280:	2000      	movs	r0, #0
 800c282:	f04f 0c0a 	mov.w	ip, #10
 800c286:	4621      	mov	r1, r4
 800c288:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c28c:	3b30      	subs	r3, #48	@ 0x30
 800c28e:	2b09      	cmp	r3, #9
 800c290:	d94b      	bls.n	800c32a <_vfiprintf_r+0x1a2>
 800c292:	b1b0      	cbz	r0, 800c2c2 <_vfiprintf_r+0x13a>
 800c294:	9207      	str	r2, [sp, #28]
 800c296:	e014      	b.n	800c2c2 <_vfiprintf_r+0x13a>
 800c298:	eba0 0308 	sub.w	r3, r0, r8
 800c29c:	fa09 f303 	lsl.w	r3, r9, r3
 800c2a0:	4313      	orrs	r3, r2
 800c2a2:	9304      	str	r3, [sp, #16]
 800c2a4:	46a2      	mov	sl, r4
 800c2a6:	e7d2      	b.n	800c24e <_vfiprintf_r+0xc6>
 800c2a8:	9b03      	ldr	r3, [sp, #12]
 800c2aa:	1d19      	adds	r1, r3, #4
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	9103      	str	r1, [sp, #12]
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	bfbb      	ittet	lt
 800c2b4:	425b      	neglt	r3, r3
 800c2b6:	f042 0202 	orrlt.w	r2, r2, #2
 800c2ba:	9307      	strge	r3, [sp, #28]
 800c2bc:	9307      	strlt	r3, [sp, #28]
 800c2be:	bfb8      	it	lt
 800c2c0:	9204      	strlt	r2, [sp, #16]
 800c2c2:	7823      	ldrb	r3, [r4, #0]
 800c2c4:	2b2e      	cmp	r3, #46	@ 0x2e
 800c2c6:	d10a      	bne.n	800c2de <_vfiprintf_r+0x156>
 800c2c8:	7863      	ldrb	r3, [r4, #1]
 800c2ca:	2b2a      	cmp	r3, #42	@ 0x2a
 800c2cc:	d132      	bne.n	800c334 <_vfiprintf_r+0x1ac>
 800c2ce:	9b03      	ldr	r3, [sp, #12]
 800c2d0:	1d1a      	adds	r2, r3, #4
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	9203      	str	r2, [sp, #12]
 800c2d6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c2da:	3402      	adds	r4, #2
 800c2dc:	9305      	str	r3, [sp, #20]
 800c2de:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c3b4 <_vfiprintf_r+0x22c>
 800c2e2:	7821      	ldrb	r1, [r4, #0]
 800c2e4:	2203      	movs	r2, #3
 800c2e6:	4650      	mov	r0, sl
 800c2e8:	f7f3 fffa 	bl	80002e0 <memchr>
 800c2ec:	b138      	cbz	r0, 800c2fe <_vfiprintf_r+0x176>
 800c2ee:	9b04      	ldr	r3, [sp, #16]
 800c2f0:	eba0 000a 	sub.w	r0, r0, sl
 800c2f4:	2240      	movs	r2, #64	@ 0x40
 800c2f6:	4082      	lsls	r2, r0
 800c2f8:	4313      	orrs	r3, r2
 800c2fa:	3401      	adds	r4, #1
 800c2fc:	9304      	str	r3, [sp, #16]
 800c2fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c302:	4829      	ldr	r0, [pc, #164]	@ (800c3a8 <_vfiprintf_r+0x220>)
 800c304:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c308:	2206      	movs	r2, #6
 800c30a:	f7f3 ffe9 	bl	80002e0 <memchr>
 800c30e:	2800      	cmp	r0, #0
 800c310:	d03f      	beq.n	800c392 <_vfiprintf_r+0x20a>
 800c312:	4b26      	ldr	r3, [pc, #152]	@ (800c3ac <_vfiprintf_r+0x224>)
 800c314:	bb1b      	cbnz	r3, 800c35e <_vfiprintf_r+0x1d6>
 800c316:	9b03      	ldr	r3, [sp, #12]
 800c318:	3307      	adds	r3, #7
 800c31a:	f023 0307 	bic.w	r3, r3, #7
 800c31e:	3308      	adds	r3, #8
 800c320:	9303      	str	r3, [sp, #12]
 800c322:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c324:	443b      	add	r3, r7
 800c326:	9309      	str	r3, [sp, #36]	@ 0x24
 800c328:	e76a      	b.n	800c200 <_vfiprintf_r+0x78>
 800c32a:	fb0c 3202 	mla	r2, ip, r2, r3
 800c32e:	460c      	mov	r4, r1
 800c330:	2001      	movs	r0, #1
 800c332:	e7a8      	b.n	800c286 <_vfiprintf_r+0xfe>
 800c334:	2300      	movs	r3, #0
 800c336:	3401      	adds	r4, #1
 800c338:	9305      	str	r3, [sp, #20]
 800c33a:	4619      	mov	r1, r3
 800c33c:	f04f 0c0a 	mov.w	ip, #10
 800c340:	4620      	mov	r0, r4
 800c342:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c346:	3a30      	subs	r2, #48	@ 0x30
 800c348:	2a09      	cmp	r2, #9
 800c34a:	d903      	bls.n	800c354 <_vfiprintf_r+0x1cc>
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d0c6      	beq.n	800c2de <_vfiprintf_r+0x156>
 800c350:	9105      	str	r1, [sp, #20]
 800c352:	e7c4      	b.n	800c2de <_vfiprintf_r+0x156>
 800c354:	fb0c 2101 	mla	r1, ip, r1, r2
 800c358:	4604      	mov	r4, r0
 800c35a:	2301      	movs	r3, #1
 800c35c:	e7f0      	b.n	800c340 <_vfiprintf_r+0x1b8>
 800c35e:	ab03      	add	r3, sp, #12
 800c360:	9300      	str	r3, [sp, #0]
 800c362:	462a      	mov	r2, r5
 800c364:	4b12      	ldr	r3, [pc, #72]	@ (800c3b0 <_vfiprintf_r+0x228>)
 800c366:	a904      	add	r1, sp, #16
 800c368:	4630      	mov	r0, r6
 800c36a:	f3af 8000 	nop.w
 800c36e:	4607      	mov	r7, r0
 800c370:	1c78      	adds	r0, r7, #1
 800c372:	d1d6      	bne.n	800c322 <_vfiprintf_r+0x19a>
 800c374:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c376:	07d9      	lsls	r1, r3, #31
 800c378:	d405      	bmi.n	800c386 <_vfiprintf_r+0x1fe>
 800c37a:	89ab      	ldrh	r3, [r5, #12]
 800c37c:	059a      	lsls	r2, r3, #22
 800c37e:	d402      	bmi.n	800c386 <_vfiprintf_r+0x1fe>
 800c380:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c382:	f7ff fdd7 	bl	800bf34 <__retarget_lock_release_recursive>
 800c386:	89ab      	ldrh	r3, [r5, #12]
 800c388:	065b      	lsls	r3, r3, #25
 800c38a:	f53f af1f 	bmi.w	800c1cc <_vfiprintf_r+0x44>
 800c38e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c390:	e71e      	b.n	800c1d0 <_vfiprintf_r+0x48>
 800c392:	ab03      	add	r3, sp, #12
 800c394:	9300      	str	r3, [sp, #0]
 800c396:	462a      	mov	r2, r5
 800c398:	4b05      	ldr	r3, [pc, #20]	@ (800c3b0 <_vfiprintf_r+0x228>)
 800c39a:	a904      	add	r1, sp, #16
 800c39c:	4630      	mov	r0, r6
 800c39e:	f000 f879 	bl	800c494 <_printf_i>
 800c3a2:	e7e4      	b.n	800c36e <_vfiprintf_r+0x1e6>
 800c3a4:	0800cbec 	.word	0x0800cbec
 800c3a8:	0800cbf6 	.word	0x0800cbf6
 800c3ac:	00000000 	.word	0x00000000
 800c3b0:	0800c163 	.word	0x0800c163
 800c3b4:	0800cbf2 	.word	0x0800cbf2

0800c3b8 <_printf_common>:
 800c3b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c3bc:	4616      	mov	r6, r2
 800c3be:	4698      	mov	r8, r3
 800c3c0:	688a      	ldr	r2, [r1, #8]
 800c3c2:	690b      	ldr	r3, [r1, #16]
 800c3c4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c3c8:	4293      	cmp	r3, r2
 800c3ca:	bfb8      	it	lt
 800c3cc:	4613      	movlt	r3, r2
 800c3ce:	6033      	str	r3, [r6, #0]
 800c3d0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c3d4:	4607      	mov	r7, r0
 800c3d6:	460c      	mov	r4, r1
 800c3d8:	b10a      	cbz	r2, 800c3de <_printf_common+0x26>
 800c3da:	3301      	adds	r3, #1
 800c3dc:	6033      	str	r3, [r6, #0]
 800c3de:	6823      	ldr	r3, [r4, #0]
 800c3e0:	0699      	lsls	r1, r3, #26
 800c3e2:	bf42      	ittt	mi
 800c3e4:	6833      	ldrmi	r3, [r6, #0]
 800c3e6:	3302      	addmi	r3, #2
 800c3e8:	6033      	strmi	r3, [r6, #0]
 800c3ea:	6825      	ldr	r5, [r4, #0]
 800c3ec:	f015 0506 	ands.w	r5, r5, #6
 800c3f0:	d106      	bne.n	800c400 <_printf_common+0x48>
 800c3f2:	f104 0a19 	add.w	sl, r4, #25
 800c3f6:	68e3      	ldr	r3, [r4, #12]
 800c3f8:	6832      	ldr	r2, [r6, #0]
 800c3fa:	1a9b      	subs	r3, r3, r2
 800c3fc:	42ab      	cmp	r3, r5
 800c3fe:	dc26      	bgt.n	800c44e <_printf_common+0x96>
 800c400:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c404:	6822      	ldr	r2, [r4, #0]
 800c406:	3b00      	subs	r3, #0
 800c408:	bf18      	it	ne
 800c40a:	2301      	movne	r3, #1
 800c40c:	0692      	lsls	r2, r2, #26
 800c40e:	d42b      	bmi.n	800c468 <_printf_common+0xb0>
 800c410:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c414:	4641      	mov	r1, r8
 800c416:	4638      	mov	r0, r7
 800c418:	47c8      	blx	r9
 800c41a:	3001      	adds	r0, #1
 800c41c:	d01e      	beq.n	800c45c <_printf_common+0xa4>
 800c41e:	6823      	ldr	r3, [r4, #0]
 800c420:	6922      	ldr	r2, [r4, #16]
 800c422:	f003 0306 	and.w	r3, r3, #6
 800c426:	2b04      	cmp	r3, #4
 800c428:	bf02      	ittt	eq
 800c42a:	68e5      	ldreq	r5, [r4, #12]
 800c42c:	6833      	ldreq	r3, [r6, #0]
 800c42e:	1aed      	subeq	r5, r5, r3
 800c430:	68a3      	ldr	r3, [r4, #8]
 800c432:	bf0c      	ite	eq
 800c434:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c438:	2500      	movne	r5, #0
 800c43a:	4293      	cmp	r3, r2
 800c43c:	bfc4      	itt	gt
 800c43e:	1a9b      	subgt	r3, r3, r2
 800c440:	18ed      	addgt	r5, r5, r3
 800c442:	2600      	movs	r6, #0
 800c444:	341a      	adds	r4, #26
 800c446:	42b5      	cmp	r5, r6
 800c448:	d11a      	bne.n	800c480 <_printf_common+0xc8>
 800c44a:	2000      	movs	r0, #0
 800c44c:	e008      	b.n	800c460 <_printf_common+0xa8>
 800c44e:	2301      	movs	r3, #1
 800c450:	4652      	mov	r2, sl
 800c452:	4641      	mov	r1, r8
 800c454:	4638      	mov	r0, r7
 800c456:	47c8      	blx	r9
 800c458:	3001      	adds	r0, #1
 800c45a:	d103      	bne.n	800c464 <_printf_common+0xac>
 800c45c:	f04f 30ff 	mov.w	r0, #4294967295
 800c460:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c464:	3501      	adds	r5, #1
 800c466:	e7c6      	b.n	800c3f6 <_printf_common+0x3e>
 800c468:	18e1      	adds	r1, r4, r3
 800c46a:	1c5a      	adds	r2, r3, #1
 800c46c:	2030      	movs	r0, #48	@ 0x30
 800c46e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c472:	4422      	add	r2, r4
 800c474:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c478:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c47c:	3302      	adds	r3, #2
 800c47e:	e7c7      	b.n	800c410 <_printf_common+0x58>
 800c480:	2301      	movs	r3, #1
 800c482:	4622      	mov	r2, r4
 800c484:	4641      	mov	r1, r8
 800c486:	4638      	mov	r0, r7
 800c488:	47c8      	blx	r9
 800c48a:	3001      	adds	r0, #1
 800c48c:	d0e6      	beq.n	800c45c <_printf_common+0xa4>
 800c48e:	3601      	adds	r6, #1
 800c490:	e7d9      	b.n	800c446 <_printf_common+0x8e>
	...

0800c494 <_printf_i>:
 800c494:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c498:	7e0f      	ldrb	r7, [r1, #24]
 800c49a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c49c:	2f78      	cmp	r7, #120	@ 0x78
 800c49e:	4691      	mov	r9, r2
 800c4a0:	4680      	mov	r8, r0
 800c4a2:	460c      	mov	r4, r1
 800c4a4:	469a      	mov	sl, r3
 800c4a6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c4aa:	d807      	bhi.n	800c4bc <_printf_i+0x28>
 800c4ac:	2f62      	cmp	r7, #98	@ 0x62
 800c4ae:	d80a      	bhi.n	800c4c6 <_printf_i+0x32>
 800c4b0:	2f00      	cmp	r7, #0
 800c4b2:	f000 80d1 	beq.w	800c658 <_printf_i+0x1c4>
 800c4b6:	2f58      	cmp	r7, #88	@ 0x58
 800c4b8:	f000 80b8 	beq.w	800c62c <_printf_i+0x198>
 800c4bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c4c0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c4c4:	e03a      	b.n	800c53c <_printf_i+0xa8>
 800c4c6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c4ca:	2b15      	cmp	r3, #21
 800c4cc:	d8f6      	bhi.n	800c4bc <_printf_i+0x28>
 800c4ce:	a101      	add	r1, pc, #4	@ (adr r1, 800c4d4 <_printf_i+0x40>)
 800c4d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c4d4:	0800c52d 	.word	0x0800c52d
 800c4d8:	0800c541 	.word	0x0800c541
 800c4dc:	0800c4bd 	.word	0x0800c4bd
 800c4e0:	0800c4bd 	.word	0x0800c4bd
 800c4e4:	0800c4bd 	.word	0x0800c4bd
 800c4e8:	0800c4bd 	.word	0x0800c4bd
 800c4ec:	0800c541 	.word	0x0800c541
 800c4f0:	0800c4bd 	.word	0x0800c4bd
 800c4f4:	0800c4bd 	.word	0x0800c4bd
 800c4f8:	0800c4bd 	.word	0x0800c4bd
 800c4fc:	0800c4bd 	.word	0x0800c4bd
 800c500:	0800c63f 	.word	0x0800c63f
 800c504:	0800c56b 	.word	0x0800c56b
 800c508:	0800c5f9 	.word	0x0800c5f9
 800c50c:	0800c4bd 	.word	0x0800c4bd
 800c510:	0800c4bd 	.word	0x0800c4bd
 800c514:	0800c661 	.word	0x0800c661
 800c518:	0800c4bd 	.word	0x0800c4bd
 800c51c:	0800c56b 	.word	0x0800c56b
 800c520:	0800c4bd 	.word	0x0800c4bd
 800c524:	0800c4bd 	.word	0x0800c4bd
 800c528:	0800c601 	.word	0x0800c601
 800c52c:	6833      	ldr	r3, [r6, #0]
 800c52e:	1d1a      	adds	r2, r3, #4
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	6032      	str	r2, [r6, #0]
 800c534:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c538:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c53c:	2301      	movs	r3, #1
 800c53e:	e09c      	b.n	800c67a <_printf_i+0x1e6>
 800c540:	6833      	ldr	r3, [r6, #0]
 800c542:	6820      	ldr	r0, [r4, #0]
 800c544:	1d19      	adds	r1, r3, #4
 800c546:	6031      	str	r1, [r6, #0]
 800c548:	0606      	lsls	r6, r0, #24
 800c54a:	d501      	bpl.n	800c550 <_printf_i+0xbc>
 800c54c:	681d      	ldr	r5, [r3, #0]
 800c54e:	e003      	b.n	800c558 <_printf_i+0xc4>
 800c550:	0645      	lsls	r5, r0, #25
 800c552:	d5fb      	bpl.n	800c54c <_printf_i+0xb8>
 800c554:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c558:	2d00      	cmp	r5, #0
 800c55a:	da03      	bge.n	800c564 <_printf_i+0xd0>
 800c55c:	232d      	movs	r3, #45	@ 0x2d
 800c55e:	426d      	negs	r5, r5
 800c560:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c564:	4858      	ldr	r0, [pc, #352]	@ (800c6c8 <_printf_i+0x234>)
 800c566:	230a      	movs	r3, #10
 800c568:	e011      	b.n	800c58e <_printf_i+0xfa>
 800c56a:	6821      	ldr	r1, [r4, #0]
 800c56c:	6833      	ldr	r3, [r6, #0]
 800c56e:	0608      	lsls	r0, r1, #24
 800c570:	f853 5b04 	ldr.w	r5, [r3], #4
 800c574:	d402      	bmi.n	800c57c <_printf_i+0xe8>
 800c576:	0649      	lsls	r1, r1, #25
 800c578:	bf48      	it	mi
 800c57a:	b2ad      	uxthmi	r5, r5
 800c57c:	2f6f      	cmp	r7, #111	@ 0x6f
 800c57e:	4852      	ldr	r0, [pc, #328]	@ (800c6c8 <_printf_i+0x234>)
 800c580:	6033      	str	r3, [r6, #0]
 800c582:	bf14      	ite	ne
 800c584:	230a      	movne	r3, #10
 800c586:	2308      	moveq	r3, #8
 800c588:	2100      	movs	r1, #0
 800c58a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c58e:	6866      	ldr	r6, [r4, #4]
 800c590:	60a6      	str	r6, [r4, #8]
 800c592:	2e00      	cmp	r6, #0
 800c594:	db05      	blt.n	800c5a2 <_printf_i+0x10e>
 800c596:	6821      	ldr	r1, [r4, #0]
 800c598:	432e      	orrs	r6, r5
 800c59a:	f021 0104 	bic.w	r1, r1, #4
 800c59e:	6021      	str	r1, [r4, #0]
 800c5a0:	d04b      	beq.n	800c63a <_printf_i+0x1a6>
 800c5a2:	4616      	mov	r6, r2
 800c5a4:	fbb5 f1f3 	udiv	r1, r5, r3
 800c5a8:	fb03 5711 	mls	r7, r3, r1, r5
 800c5ac:	5dc7      	ldrb	r7, [r0, r7]
 800c5ae:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c5b2:	462f      	mov	r7, r5
 800c5b4:	42bb      	cmp	r3, r7
 800c5b6:	460d      	mov	r5, r1
 800c5b8:	d9f4      	bls.n	800c5a4 <_printf_i+0x110>
 800c5ba:	2b08      	cmp	r3, #8
 800c5bc:	d10b      	bne.n	800c5d6 <_printf_i+0x142>
 800c5be:	6823      	ldr	r3, [r4, #0]
 800c5c0:	07df      	lsls	r7, r3, #31
 800c5c2:	d508      	bpl.n	800c5d6 <_printf_i+0x142>
 800c5c4:	6923      	ldr	r3, [r4, #16]
 800c5c6:	6861      	ldr	r1, [r4, #4]
 800c5c8:	4299      	cmp	r1, r3
 800c5ca:	bfde      	ittt	le
 800c5cc:	2330      	movle	r3, #48	@ 0x30
 800c5ce:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c5d2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c5d6:	1b92      	subs	r2, r2, r6
 800c5d8:	6122      	str	r2, [r4, #16]
 800c5da:	f8cd a000 	str.w	sl, [sp]
 800c5de:	464b      	mov	r3, r9
 800c5e0:	aa03      	add	r2, sp, #12
 800c5e2:	4621      	mov	r1, r4
 800c5e4:	4640      	mov	r0, r8
 800c5e6:	f7ff fee7 	bl	800c3b8 <_printf_common>
 800c5ea:	3001      	adds	r0, #1
 800c5ec:	d14a      	bne.n	800c684 <_printf_i+0x1f0>
 800c5ee:	f04f 30ff 	mov.w	r0, #4294967295
 800c5f2:	b004      	add	sp, #16
 800c5f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c5f8:	6823      	ldr	r3, [r4, #0]
 800c5fa:	f043 0320 	orr.w	r3, r3, #32
 800c5fe:	6023      	str	r3, [r4, #0]
 800c600:	4832      	ldr	r0, [pc, #200]	@ (800c6cc <_printf_i+0x238>)
 800c602:	2778      	movs	r7, #120	@ 0x78
 800c604:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c608:	6823      	ldr	r3, [r4, #0]
 800c60a:	6831      	ldr	r1, [r6, #0]
 800c60c:	061f      	lsls	r7, r3, #24
 800c60e:	f851 5b04 	ldr.w	r5, [r1], #4
 800c612:	d402      	bmi.n	800c61a <_printf_i+0x186>
 800c614:	065f      	lsls	r7, r3, #25
 800c616:	bf48      	it	mi
 800c618:	b2ad      	uxthmi	r5, r5
 800c61a:	6031      	str	r1, [r6, #0]
 800c61c:	07d9      	lsls	r1, r3, #31
 800c61e:	bf44      	itt	mi
 800c620:	f043 0320 	orrmi.w	r3, r3, #32
 800c624:	6023      	strmi	r3, [r4, #0]
 800c626:	b11d      	cbz	r5, 800c630 <_printf_i+0x19c>
 800c628:	2310      	movs	r3, #16
 800c62a:	e7ad      	b.n	800c588 <_printf_i+0xf4>
 800c62c:	4826      	ldr	r0, [pc, #152]	@ (800c6c8 <_printf_i+0x234>)
 800c62e:	e7e9      	b.n	800c604 <_printf_i+0x170>
 800c630:	6823      	ldr	r3, [r4, #0]
 800c632:	f023 0320 	bic.w	r3, r3, #32
 800c636:	6023      	str	r3, [r4, #0]
 800c638:	e7f6      	b.n	800c628 <_printf_i+0x194>
 800c63a:	4616      	mov	r6, r2
 800c63c:	e7bd      	b.n	800c5ba <_printf_i+0x126>
 800c63e:	6833      	ldr	r3, [r6, #0]
 800c640:	6825      	ldr	r5, [r4, #0]
 800c642:	6961      	ldr	r1, [r4, #20]
 800c644:	1d18      	adds	r0, r3, #4
 800c646:	6030      	str	r0, [r6, #0]
 800c648:	062e      	lsls	r6, r5, #24
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	d501      	bpl.n	800c652 <_printf_i+0x1be>
 800c64e:	6019      	str	r1, [r3, #0]
 800c650:	e002      	b.n	800c658 <_printf_i+0x1c4>
 800c652:	0668      	lsls	r0, r5, #25
 800c654:	d5fb      	bpl.n	800c64e <_printf_i+0x1ba>
 800c656:	8019      	strh	r1, [r3, #0]
 800c658:	2300      	movs	r3, #0
 800c65a:	6123      	str	r3, [r4, #16]
 800c65c:	4616      	mov	r6, r2
 800c65e:	e7bc      	b.n	800c5da <_printf_i+0x146>
 800c660:	6833      	ldr	r3, [r6, #0]
 800c662:	1d1a      	adds	r2, r3, #4
 800c664:	6032      	str	r2, [r6, #0]
 800c666:	681e      	ldr	r6, [r3, #0]
 800c668:	6862      	ldr	r2, [r4, #4]
 800c66a:	2100      	movs	r1, #0
 800c66c:	4630      	mov	r0, r6
 800c66e:	f7f3 fe37 	bl	80002e0 <memchr>
 800c672:	b108      	cbz	r0, 800c678 <_printf_i+0x1e4>
 800c674:	1b80      	subs	r0, r0, r6
 800c676:	6060      	str	r0, [r4, #4]
 800c678:	6863      	ldr	r3, [r4, #4]
 800c67a:	6123      	str	r3, [r4, #16]
 800c67c:	2300      	movs	r3, #0
 800c67e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c682:	e7aa      	b.n	800c5da <_printf_i+0x146>
 800c684:	6923      	ldr	r3, [r4, #16]
 800c686:	4632      	mov	r2, r6
 800c688:	4649      	mov	r1, r9
 800c68a:	4640      	mov	r0, r8
 800c68c:	47d0      	blx	sl
 800c68e:	3001      	adds	r0, #1
 800c690:	d0ad      	beq.n	800c5ee <_printf_i+0x15a>
 800c692:	6823      	ldr	r3, [r4, #0]
 800c694:	079b      	lsls	r3, r3, #30
 800c696:	d413      	bmi.n	800c6c0 <_printf_i+0x22c>
 800c698:	68e0      	ldr	r0, [r4, #12]
 800c69a:	9b03      	ldr	r3, [sp, #12]
 800c69c:	4298      	cmp	r0, r3
 800c69e:	bfb8      	it	lt
 800c6a0:	4618      	movlt	r0, r3
 800c6a2:	e7a6      	b.n	800c5f2 <_printf_i+0x15e>
 800c6a4:	2301      	movs	r3, #1
 800c6a6:	4632      	mov	r2, r6
 800c6a8:	4649      	mov	r1, r9
 800c6aa:	4640      	mov	r0, r8
 800c6ac:	47d0      	blx	sl
 800c6ae:	3001      	adds	r0, #1
 800c6b0:	d09d      	beq.n	800c5ee <_printf_i+0x15a>
 800c6b2:	3501      	adds	r5, #1
 800c6b4:	68e3      	ldr	r3, [r4, #12]
 800c6b6:	9903      	ldr	r1, [sp, #12]
 800c6b8:	1a5b      	subs	r3, r3, r1
 800c6ba:	42ab      	cmp	r3, r5
 800c6bc:	dcf2      	bgt.n	800c6a4 <_printf_i+0x210>
 800c6be:	e7eb      	b.n	800c698 <_printf_i+0x204>
 800c6c0:	2500      	movs	r5, #0
 800c6c2:	f104 0619 	add.w	r6, r4, #25
 800c6c6:	e7f5      	b.n	800c6b4 <_printf_i+0x220>
 800c6c8:	0800cbfd 	.word	0x0800cbfd
 800c6cc:	0800cc0e 	.word	0x0800cc0e

0800c6d0 <__sflush_r>:
 800c6d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c6d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c6d8:	0716      	lsls	r6, r2, #28
 800c6da:	4605      	mov	r5, r0
 800c6dc:	460c      	mov	r4, r1
 800c6de:	d454      	bmi.n	800c78a <__sflush_r+0xba>
 800c6e0:	684b      	ldr	r3, [r1, #4]
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	dc02      	bgt.n	800c6ec <__sflush_r+0x1c>
 800c6e6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	dd48      	ble.n	800c77e <__sflush_r+0xae>
 800c6ec:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c6ee:	2e00      	cmp	r6, #0
 800c6f0:	d045      	beq.n	800c77e <__sflush_r+0xae>
 800c6f2:	2300      	movs	r3, #0
 800c6f4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c6f8:	682f      	ldr	r7, [r5, #0]
 800c6fa:	6a21      	ldr	r1, [r4, #32]
 800c6fc:	602b      	str	r3, [r5, #0]
 800c6fe:	d030      	beq.n	800c762 <__sflush_r+0x92>
 800c700:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c702:	89a3      	ldrh	r3, [r4, #12]
 800c704:	0759      	lsls	r1, r3, #29
 800c706:	d505      	bpl.n	800c714 <__sflush_r+0x44>
 800c708:	6863      	ldr	r3, [r4, #4]
 800c70a:	1ad2      	subs	r2, r2, r3
 800c70c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c70e:	b10b      	cbz	r3, 800c714 <__sflush_r+0x44>
 800c710:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c712:	1ad2      	subs	r2, r2, r3
 800c714:	2300      	movs	r3, #0
 800c716:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c718:	6a21      	ldr	r1, [r4, #32]
 800c71a:	4628      	mov	r0, r5
 800c71c:	47b0      	blx	r6
 800c71e:	1c43      	adds	r3, r0, #1
 800c720:	89a3      	ldrh	r3, [r4, #12]
 800c722:	d106      	bne.n	800c732 <__sflush_r+0x62>
 800c724:	6829      	ldr	r1, [r5, #0]
 800c726:	291d      	cmp	r1, #29
 800c728:	d82b      	bhi.n	800c782 <__sflush_r+0xb2>
 800c72a:	4a2a      	ldr	r2, [pc, #168]	@ (800c7d4 <__sflush_r+0x104>)
 800c72c:	40ca      	lsrs	r2, r1
 800c72e:	07d6      	lsls	r6, r2, #31
 800c730:	d527      	bpl.n	800c782 <__sflush_r+0xb2>
 800c732:	2200      	movs	r2, #0
 800c734:	6062      	str	r2, [r4, #4]
 800c736:	04d9      	lsls	r1, r3, #19
 800c738:	6922      	ldr	r2, [r4, #16]
 800c73a:	6022      	str	r2, [r4, #0]
 800c73c:	d504      	bpl.n	800c748 <__sflush_r+0x78>
 800c73e:	1c42      	adds	r2, r0, #1
 800c740:	d101      	bne.n	800c746 <__sflush_r+0x76>
 800c742:	682b      	ldr	r3, [r5, #0]
 800c744:	b903      	cbnz	r3, 800c748 <__sflush_r+0x78>
 800c746:	6560      	str	r0, [r4, #84]	@ 0x54
 800c748:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c74a:	602f      	str	r7, [r5, #0]
 800c74c:	b1b9      	cbz	r1, 800c77e <__sflush_r+0xae>
 800c74e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c752:	4299      	cmp	r1, r3
 800c754:	d002      	beq.n	800c75c <__sflush_r+0x8c>
 800c756:	4628      	mov	r0, r5
 800c758:	f7ff fbf4 	bl	800bf44 <_free_r>
 800c75c:	2300      	movs	r3, #0
 800c75e:	6363      	str	r3, [r4, #52]	@ 0x34
 800c760:	e00d      	b.n	800c77e <__sflush_r+0xae>
 800c762:	2301      	movs	r3, #1
 800c764:	4628      	mov	r0, r5
 800c766:	47b0      	blx	r6
 800c768:	4602      	mov	r2, r0
 800c76a:	1c50      	adds	r0, r2, #1
 800c76c:	d1c9      	bne.n	800c702 <__sflush_r+0x32>
 800c76e:	682b      	ldr	r3, [r5, #0]
 800c770:	2b00      	cmp	r3, #0
 800c772:	d0c6      	beq.n	800c702 <__sflush_r+0x32>
 800c774:	2b1d      	cmp	r3, #29
 800c776:	d001      	beq.n	800c77c <__sflush_r+0xac>
 800c778:	2b16      	cmp	r3, #22
 800c77a:	d11e      	bne.n	800c7ba <__sflush_r+0xea>
 800c77c:	602f      	str	r7, [r5, #0]
 800c77e:	2000      	movs	r0, #0
 800c780:	e022      	b.n	800c7c8 <__sflush_r+0xf8>
 800c782:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c786:	b21b      	sxth	r3, r3
 800c788:	e01b      	b.n	800c7c2 <__sflush_r+0xf2>
 800c78a:	690f      	ldr	r7, [r1, #16]
 800c78c:	2f00      	cmp	r7, #0
 800c78e:	d0f6      	beq.n	800c77e <__sflush_r+0xae>
 800c790:	0793      	lsls	r3, r2, #30
 800c792:	680e      	ldr	r6, [r1, #0]
 800c794:	bf08      	it	eq
 800c796:	694b      	ldreq	r3, [r1, #20]
 800c798:	600f      	str	r7, [r1, #0]
 800c79a:	bf18      	it	ne
 800c79c:	2300      	movne	r3, #0
 800c79e:	eba6 0807 	sub.w	r8, r6, r7
 800c7a2:	608b      	str	r3, [r1, #8]
 800c7a4:	f1b8 0f00 	cmp.w	r8, #0
 800c7a8:	dde9      	ble.n	800c77e <__sflush_r+0xae>
 800c7aa:	6a21      	ldr	r1, [r4, #32]
 800c7ac:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c7ae:	4643      	mov	r3, r8
 800c7b0:	463a      	mov	r2, r7
 800c7b2:	4628      	mov	r0, r5
 800c7b4:	47b0      	blx	r6
 800c7b6:	2800      	cmp	r0, #0
 800c7b8:	dc08      	bgt.n	800c7cc <__sflush_r+0xfc>
 800c7ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c7be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c7c2:	81a3      	strh	r3, [r4, #12]
 800c7c4:	f04f 30ff 	mov.w	r0, #4294967295
 800c7c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c7cc:	4407      	add	r7, r0
 800c7ce:	eba8 0800 	sub.w	r8, r8, r0
 800c7d2:	e7e7      	b.n	800c7a4 <__sflush_r+0xd4>
 800c7d4:	20400001 	.word	0x20400001

0800c7d8 <_fflush_r>:
 800c7d8:	b538      	push	{r3, r4, r5, lr}
 800c7da:	690b      	ldr	r3, [r1, #16]
 800c7dc:	4605      	mov	r5, r0
 800c7de:	460c      	mov	r4, r1
 800c7e0:	b913      	cbnz	r3, 800c7e8 <_fflush_r+0x10>
 800c7e2:	2500      	movs	r5, #0
 800c7e4:	4628      	mov	r0, r5
 800c7e6:	bd38      	pop	{r3, r4, r5, pc}
 800c7e8:	b118      	cbz	r0, 800c7f2 <_fflush_r+0x1a>
 800c7ea:	6a03      	ldr	r3, [r0, #32]
 800c7ec:	b90b      	cbnz	r3, 800c7f2 <_fflush_r+0x1a>
 800c7ee:	f7ff fa89 	bl	800bd04 <__sinit>
 800c7f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d0f3      	beq.n	800c7e2 <_fflush_r+0xa>
 800c7fa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c7fc:	07d0      	lsls	r0, r2, #31
 800c7fe:	d404      	bmi.n	800c80a <_fflush_r+0x32>
 800c800:	0599      	lsls	r1, r3, #22
 800c802:	d402      	bmi.n	800c80a <_fflush_r+0x32>
 800c804:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c806:	f7ff fb94 	bl	800bf32 <__retarget_lock_acquire_recursive>
 800c80a:	4628      	mov	r0, r5
 800c80c:	4621      	mov	r1, r4
 800c80e:	f7ff ff5f 	bl	800c6d0 <__sflush_r>
 800c812:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c814:	07da      	lsls	r2, r3, #31
 800c816:	4605      	mov	r5, r0
 800c818:	d4e4      	bmi.n	800c7e4 <_fflush_r+0xc>
 800c81a:	89a3      	ldrh	r3, [r4, #12]
 800c81c:	059b      	lsls	r3, r3, #22
 800c81e:	d4e1      	bmi.n	800c7e4 <_fflush_r+0xc>
 800c820:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c822:	f7ff fb87 	bl	800bf34 <__retarget_lock_release_recursive>
 800c826:	e7dd      	b.n	800c7e4 <_fflush_r+0xc>

0800c828 <__swbuf_r>:
 800c828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c82a:	460e      	mov	r6, r1
 800c82c:	4614      	mov	r4, r2
 800c82e:	4605      	mov	r5, r0
 800c830:	b118      	cbz	r0, 800c83a <__swbuf_r+0x12>
 800c832:	6a03      	ldr	r3, [r0, #32]
 800c834:	b90b      	cbnz	r3, 800c83a <__swbuf_r+0x12>
 800c836:	f7ff fa65 	bl	800bd04 <__sinit>
 800c83a:	69a3      	ldr	r3, [r4, #24]
 800c83c:	60a3      	str	r3, [r4, #8]
 800c83e:	89a3      	ldrh	r3, [r4, #12]
 800c840:	071a      	lsls	r2, r3, #28
 800c842:	d501      	bpl.n	800c848 <__swbuf_r+0x20>
 800c844:	6923      	ldr	r3, [r4, #16]
 800c846:	b943      	cbnz	r3, 800c85a <__swbuf_r+0x32>
 800c848:	4621      	mov	r1, r4
 800c84a:	4628      	mov	r0, r5
 800c84c:	f000 f82a 	bl	800c8a4 <__swsetup_r>
 800c850:	b118      	cbz	r0, 800c85a <__swbuf_r+0x32>
 800c852:	f04f 37ff 	mov.w	r7, #4294967295
 800c856:	4638      	mov	r0, r7
 800c858:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c85a:	6823      	ldr	r3, [r4, #0]
 800c85c:	6922      	ldr	r2, [r4, #16]
 800c85e:	1a98      	subs	r0, r3, r2
 800c860:	6963      	ldr	r3, [r4, #20]
 800c862:	b2f6      	uxtb	r6, r6
 800c864:	4283      	cmp	r3, r0
 800c866:	4637      	mov	r7, r6
 800c868:	dc05      	bgt.n	800c876 <__swbuf_r+0x4e>
 800c86a:	4621      	mov	r1, r4
 800c86c:	4628      	mov	r0, r5
 800c86e:	f7ff ffb3 	bl	800c7d8 <_fflush_r>
 800c872:	2800      	cmp	r0, #0
 800c874:	d1ed      	bne.n	800c852 <__swbuf_r+0x2a>
 800c876:	68a3      	ldr	r3, [r4, #8]
 800c878:	3b01      	subs	r3, #1
 800c87a:	60a3      	str	r3, [r4, #8]
 800c87c:	6823      	ldr	r3, [r4, #0]
 800c87e:	1c5a      	adds	r2, r3, #1
 800c880:	6022      	str	r2, [r4, #0]
 800c882:	701e      	strb	r6, [r3, #0]
 800c884:	6962      	ldr	r2, [r4, #20]
 800c886:	1c43      	adds	r3, r0, #1
 800c888:	429a      	cmp	r2, r3
 800c88a:	d004      	beq.n	800c896 <__swbuf_r+0x6e>
 800c88c:	89a3      	ldrh	r3, [r4, #12]
 800c88e:	07db      	lsls	r3, r3, #31
 800c890:	d5e1      	bpl.n	800c856 <__swbuf_r+0x2e>
 800c892:	2e0a      	cmp	r6, #10
 800c894:	d1df      	bne.n	800c856 <__swbuf_r+0x2e>
 800c896:	4621      	mov	r1, r4
 800c898:	4628      	mov	r0, r5
 800c89a:	f7ff ff9d 	bl	800c7d8 <_fflush_r>
 800c89e:	2800      	cmp	r0, #0
 800c8a0:	d0d9      	beq.n	800c856 <__swbuf_r+0x2e>
 800c8a2:	e7d6      	b.n	800c852 <__swbuf_r+0x2a>

0800c8a4 <__swsetup_r>:
 800c8a4:	b538      	push	{r3, r4, r5, lr}
 800c8a6:	4b29      	ldr	r3, [pc, #164]	@ (800c94c <__swsetup_r+0xa8>)
 800c8a8:	4605      	mov	r5, r0
 800c8aa:	6818      	ldr	r0, [r3, #0]
 800c8ac:	460c      	mov	r4, r1
 800c8ae:	b118      	cbz	r0, 800c8b8 <__swsetup_r+0x14>
 800c8b0:	6a03      	ldr	r3, [r0, #32]
 800c8b2:	b90b      	cbnz	r3, 800c8b8 <__swsetup_r+0x14>
 800c8b4:	f7ff fa26 	bl	800bd04 <__sinit>
 800c8b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c8bc:	0719      	lsls	r1, r3, #28
 800c8be:	d422      	bmi.n	800c906 <__swsetup_r+0x62>
 800c8c0:	06da      	lsls	r2, r3, #27
 800c8c2:	d407      	bmi.n	800c8d4 <__swsetup_r+0x30>
 800c8c4:	2209      	movs	r2, #9
 800c8c6:	602a      	str	r2, [r5, #0]
 800c8c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c8cc:	81a3      	strh	r3, [r4, #12]
 800c8ce:	f04f 30ff 	mov.w	r0, #4294967295
 800c8d2:	e033      	b.n	800c93c <__swsetup_r+0x98>
 800c8d4:	0758      	lsls	r0, r3, #29
 800c8d6:	d512      	bpl.n	800c8fe <__swsetup_r+0x5a>
 800c8d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c8da:	b141      	cbz	r1, 800c8ee <__swsetup_r+0x4a>
 800c8dc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c8e0:	4299      	cmp	r1, r3
 800c8e2:	d002      	beq.n	800c8ea <__swsetup_r+0x46>
 800c8e4:	4628      	mov	r0, r5
 800c8e6:	f7ff fb2d 	bl	800bf44 <_free_r>
 800c8ea:	2300      	movs	r3, #0
 800c8ec:	6363      	str	r3, [r4, #52]	@ 0x34
 800c8ee:	89a3      	ldrh	r3, [r4, #12]
 800c8f0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c8f4:	81a3      	strh	r3, [r4, #12]
 800c8f6:	2300      	movs	r3, #0
 800c8f8:	6063      	str	r3, [r4, #4]
 800c8fa:	6923      	ldr	r3, [r4, #16]
 800c8fc:	6023      	str	r3, [r4, #0]
 800c8fe:	89a3      	ldrh	r3, [r4, #12]
 800c900:	f043 0308 	orr.w	r3, r3, #8
 800c904:	81a3      	strh	r3, [r4, #12]
 800c906:	6923      	ldr	r3, [r4, #16]
 800c908:	b94b      	cbnz	r3, 800c91e <__swsetup_r+0x7a>
 800c90a:	89a3      	ldrh	r3, [r4, #12]
 800c90c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c910:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c914:	d003      	beq.n	800c91e <__swsetup_r+0x7a>
 800c916:	4621      	mov	r1, r4
 800c918:	4628      	mov	r0, r5
 800c91a:	f000 f893 	bl	800ca44 <__smakebuf_r>
 800c91e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c922:	f013 0201 	ands.w	r2, r3, #1
 800c926:	d00a      	beq.n	800c93e <__swsetup_r+0x9a>
 800c928:	2200      	movs	r2, #0
 800c92a:	60a2      	str	r2, [r4, #8]
 800c92c:	6962      	ldr	r2, [r4, #20]
 800c92e:	4252      	negs	r2, r2
 800c930:	61a2      	str	r2, [r4, #24]
 800c932:	6922      	ldr	r2, [r4, #16]
 800c934:	b942      	cbnz	r2, 800c948 <__swsetup_r+0xa4>
 800c936:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c93a:	d1c5      	bne.n	800c8c8 <__swsetup_r+0x24>
 800c93c:	bd38      	pop	{r3, r4, r5, pc}
 800c93e:	0799      	lsls	r1, r3, #30
 800c940:	bf58      	it	pl
 800c942:	6962      	ldrpl	r2, [r4, #20]
 800c944:	60a2      	str	r2, [r4, #8]
 800c946:	e7f4      	b.n	800c932 <__swsetup_r+0x8e>
 800c948:	2000      	movs	r0, #0
 800c94a:	e7f7      	b.n	800c93c <__swsetup_r+0x98>
 800c94c:	24000038 	.word	0x24000038

0800c950 <_raise_r>:
 800c950:	291f      	cmp	r1, #31
 800c952:	b538      	push	{r3, r4, r5, lr}
 800c954:	4605      	mov	r5, r0
 800c956:	460c      	mov	r4, r1
 800c958:	d904      	bls.n	800c964 <_raise_r+0x14>
 800c95a:	2316      	movs	r3, #22
 800c95c:	6003      	str	r3, [r0, #0]
 800c95e:	f04f 30ff 	mov.w	r0, #4294967295
 800c962:	bd38      	pop	{r3, r4, r5, pc}
 800c964:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c966:	b112      	cbz	r2, 800c96e <_raise_r+0x1e>
 800c968:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c96c:	b94b      	cbnz	r3, 800c982 <_raise_r+0x32>
 800c96e:	4628      	mov	r0, r5
 800c970:	f000 f830 	bl	800c9d4 <_getpid_r>
 800c974:	4622      	mov	r2, r4
 800c976:	4601      	mov	r1, r0
 800c978:	4628      	mov	r0, r5
 800c97a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c97e:	f000 b817 	b.w	800c9b0 <_kill_r>
 800c982:	2b01      	cmp	r3, #1
 800c984:	d00a      	beq.n	800c99c <_raise_r+0x4c>
 800c986:	1c59      	adds	r1, r3, #1
 800c988:	d103      	bne.n	800c992 <_raise_r+0x42>
 800c98a:	2316      	movs	r3, #22
 800c98c:	6003      	str	r3, [r0, #0]
 800c98e:	2001      	movs	r0, #1
 800c990:	e7e7      	b.n	800c962 <_raise_r+0x12>
 800c992:	2100      	movs	r1, #0
 800c994:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c998:	4620      	mov	r0, r4
 800c99a:	4798      	blx	r3
 800c99c:	2000      	movs	r0, #0
 800c99e:	e7e0      	b.n	800c962 <_raise_r+0x12>

0800c9a0 <raise>:
 800c9a0:	4b02      	ldr	r3, [pc, #8]	@ (800c9ac <raise+0xc>)
 800c9a2:	4601      	mov	r1, r0
 800c9a4:	6818      	ldr	r0, [r3, #0]
 800c9a6:	f7ff bfd3 	b.w	800c950 <_raise_r>
 800c9aa:	bf00      	nop
 800c9ac:	24000038 	.word	0x24000038

0800c9b0 <_kill_r>:
 800c9b0:	b538      	push	{r3, r4, r5, lr}
 800c9b2:	4d07      	ldr	r5, [pc, #28]	@ (800c9d0 <_kill_r+0x20>)
 800c9b4:	2300      	movs	r3, #0
 800c9b6:	4604      	mov	r4, r0
 800c9b8:	4608      	mov	r0, r1
 800c9ba:	4611      	mov	r1, r2
 800c9bc:	602b      	str	r3, [r5, #0]
 800c9be:	f7f4 fde1 	bl	8001584 <_kill>
 800c9c2:	1c43      	adds	r3, r0, #1
 800c9c4:	d102      	bne.n	800c9cc <_kill_r+0x1c>
 800c9c6:	682b      	ldr	r3, [r5, #0]
 800c9c8:	b103      	cbz	r3, 800c9cc <_kill_r+0x1c>
 800c9ca:	6023      	str	r3, [r4, #0]
 800c9cc:	bd38      	pop	{r3, r4, r5, pc}
 800c9ce:	bf00      	nop
 800c9d0:	2400150c 	.word	0x2400150c

0800c9d4 <_getpid_r>:
 800c9d4:	f7f4 bdce 	b.w	8001574 <_getpid>

0800c9d8 <_sbrk_r>:
 800c9d8:	b538      	push	{r3, r4, r5, lr}
 800c9da:	4d06      	ldr	r5, [pc, #24]	@ (800c9f4 <_sbrk_r+0x1c>)
 800c9dc:	2300      	movs	r3, #0
 800c9de:	4604      	mov	r4, r0
 800c9e0:	4608      	mov	r0, r1
 800c9e2:	602b      	str	r3, [r5, #0]
 800c9e4:	f7f4 fe56 	bl	8001694 <_sbrk>
 800c9e8:	1c43      	adds	r3, r0, #1
 800c9ea:	d102      	bne.n	800c9f2 <_sbrk_r+0x1a>
 800c9ec:	682b      	ldr	r3, [r5, #0]
 800c9ee:	b103      	cbz	r3, 800c9f2 <_sbrk_r+0x1a>
 800c9f0:	6023      	str	r3, [r4, #0]
 800c9f2:	bd38      	pop	{r3, r4, r5, pc}
 800c9f4:	2400150c 	.word	0x2400150c

0800c9f8 <__swhatbuf_r>:
 800c9f8:	b570      	push	{r4, r5, r6, lr}
 800c9fa:	460c      	mov	r4, r1
 800c9fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca00:	2900      	cmp	r1, #0
 800ca02:	b096      	sub	sp, #88	@ 0x58
 800ca04:	4615      	mov	r5, r2
 800ca06:	461e      	mov	r6, r3
 800ca08:	da0d      	bge.n	800ca26 <__swhatbuf_r+0x2e>
 800ca0a:	89a3      	ldrh	r3, [r4, #12]
 800ca0c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ca10:	f04f 0100 	mov.w	r1, #0
 800ca14:	bf14      	ite	ne
 800ca16:	2340      	movne	r3, #64	@ 0x40
 800ca18:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ca1c:	2000      	movs	r0, #0
 800ca1e:	6031      	str	r1, [r6, #0]
 800ca20:	602b      	str	r3, [r5, #0]
 800ca22:	b016      	add	sp, #88	@ 0x58
 800ca24:	bd70      	pop	{r4, r5, r6, pc}
 800ca26:	466a      	mov	r2, sp
 800ca28:	f000 f848 	bl	800cabc <_fstat_r>
 800ca2c:	2800      	cmp	r0, #0
 800ca2e:	dbec      	blt.n	800ca0a <__swhatbuf_r+0x12>
 800ca30:	9901      	ldr	r1, [sp, #4]
 800ca32:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ca36:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ca3a:	4259      	negs	r1, r3
 800ca3c:	4159      	adcs	r1, r3
 800ca3e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ca42:	e7eb      	b.n	800ca1c <__swhatbuf_r+0x24>

0800ca44 <__smakebuf_r>:
 800ca44:	898b      	ldrh	r3, [r1, #12]
 800ca46:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ca48:	079d      	lsls	r5, r3, #30
 800ca4a:	4606      	mov	r6, r0
 800ca4c:	460c      	mov	r4, r1
 800ca4e:	d507      	bpl.n	800ca60 <__smakebuf_r+0x1c>
 800ca50:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ca54:	6023      	str	r3, [r4, #0]
 800ca56:	6123      	str	r3, [r4, #16]
 800ca58:	2301      	movs	r3, #1
 800ca5a:	6163      	str	r3, [r4, #20]
 800ca5c:	b003      	add	sp, #12
 800ca5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca60:	ab01      	add	r3, sp, #4
 800ca62:	466a      	mov	r2, sp
 800ca64:	f7ff ffc8 	bl	800c9f8 <__swhatbuf_r>
 800ca68:	9f00      	ldr	r7, [sp, #0]
 800ca6a:	4605      	mov	r5, r0
 800ca6c:	4639      	mov	r1, r7
 800ca6e:	4630      	mov	r0, r6
 800ca70:	f7ff fad4 	bl	800c01c <_malloc_r>
 800ca74:	b948      	cbnz	r0, 800ca8a <__smakebuf_r+0x46>
 800ca76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ca7a:	059a      	lsls	r2, r3, #22
 800ca7c:	d4ee      	bmi.n	800ca5c <__smakebuf_r+0x18>
 800ca7e:	f023 0303 	bic.w	r3, r3, #3
 800ca82:	f043 0302 	orr.w	r3, r3, #2
 800ca86:	81a3      	strh	r3, [r4, #12]
 800ca88:	e7e2      	b.n	800ca50 <__smakebuf_r+0xc>
 800ca8a:	89a3      	ldrh	r3, [r4, #12]
 800ca8c:	6020      	str	r0, [r4, #0]
 800ca8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ca92:	81a3      	strh	r3, [r4, #12]
 800ca94:	9b01      	ldr	r3, [sp, #4]
 800ca96:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ca9a:	b15b      	cbz	r3, 800cab4 <__smakebuf_r+0x70>
 800ca9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800caa0:	4630      	mov	r0, r6
 800caa2:	f000 f81d 	bl	800cae0 <_isatty_r>
 800caa6:	b128      	cbz	r0, 800cab4 <__smakebuf_r+0x70>
 800caa8:	89a3      	ldrh	r3, [r4, #12]
 800caaa:	f023 0303 	bic.w	r3, r3, #3
 800caae:	f043 0301 	orr.w	r3, r3, #1
 800cab2:	81a3      	strh	r3, [r4, #12]
 800cab4:	89a3      	ldrh	r3, [r4, #12]
 800cab6:	431d      	orrs	r5, r3
 800cab8:	81a5      	strh	r5, [r4, #12]
 800caba:	e7cf      	b.n	800ca5c <__smakebuf_r+0x18>

0800cabc <_fstat_r>:
 800cabc:	b538      	push	{r3, r4, r5, lr}
 800cabe:	4d07      	ldr	r5, [pc, #28]	@ (800cadc <_fstat_r+0x20>)
 800cac0:	2300      	movs	r3, #0
 800cac2:	4604      	mov	r4, r0
 800cac4:	4608      	mov	r0, r1
 800cac6:	4611      	mov	r1, r2
 800cac8:	602b      	str	r3, [r5, #0]
 800caca:	f7f4 fdbb 	bl	8001644 <_fstat>
 800cace:	1c43      	adds	r3, r0, #1
 800cad0:	d102      	bne.n	800cad8 <_fstat_r+0x1c>
 800cad2:	682b      	ldr	r3, [r5, #0]
 800cad4:	b103      	cbz	r3, 800cad8 <_fstat_r+0x1c>
 800cad6:	6023      	str	r3, [r4, #0]
 800cad8:	bd38      	pop	{r3, r4, r5, pc}
 800cada:	bf00      	nop
 800cadc:	2400150c 	.word	0x2400150c

0800cae0 <_isatty_r>:
 800cae0:	b538      	push	{r3, r4, r5, lr}
 800cae2:	4d06      	ldr	r5, [pc, #24]	@ (800cafc <_isatty_r+0x1c>)
 800cae4:	2300      	movs	r3, #0
 800cae6:	4604      	mov	r4, r0
 800cae8:	4608      	mov	r0, r1
 800caea:	602b      	str	r3, [r5, #0]
 800caec:	f7f4 fdba 	bl	8001664 <_isatty>
 800caf0:	1c43      	adds	r3, r0, #1
 800caf2:	d102      	bne.n	800cafa <_isatty_r+0x1a>
 800caf4:	682b      	ldr	r3, [r5, #0]
 800caf6:	b103      	cbz	r3, 800cafa <_isatty_r+0x1a>
 800caf8:	6023      	str	r3, [r4, #0]
 800cafa:	bd38      	pop	{r3, r4, r5, pc}
 800cafc:	2400150c 	.word	0x2400150c

0800cb00 <_init>:
 800cb00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb02:	bf00      	nop
 800cb04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb06:	bc08      	pop	{r3}
 800cb08:	469e      	mov	lr, r3
 800cb0a:	4770      	bx	lr

0800cb0c <_fini>:
 800cb0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb0e:	bf00      	nop
 800cb10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb12:	bc08      	pop	{r3}
 800cb14:	469e      	mov	lr, r3
 800cb16:	4770      	bx	lr
