==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcku115-flva1517-2-e'
INFO: [HLS 200-10] Analyzing design file '../telepathy/hlsSources/dummy.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 351.625 ; gain = 0.156 ; free physical = 20247 ; free virtual = 60389
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 351.625 ; gain = 0.156 ; free physical = 20246 ; free virtual = 60388
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 351.652 ; gain = 0.184 ; free physical = 20246 ; free virtual = 60388
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 351.652 ; gain = 0.184 ; free physical = 20243 ; free virtual = 60385
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 479.469 ; gain = 128.000 ; free physical = 20222 ; free virtual = 60364
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 479.469 ; gain = 128.000 ; free physical = 20204 ; free virtual = 60346
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dummy' ...
WARNING: [SYN 201-107] Renaming port name 'dummy/out' to 'dummy/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.43 seconds; current allocated memory: 71.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 71.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dummy/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dummy/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dummy' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'state_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 71.847 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 479.469 ; gain = 128.000 ; free physical = 20213 ; free virtual = 60355
INFO: [SYSC 207-301] Generating SystemC RTL for dummy.
INFO: [VHDL 208-304] Generating VHDL RTL for dummy.
INFO: [VLOG 209-307] Generating Verilog RTL for dummy.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-112] Total elapsed time: 28.23 seconds; peak allocated memory: 71.847 MB.
