<!DOCTYPE html>
<HTML>
<BODY>
<STYLE>
	h1 {
		font-size:200%;
	}
	table th,tr,td {
		border-collapse: collapse; /* share common border between cells */
		padding: 4px; /* padding within cells */
		table-layout : fixed
	}
	table th {
	background-color:lightsteelblue
	}
	/* Tooltip container */
		.tooltip {
		position: relative;
		display: inline-block;
	}
	/* Tooltip text */
	.tooltip .tooltiptext {
		visibility: hidden;
		width: 600px;
		background-color: #555;
		color: #fff;
		text-align: left;
		padding: 5px 0;
		border-radius: 6px;
		/* Position the tooltip text */
		position: absolute;
		z-index: 1;
		bottom: 125%;
		left: -100%;
		margin-left: -60px;
		/* Fade in tooltip */
		opacity: 0;
		transition: opacity 1s;
	}
	/* Tooltip arrow */
	.tooltip .tooltiptext::after {
		content: ;
		position: absolute;
		top: 100%;
		left: 50%;
		margin-left: -5px;
		border-width: 5px;
		border-style: solid;
		border-color: #555 transparent transparent transparent;
	}
	/* Show the tooltip text when you mouse over the tooltip container */
	.tooltip:hover .tooltiptext {
		visibility: visible;
		opacity: 1;
	}
</STYLE>
<h1>Profile Summary</h1>
<br>
<h3>Application: host</h3>
<h3>Build version branch: 2019.2</h3>
<h3>Build version date: 2020-02-06 15:08:44</h3>
<h3>Build version hash: 9e13d57c4563e2c19bf5f518993f6e5a8dadc18a</h3>
<h3>Created: 2020-04-30 20:18:58</h3>
<h3>Devices: xilinx_aws-vu9p-f1_shell-v04261818_201920_1-0</h3>
<h3>Msec: 1588277938418</h3>
<h3>Report name: Profile Summary</h3>
<h3>Target: Hardware Emulation</h3>
<h3>Tool version: 2019.2</h3>
<h3>XRT build version: 2.3.0</h3>
<br>
<h2>OpenCL API Calls</h2>

<TABLE border="1">
<TR>
<TH>API Name</TH>
<TH>Number<br>Of Calls</TH>
<TH>Total<br>Time (ms)</TH>
<TH>Minimum<br>Time (ms)</TH>
<TH>Average<br>Time (ms)</TH>
<TH>Maximum<br>Time (ms)</TH>
</TR>
<TR>
<TD>clFinish</TD>
<TD>2</TD>
<TD>62011.000</TD>
<TD>29005.800</TD>
<TD>31005.500</TD>
<TD>33005.200</TD>
</TR>
<TR>
<TD>clCreateProgramWithBinary</TD>
<TD>1</TD>
<TD>19990.500</TD>
<TD>19990.500</TD>
<TD>19990.500</TD>
<TD>19990.500</TD>
</TR>
<TR>
<TD>clReleaseKernel</TD>
<TD>2</TD>
<TD>4901.380</TD>
<TD>0.003</TD>
<TD>2450.690</TD>
<TD>4901.370</TD>
</TR>
<TR>
<TD>clCreateBuffer</TD>
<TD>3</TD>
<TD>6.019</TD>
<TD>0.205</TD>
<TD>2.006</TD>
<TD>5.220</TD>
</TR>
<TR>
<TD>clCreateKernel</TD>
<TD>2</TD>
<TD>3.005</TD>
<TD>1.127</TD>
<TD>1.502</TD>
<TD>1.878</TD>
</TR>
<TR>
<TD>clEnqueueTask</TD>
<TD>2</TD>
<TD>1.897</TD>
<TD>0.385</TD>
<TD>0.948</TD>
<TD>1.512</TD>
</TR>
<TR>
<TD>clEnqueueMigrateMemObjects</TD>
<TD>4</TD>
<TD>0.370</TD>
<TD>0.012</TD>
<TD>0.093</TD>
<TD>0.221</TD>
</TR>
<TR>
<TD>clRetainMemObject</TD>
<TD>12</TD>
<TD>0.051</TD>
<TD>0.001</TD>
<TD>0.004</TD>
<TD>0.030</TD>
</TR>
<TR>
<TD>clReleaseMemObject</TD>
<TD>15</TD>
<TD>0.029</TD>
<TD>0.001</TD>
<TD>0.002</TD>
<TD>0.004</TD>
</TR>
<TR>
<TD>clSetKernelArg</TD>
<TD>8</TD>
<TD>0.025</TD>
<TD>0.001</TD>
<TD>0.003</TD>
<TD>0.009</TD>
</TR>
<TR>
<TD>clGetExtensionFunctionAddress</TD>
<TD>2</TD>
<TD>0.022</TD>
<TD>0.004</TD>
<TD>0.011</TD>
<TD>0.018</TD>
</TR>
<TR>
<TD>clRetainDevice</TD>
<TD>4</TD>
<TD>0.018</TD>
<TD>0.001</TD>
<TD>0.005</TD>
<TD>0.013</TD>
</TR>
<TR>
<TD>clGetPlatformInfo</TD>
<TD>14</TD>
<TD>0.016</TD>
<TD>0.001</TD>
<TD>0.001</TD>
<TD>0.002</TD>
</TR>
<TR>
<TD>clReleaseDevice</TD>
<TD>4</TD>
<TD>0.015</TD>
<TD>0.002</TD>
<TD>0.004</TD>
<TD>0.007</TD>
</TR>
<TR>
<TD>clCreateContext</TD>
<TD>1</TD>
<TD>0.014</TD>
<TD>0.014</TD>
<TD>0.014</TD>
<TD>0.014</TD>
</TR>
<TR>
<TD>clReleaseEvent</TD>
<TD>2</TD>
<TD>0.013</TD>
<TD>0.006</TD>
<TD>0.007</TD>
<TD>0.007</TD>
</TR>
<TR>
<TD>clGetEventProfilingInfo</TD>
<TD>4</TD>
<TD>0.012</TD>
<TD>0.001</TD>
<TD>0.003</TD>
<TD>0.005</TD>
</TR>
<TR>
<TD>clGetDeviceInfo</TD>
<TD>2</TD>
<TD>0.011</TD>
<TD>0.004</TD>
<TD>0.005</TD>
<TD>0.007</TD>
</TR>
<TR>
<TD>clGetDeviceIDs</TD>
<TD>2</TD>
<TD>0.008</TD>
<TD>0.001</TD>
<TD>0.004</TD>
<TD>0.007</TD>
</TR>
<TR>
<TD>clCreateCommandQueue</TD>
<TD>1</TD>
<TD>0.007</TD>
<TD>0.007</TD>
<TD>0.007</TD>
<TD>0.007</TD>
</TR>
<TR>
<TD>clReleaseContext</TD>
<TD>1</TD>
<TD>0.007</TD>
<TD>0.007</TD>
<TD>0.007</TD>
<TD>0.007</TD>
</TR>
<TR>
<TD>clGetExtensionFunctionAddressForPlatform</TD>
<TD>2</TD>
<TD>0.006</TD>
<TD>0.002</TD>
<TD>0.003</TD>
<TD>0.004</TD>
</TR>
<TR>
<TD>clReleaseProgram</TD>
<TD>1</TD>
<TD>0.004</TD>
<TD>0.004</TD>
<TD>0.004</TD>
<TD>0.004</TD>
</TR>
<TR>
<TD>clReleaseCommandQueue</TD>
<TD>1</TD>
<TD>0.004</TD>
<TD>0.004</TD>
<TD>0.004</TD>
<TD>0.004</TD>
</TR>
</TABLE>
<br>
<h2>Kernel Execution (includes estimated device times)</h2>

<TABLE border="1">
<TR>
<TH>Kernel</TH>
<TH>Number Of<br>Enqueues</TH>
<TH>Total<br>Time (ms)</TH>
<TH>Minimum<br>Time (ms)</TH>
<TH>Average<br>Time (ms)</TH>
<TH>Maximum<br>Time (ms)</TH>
</TR>
<TR>
<TD>monte_sim_dev</TD>
<TD>1</TD>
<TD>0.048</TD>
<TD>0.048</TD>
<TD>0.048</TD>
<TD>0.048</TD>
</TR>
<TR>
<TD>monte_sim</TD>
<TD>1</TD>
<TD>0.060</TD>
<TD>0.060</TD>
<TD>0.060</TD>
<TD>0.060</TD>
</TR>
</TABLE>
<br>
<h2>Compute Unit Utilization (includes estimated device times)</h2>

<TABLE border="1">
<TR>
<TH>Device</TH>
<TH>Compute Unit</TH>
<TH>Kernel</TH>
<TH>Global<br>Work Size</TH>
<TH>Local<br>Work Size</TH>
<TH>Number<br>Of Calls</TH>
<TH>Dataflow<br>Execution</TH>
<TH>Max Parallel<br>Executions</TH>
<TH>Dataflow<br>Acceleration</TH>
<TH>Total<br>Time (ms)</TH>
<TH>Minimum<br>Time (ms)</TH>
<TH>Average<br>Time (ms)</TH>
<TH>Maximum<br>Time (ms)</TH>
<TH>Clock<br>Freq (MHz)</TH>
<TH>CU Utilization (%)</TH>
</TR>
<TR>
<TD>xilinx_aws-vu9p-f1_shell-v04261818_201920_1-0</TD>
<TD>monte_sim_dev_1</TD>
<TD>monte_sim_dev</TD>
<TD>1:1:1</TD>
<TD>1:1:1</TD>
<TD>1</TD>
<TD>No</TD>
<TD>1</TD>
<TD>1.000000x</TD>
<TD>0.046</TD>
<TD>0.046</TD>
<TD>0.046</TD>
<TD>0.046</TD>
<TD>300</TD>
<TD>43.02</TD>
</TR>
<TR>
<TD>xilinx_aws-vu9p-f1_shell-v04261818_201920_1-0</TD>
<TD>monte_sim_1</TD>
<TD>monte_sim</TD>
<TD>1:1:1</TD>
<TD>1:1:1</TD>
<TD>1</TD>
<TD>No</TD>
<TD>1</TD>
<TD>1.000000x</TD>
<TD>0.057</TD>
<TD>0.057</TD>
<TD>0.057</TD>
<TD>0.057</TD>
<TD>300</TD>
<TD>53.47</TD>
</TR>
</TABLE>
<br>
<h2>Data Transfer: Host to Global Memory</h2>

<TABLE border="1">
<TR>
<TH>Context:Number<br>of Devices</TH>
<TH>Transfer Type</TH>
<TH>Number Of<br>Buffer Transfers</TH>
<TH>Transfer<br>Rate (MB/s)</TH>
<TH>Average Bandwidth<br>Utilization (%)</TH>
<TH>Average<br>Buffer Size (KB)</TH>
<TH>Total<br>Time (ms)</TH>
<TH>Average<br>Time (ms)</TH>
</TR>
<TR>
<TD>context0:1</TD>
<TD>READ</TD>
<TD>2</TD>
<TD>N/A</TD>
<TD>N/A</TD>
<TD>16.384</TD>
<TD>N/A</TD>
<TD>N/A</TD>
</TR>
<TR>
<TD>context0:1</TD>
<TD>WRITE</TD>
<TD>2</TD>
<TD>N/A</TD>
<TD>N/A</TD>
<TD>16.400</TD>
<TD>N/A</TD>
<TD>N/A</TD>
</TR>
</TABLE>
<br>
<h2>Data Transfer: Kernels to Global Memory</h2>

<TABLE border="1">
<TR>
<TH>Device</TH>
<TH>Compute Unit/<br>Port Name</TH>
<TH>Kernel Arguments</TH>
<TH>Memory Resources</TH>
<TH>Transfer Type</TH>
<TH>Number Of<br>Transfers</TH>
<TH>Transfer<br>Rate (MB/s)</TH>
<TH>Average Bandwidth<br>Utilization (%)</TH>
<TH>Average<br>Size (KB)</TH>
<TH>Average<br>Latency (ns)</TH>
</TR>
<TR>
<TD>xilinx_aws-vu9p-f1_shell-v04261818_201920_1-0</TD>
<TD>monte_sim_1/m_axi_gmem</TD>
<TD>in1|in2|out_r</TD>
<TD>DDR[1]</TD>
<TD>READ</TD>
<TD>512</TD>
<TD>1192.580</TD>
<TD>10.352</TD>
<TD>0.064</TD>
<TD>665.469</TD>
</TR>
<TR>
<TD>xilinx_aws-vu9p-f1_shell-v04261818_201920_1-0</TD>
<TD>monte_sim_1/m_axi_gmem</TD>
<TD>in1|in2|out_r</TD>
<TD>DDR[1]</TD>
<TD>WRITE</TD>
<TD>256</TD>
<TD>1124.250</TD>
<TD>9.759</TD>
<TD>0.064</TD>
<TD>73.320</TD>
</TR>
<TR>
<TD>xilinx_aws-vu9p-f1_shell-v04261818_201920_1-0</TD>
<TD>monte_sim_dev_1/m_axi_gmem</TD>
<TD>in1|in2|out_r</TD>
<TD>DDR[1]</TD>
<TD>READ</TD>
<TD>260</TD>
<TD>1186.150</TD>
<TD>10.296</TD>
<TD>0.063</TD>
<TD>655.538</TD>
</TR>
<TR>
<TD>xilinx_aws-vu9p-f1_shell-v04261818_201920_1-0</TD>
<TD>monte_sim_dev_1/m_axi_gmem</TD>
<TD>in1|in2|out_r</TD>
<TD>DDR[1]</TD>
<TD>WRITE</TD>
<TD>256</TD>
<TD>1124.250</TD>
<TD>9.759</TD>
<TD>0.064</TD>
<TD>73.438</TD>
</TR>
</TABLE>
<br>
<h2>Top Data Transfer: Kernels to Global Memory</h2>

<TABLE border="1">
<TR>
<TH>Device</TH>
<TH>Compute Unit</TH>
<TH>Number Of<br>Transfers</TH>
<TH>Average Bytes<br>per Transfer</TH>
<TH>Transfer<br>Efficiency (%)</TH>
<TH>Total Data<br>Transfer (MB)</TH>
<TH>Total<br>Write (MB)</TH>
<TH>Total<br>Read (MB)</TH>
<TH>Total Transfer<br>Rate (MB/s)</TH>
</TR>
<TR>
<TD>xilinx_aws-vu9p-f1_shell-v04261818_201920_1-0</TD>
<TD>monte_sim_1</TD>
<TD>768</TD>
<TD>64.000</TD>
<TD>1.562</TD>
<TD>0.049</TD>
<TD>0.016</TD>
<TD>0.033</TD>
<TD>1168.890</TD>
</TR>
<TR>
<TD>xilinx_aws-vu9p-f1_shell-v04261818_201920_1-0</TD>
<TD>monte_sim_dev_1</TD>
<TD>516</TD>
<TD>63.628</TD>
<TD>1.553</TD>
<TD>0.033</TD>
<TD>0.016</TD>
<TD>0.016</TD>
<TD>1154.430</TD>
</TR>
</TABLE>
<br>
<h2>Top Kernel Execution</h2>

<TABLE border="1">
<TR>
<TH>Kernel Instance<br>Address</TH>
<TH>Kernel</TH>
<TH>Context ID</TH>
<TH>Command<br>Queue ID</TH>
<TH>Device</TH>
<TH>Start<br>Time (ms)</TH>
<TH>Duration (ms)</TH>
<TH>Global<br>Work Size</TH>
<TH>Local<br>Work Size</TH>
</TR>
<TR>
<TD>0x1a54d50</TD>
<TD>monte_sim</TD>
<TD>0</TD>
<TD>0</TD>
<TD>xilinx_aws-vu9p-f1_shell-v04261818_201920_1-0</TD>
<TD>0.032</TD>
<TD>0.060</TD>
<TD>1:1:1</TD>
<TD>1:1:1</TD>
</TR>
<TR>
<TD>0x1a442c0</TD>
<TD>monte_sim_dev</TD>
<TD>0</TD>
<TD>0</TD>
<TD>xilinx_aws-vu9p-f1_shell-v04261818_201920_1-0</TD>
<TD>0.092</TD>
<TD>0.048</TD>
<TD>1:1:1</TD>
<TD>1:1:1</TD>
</TR>
</TABLE>
<br>
<h2>Top Memory Writes: Host to Global Memory</h2>

<TABLE border="1">
<TR>
<TH>Buffer Address</TH>
<TH>Context ID</TH>
<TH>Command<br>Queue ID</TH>
<TH>Start<br>Time (ms)</TH>
<TH>Duration (ms)</TH>
<TH>Buffer Size (KB)</TH>
<TH>Writing<br>Rate (MB/s)</TH>
</TR>
<TR>
<TD>0x400000000</TD>
<TD>0</TD>
<TD>0</TD>
<TD>20044.200</TD>
<TD>N/A</TD>
<TD>16.400</TD>
<TD>N/A</TD>
</TR>
<TR>
<TD>0x400000000</TD>
<TD>0</TD>
<TD>0</TD>
<TD>53052.700</TD>
<TD>N/A</TD>
<TD>16.400</TD>
<TD>N/A</TD>
</TR>
</TABLE>
<br>
<h2>Top Memory Reads: Host to Global Memory</h2>

<TABLE border="1">
<TR>
<TH>Buffer Address</TH>
<TH>Context ID</TH>
<TH>Command<br>Queue ID</TH>
<TH>Start<br>Time (ms)</TH>
<TH>Duration (ms)</TH>
<TH>Buffer Size (KB)</TH>
<TH>Reading<br>Rate (MB/s)</TH>
</TR>
<TR>
<TD>0x400005000</TD>
<TD>0</TD>
<TD>0</TD>
<TD>53050.600</TD>
<TD>N/A</TD>
<TD>16.384</TD>
<TD>N/A</TD>
</TR>
<TR>
<TD>0x400005000</TD>
<TD>0</TD>
<TD>0</TD>
<TD>82058.600</TD>
<TD>N/A</TD>
<TD>16.384</TD>
<TD>N/A</TD>
</TR>
</TABLE>
<br>
<h2>Guidance (25 met, 7 warnings)</h2>

<TABLE border="1">
<TR>
<TH>Name</TH>
<TH>Threshold</TH>
<TH>Actual</TH>
<TH>Conclusion</TH>
<TH>Details</TH>
<TH>Resolution</TH>
</TR>
<TR>
<TD>Average Read Size (KB)</TD>
<TD>> 0.512</TD>
<TD>0.064</TD>
<TD>Not Met</TD>
<TD>Kernel read size of 0.064 KB on port monte_sim_1/m_axi_gmem was low.</TD>
<TD>
  <a href=" " class="tooltip">Use burst transfers and packing into full memory data width.
    <span class="tooltiptext"><html>This message reports how much data was transferred as part of a read operation from the kernel through the memory mapped AXI port on average. For detailed explanation and recommendation: <a href="https://www.xilinx.com/cgi-bin/docs/rdoc?t=vitis+guidance;v=2019.2;d=KERNEL_READ_TRANSFER_SIZE.html">KERNEL_READ_TRANSFER_SIZE</a></html></span>
  </a>
</TD>
</TR>
<TR>
<TD>Average Write Size (KB)</TD>
<TD>> 0.512</TD>
<TD>0.064</TD>
<TD>Not Met</TD>
<TD>Kernel write size of 0.064 KB on port monte_sim_1/m_axi_gmem was low.</TD>
<TD>
  <a href=" " class="tooltip">Use burst transfers and packing into full memory data width.
    <span class="tooltiptext"><html>This message reports how much data was transferred as part of a write operation to the kernel through the memory mapped AXI port on average. For detailed explanation and recommendation: <a href="https://www.xilinx.com/cgi-bin/docs/rdoc?t=vitis+guidance;v=2019.2;d=KERNEL_WRITE_TRANSFER_SIZE.html">KERNEL_WRITE_TRANSFER_SIZE</a></html></span>
  </a>
</TD>
</TR>
<TR>
<TD>Average Read Size (KB)</TD>
<TD>> 0.512</TD>
<TD>0.063</TD>
<TD>Not Met</TD>
<TD>Kernel read size of 0.063 KB on port monte_sim_dev_1/m_axi_gmem was low.</TD>
<TD>
  <a href=" " class="tooltip">Use burst transfers and packing into full memory data width.
    <span class="tooltiptext"><html>This message reports how much data was transferred as part of a read operation from the kernel through the memory mapped AXI port on average. For detailed explanation and recommendation: <a href="https://www.xilinx.com/cgi-bin/docs/rdoc?t=vitis+guidance;v=2019.2;d=KERNEL_READ_TRANSFER_SIZE.html">KERNEL_READ_TRANSFER_SIZE</a></html></span>
  </a>
</TD>
</TR>
<TR>
<TD>Average Write Size (KB)</TD>
<TD>> 0.512</TD>
<TD>0.064</TD>
<TD>Not Met</TD>
<TD>Kernel write size of 0.064 KB on port monte_sim_dev_1/m_axi_gmem was low.</TD>
<TD>
  <a href=" " class="tooltip">Use burst transfers and packing into full memory data width.
    <span class="tooltiptext"><html>This message reports how much data was transferred as part of a write operation to the kernel through the memory mapped AXI port on average. For detailed explanation and recommendation: <a href="https://www.xilinx.com/cgi-bin/docs/rdoc?t=vitis+guidance;v=2019.2;d=KERNEL_WRITE_TRANSFER_SIZE.html">KERNEL_WRITE_TRANSFER_SIZE</a></html></span>
  </a>
</TD>
</TR>
<TR>
<TD>Read Bandwidth (%)</TD>
<TD>> 5.000</TD>
<TD>10.352</TD>
<TD>Met</TD>
<TD>Kernel read transfers were efficient from off-chip global memory.</TD>
<TD></TD>
</TR>
<TR>
<TD>Write Bandwidth (%)</TD>
<TD>> 5.000</TD>
<TD>9.759</TD>
<TD>Met</TD>
<TD>Kernel write transfers were efficient to off-chip global memory.</TD>
<TD></TD>
</TR>
<TR>
<TD>Read Bandwidth (%)</TD>
<TD>> 5.000</TD>
<TD>10.296</TD>
<TD>Met</TD>
<TD>Kernel read transfers were efficient from off-chip global memory.</TD>
<TD></TD>
</TR>
<TR>
<TD>Write Bandwidth (%)</TD>
<TD>> 5.000</TD>
<TD>9.759</TD>
<TD>Met</TD>
<TD>Kernel write transfers were efficient to off-chip global memory.</TD>
<TD></TD>
</TR>
<TR>
<TD>Read Amount - Minimum (MB)</TD>
<TD>> 0.250</TD>
<TD>0.999</TD>
<TD>Met</TD>
<TD>Compute units on all devices used adequate data from host.</TD>
<TD></TD>
</TR>
<TR>
<TD>Read Amount - Maximum (MB)</TD>
<TD>< 2.000</TD>
<TD>0.999</TD>
<TD>Met</TD>
<TD>No data re-use issues were found between host and compute units.</TD>
<TD></TD>
</TR>
<TR>
<TD>Read Amount - Minimum (MB)</TD>
<TD>> 0.250</TD>
<TD>0.501</TD>
<TD>Met</TD>
<TD>Compute units on all devices used adequate data from host.</TD>
<TD></TD>
</TR>
<TR>
<TD>Read Amount - Maximum (MB)</TD>
<TD>< 2.000</TD>
<TD>0.501</TD>
<TD>Met</TD>
<TD>No data re-use issues were found between host and compute units.</TD>
<TD></TD>
</TR>
<TR>
<TD>Port Data Width</TD>
<TD>= 512</TD>
<TD>32</TD>
<TD>Not Met</TD>
<TD>Port monte_sim_dev_1/m_axi_gmem has a data width of 32.</TD>
<TD>
  <a href=" " class="tooltip">Utilize the entire memory data width.
    <span class="tooltiptext"><html>The specific port, that is not scalar based, is not utilizing the optimum data width (512-bit). Kernel arguments are implemented through memory mapped AXI ports. For detailed explanation and recommendation: <a href="https://www.xilinx.com/cgi-bin/docs/rdoc?t=vitis+guidance;v=2019.2;d=KERNEL_PORT_DATA_WIDTH.html">KERNEL_PORT_DATA_WIDTH</a></html></span>
  </a>
</TD>
</TR>
<TR>
<TD>Port Data Width</TD>
<TD>= 512</TD>
<TD>32</TD>
<TD>Not Met</TD>
<TD>Port monte_sim_1/m_axi_gmem has a data width of 32.</TD>
<TD>
  <a href=" " class="tooltip">Utilize the entire memory data width.
    <span class="tooltiptext"><html>The specific port, that is not scalar based, is not utilizing the optimum data width (512-bit). Kernel arguments are implemented through memory mapped AXI ports. For detailed explanation and recommendation: <a href="https://www.xilinx.com/cgi-bin/docs/rdoc?t=vitis+guidance;v=2019.2;d=KERNEL_PORT_DATA_WIDTH.html">KERNEL_PORT_DATA_WIDTH</a></html></span>
  </a>
</TD>
</TR>
<TR>
<TD>Memory Connections</TD>
<TD>> 0</TD>
<TD>2</TD>
<TD>Met</TD>
<TD>Memory DDR[1] was used.</TD>
<TD></TD>
</TR>
<TR>
<TD>PLRAM Usage</TD>
<TD>> 0</TD>
<TD>0</TD>
<TD>Not Met</TD>
<TD>PLRAMs were used by 0 port(s).</TD>
<TD>
  <a href=" " class="tooltip">Utilize PLRAMs to maximize performance.
    <span class="tooltiptext"><html>PLRAMs can increase your system performance by providing low-latency, high-bandwidth access to your data. For detailed explanation and recommendation: <a href="https://www.xilinx.com/cgi-bin/docs/rdoc?t=vitis+guidance;v=2019.2;d=PLRAM_USAGE.html">PLRAM_USAGE</a></html></span>
  </a>
</TD>
</TR>
<TR>
<TD>Memory Read Bandwidth (%)</TD>
<TD>> 5.000</TD>
<TD>10.352</TD>
<TD>Met</TD>
<TD>Memory read transfers were efficient from off-chip global memory.</TD>
<TD></TD>
</TR>
<TR>
<TD>Memory Write Bandwidth (%)</TD>
<TD>> 5.000</TD>
<TD>9.759</TD>
<TD>Met</TD>
<TD>Memory write transfers were efficient from off-chip global memory.</TD>
<TD></TD>
</TR>
<TR>
<TD>Compute Unit Calls - Maximum</TD>
<TD>< 16</TD>
<TD>1</TD>
<TD>Met</TD>
<TD>Kernel monte_sim_dev was used an adequate amount.</TD>
<TD></TD>
</TR>
<TR>
<TD>Compute Unit Calls - Maximum</TD>
<TD>< 16</TD>
<TD>1</TD>
<TD>Met</TD>
<TD>Kernel monte_sim was used an adequate amount.</TD>
<TD></TD>
</TR>
<TR>
<TD>Kernel Utilization (%)</TD>
<TD>= 100.000</TD>
<TD>100.000</TD>
<TD>Met</TD>
<TD>Kernel monte_sim utilized correct amount of workgroups.</TD>
<TD></TD>
</TR>
<TR>
<TD>Kernel Utilization (%)</TD>
<TD>= 100.000</TD>
<TD>100.000</TD>
<TD>Met</TD>
<TD>Kernel monte_sim_dev utilized correct amount of workgroups.</TD>
<TD></TD>
</TR>
<TR>
<TD>Migrate Memory API Calls</TD>
<TD>> 0</TD>
<TD>4</TD>
<TD>Met</TD>
<TD>Migrate Memory APIs (e.g., clEnqueueMigrateMemObjects) were used.</TD>
<TD></TD>
</TR>
<TR>
<TD>Average Read Size (KB)</TD>
<TD>> 4.096</TD>
<TD>16.384</TD>
<TD>Met</TD>
<TD>Host read transfers were efficient from off-chip global memory.</TD>
<TD></TD>
</TR>
<TR>
<TD>Average Write Size (KB)</TD>
<TD>> 4.096</TD>
<TD>16.400</TD>
<TD>Met</TD>
<TD>Host write transfers were efficient to off-chip global memory.</TD>
<TD></TD>
</TR>
<TR>
<TD>Compute Unit Calls - Minimum</TD>
<TD>> 0</TD>
<TD>1</TD>
<TD>Met</TD>
<TD>Compute unit monte_sim_1 on device xilinx_aws-vu9p-f1_shell-v04261818_201920_1-0 was used.</TD>
<TD></TD>
</TR>
<TR>
<TD>Compute Unit Calls - Minimum</TD>
<TD>> 0</TD>
<TD>1</TD>
<TD>Met</TD>
<TD>Compute unit monte_sim_dev_1 on device xilinx_aws-vu9p-f1_shell-v04261818_201920_1-0 was used.</TD>
<TD></TD>
</TR>
<TR>
<TD>Compute Unit Utilization (%)</TD>
<TD>> 20.000</TD>
<TD>96.869</TD>
<TD>Met</TD>
<TD>Compute unit monte_sim_dev_1 had sufficient utilization.</TD>
<TD></TD>
</TR>
<TR>
<TD>Compute Unit Utilization (%)</TD>
<TD>> 20.000</TD>
<TD>96.199</TD>
<TD>Met</TD>
<TD>Compute unit monte_sim_1 had sufficient utilization.</TD>
<TD></TD>
</TR>
<TR>
<TD>Device Utilization (ms)</TD>
<TD>> 0</TD>
<TD>0.107</TD>
<TD>Met</TD>
<TD>Device xilinx_aws-vu9p-f1_shell-v04261818_201920_1-0 was used.</TD>
<TD></TD>
</TR>
<TR>
<TD>Trace Memory</TD>
<TD>!= FIFO</TD>
<TD>NA</TD>
<TD>Met</TD>
<TD>Trace buffer memory was specified as not a FIFO.</TD>
<TD></TD>
</TR>
<TR>
<TD>Objects Released</TD>
<TD>true</TD>
<TD>true</TD>
<TD>Met</TD>
<TD>OpenCL objects were released by the host code.</TD>
<TD></TD>
</TR>
</TABLE>
