** Name: SymmetricalOpAmp81

.MACRO SymmetricalOpAmp81 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 inOutputStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=7e-6 W=12e-6
mDiodeTransistorNmos2 ibias ibias VoltageBiasXXnXX1Yinner VoltageBiasXXnXX1Yinner nmos4 L=8e-6 W=39e-6
mDiodeTransistorNmos3 outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=8e-6 W=416e-6
mDiodeTransistorPmos4 inOutputTransconductanceComplementarySecondStage inOutputTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=2e-6 W=11e-6
mDiodeTransistorPmos5 inSourceTransconductanceComplementarySecondStage inSourceTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=2e-6 W=19e-6
mDiodeTransistorPmos6 inputVoltageBiasXXpXX0 inputVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=2e-6 W=31e-6
mDiodeTransistorPmos7 outFirstStage outFirstStage sourcePmos sourcePmos pmos4 L=2e-6 W=19e-6
mNormalTransistorNmos8 inOutputTransconductanceComplementarySecondStage outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=8e-6 W=221e-6
mNormalTransistorNmos9 inSourceTransconductanceComplementarySecondStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=2e-6 W=38e-6
mNormalTransistorNmos10 innerComplementarySecondStage inOutputStageBiasComplementarySecondStage StageBiasComplementarySecondStageYinner StageBiasComplementarySecondStageYinner nmos4 L=7e-6 W=53e-6
mNormalTransistorNmos11 inputVoltageBiasXXpXX0 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=8e-6 W=238e-6
mNormalTransistorNmos12 out inOutputStageBiasComplementarySecondStage SecondStageYinnerStageBias SecondStageYinnerStageBias nmos4 L=7e-6 W=53e-6
mNormalTransistorNmos13 outFirstStage in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=2e-6 W=38e-6
mNormalTransistorNmos14 FirstStageYsourceTransconductance ibias outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 nmos4 L=8e-6 W=416e-6
mNormalTransistorNmos15 SecondStageYinnerStageBias innerComplementarySecondStage sourceNmos sourceNmos nmos4 L=7e-6 W=100e-6
mNormalTransistorNmos16 StageBiasComplementarySecondStageYinner innerComplementarySecondStage sourceNmos sourceNmos nmos4 L=7e-6 W=100e-6
mNormalTransistorNmos17 VoltageBiasXXnXX1Yinner outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=8e-6 W=39e-6
mNormalTransistorPmos18 inOutputStageBiasComplementarySecondStage inputVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=2e-6 W=27e-6
mNormalTransistorPmos19 innerComplementarySecondStage inOutputTransconductanceComplementarySecondStage TransconductanceComplementarySecondStageYinner TransconductanceComplementarySecondStageYinner pmos4 L=2e-6 W=318e-6
mNormalTransistorPmos20 out inOutputTransconductanceComplementarySecondStage SecondStageYinnerTransconductance SecondStageYinnerTransconductance pmos4 L=2e-6 W=318e-6
mNormalTransistorPmos21 SecondStageYinnerTransconductance outFirstStage sourcePmos sourcePmos pmos4 L=2e-6 W=27e-6
mNormalTransistorPmos22 TransconductanceComplementarySecondStageYinner inSourceTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=2e-6 W=27e-6
Capacitor1 out sourceNmos 10e-12
.EOM SymmetricalOpAmp81

** Expected Performance Values: 
** Gain: 96 dB
** Power consumption: 2.16901 mW
** Area: 14924 (mu_m)^2
** Transit frequency: 13.0221 MHz
** Transit frequency with error factor: 13.0223 MHz
** Slew rate: 15.0551 V/mu_s
** Phase margin: 65.3172Â°
** CMRR: 140 dB
** negPSRR: 56 dB
** posPSRR: 62 dB
** VoutMax: 4.28001 V
** VoutMin: 0.590001 V
** VcmMax: 4.28001 V
** VcmMin: 1.30001 V


** Expected Currents: 
** NormalTransistorNmos: 59.9051 muA
** NormalTransistorNmos: 55.8421 muA
** NormalTransistorPmos: -51.5449 muA
** DiodeTransistorPmos: -52.3539 muA
** DiodeTransistorPmos: -52.3539 muA
** NormalTransistorNmos: 104.707 muA
** DiodeTransistorNmos: 104.708 muA
** NormalTransistorNmos: 52.3531 muA
** NormalTransistorNmos: 52.3531 muA
** NormalTransistorNmos: 75.8731 muA
** NormalTransistorNmos: 75.8721 muA
** NormalTransistorPmos: -75.8739 muA
** NormalTransistorPmos: -75.8729 muA
** NormalTransistorNmos: 75.8731 muA
** NormalTransistorNmos: 75.8721 muA
** NormalTransistorPmos: -75.8739 muA
** NormalTransistorPmos: -75.8729 muA
** DiodeTransistorNmos: 9.99901 muA
** NormalTransistorNmos: 9.99801 muA
** DiodeTransistorNmos: 51.5441 muA
** DiodeTransistorPmos: -59.9059 muA
** DiodeTransistorPmos: -55.8429 muA


** Expected Voltages: 
** ibias: 1.11901  V
** in1: 2.5  V
** in2: 2.5  V
** inOutputStageBiasComplementarySecondStage: 0.998001  V
** inOutputTransconductanceComplementarySecondStage: 3.68601  V
** inSourceTransconductanceComplementarySecondStage: 3.87801  V
** innerComplementarySecondStage: 0.655001  V
** inputVoltageBiasXXpXX0: 3.97201  V
** out: 2.5  V
** outFirstStage: 3.87801  V
** outSourceVoltageBiasXXnXX1: 0.560001  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** sourceTransconductance: 1.91401  V
** innerStageBias: 0.25  V
** innerTransconductance: 4.41301  V
** inner: 0.25  V
** inner: 4.41301  V
** inner: 0.558001  V


.END