Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Nov 18 12:53:51 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   636 |
|    Minimum number of control sets                        |   636 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   636 |
| >= 0 to < 4        |    19 |
| >= 4 to < 6        |    11 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   606 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             171 |           62 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             204 |           37 |
| Yes          | No                    | No                     |           19254 |         2924 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------+-------------------+------------------+----------------+
| Clock Signal |          Enable Signal          |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+---------------------------------+-------------------+------------------+----------------+
|  clk         | fsm13/out[1]_i_1__3_n_0         |                   |                1 |              2 |
|  clk         | fsm3/fsm3_write_en              |                   |                1 |              2 |
|  clk         | fsm2/fsm2_write_en              |                   |                1 |              2 |
|  clk         | fsm4/fsm4_write_en              |                   |                1 |              2 |
|  clk         | fsm5/out[1]_i_1__28_n_0         |                   |                1 |              2 |
|  clk         | fsm6/out[1]_i_1__27_n_0         |                   |                1 |              2 |
|  clk         | fsm16/fsm16_write_en            |                   |                2 |              2 |
|  clk         | fsm15/fsm15_write_en            |                   |                1 |              2 |
|  clk         | fsm14/fsm14_write_en            |                   |                1 |              2 |
|  clk         | fsm12/out[1]_i_1__4_n_0         |                   |                1 |              2 |
|  clk         | fsm9/fsm9_write_en              |                   |                1 |              2 |
|  clk         | fsm11/fsm11_write_en            |                   |                2 |              2 |
|  clk         | fsm/fsm_write_en                |                   |                1 |              2 |
|  clk         | fsm0/fsm0_write_en              |                   |                1 |              2 |
|  clk         | fsm1/fsm1_write_en              |                   |                1 |              2 |
|  clk         | fsm8/fsm8_write_en              |                   |                1 |              3 |
|  clk         | fsm7/fsm7_write_en              |                   |                1 |              3 |
|  clk         | fsm17/out[2]_i_1__7_n_0         |                   |                1 |              3 |
|  clk         | fsm10/fsm10_write_en            |                   |                1 |              3 |
|  clk         | fsm2/E[0]                       |                   |                2 |              4 |
|  clk         | fsm8/E[0]                       |                   |                1 |              4 |
|  clk         | fsm10/done_reg[0]               |                   |                1 |              4 |
|  clk         | fsm10/E[0]                      |                   |                2 |              4 |
|  clk         | fsm0/E[0]                       |                   |                2 |              4 |
|  clk         | fsm17/out_reg[0]_1[0]           |                   |                3 |              4 |
|  clk         | fsm17/go_0[0]                   |                   |                1 |              4 |
|  clk         | fsm17/E[0]                      |                   |                2 |              4 |
|  clk         | fsm15/E[0]                      |                   |                1 |              4 |
|  clk         | fsm13/E[0]                      |                   |                1 |              4 |
|  clk         | fsm11/E[0]                      |                   |                2 |              4 |
|  clk         | r1/out_reg[0]_15[0]             |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_161[0]            |                   |               23 |             32 |
|  clk         | r1/out_reg[0]_160[0]            |                   |               22 |             32 |
|  clk         | r1/out_reg[0]_16[0]             |                   |               16 |             32 |
|  clk         | r1/out_reg[0]_159[0]            |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_158[0]            |                   |               20 |             32 |
|  clk         | r1/out_reg[0]_157[0]            |                   |               20 |             32 |
|  clk         | r1/out_reg[0]_156[0]            |                   |               20 |             32 |
|  clk         | r1/out_reg[0]_155[0]            |                   |               21 |             32 |
|  clk         | r1/out_reg[0]_148[0]            |                   |               20 |             32 |
|  clk         | r1/out_reg[0]_149[0]            |                   |               18 |             32 |
|  clk         | r1/out_reg[0]_140[0]            |                   |               19 |             32 |
|  clk         | r1/out_reg[0]_150[0]            |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_151[0]            |                   |               18 |             32 |
|  clk         | r1/out_reg[0]_152[0]            |                   |               19 |             32 |
|  clk         | r1/out_reg[0]_153[0]            |                   |               21 |             32 |
|  clk         | r1/out_reg[0]_138[0]            |                   |               16 |             32 |
|  clk         | r1/out_reg[0]_112[0]            |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_129[0]            |                   |               22 |             32 |
|  clk         | r1/out_reg[0]_13[0]             |                   |               21 |             32 |
|  clk         | r1/out_reg[0]_130[0]            |                   |               19 |             32 |
|  clk         | r1/out_reg[0]_131[0]            |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_132[0]            |                   |               20 |             32 |
|  clk         | r1/out_reg[0]_133[0]            |                   |               19 |             32 |
|  clk         | r1/out_reg[0]_134[0]            |                   |               10 |             32 |
|  clk         | r1/out_reg[0]_135[0]            |                   |               15 |             32 |
|  clk         | r1/out_reg[0]_136[0]            |                   |               21 |             32 |
|  clk         | r1/out_reg[0]_147[0]            |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_139[0]            |                   |               18 |             32 |
|  clk         | r1/out_reg[0]_14[0]             |                   |               16 |             32 |
|  clk         | r1/out_reg[0]_128[0]            |                   |               15 |             32 |
|  clk         | r1/out_reg[0]_141[0]            |                   |               12 |             32 |
|  clk         | r1/out_reg[0]_142[0]            |                   |               18 |             32 |
|  clk         | r1/out_reg[0]_143[0]            |                   |               20 |             32 |
|  clk         | r1/out_reg[0]_144[0]            |                   |               16 |             32 |
|  clk         | r1/out_reg[0]_145[0]            |                   |               15 |             32 |
|  clk         | r1/out_reg[0]_146[0]            |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_190[0]            |                   |               13 |             32 |
|  clk         | r1/out_reg[0]_181[0]            |                   |               20 |             32 |
|  clk         | r1/out_reg[0]_182[0]            |                   |               15 |             32 |
|  clk         | r1/out_reg[0]_183[0]            |                   |               18 |             32 |
|  clk         | r1/out_reg[0]_184[0]            |                   |               19 |             32 |
|  clk         | r1/out_reg[0]_185[0]            |                   |               20 |             32 |
|  clk         | r1/out_reg[0]_186[0]            |                   |               19 |             32 |
|  clk         | r1/out_reg[0]_187[0]            |                   |               16 |             32 |
|  clk         | r1/out_reg[0]_189[0]            |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_19[0]             |                   |               10 |             32 |
|  clk         | r1/out_reg[0]_180[0]            |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_191[0]            |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_192[0]            |                   |               16 |             32 |
|  clk         | r1/out_reg[0]_193[0]            |                   |               16 |             32 |
|  clk         | r1/out_reg[0]_194[0]            |                   |               15 |             32 |
|  clk         | r1/out_reg[0]_195[0]            |                   |               16 |             32 |
|  clk         | r1/out_reg[0]_196[0]            |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_197[0]            |                   |               12 |             32 |
|  clk         | r1/out_reg[0]_198[0]            |                   |               14 |             32 |
|  clk         | r1/out_reg[0]_170[0]            |                   |               21 |             32 |
|  clk         | r1/out_reg[0]_163[0]            |                   |               20 |             32 |
|  clk         | r1/out_reg[0]_164[0]            |                   |               20 |             32 |
|  clk         | r1/out_reg[0]_165[0]            |                   |               20 |             32 |
|  clk         | r1/out_reg[0]_166[0]            |                   |               23 |             32 |
|  clk         | r1/out_reg[0]_167[0]            |                   |               26 |             32 |
|  clk         | r1/out_reg[0]_168[0]            |                   |               23 |             32 |
|  clk         | r1/out_reg[0]_169[0]            |                   |               21 |             32 |
|  clk         | r1/out_reg[0]_17[0]             |                   |               19 |             32 |
|  clk         | r1/out_reg[0]_162[0]            |                   |               21 |             32 |
|  clk         | r1/out_reg[0]_172[0]            |                   |               19 |             32 |
|  clk         | r1/out_reg[0]_173[0]            |                   |               19 |             32 |
|  clk         | r1/out_reg[0]_174[0]            |                   |               19 |             32 |
|  clk         | r1/out_reg[0]_175[0]            |                   |               20 |             32 |
|  clk         | r1/out_reg[0]_176[0]            |                   |               18 |             32 |
|  clk         | r1/out_reg[0]_177[0]            |                   |               16 |             32 |
|  clk         | r1/out_reg[0]_178[0]            |                   |               18 |             32 |
|  clk         | r1/out_reg[0]_179[0]            |                   |               15 |             32 |
|  clk         | p0/out_reg[1]_49                |                   |               30 |             32 |
|  clk         | p0/out_reg[1]_40                |                   |               21 |             32 |
|  clk         | p0/out_reg[1]_41                |                   |               22 |             32 |
|  clk         | p0/out_reg[1]_42                |                   |               24 |             32 |
|  clk         | p0/out_reg[1]_43                |                   |               25 |             32 |
|  clk         | p0/out_reg[1]_44                |                   |               25 |             32 |
|  clk         | p0/out_reg[1]_45                |                   |               25 |             32 |
|  clk         | p0/out_reg[1]_46                |                   |               27 |             32 |
|  clk         | p0/out_reg[1]_47                |                   |               23 |             32 |
|  clk         | p0/out_reg[1]_48                |                   |               26 |             32 |
|  clk         | p0/out_reg[1]_4                 |                   |               20 |             32 |
|  clk         | p0/out_reg[1]_5                 |                   |               22 |             32 |
|  clk         | p0/out_reg[1]_50                |                   |               29 |             32 |
|  clk         | p0/out_reg[1]_51                |                   |               26 |             32 |
|  clk         | p0/out_reg[1]_52                |                   |               27 |             32 |
|  clk         | p0/out_reg[1]_53                |                   |               26 |             32 |
|  clk         | p0/out_reg[1]_54                |                   |               24 |             32 |
|  clk         | p0/out_reg[1]_55                |                   |               27 |             32 |
|  clk         | p0/out_reg[1]_56                |                   |               26 |             32 |
|  clk         | p0/out_reg[1]_31                |                   |               25 |             32 |
|  clk         | p0/out_reg[1]_24                |                   |               27 |             32 |
|  clk         | p0/out_reg[1]_25                |                   |               28 |             32 |
|  clk         | p0/out_reg[1]_26                |                   |               26 |             32 |
|  clk         | p0/out_reg[1]_27                |                   |               27 |             32 |
|  clk         | p0/out_reg[1]_28                |                   |               25 |             32 |
|  clk         | p0/out_reg[1]_29                |                   |               26 |             32 |
|  clk         | p0/out_reg[1]_3                 |                   |               23 |             32 |
|  clk         | p0/out_reg[1]_30                |                   |               26 |             32 |
|  clk         | p0/out_reg[1]_57                |                   |               26 |             32 |
|  clk         | p0/out_reg[1]_32                |                   |               26 |             32 |
|  clk         | p0/out_reg[1]_33                |                   |               25 |             32 |
|  clk         | p0/out_reg[1]_34                |                   |               23 |             32 |
|  clk         | p0/out_reg[1]_35                |                   |               25 |             32 |
|  clk         | p0/out_reg[1]_36                |                   |               21 |             32 |
|  clk         | p0/out_reg[1]_37                |                   |               26 |             32 |
|  clk         | p0/out_reg[1]_38                |                   |               25 |             32 |
|  clk         | p0/out_reg[1]_39                |                   |               26 |             32 |
|  clk         | r1/out_reg[0]_118[0]            |                   |               15 |             32 |
|  clk         | r1/out_reg[0]_110[0]            |                   |               14 |             32 |
|  clk         | r1/out_reg[0]_111[0]            |                   |               16 |             32 |
|  clk         | r1/out_reg[0]_208[0]            |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_113[0]            |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_114[0]            |                   |               13 |             32 |
|  clk         | r1/out_reg[0]_115[0]            |                   |               21 |             32 |
|  clk         | r1/out_reg[0]_116[0]            |                   |               15 |             32 |
|  clk         | r1/out_reg[0]_117[0]            |                   |               19 |             32 |
|  clk         | r1/out_reg[0]_11[0]             |                   |               18 |             32 |
|  clk         | r1/out_reg[0]_119[0]            |                   |               18 |             32 |
|  clk         | r1/out_reg[0]_12[0]             |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_121[0]            |                   |               15 |             32 |
|  clk         | r1/out_reg[0]_122[0]            |                   |               16 |             32 |
|  clk         | r1/out_reg[0]_123[0]            |                   |               18 |             32 |
|  clk         | r1/out_reg[0]_124[0]            |                   |               20 |             32 |
|  clk         | r1/out_reg[0]_125[0]            |                   |               10 |             32 |
|  clk         | r1/out_reg[0]_126[0]            |                   |               15 |             32 |
|  clk         | r1/out_reg[0]_10[0]             |                   |               14 |             32 |
|  clk         | p0/out_reg[1]_58                |                   |               27 |             32 |
|  clk         | p0/out_reg[1]_59                |                   |               23 |             32 |
|  clk         | p0/out_reg[1]_6                 |                   |               18 |             32 |
|  clk         | p0/out_reg[1]_7                 |                   |               21 |             32 |
|  clk         | p0/out_reg[1]_8                 |                   |               21 |             32 |
|  clk         | p0/out_reg[1]_9                 |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_0[0]              |                   |               14 |             32 |
|  clk         | r1/out_reg[0]_101[0]            |                   |               24 |             32 |
|  clk         | r1/out_reg[0]_127[0]            |                   |               15 |             32 |
|  clk         | r1/out_reg[0]_100[0]            |                   |               16 |             32 |
|  clk         | r1/out_reg[0]_102[0]            |                   |               19 |             32 |
|  clk         | r1/out_reg[0]_104[0]            |                   |               16 |             32 |
|  clk         | r1/out_reg[0]_105[0]            |                   |               18 |             32 |
|  clk         | r1/out_reg[0]_106[0]            |                   |                9 |             32 |
|  clk         | r1/out_reg[0]_107[0]            |                   |               15 |             32 |
|  clk         | r1/out_reg[0]_108[0]            |                   |               12 |             32 |
|  clk         | r1/out_reg[0]_109[0]            |                   |               12 |             32 |
|  clk         | r1/out_reg[0]_56[0]             |                   |               22 |             32 |
|  clk         | r1/out_reg[0]_47[0]             |                   |               18 |             32 |
|  clk         | r1/out_reg[0]_48[0]             |                   |               21 |             32 |
|  clk         | r1/out_reg[0]_49[0]             |                   |               19 |             32 |
|  clk         | r1/out_reg[0]_5[0]              |                   |               16 |             32 |
|  clk         | r1/out_reg[0]_50[0]             |                   |               20 |             32 |
|  clk         | r1/out_reg[0]_51[0]             |                   |               19 |             32 |
|  clk         | r1/out_reg[0]_53[0]             |                   |               24 |             32 |
|  clk         | r1/out_reg[0]_54[0]             |                   |               16 |             32 |
|  clk         | r1/out_reg[0]_55[0]             |                   |               23 |             32 |
|  clk         | r1/out_reg[0]_46[0]             |                   |               16 |             32 |
|  clk         | r1/out_reg[0]_57[0]             |                   |               18 |             32 |
|  clk         | r1/out_reg[0]_58[0]             |                   |               14 |             32 |
|  clk         | r1/out_reg[0]_59[0]             |                   |               15 |             32 |
|  clk         | r1/out_reg[0]_6[0]              |                   |               15 |             32 |
|  clk         | r1/out_reg[0]_60[0]             |                   |               15 |             32 |
|  clk         | r1/out_reg[0]_61[0]             |                   |               15 |             32 |
|  clk         | r1/out_reg[0]_62[0]             |                   |               20 |             32 |
|  clk         | r1/out_reg[0]_63[0]             |                   |               20 |             32 |
|  clk         | r1/out_reg[0]_64[0]             |                   |               21 |             32 |
|  clk         | r1/out_reg[0]_38[0]             |                   |               18 |             32 |
|  clk         | r1/out_reg[0]_29[0]             |                   |               18 |             32 |
|  clk         | r1/out_reg[0]_3[0]              |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_30[0]             |                   |               18 |             32 |
|  clk         | r1/out_reg[0]_31[0]             |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_32[0]             |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_33[0]             |                   |               14 |             32 |
|  clk         | r1/out_reg[0]_34[0]             |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_36[0]             |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_37[0]             |                   |               18 |             32 |
|  clk         | r1/out_reg[0]_65[0]             |                   |               22 |             32 |
|  clk         | r1/out_reg[0]_39[0]             |                   |               20 |             32 |
|  clk         | r1/out_reg[0]_4[0]              |                   |               12 |             32 |
|  clk         | r1/out_reg[0]_40[0]             |                   |               20 |             32 |
|  clk         | r1/out_reg[0]_41[0]             |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_42[0]             |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_43[0]             |                   |               19 |             32 |
|  clk         | r1/out_reg[0]_44[0]             |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_45[0]             |                   |               16 |             32 |
|  clk         | r1/out_reg[0]_93[0]             |                   |               19 |             32 |
|  clk         | r1/out_reg[0]_84[0]             |                   |               12 |             32 |
|  clk         | r1/out_reg[0]_85[0]             |                   |               23 |             32 |
|  clk         | r1/out_reg[0]_87[0]             |                   |               21 |             32 |
|  clk         | r1/out_reg[0]_88[0]             |                   |               23 |             32 |
|  clk         | r1/out_reg[0]_89[0]             |                   |               20 |             32 |
|  clk         | r1/out_reg[0]_9[0]              |                   |               16 |             32 |
|  clk         | r1/out_reg[0]_90[0]             |                   |               24 |             32 |
|  clk         | r1/out_reg[0]_91[0]             |                   |               19 |             32 |
|  clk         | r1/out_reg[0]_92[0]             |                   |               20 |             32 |
|  clk         | r1/out_reg[0]_83[0]             |                   |               15 |             32 |
|  clk         | r1/out_reg[0]_94[0]             |                   |               22 |             32 |
|  clk         | r1/out_reg[0]_95[0]             |                   |               19 |             32 |
|  clk         | r1/out_reg[0]_96[0]             |                   |               22 |             32 |
|  clk         | r1/out_reg[0]_97[0]             |                   |               18 |             32 |
|  clk         | r1/out_reg[0]_98[0]             |                   |               22 |             32 |
|  clk         | r1/out_reg[0]_99[0]             |                   |               21 |             32 |
|  clk         | cond_stored17/E[0]              |                   |               28 |             32 |
|  clk         | cond_stored21/E[0]              |                   |                9 |             32 |
|  clk         | done_reg14/out_reg[0]_1         |                   |               11 |             32 |
|  clk         | r1/out_reg[0]_75[0]             |                   |               11 |             32 |
|  clk         | r1/out_reg[0]_66[0]             |                   |               23 |             32 |
|  clk         | r1/out_reg[0]_67[0]             |                   |               19 |             32 |
|  clk         | r1/out_reg[0]_68[0]             |                   |               16 |             32 |
|  clk         | r1/out_reg[0]_7[0]              |                   |               19 |             32 |
|  clk         | r1/out_reg[0]_70[0]             |                   |               14 |             32 |
|  clk         | r1/out_reg[0]_71[0]             |                   |               15 |             32 |
|  clk         | r1/out_reg[0]_72[0]             |                   |               19 |             32 |
|  clk         | r1/out_reg[0]_73[0]             |                   |               13 |             32 |
|  clk         | r1/out_reg[0]_74[0]             |                   |               14 |             32 |
|  clk         | r1/out_reg[0]_28[0]             |                   |               19 |             32 |
|  clk         | r1/out_reg[0]_76[0]             |                   |               12 |             32 |
|  clk         | r1/out_reg[0]_77[0]             |                   |               18 |             32 |
|  clk         | r1/out_reg[0]_78[0]             |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_79[0]             |                   |               19 |             32 |
|  clk         | r1/out_reg[0]_8[0]              |                   |               14 |             32 |
|  clk         | r1/out_reg[0]_80[0]             |                   |               19 |             32 |
|  clk         | r1/out_reg[0]_81[0]             |                   |               15 |             32 |
|  clk         | r1/out_reg[0]_82[0]             |                   |               12 |             32 |
|  clk         | r1/out_reg[0]_226[0]            |                   |               15 |             32 |
|  clk         | r1/out_reg[0]_217[0]            |                   |               24 |             32 |
|  clk         | r1/out_reg[0]_218[0]            |                   |               18 |             32 |
|  clk         | r1/out_reg[0]_219[0]            |                   |               16 |             32 |
|  clk         | r1/out_reg[0]_22[0]             |                   |               19 |             32 |
|  clk         | r1/out_reg[0]_220[0]            |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_221[0]            |                   |               19 |             32 |
|  clk         | r1/out_reg[0]_223[0]            |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_224[0]            |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_225[0]            |                   |               15 |             32 |
|  clk         | r1/out_reg[0]_216[0]            |                   |               13 |             32 |
|  clk         | r1/out_reg[0]_227[0]            |                   |               15 |             32 |
|  clk         | r1/out_reg[0]_228[0]            |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_229[0]            |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_23[0]             |                   |               19 |             32 |
|  clk         | r1/out_reg[0]_230[0]            |                   |               13 |             32 |
|  clk         | r1/out_reg[0]_231[0]            |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_232[0]            |                   |               18 |             32 |
|  clk         | r1/out_reg[0]_233[0]            |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_234[0]            |                   |               18 |             32 |
|  clk         | p0/out_reg[1]_1                 |                   |               20 |             32 |
|  clk         | r1/out_reg[0]_2[0]              |                   |               14 |             32 |
|  clk         | r1/out_reg[0]_20[0]             |                   |               22 |             32 |
|  clk         | r1/out_reg[0]_200[0]            |                   |               14 |             32 |
|  clk         | r1/out_reg[0]_201[0]            |                   |               11 |             32 |
|  clk         | r1/out_reg[0]_202[0]            |                   |               14 |             32 |
|  clk         | r1/out_reg[0]_203[0]            |                   |               14 |             32 |
|  clk         | r1/out_reg[0]_204[0]            |                   |               12 |             32 |
|  clk         | r1/out_reg[0]_206[0]            |                   |               18 |             32 |
|  clk         | r1/out_reg[0]_207[0]            |                   |               22 |             32 |
|  clk         | r1/out_reg[0]_235[0]            |                   |               15 |             32 |
|  clk         | r1/out_reg[0]_209[0]            |                   |               20 |             32 |
|  clk         | r1/out_reg[0]_21[0]             |                   |               16 |             32 |
|  clk         | r1/out_reg[0]_210[0]            |                   |               20 |             32 |
|  clk         | r1/out_reg[0]_211[0]            |                   |               16 |             32 |
|  clk         | r1/out_reg[0]_212[0]            |                   |               18 |             32 |
|  clk         | r1/out_reg[0]_213[0]            |                   |               20 |             32 |
|  clk         | r1/out_reg[0]_214[0]            |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_215[0]            |                   |               16 |             32 |
|  clk         | r1/out_reg[0]_263[0]            |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_254[0]            |                   |               23 |             32 |
|  clk         | r1/out_reg[0]_255[0]            |                   |               21 |             32 |
|  clk         | r1/out_reg[0]_257[0]            |                   |               19 |             32 |
|  clk         | r1/out_reg[0]_258[0]            |                   |               19 |             32 |
|  clk         | r1/out_reg[0]_259[0]            |                   |               19 |             32 |
|  clk         | r1/out_reg[0]_26[0]             |                   |               16 |             32 |
|  clk         | r1/out_reg[0]_260[0]            |                   |               16 |             32 |
|  clk         | r1/out_reg[0]_261[0]            |                   |               21 |             32 |
|  clk         | r1/out_reg[0]_262[0]            |                   |               21 |             32 |
|  clk         | r1/out_reg[0]_253[0]            |                   |               18 |             32 |
|  clk         | r1/out_reg[0]_264[0]            |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_265[0]            |                   |               21 |             32 |
|  clk         | r1/out_reg[0]_266[0]            |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_267[0]            |                   |               20 |             32 |
|  clk         | r1/out_reg[0]_268[0]            |                   |               20 |             32 |
|  clk         | r1/out_reg[0]_269[0]            |                   |               18 |             32 |
|  clk         | r1/out_reg[0]_27[0]             |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_270[0]            |                   |               22 |             32 |
|  clk         | r1/out_reg[0]_271[0]            |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_245[0]            |                   |               22 |             32 |
|  clk         | r1/out_reg[0]_236[0]            |                   |               15 |             32 |
|  clk         | r1/out_reg[0]_237[0]            |                   |               18 |             32 |
|  clk         | r1/out_reg[0]_238[0]            |                   |               16 |             32 |
|  clk         | r1/out_reg[0]_24[0]             |                   |               13 |             32 |
|  clk         | r1/out_reg[0]_240[0]            |                   |               19 |             32 |
|  clk         | r1/out_reg[0]_241[0]            |                   |               21 |             32 |
|  clk         | r1/out_reg[0]_242[0]            |                   |               13 |             32 |
|  clk         | r1/out_reg[0]_243[0]            |                   |               16 |             32 |
|  clk         | r1/out_reg[0]_244[0]            |                   |               17 |             32 |
|  clk         | r1/out_reg[0]_199[0]            |                   |               15 |             32 |
|  clk         | r1/out_reg[0]_246[0]            |                   |               21 |             32 |
|  clk         | r1/out_reg[0]_247[0]            |                   |               13 |             32 |
|  clk         | r1/out_reg[0]_248[0]            |                   |               15 |             32 |
|  clk         | r1/out_reg[0]_249[0]            |                   |               20 |             32 |
|  clk         | r1/out_reg[0]_25[0]             |                   |               15 |             32 |
|  clk         | r1/out_reg[0]_250[0]            |                   |               20 |             32 |
|  clk         | r1/out_reg[0]_251[0]            |                   |               14 |             32 |
|  clk         | r1/out_reg[0]_252[0]            |                   |               15 |             32 |
|  clk         | fsm7/out_reg[0]_87[0]           |                   |               16 |             32 |
|  clk         | fsm7/out_reg[0]_78[0]           |                   |               16 |             32 |
|  clk         | fsm7/out_reg[0]_79[0]           |                   |               18 |             32 |
|  clk         | fsm7/out_reg[0]_8[0]            |                   |               14 |             32 |
|  clk         | fsm7/out_reg[0]_80[0]           |                   |               15 |             32 |
|  clk         | fsm7/out_reg[0]_81[0]           |                   |               16 |             32 |
|  clk         | fsm7/out_reg[0]_82[0]           |                   |               14 |             32 |
|  clk         | fsm7/out_reg[0]_84[0]           |                   |               17 |             32 |
|  clk         | fsm7/out_reg[0]_85[0]           |                   |               16 |             32 |
|  clk         | fsm7/out_reg[0]_86[0]           |                   |               20 |             32 |
|  clk         | fsm7/out_reg[0]_77[0]           |                   |               17 |             32 |
|  clk         | fsm7/out_reg[0]_88[0]           |                   |               15 |             32 |
|  clk         | fsm7/out_reg[0]_89[0]           |                   |               19 |             32 |
|  clk         | fsm7/out_reg[0]_9[0]            |                   |               17 |             32 |
|  clk         | fsm7/out_reg[0]_91[0]           |                   |               13 |             32 |
|  clk         | fsm7/out_reg[0]_92[0]           |                   |               17 |             32 |
|  clk         | fsm7/out_reg[0]_93[0]           |                   |               17 |             32 |
|  clk         | fsm7/out_reg[0]_94[0]           |                   |               16 |             32 |
|  clk         | fsm7/out_reg[0]_95[0]           |                   |               13 |             32 |
|  clk         | fsm7/out_reg[0]_67[0]           |                   |               17 |             32 |
|  clk         | fsm7/out_reg[0]_57[0]           |                   |               14 |             32 |
|  clk         | fsm7/out_reg[0]_58[0]           |                   |               17 |             32 |
|  clk         | fsm7/out_reg[0]_59[0]           |                   |               16 |             32 |
|  clk         | fsm7/out_reg[0]_60[0]           |                   |               13 |             32 |
|  clk         | fsm7/out_reg[0]_61[0]           |                   |               17 |             32 |
|  clk         | fsm7/out_reg[0]_63[0]           |                   |               21 |             32 |
|  clk         | fsm7/out_reg[0]_64[0]           |                   |               19 |             32 |
|  clk         | fsm7/out_reg[0]_65[0]           |                   |               15 |             32 |
|  clk         | fsm7/out_reg[0]_66[0]           |                   |               20 |             32 |
|  clk         | fsm7/out_reg[0]_96[0]           |                   |               15 |             32 |
|  clk         | fsm7/out_reg[0]_68[0]           |                   |               19 |             32 |
|  clk         | fsm7/out_reg[0]_7[0]            |                   |               17 |             32 |
|  clk         | fsm7/out_reg[0]_70[0]           |                   |               10 |             32 |
|  clk         | fsm7/out_reg[0]_71[0]           |                   |               14 |             32 |
|  clk         | fsm7/out_reg[0]_72[0]           |                   |               11 |             32 |
|  clk         | fsm7/out_reg[0]_73[0]           |                   |               14 |             32 |
|  clk         | fsm7/out_reg[0]_74[0]           |                   |               14 |             32 |
|  clk         | fsm7/out_reg[0]_75[0]           |                   |               13 |             32 |
|  clk         | fsm7/out_reg[1]_24[0]           |                   |               17 |             32 |
|  clk         | fsm7/out_reg[1]_15[0]           |                   |               12 |             32 |
|  clk         | fsm7/out_reg[1]_16[0]           |                   |               17 |             32 |
|  clk         | fsm7/out_reg[1]_17[0]           |                   |               16 |             32 |
|  clk         | fsm7/out_reg[1]_18[0]           |                   |                9 |             32 |
|  clk         | fsm7/out_reg[1]_19[0]           |                   |               15 |             32 |
|  clk         | fsm7/out_reg[1]_2[0]            |                   |               15 |             32 |
|  clk         | fsm7/out_reg[1]_21[0]           |                   |               22 |             32 |
|  clk         | fsm7/out_reg[1]_22[0]           |                   |               16 |             32 |
|  clk         | fsm7/out_reg[1]_23[0]           |                   |               14 |             32 |
|  clk         | fsm7/out_reg[1]_14[0]           |                   |               15 |             32 |
|  clk         | fsm7/out_reg[1]_25[0]           |                   |               16 |             32 |
|  clk         | fsm7/out_reg[1]_26[0]           |                   |               16 |             32 |
|  clk         | fsm7/out_reg[1]_28[0]           |                   |               18 |             32 |
|  clk         | fsm7/out_reg[1]_29[0]           |                   |               15 |             32 |
|  clk         | fsm7/out_reg[1]_3[0]            |                   |               16 |             32 |
|  clk         | fsm7/out_reg[1]_30[0]           |                   |               15 |             32 |
|  clk         | fsm7/out_reg[1]_31[0]           |                   |               17 |             32 |
|  clk         | fsm7/out_reg[1]_32[0]           |                   |               20 |             32 |
|  clk         | fsm7/out_reg[1]_103[0]          |                   |               16 |             32 |
|  clk         | fsm7/out_reg[0]_98[0]           |                   |               12 |             32 |
|  clk         | fsm7/out_reg[0]_99[0]           |                   |               16 |             32 |
|  clk         | fsm7/out_reg[1]_0[0]            |                   |               16 |             32 |
|  clk         | fsm7/out_reg[1]_1[0]            |                   |               16 |             32 |
|  clk         | fsm7/out_reg[1]_10[0]           |                   |               19 |             32 |
|  clk         | fsm7/out_reg[1]_100[0]          |                   |               15 |             32 |
|  clk         | fsm7/out_reg[1]_101[0]          |                   |               17 |             32 |
|  clk         | fsm7/out_reg[1]_102[0]          |                   |               14 |             32 |
|  clk         | fsm7/out_reg[0]_56[0]           |                   |               22 |             32 |
|  clk         | fsm7/out_reg[1]_105[0]          |                   |               12 |             32 |
|  clk         | fsm7/out_reg[1]_106[0]          |                   |               15 |             32 |
|  clk         | fsm7/out_reg[1]_107[0]          |                   |               13 |             32 |
|  clk         | fsm7/out_reg[1]_108[0]          |                   |               16 |             32 |
|  clk         | fsm7/out_reg[1]_109[0]          |                   |               12 |             32 |
|  clk         | fsm7/out_reg[1]_11[0]           |                   |               17 |             32 |
|  clk         | fsm7/out_reg[1]_110[0]          |                   |               13 |             32 |
|  clk         | fsm7/out_reg[1]_12[0]           |                   |               19 |             32 |
|  clk         | fsm7/out_reg[0]_107[0]          |                   |               14 |             32 |
|  clk         | fsm7/out_reg[0]_0[0]            |                   |               17 |             32 |
|  clk         | fsm7/out_reg[0]_1[0]            |                   |               13 |             32 |
|  clk         | fsm7/out_reg[0]_10[0]           |                   |               17 |             32 |
|  clk         | fsm7/out_reg[0]_100[0]          |                   |               19 |             32 |
|  clk         | fsm7/out_reg[0]_101[0]          |                   |               17 |             32 |
|  clk         | fsm7/out_reg[0]_102[0]          |                   |               20 |             32 |
|  clk         | fsm7/out_reg[0]_103[0]          |                   |               13 |             32 |
|  clk         | fsm7/out_reg[0]_105[0]          |                   |               15 |             32 |
|  clk         | fsm7/out_reg[0]_106[0]          |                   |               15 |             32 |
|  clk         | fsm7/E[0]                       |                   |               19 |             32 |
|  clk         | fsm7/out_reg[0]_108[0]          |                   |               14 |             32 |
|  clk         | fsm7/out_reg[0]_109[0]          |                   |               13 |             32 |
|  clk         | fsm7/out_reg[0]_11[0]           |                   |               19 |             32 |
|  clk         | fsm7/out_reg[0]_110[0]          |                   |               16 |             32 |
|  clk         | fsm7/out_reg[0]_12[0]           |                   |               20 |             32 |
|  clk         | fsm7/out_reg[0]_14[0]           |                   |               13 |             32 |
|  clk         | fsm7/out_reg[0]_15[0]           |                   |               12 |             32 |
|  clk         | fsm7/out_reg[0]_16[0]           |                   |               12 |             32 |
|  clk         | fsm7/A_read0_0_10_write_en      |                   |               16 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en |                   |               12 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en |                   |                9 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en |                   |                9 |             32 |
|  clk         | mult_pipe3/bin_read3_0_write_en |                   |               12 |             32 |
|  clk         | fsm3/v_0_00_write_en            |                   |               13 |             32 |
|  clk         | fsm4/v_1_00_write_en            |                   |               10 |             32 |
|  clk         | fsm5/v_0_10_write_en            |                   |                9 |             32 |
|  clk         | fsm6/v_1_10_write_en            |                   |               11 |             32 |
|  clk         | fsm7/A_read0_0_00_write_en      |                   |               23 |             32 |
|  clk         | fsm7/out_reg[0]_17[0]           |                   |               13 |             32 |
|  clk         | fsm7/A_read0_1_00_write_en      |                   |               25 |             32 |
|  clk         | fsm7/A_read0_1_10_write_en      |                   |               17 |             32 |
|  clk         | fsm7/C4_read0_0_00_write_en     |                   |               32 |             32 |
|  clk         | fsm7/C4_read0_0_10_write_en     |                   |               32 |             32 |
|  clk         | fsm7/C4_read0_1_00_write_en     |                   |               32 |             32 |
|  clk         | fsm7/C4_read0_1_10_write_en     |                   |               32 |             32 |
|  clk         | fsm7/sum0_write_en              |                   |                2 |             32 |
|  clk         | fsm7/sum1_write_en              |                   |                2 |             32 |
|  clk         | fsm7/out_reg[0]_46[0]           |                   |                6 |             32 |
|  clk         | fsm7/out_reg[0]_37[0]           |                   |               18 |             32 |
|  clk         | fsm7/out_reg[0]_38[0]           |                   |               19 |             32 |
|  clk         | fsm7/out_reg[0]_39[0]           |                   |               19 |             32 |
|  clk         | fsm7/out_reg[0]_4[0]            |                   |               17 |             32 |
|  clk         | fsm7/out_reg[0]_40[0]           |                   |               18 |             32 |
|  clk         | fsm7/out_reg[0]_42[0]           |                   |               14 |             32 |
|  clk         | fsm7/out_reg[0]_43[0]           |                   |               15 |             32 |
|  clk         | fsm7/out_reg[0]_44[0]           |                   |               13 |             32 |
|  clk         | fsm7/out_reg[0]_45[0]           |                   |               14 |             32 |
|  clk         | fsm7/out_reg[0]_36[0]           |                   |               15 |             32 |
|  clk         | fsm7/out_reg[0]_47[0]           |                   |               10 |             32 |
|  clk         | fsm7/out_reg[0]_49[0]           |                   |               17 |             32 |
|  clk         | fsm7/out_reg[0]_5[0]            |                   |               15 |             32 |
|  clk         | fsm7/out_reg[0]_50[0]           |                   |               21 |             32 |
|  clk         | fsm7/out_reg[0]_51[0]           |                   |               15 |             32 |
|  clk         | fsm7/out_reg[0]_52[0]           |                   |               12 |             32 |
|  clk         | fsm7/out_reg[0]_53[0]           |                   |               14 |             32 |
|  clk         | fsm7/out_reg[0]_54[0]           |                   |               17 |             32 |
|  clk         | fsm7/out_reg[0]_26[0]           |                   |               16 |             32 |
|  clk         | fsm7/out_reg[0]_18[0]           |                   |               12 |             32 |
|  clk         | fsm7/out_reg[0]_19[0]           |                   |               10 |             32 |
|  clk         | fsm7/out_reg[0]_2[0]            |                   |               13 |             32 |
|  clk         | fsm7/out_reg[0]_21[0]           |                   |               18 |             32 |
|  clk         | fsm7/out_reg[0]_22[0]           |                   |               17 |             32 |
|  clk         | fsm7/out_reg[0]_23[0]           |                   |               16 |             32 |
|  clk         | fsm7/out_reg[0]_24[0]           |                   |               12 |             32 |
|  clk         | fsm7/out_reg[0]_25[0]           |                   |               17 |             32 |
|  clk         | p0/out_reg[1]_22                |                   |               27 |             32 |
|  clk         | fsm7/out_reg[0]_28[0]           |                   |               18 |             32 |
|  clk         | fsm7/out_reg[0]_29[0]           |                   |               17 |             32 |
|  clk         | fsm7/out_reg[0]_3[0]            |                   |               17 |             32 |
|  clk         | fsm7/out_reg[0]_30[0]           |                   |               16 |             32 |
|  clk         | fsm7/out_reg[0]_31[0]           |                   |               15 |             32 |
|  clk         | fsm7/out_reg[0]_32[0]           |                   |               16 |             32 |
|  clk         | fsm7/out_reg[0]_33[0]           |                   |               16 |             32 |
|  clk         | fsm7/out_reg[0]_35[0]           |                   |               17 |             32 |
|  clk         | fsm7/out_reg[2]_46[0]           |                   |               18 |             32 |
|  clk         | fsm7/out_reg[2]_38[0]           |                   |               17 |             32 |
|  clk         | fsm7/out_reg[2]_39[0]           |                   |               18 |             32 |
|  clk         | fsm7/out_reg[2]_4[0]            |                   |               12 |             32 |
|  clk         | fsm7/out_reg[2]_40[0]           |                   |               11 |             32 |
|  clk         | fsm7/out_reg[2]_41[0]           |                   |               13 |             32 |
|  clk         | fsm7/out_reg[2]_42[0]           |                   |               14 |             32 |
|  clk         | fsm7/out_reg[2]_43[0]           |                   |               15 |             32 |
|  clk         | fsm7/out_reg[2]_44[0]           |                   |               19 |             32 |
|  clk         | fsm7/out_reg[2]_45[0]           |                   |               15 |             32 |
|  clk         | fsm7/out_reg[2]_37[0]           |                   |               16 |             32 |
|  clk         | fsm7/out_reg[2]_47[0]           |                   |               15 |             32 |
|  clk         | fsm7/out_reg[2]_48[0]           |                   |               17 |             32 |
|  clk         | fsm7/out_reg[2]_49[0]           |                   |               20 |             32 |
|  clk         | fsm7/out_reg[2]_5[0]            |                   |               20 |             32 |
|  clk         | fsm7/out_reg[2]_50[0]           |                   |               15 |             32 |
|  clk         | fsm7/out_reg[2]_51[0]           |                   |               15 |             32 |
|  clk         | fsm7/out_reg[2]_52[0]           |                   |               19 |             32 |
|  clk         | fsm7/out_reg[2]_53[0]           |                   |               15 |             32 |
|  clk         | fsm7/out_reg[2]_29[0]           |                   |               16 |             32 |
|  clk         | fsm7/out_reg[2]_21[0]           |                   |               14 |             32 |
|  clk         | fsm7/out_reg[2]_22[0]           |                   |               19 |             32 |
|  clk         | fsm7/out_reg[2]_23[0]           |                   |               16 |             32 |
|  clk         | fsm7/out_reg[2]_24[0]           |                   |               15 |             32 |
|  clk         | fsm7/out_reg[2]_25[0]           |                   |               10 |             32 |
|  clk         | fsm7/out_reg[2]_26[0]           |                   |               14 |             32 |
|  clk         | fsm7/out_reg[2]_27[0]           |                   |                9 |             32 |
|  clk         | fsm7/out_reg[2]_28[0]           |                   |               15 |             32 |
|  clk         | fsm7/out_reg[2]_54[0]           |                   |               18 |             32 |
|  clk         | fsm7/out_reg[2]_3[0]            |                   |               19 |             32 |
|  clk         | fsm7/out_reg[2]_30[0]           |                   |               11 |             32 |
|  clk         | fsm7/out_reg[2]_31[0]           |                   |               10 |             32 |
|  clk         | fsm7/out_reg[2]_32[0]           |                   |               17 |             32 |
|  clk         | fsm7/out_reg[2]_33[0]           |                   |               19 |             32 |
|  clk         | fsm7/out_reg[2]_34[0]           |                   |               21 |             32 |
|  clk         | fsm7/out_reg[2]_35[0]           |                   |               16 |             32 |
|  clk         | fsm7/out_reg[2]_36[0]           |                   |               19 |             32 |
|  clk         | p0/out_reg[1]_15                |                   |               27 |             32 |
|  clk         | p0/mem_0                        |                   |               29 |             32 |
|  clk         | p0/mem_1                        |                   |               23 |             32 |
|  clk         | p0/mem_2                        |                   |               22 |             32 |
|  clk         | p0/out_reg[1]_0                 |                   |               23 |             32 |
|  clk         | p0/out_reg[1]_10                |                   |               18 |             32 |
|  clk         | p0/out_reg[1]_11                |                   |               22 |             32 |
|  clk         | p0/out_reg[1]_12                |                   |               24 |             32 |
|  clk         | p0/out_reg[1]_13                |                   |               23 |             32 |
|  clk         | p0/out_reg[1]_14                |                   |               18 |             32 |
|  clk         | p0/mem                          |                   |               20 |             32 |
|  clk         | p0/out_reg[1]_16                |                   |               26 |             32 |
|  clk         | p0/out_reg[1]_17                |                   |               28 |             32 |
|  clk         | p0/out_reg[1]_18                |                   |               28 |             32 |
|  clk         | p0/out_reg[1]_19                |                   |               27 |             32 |
|  clk         | p0/out_reg[1]_2                 |                   |               23 |             32 |
|  clk         | p0/out_reg[1]_20                |                   |               28 |             32 |
|  clk         | p0/out_reg[1]_21                |                   |               28 |             32 |
|  clk         | p0/out_reg[1]_23                |                   |               28 |             32 |
|  clk         | fsm7/out_reg[2]_62[0]           |                   |               12 |             32 |
|  clk         | fsm7/out_reg[2]_55[0]           |                   |               18 |             32 |
|  clk         | fsm7/out_reg[2]_56[0]           |                   |               16 |             32 |
|  clk         | fsm7/out_reg[2]_57[0]           |                   |               20 |             32 |
|  clk         | fsm7/out_reg[2]_58[0]           |                   |               15 |             32 |
|  clk         | fsm7/out_reg[2]_59[0]           |                   |               17 |             32 |
|  clk         | fsm7/out_reg[2]_6[0]            |                   |               16 |             32 |
|  clk         | fsm7/out_reg[2]_60[0]           |                   |               16 |             32 |
|  clk         | fsm7/out_reg[2]_61[0]           |                   |               15 |             32 |
|  clk         | fsm7/out_reg[1]_35[0]           |                   |               28 |             32 |
|  clk         | fsm7/out_reg[2]_63[0]           |                   |               18 |             32 |
|  clk         | fsm7/out_reg[2]_7[0]            |                   |               18 |             32 |
|  clk         | fsm7/out_reg[2]_8[0]            |                   |               13 |             32 |
|  clk         | fsm7/out_reg[2]_9[0]            |                   |               13 |             32 |
|  clk         | fsm9/sum_read0_00_write_en      |                   |                7 |             32 |
|  clk         | fsm9/sum_read0_10_write_en      |                   |                7 |             32 |
|  clk         | fsm/A_int_read0_0_write_en      |                   |                9 |             32 |
|  clk         | fsm1/C4_int_read0_0_write_en    |                   |               12 |             32 |
|  clk         | fsm7/out_reg[1]_64[0]           |                   |               20 |             32 |
|  clk         | fsm7/out_reg[1]_53[0]           |                   |               13 |             32 |
|  clk         | fsm7/out_reg[1]_54[0]           |                   |               11 |             32 |
|  clk         | fsm7/out_reg[1]_56[0]           |                   |               21 |             32 |
|  clk         | fsm7/out_reg[1]_57[0]           |                   |               17 |             32 |
|  clk         | fsm7/out_reg[1]_58[0]           |                   |               18 |             32 |
|  clk         | fsm7/out_reg[1]_59[0]           |                   |               17 |             32 |
|  clk         | fsm7/out_reg[1]_60[0]           |                   |               20 |             32 |
|  clk         | fsm7/out_reg[1]_61[0]           |                   |               15 |             32 |
|  clk         | fsm7/out_reg[1]_63[0]           |                   |               17 |             32 |
|  clk         | fsm7/out_reg[1]_52[0]           |                   |               14 |             32 |
|  clk         | fsm7/out_reg[1]_65[0]           |                   |               22 |             32 |
|  clk         | fsm7/out_reg[1]_66[0]           |                   |               17 |             32 |
|  clk         | fsm7/out_reg[1]_67[0]           |                   |               17 |             32 |
|  clk         | fsm7/out_reg[1]_68[0]           |                   |               17 |             32 |
|  clk         | fsm7/out_reg[1]_7[0]            |                   |               17 |             32 |
|  clk         | fsm7/out_reg[1]_70[0]           |                   |               11 |             32 |
|  clk         | fsm7/out_reg[1]_71[0]           |                   |               11 |             32 |
|  clk         | fsm7/out_reg[1]_72[0]           |                   |               15 |             32 |
|  clk         | fsm7/out_reg[1]_43[0]           |                   |               14 |             32 |
|  clk         | fsm7/out_reg[1]_33[0]           |                   |               21 |             32 |
|  clk         | fsm7/out_reg[1]_36[0]           |                   |               20 |             32 |
|  clk         | fsm7/out_reg[1]_37[0]           |                   |               14 |             32 |
|  clk         | fsm7/out_reg[1]_38[0]           |                   |               18 |             32 |
|  clk         | fsm7/out_reg[1]_39[0]           |                   |               21 |             32 |
|  clk         | fsm7/out_reg[1]_4[0]            |                   |               17 |             32 |
|  clk         | fsm7/out_reg[1]_40[0]           |                   |               22 |             32 |
|  clk         | fsm7/out_reg[1]_42[0]           |                   |               17 |             32 |
|  clk         | fsm7/out_reg[2]_2[0]            |                   |               20 |             32 |
|  clk         | fsm7/out_reg[1]_44[0]           |                   |               12 |             32 |
|  clk         | fsm7/out_reg[1]_45[0]           |                   |               11 |             32 |
|  clk         | fsm7/out_reg[1]_46[0]           |                   |               14 |             32 |
|  clk         | fsm7/out_reg[1]_47[0]           |                   |               10 |             32 |
|  clk         | fsm7/out_reg[1]_49[0]           |                   |               19 |             32 |
|  clk         | fsm7/out_reg[1]_5[0]            |                   |               20 |             32 |
|  clk         | fsm7/out_reg[1]_50[0]           |                   |               17 |             32 |
|  clk         | fsm7/out_reg[1]_51[0]           |                   |               16 |             32 |
|  clk         | fsm7/out_reg[2]_12[0]           |                   |               16 |             32 |
|  clk         | fsm7/out_reg[1]_93[0]           |                   |               15 |             32 |
|  clk         | fsm7/out_reg[1]_94[0]           |                   |               15 |             32 |
|  clk         | fsm7/out_reg[1]_95[0]           |                   |               14 |             32 |
|  clk         | fsm7/out_reg[1]_96[0]           |                   |               16 |             32 |
|  clk         | fsm7/out_reg[1]_98[0]           |                   |               16 |             32 |
|  clk         | fsm7/out_reg[1]_99[0]           |                   |               14 |             32 |
|  clk         | fsm7/out_reg[2]_1[0]            |                   |               15 |             32 |
|  clk         | fsm7/out_reg[2]_10[0]           |                   |               13 |             32 |
|  clk         | fsm7/out_reg[2]_11[0]           |                   |               12 |             32 |
|  clk         | fsm7/out_reg[1]_74[0]           |                   |               15 |             32 |
|  clk         | fsm7/out_reg[2]_13[0]           |                   |               15 |             32 |
|  clk         | fsm7/out_reg[2]_14[0]           |                   |               15 |             32 |
|  clk         | fsm7/out_reg[2]_15[0]           |                   |               17 |             32 |
|  clk         | fsm7/out_reg[2]_16[0]           |                   |               18 |             32 |
|  clk         | fsm7/out_reg[2]_17[0]           |                   |               19 |             32 |
|  clk         | fsm7/out_reg[2]_18[0]           |                   |               21 |             32 |
|  clk         | fsm7/out_reg[2]_19[0]           |                   |               21 |             32 |
|  clk         | fsm7/out_reg[2]_20[0]           |                   |               23 |             32 |
|  clk         | fsm7/out_reg[1]_91[0]           |                   |               16 |             32 |
|  clk         | fsm7/out_reg[1]_73[0]           |                   |               15 |             32 |
|  clk         | fsm7/out_reg[1]_75[0]           |                   |               11 |             32 |
|  clk         | fsm7/out_reg[1]_77[0]           |                   |               16 |             32 |
|  clk         | fsm7/out_reg[1]_78[0]           |                   |               16 |             32 |
|  clk         | fsm7/out_reg[1]_79[0]           |                   |               15 |             32 |
|  clk         | fsm7/out_reg[1]_8[0]            |                   |               16 |             32 |
|  clk         | fsm7/out_reg[1]_80[0]           |                   |               18 |             32 |
|  clk         | fsm7/out_reg[1]_81[0]           |                   |               13 |             32 |
|  clk         | fsm7/out_reg[1]_82[0]           |                   |               15 |             32 |
|  clk         | fsm7/out_reg[1]_84[0]           |                   |               23 |             32 |
|  clk         | fsm7/out_reg[1]_85[0]           |                   |               17 |             32 |
|  clk         | fsm7/out_reg[1]_86[0]           |                   |               19 |             32 |
|  clk         | fsm7/out_reg[1]_87[0]           |                   |               17 |             32 |
|  clk         | fsm7/out_reg[1]_88[0]           |                   |               22 |             32 |
|  clk         | fsm7/out_reg[1]_89[0]           |                   |               19 |             32 |
|  clk         | fsm7/out_reg[1]_9[0]            |                   |               15 |             32 |
|  clk         | fsm7/out_reg[1]_92[0]           |                   |               13 |             32 |
|  clk         |                                 | mult_pipe3/p_0_in |                8 |             51 |
|  clk         |                                 | mult_pipe2/p_0_in |               10 |             51 |
|  clk         |                                 | mult_pipe1/p_0_in |                9 |             51 |
|  clk         |                                 | mult_pipe0/p_0_in |               10 |             51 |
|  clk         |                                 |                   |               62 |            171 |
+--------------+---------------------------------+-------------------+------------------+----------------+


