INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital logic/div8/div8.srcs/sources_1/new/div8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div8
WARNING: [VRFC 10-1315] redeclaration of ansi port numerator is not allowed [D:/digital logic/div8/div8.srcs/sources_1/new/div8.v:8]
WARNING: [VRFC 10-1315] redeclaration of ansi port denominator is not allowed [D:/digital logic/div8/div8.srcs/sources_1/new/div8.v:9]
WARNING: [VRFC 10-1315] redeclaration of ansi port quotient is not allowed [D:/digital logic/div8/div8.srcs/sources_1/new/div8.v:10]
WARNING: [VRFC 10-1315] redeclaration of ansi port remainder is not allowed [D:/digital logic/div8/div8.srcs/sources_1/new/div8.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital logic/div8/div8.srcs/sim_1/new/div8_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div84_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital logic/div8/div8.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
