Jeremy Jacobson, jjacobson@sandiego.edu

Project Overview
====================
The purpose of this project was to learn how to implement an ALU in SystemVerilog using the built-in language-level operators.

Hours Spent on Project
====================
3
