{
  "module_name": "hi3670-clock.h",
  "hash_id": "ea7d5f06025b7a58c9a98ac02d4aa7867451575bd5bcd79307a593f64820ee40",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/hi3670-clock.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_CLOCK_HI3670_H\n#define __DT_BINDINGS_CLOCK_HI3670_H\n\n \n#define HI3670_CLK_STUB_CLUSTER0\t\t0\n#define HI3670_CLK_STUB_CLUSTER1\t\t1\n#define HI3670_CLK_STUB_GPU\t\t\t2\n#define HI3670_CLK_STUB_DDR\t\t\t3\n#define HI3670_CLK_STUB_DDR_VOTE\t\t4\n#define HI3670_CLK_STUB_DDR_LIMIT\t\t5\n#define HI3670_CLK_STUB_NUM\t\t\t6\n\n \n#define HI3670_CLKIN_SYS\t\t\t0\n#define HI3670_CLKIN_REF\t\t\t1\n#define HI3670_CLK_FLL_SRC\t\t\t2\n#define HI3670_CLK_PPLL0\t\t\t3\n#define HI3670_CLK_PPLL1\t\t\t4\n#define HI3670_CLK_PPLL2\t\t\t5\n#define HI3670_CLK_PPLL3\t\t\t6\n#define HI3670_CLK_PPLL4\t\t\t7\n#define HI3670_CLK_PPLL6\t\t\t8\n#define HI3670_CLK_PPLL7\t\t\t9\n#define HI3670_CLK_PPLL_PCIE\t\t\t10\n#define HI3670_CLK_PCIEPLL_REV\t\t\t11\n#define HI3670_CLK_SCPLL\t\t\t12\n#define HI3670_PCLK\t\t\t\t13\n#define HI3670_CLK_UART0_DBG\t\t\t14\n#define HI3670_CLK_UART6\t\t\t15\n#define HI3670_OSC32K\t\t\t\t16\n#define HI3670_OSC19M\t\t\t\t17\n#define HI3670_CLK_480M\t\t\t\t18\n#define HI3670_CLK_INVALID\t\t\t19\n#define HI3670_CLK_DIV_SYSBUS\t\t\t20\n#define HI3670_CLK_FACTOR_MMC\t\t\t21\n#define HI3670_CLK_SD_SYS\t\t\t22\n#define HI3670_CLK_SDIO_SYS\t\t\t23\n#define HI3670_CLK_DIV_A53HPM\t\t\t24\n#define HI3670_CLK_DIV_320M\t\t\t25\n#define HI3670_PCLK_GATE_UART0\t\t\t26\n#define HI3670_CLK_FACTOR_UART0\t\t\t27\n#define HI3670_CLK_FACTOR_USB3PHY_PLL\t\t28\n#define HI3670_CLK_GATE_ABB_USB\t\t\t29\n#define HI3670_CLK_GATE_UFSPHY_REF\t\t30\n#define HI3670_ICS_VOLT_HIGH\t\t\t31\n#define HI3670_ICS_VOLT_MIDDLE\t\t\t32\n#define HI3670_VENC_VOLT_HOLD\t\t\t33\n#define HI3670_VDEC_VOLT_HOLD\t\t\t34\n#define HI3670_EDC_VOLT_HOLD\t\t\t35\n#define HI3670_CLK_ISP_SNCLK_FAC\t\t36\n#define HI3670_CLK_FACTOR_RXDPHY\t\t37\n#define HI3670_AUTODIV_SYSBUS\t\t\t38\n#define HI3670_AUTODIV_EMMC0BUS\t\t\t39\n#define HI3670_PCLK_ANDGT_MMC1_PCIE\t\t40\n#define HI3670_CLK_GATE_VCODECBUS_GT\t\t41\n#define HI3670_CLK_ANDGT_SD\t\t\t42\n#define HI3670_CLK_SD_SYS_GT\t\t\t43\n#define HI3670_CLK_ANDGT_SDIO\t\t\t44\n#define HI3670_CLK_SDIO_SYS_GT\t\t\t45\n#define HI3670_CLK_A53HPM_ANDGT\t\t\t46\n#define HI3670_CLK_320M_PLL_GT\t\t\t47\n#define HI3670_CLK_ANDGT_UARTH\t\t\t48\n#define HI3670_CLK_ANDGT_UARTL\t\t\t49\n#define HI3670_CLK_ANDGT_UART0\t\t\t50\n#define HI3670_CLK_ANDGT_SPI\t\t\t51\n#define HI3670_CLK_ANDGT_PCIEAXI\t\t52\n#define HI3670_CLK_DIV_AO_ASP_GT\t\t53\n#define HI3670_CLK_GATE_CSI_TRANS\t\t54\n#define HI3670_CLK_GATE_DSI_TRANS\t\t55\n#define HI3670_CLK_ANDGT_PTP\t\t\t56\n#define HI3670_CLK_ANDGT_OUT0\t\t\t57\n#define HI3670_CLK_ANDGT_OUT1\t\t\t58\n#define HI3670_CLKGT_DP_AUDIO_PLL_AO\t\t59\n#define HI3670_CLK_ANDGT_VDEC\t\t\t60\n#define HI3670_CLK_ANDGT_VENC\t\t\t61\n#define HI3670_CLK_ISP_SNCLK_ANGT\t\t62\n#define HI3670_CLK_ANDGT_RXDPHY\t\t\t63\n#define HI3670_CLK_ANDGT_ICS\t\t\t64\n#define HI3670_AUTODIV_DMABUS\t\t\t65\n#define HI3670_CLK_MUX_SYSBUS\t\t\t66\n#define HI3670_CLK_MUX_VCODECBUS\t\t67\n#define HI3670_CLK_MUX_SD_SYS\t\t\t68\n#define HI3670_CLK_MUX_SD_PLL\t\t\t69\n#define HI3670_CLK_MUX_SDIO_SYS\t\t\t70\n#define HI3670_CLK_MUX_SDIO_PLL\t\t\t71\n#define HI3670_CLK_MUX_A53HPM\t\t\t72\n#define HI3670_CLK_MUX_320M\t\t\t73\n#define HI3670_CLK_MUX_UARTH\t\t\t74\n#define HI3670_CLK_MUX_UARTL\t\t\t75\n#define HI3670_CLK_MUX_UART0\t\t\t76\n#define HI3670_CLK_MUX_I2C\t\t\t77\n#define HI3670_CLK_MUX_SPI\t\t\t78\n#define HI3670_CLK_MUX_PCIEAXI\t\t\t79\n#define HI3670_CLK_MUX_AO_ASP\t\t\t80\n#define HI3670_CLK_MUX_VDEC\t\t\t81\n#define HI3670_CLK_MUX_VENC\t\t\t82\n#define HI3670_CLK_ISP_SNCLK_MUX0\t\t83\n#define HI3670_CLK_ISP_SNCLK_MUX1\t\t84\n#define HI3670_CLK_ISP_SNCLK_MUX2\t\t85\n#define HI3670_CLK_MUX_RXDPHY_CFG\t\t86\n#define HI3670_CLK_MUX_ICS\t\t\t87\n#define HI3670_CLK_DIV_CFGBUS\t\t\t88\n#define HI3670_CLK_DIV_MMC0BUS\t\t\t89\n#define HI3670_CLK_DIV_MMC1BUS\t\t\t90\n#define HI3670_PCLK_DIV_MMC1_PCIE\t\t91\n#define HI3670_CLK_DIV_VCODECBUS\t\t92\n#define HI3670_CLK_DIV_SD\t\t\t93\n#define HI3670_CLK_DIV_SDIO\t\t\t94\n#define HI3670_CLK_DIV_UARTH\t\t\t95\n#define HI3670_CLK_DIV_UARTL\t\t\t96\n#define HI3670_CLK_DIV_UART0\t\t\t97\n#define HI3670_CLK_DIV_I2C\t\t\t98\n#define HI3670_CLK_DIV_SPI\t\t\t99\n#define HI3670_CLK_DIV_PCIEAXI\t\t\t100\n#define HI3670_CLK_DIV_AO_ASP\t\t\t101\n#define HI3670_CLK_DIV_CSI_TRANS\t\t102\n#define HI3670_CLK_DIV_DSI_TRANS\t\t103\n#define HI3670_CLK_DIV_PTP\t\t\t104\n#define HI3670_CLK_DIV_CLKOUT0_PLL\t\t105\n#define HI3670_CLK_DIV_CLKOUT1_PLL\t\t106\n#define HI3670_CLKDIV_DP_AUDIO_PLL_AO\t\t107\n#define HI3670_CLK_DIV_VDEC\t\t\t108\n#define HI3670_CLK_DIV_VENC\t\t\t109\n#define HI3670_CLK_ISP_SNCLK_DIV0\t\t110\n#define HI3670_CLK_ISP_SNCLK_DIV1\t\t111\n#define HI3670_CLK_ISP_SNCLK_DIV2\t\t112\n#define HI3670_CLK_DIV_ICS\t\t\t113\n#define HI3670_PPLL1_EN_ACPU\t\t\t114\n#define HI3670_PPLL2_EN_ACPU\t\t\t115\n#define HI3670_PPLL3_EN_ACPU\t\t\t116\n#define HI3670_PPLL1_GT_CPU\t\t\t117\n#define HI3670_PPLL2_GT_CPU\t\t\t118\n#define HI3670_PPLL3_GT_CPU\t\t\t119\n#define HI3670_CLK_GATE_PPLL2_MEDIA\t\t120\n#define HI3670_CLK_GATE_PPLL3_MEDIA\t\t121\n#define HI3670_CLK_GATE_PPLL4_MEDIA\t\t122\n#define HI3670_CLK_GATE_PPLL6_MEDIA\t\t123\n#define HI3670_CLK_GATE_PPLL7_MEDIA\t\t124\n#define HI3670_PCLK_GPIO0\t\t\t125\n#define HI3670_PCLK_GPIO1\t\t\t126\n#define HI3670_PCLK_GPIO2\t\t\t127\n#define HI3670_PCLK_GPIO3\t\t\t128\n#define HI3670_PCLK_GPIO4\t\t\t129\n#define HI3670_PCLK_GPIO5\t\t\t130\n#define HI3670_PCLK_GPIO6\t\t\t131\n#define HI3670_PCLK_GPIO7\t\t\t132\n#define HI3670_PCLK_GPIO8\t\t\t133\n#define HI3670_PCLK_GPIO9\t\t\t134\n#define HI3670_PCLK_GPIO10\t\t\t135\n#define HI3670_PCLK_GPIO11\t\t\t136\n#define HI3670_PCLK_GPIO12\t\t\t137\n#define HI3670_PCLK_GPIO13\t\t\t138\n#define HI3670_PCLK_GPIO14\t\t\t139\n#define HI3670_PCLK_GPIO15\t\t\t140\n#define HI3670_PCLK_GPIO16\t\t\t141\n#define HI3670_PCLK_GPIO17\t\t\t142\n#define HI3670_PCLK_GPIO20\t\t\t143\n#define HI3670_PCLK_GPIO21\t\t\t144\n#define HI3670_PCLK_GATE_DSI0\t\t\t145\n#define HI3670_PCLK_GATE_DSI1\t\t\t146\n#define HI3670_HCLK_GATE_USB3OTG\t\t147\n#define HI3670_ACLK_GATE_USB3DVFS\t\t148\n#define HI3670_HCLK_GATE_SDIO\t\t\t149\n#define HI3670_PCLK_GATE_PCIE_SYS\t\t150\n#define HI3670_PCLK_GATE_PCIE_PHY\t\t151\n#define HI3670_PCLK_GATE_MMC1_PCIE\t\t152\n#define HI3670_PCLK_GATE_MMC0_IOC\t\t153\n#define HI3670_PCLK_GATE_MMC1_IOC\t\t154\n#define HI3670_CLK_GATE_DMAC\t\t\t155\n#define HI3670_CLK_GATE_VCODECBUS2DDR\t\t156\n#define HI3670_CLK_CCI400_BYPASS\t\t157\n#define HI3670_CLK_GATE_CCI400\t\t\t158\n#define HI3670_CLK_GATE_SD\t\t\t159\n#define HI3670_HCLK_GATE_SD\t\t\t160\n#define HI3670_CLK_GATE_SDIO\t\t\t161\n#define HI3670_CLK_GATE_A57HPM\t\t\t162\n#define HI3670_CLK_GATE_A53HPM\t\t\t163\n#define HI3670_CLK_GATE_PA_A53\t\t\t164\n#define HI3670_CLK_GATE_PA_A57\t\t\t165\n#define HI3670_CLK_GATE_PA_G3D\t\t\t166\n#define HI3670_CLK_GATE_GPUHPM\t\t\t167\n#define HI3670_CLK_GATE_PERIHPM\t\t\t168\n#define HI3670_CLK_GATE_AOHPM\t\t\t169\n#define HI3670_CLK_GATE_UART1\t\t\t170\n#define HI3670_CLK_GATE_UART4\t\t\t171\n#define HI3670_PCLK_GATE_UART1\t\t\t172\n#define HI3670_PCLK_GATE_UART4\t\t\t173\n#define HI3670_CLK_GATE_UART2\t\t\t174\n#define HI3670_CLK_GATE_UART5\t\t\t175\n#define HI3670_PCLK_GATE_UART2\t\t\t176\n#define HI3670_PCLK_GATE_UART5\t\t\t177\n#define HI3670_CLK_GATE_UART0\t\t\t178\n#define HI3670_CLK_GATE_I2C3\t\t\t179\n#define HI3670_CLK_GATE_I2C4\t\t\t180\n#define HI3670_CLK_GATE_I2C7\t\t\t181\n#define HI3670_PCLK_GATE_I2C3\t\t\t182\n#define HI3670_PCLK_GATE_I2C4\t\t\t183\n#define HI3670_PCLK_GATE_I2C7\t\t\t184\n#define HI3670_CLK_GATE_SPI1\t\t\t185\n#define HI3670_CLK_GATE_SPI4\t\t\t186\n#define HI3670_PCLK_GATE_SPI1\t\t\t187\n#define HI3670_PCLK_GATE_SPI4\t\t\t188\n#define HI3670_CLK_GATE_USB3OTG_REF\t\t189\n#define HI3670_CLK_GATE_USB2PHY_REF\t\t190\n#define HI3670_CLK_GATE_PCIEAUX\t\t\t191\n#define HI3670_ACLK_GATE_PCIE\t\t\t192\n#define HI3670_CLK_GATE_MMC1_PCIEAXI\t\t193\n#define HI3670_CLK_GATE_PCIEPHY_REF\t\t194\n#define HI3670_CLK_GATE_PCIE_DEBOUNCE\t\t195\n#define HI3670_CLK_GATE_PCIEIO\t\t\t196\n#define HI3670_CLK_GATE_PCIE_HP\t\t\t197\n#define HI3670_CLK_GATE_AO_ASP\t\t\t198\n#define HI3670_PCLK_GATE_PCTRL\t\t\t199\n#define HI3670_CLK_CSI_TRANS_GT\t\t\t200\n#define HI3670_CLK_DSI_TRANS_GT\t\t\t201\n#define HI3670_CLK_GATE_PWM\t\t\t202\n#define HI3670_ABB_AUDIO_EN0\t\t\t203\n#define HI3670_ABB_AUDIO_EN1\t\t\t204\n#define HI3670_ABB_AUDIO_GT_EN0\t\t\t205\n#define HI3670_ABB_AUDIO_GT_EN1\t\t\t206\n#define HI3670_CLK_GATE_DP_AUDIO_PLL_AO\t\t207\n#define HI3670_PERI_VOLT_HOLD\t\t\t208\n#define HI3670_PERI_VOLT_MIDDLE\t\t\t209\n#define HI3670_CLK_GATE_ISP_SNCLK0\t\t210\n#define HI3670_CLK_GATE_ISP_SNCLK1\t\t211\n#define HI3670_CLK_GATE_ISP_SNCLK2\t\t212\n#define HI3670_CLK_GATE_RXDPHY0_CFG\t\t213\n#define HI3670_CLK_GATE_RXDPHY1_CFG\t\t214\n#define HI3670_CLK_GATE_RXDPHY2_CFG\t\t215\n#define HI3670_CLK_GATE_TXDPHY0_CFG\t\t216\n#define HI3670_CLK_GATE_TXDPHY0_REF\t\t217\n#define HI3670_CLK_GATE_TXDPHY1_CFG\t\t218\n#define HI3670_CLK_GATE_TXDPHY1_REF\t\t219\n#define HI3670_CLK_GATE_MEDIA_TCXO\t\t220\n\n \n#define HI3670_CLK_ANDGT_IOPERI\t\t\t0\n#define HI3670_CLKANDGT_ASP_SUBSYS_PERI\t\t1\n#define HI3670_CLK_ANGT_ASP_SUBSYS\t\t2\n#define HI3670_CLK_MUX_UFS_SUBSYS\t\t3\n#define HI3670_CLK_MUX_CLKOUT0\t\t\t4\n#define HI3670_CLK_MUX_CLKOUT1\t\t\t5\n#define HI3670_CLK_MUX_ASP_SUBSYS_PERI\t\t6\n#define HI3670_CLK_MUX_ASP_PLL\t\t\t7\n#define HI3670_CLK_DIV_AOBUS\t\t\t8\n#define HI3670_CLK_DIV_UFS_SUBSYS\t\t9\n#define HI3670_CLK_DIV_IOPERI\t\t\t10\n#define HI3670_CLK_DIV_CLKOUT0_TCXO\t\t11\n#define HI3670_CLK_DIV_CLKOUT1_TCXO\t\t12\n#define HI3670_CLK_ASP_SUBSYS_PERI_DIV\t\t13\n#define HI3670_CLK_DIV_ASP_SUBSYS\t\t14\n#define HI3670_PPLL0_EN_ACPU\t\t\t15\n#define HI3670_PPLL0_GT_CPU\t\t\t16\n#define HI3670_CLK_GATE_PPLL0_MEDIA\t\t17\n#define HI3670_PCLK_GPIO18\t\t\t18\n#define HI3670_PCLK_GPIO19\t\t\t19\n#define HI3670_CLK_GATE_SPI\t\t\t20\n#define HI3670_PCLK_GATE_SPI\t\t\t21\n#define HI3670_CLK_GATE_UFS_SUBSYS\t\t22\n#define HI3670_CLK_GATE_UFSIO_REF\t\t23\n#define HI3670_PCLK_AO_GPIO0\t\t\t24\n#define HI3670_PCLK_AO_GPIO1\t\t\t25\n#define HI3670_PCLK_AO_GPIO2\t\t\t26\n#define HI3670_PCLK_AO_GPIO3\t\t\t27\n#define HI3670_PCLK_AO_GPIO4\t\t\t28\n#define HI3670_PCLK_AO_GPIO5\t\t\t29\n#define HI3670_PCLK_AO_GPIO6\t\t\t30\n#define HI3670_CLK_GATE_OUT0\t\t\t31\n#define HI3670_CLK_GATE_OUT1\t\t\t32\n#define HI3670_PCLK_GATE_SYSCNT\t\t\t33\n#define HI3670_CLK_GATE_SYSCNT\t\t\t34\n#define HI3670_CLK_GATE_ASP_SUBSYS_PERI\t\t35\n#define HI3670_CLK_GATE_ASP_SUBSYS\t\t36\n#define HI3670_CLK_GATE_ASP_TCXO\t\t37\n#define HI3670_CLK_GATE_DP_AUDIO_PLL\t\t38\n\n \n#define HI3670_GATE_ABB_192\t\t\t0\n\n \n#define HI3670_GATE_UFS_TCXO_EN\t\t\t0\n#define HI3670_GATE_USB_TCXO_EN\t\t\t1\n\n \n#define HI3670_CLK_GATE_I2C0\t\t\t0\n#define HI3670_CLK_GATE_I2C1\t\t\t1\n#define HI3670_CLK_GATE_I2C2\t\t\t2\n#define HI3670_CLK_GATE_SPI0\t\t\t3\n#define HI3670_CLK_GATE_SPI2\t\t\t4\n#define HI3670_CLK_GATE_UART3\t\t\t5\n#define HI3670_CLK_I2C0_GATE_IOMCU\t\t6\n#define HI3670_CLK_I2C1_GATE_IOMCU\t\t7\n#define HI3670_CLK_I2C2_GATE_IOMCU\t\t8\n#define HI3670_CLK_SPI0_GATE_IOMCU\t\t9\n#define HI3670_CLK_SPI2_GATE_IOMCU\t\t10\n#define HI3670_CLK_UART3_GATE_IOMCU\t\t11\n#define HI3670_CLK_GATE_PERI0_IOMCU\t\t12\n\n \n#define HI3670_CLK_GATE_VIVOBUS_ANDGT\t\t0\n#define HI3670_CLK_ANDGT_EDC0\t\t\t1\n#define HI3670_CLK_ANDGT_LDI0\t\t\t2\n#define HI3670_CLK_ANDGT_LDI1\t\t\t3\n#define HI3670_CLK_MMBUF_PLL_ANDGT\t\t4\n#define HI3670_PCLK_MMBUF_ANDGT\t\t\t5\n#define HI3670_CLK_MUX_VIVOBUS\t\t\t6\n#define HI3670_CLK_MUX_EDC0\t\t\t7\n#define HI3670_CLK_MUX_LDI0\t\t\t8\n#define HI3670_CLK_MUX_LDI1\t\t\t9\n#define HI3670_CLK_SW_MMBUF\t\t\t10\n#define HI3670_CLK_DIV_VIVOBUS\t\t\t11\n#define HI3670_CLK_DIV_EDC0\t\t\t12\n#define HI3670_CLK_DIV_LDI0\t\t\t13\n#define HI3670_CLK_DIV_LDI1\t\t\t14\n#define HI3670_ACLK_DIV_MMBUF\t\t\t15\n#define HI3670_PCLK_DIV_MMBUF\t\t\t16\n#define HI3670_ACLK_GATE_NOC_DSS\t\t17\n#define HI3670_PCLK_GATE_NOC_DSS_CFG\t\t18\n#define HI3670_PCLK_GATE_MMBUF_CFG\t\t19\n#define HI3670_PCLK_GATE_DISP_NOC_SUBSYS\t20\n#define HI3670_ACLK_GATE_DISP_NOC_SUBSYS\t21\n#define HI3670_PCLK_GATE_DSS\t\t\t22\n#define HI3670_ACLK_GATE_DSS\t\t\t23\n#define HI3670_CLK_GATE_VIVOBUSFREQ\t\t24\n#define HI3670_CLK_GATE_EDC0\t\t\t25\n#define HI3670_CLK_GATE_LDI0\t\t\t26\n#define HI3670_CLK_GATE_LDI1FREQ\t\t27\n#define HI3670_CLK_GATE_BRG\t\t\t28\n#define HI3670_ACLK_GATE_ASC\t\t\t29\n#define HI3670_CLK_GATE_DSS_AXI_MM\t\t30\n#define HI3670_CLK_GATE_MMBUF\t\t\t31\n#define HI3670_PCLK_GATE_MMBUF\t\t\t32\n#define HI3670_CLK_GATE_ATDIV_VIVO\t\t33\n\n \n#define HI3670_CLK_GATE_VDECFREQ\t\t0\n#define HI3670_CLK_GATE_VENCFREQ\t\t1\n#define HI3670_CLK_GATE_ICSFREQ\t\t\t2\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}