/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module rstu_flat(CLK, TMODE, RESET_D1_R_N, SEN, DISABLEC, INVALIDATE, MEMSEQUENTIAL, MEMZEROFIRST, EXT_ICREQRAM_R, IC_GNTRAM_R, IX_DATAUPI_0, IX_DATAUPI_1, IX_DATAUPI_2, IX_DATAUPI_3, IX_DATAUPI_4, IX_DATAUPI_5, IX_DATAUPI_6, IX_DATAUPI_7, IX_DATAUPI_8, IX_DATAUPI_9, IX_DATAUPI_10
, IX_DATAUPI_11, IX_DATAUPI_12, IX_DATAUPI_13, IX_DATAUPI_14, IX_DATAUPI_15, IX_DATAUPI_16, IX_DATAUPI_17, IX_DATAUPI_18, IX_DATAUPI_19, IX_DATAUPI_20, IX_DATAUPI_21, IX_DATAUPI_22, IX_DATAUPI_23, IX_DATAUPI_24, IX_DATAUPI_25, IX_DATAUPI_26, IX_DATAUPI_27, IX_DATAUPI_28, IX_DATAUPI_29, IX_DATAUPI_30, IX_DATAUPI_31
, IC_DATAUPO_0, IC_DATAUPO_1, IC_DATAUPO_2, IC_DATAUPO_3, IC_DATAUPO_4, IC_DATAUPO_5, IC_DATAUPO_6, IC_DATAUPO_7, IC_DATAUPO_8, IC_DATAUPO_9, IC_DATAUPO_10, IC_DATAUPO_11, IC_DATAUPO_12, IC_DATAUPO_13, IC_DATAUPO_14, IC_DATAUPO_15, IC_DATAUPO_16, IC_DATAUPO_17, IC_DATAUPO_18, IC_DATAUPO_19, IC_DATAUPO_20
, IC_DATAUPO_21, IC_DATAUPO_22, IC_DATAUPO_23, IC_DATAUPO_24, IC_DATAUPO_25, IC_DATAUPO_26, IC_DATAUPO_27, IC_DATAUPO_28, IC_DATAUPO_29, IC_DATAUPO_30, IC_DATAUPO_31, IC_LBCOE, NEXTADDR_0, NEXTADDR_1, NEXTADDR_2, NEXTADDR_3, NEXTADDR_4, NEXTADDR_5, NEXTADDR_6, NEXTADDR_7, NEXTADDR_8
, NEXTADDR_9, NEXTADDR_10, NEXTADDR_11, NEXTADDR_12, NEXTADDR_13, NEXTADDR_14, NEXTADDR_15, NEXTADDR_16, NEXTADDR_17, NEXTADDR_18, NEXTADDR_19, NEXTADDR_20, NEXTADDR_21, NEXTADDR_22, NEXTADDR_23, NEXTADDR_24, NEXTADDR_25, NEXTADDR_26, NEXTADDR_27, NEXTADDR_28, NEXTADDR_29
, NEXTADDR_30, NEXTADDR_31, RDOP_N, IS_VAL, IC_VAL, LACK_0, LACK_1, X_HALT_R_0, X_HALT_R_1, X_HALT_R_2, X_HALT_R_3, X_HALT_R_4, X_HALT_R_5, X_HALT_R_6, X_HALT_R_7, X_HALT_R_8, X_HALT_R_9, X_HALT_R_10, X_HALT_R_11, X_HALT_R_12, X_HALT_R_13
, IC_MISS_P, IC_MISS_R, IC_HALT_S_R_0, IC_HALT_S_R_1, IC_HALT_S_R_2, IC_TAGINDEX_4, IC_TAGINDEX_5, IC_TAGINDEX_6, IC_TAGINDEX_7, IC_TAGINDEX_8, IC_TAGINDEX_9, IC_TAGINDEX_10, ICR_TAGRD0_10, ICR_TAGRD0_11, ICR_TAGRD0_12, ICR_TAGRD0_13, ICR_TAGRD0_14, ICR_TAGRD0_15, ICR_TAGRD0_16, ICR_TAGRD0_17, ICR_TAGRD0_18
, ICR_TAGRD0_19, ICR_TAGRD0_20, ICR_TAGRD0_21, ICR_TAGRD0_22, ICR_TAGRD0_23, ICR_TAGRD0_24, ICR_TAGRD0_25, ICR_TAGRD0_26, ICR_TAGRD0_27, ICR_TAGRD0_28, ICR_TAGRD0_29, ICR_TAGRD0_30, ICR_TAGRD0_31, ICR_TAGRD0_32, IC_TAGWR0_10, IC_TAGWR0_11, IC_TAGWR0_12, IC_TAGWR0_13, IC_TAGWR0_14, IC_TAGWR0_15, IC_TAGWR0_16
, IC_TAGWR0_17, IC_TAGWR0_18, IC_TAGWR0_19, IC_TAGWR0_20, IC_TAGWR0_21, IC_TAGWR0_22, IC_TAGWR0_23, IC_TAGWR0_24, IC_TAGWR0_25, IC_TAGWR0_26, IC_TAGWR0_27, IC_TAGWR0_28, IC_TAGWR0_29, IC_TAGWR0_30, IC_TAGWR0_31, IC_TAGWR0_32, IC_TAG0WE, IC_TAG0WEN, IC_TAG0RE, IC_TAG0REN, IC_TAG0CS
, IC_TAG0CSN, IC_DATAINDEX_2, IC_DATAINDEX_3, IC_DATAINDEX_4, IC_DATAINDEX_5, IC_DATAINDEX_6, IC_DATAINDEX_7, IC_DATAINDEX_8, IC_DATAINDEX_9, IC_DATAINDEX_10, IC_DATA0WE, IC_DATA0WEN, IC_DATA0RE, IC_DATA0REN, IC_DATA0CS, IC_DATA0CSN, IC_DATAWR_0, IC_DATAWR_1, IC_DATAWR_2, IC_DATAWR_3, IC_DATAWR_4
, IC_DATAWR_5, IC_DATAWR_6, IC_DATAWR_7, IC_DATAWR_8, IC_DATAWR_9, IC_DATAWR_10, IC_DATAWR_11, IC_DATAWR_12, IC_DATAWR_13, IC_DATAWR_14, IC_DATAWR_15, IC_DATAWR_16, IC_DATAWR_17, IC_DATAWR_18, IC_DATAWR_19, IC_DATAWR_20, IC_DATAWR_21, IC_DATAWR_22, IC_DATAWR_23, IC_DATAWR_24, IC_DATAWR_25
, IC_DATAWR_26, IC_DATAWR_27, IC_DATAWR_28, IC_DATAWR_29, IC_DATAWR_30, IC_DATAWR_31, ICR_DATA0RD_0, ICR_DATA0RD_1, ICR_DATA0RD_2, ICR_DATA0RD_3, ICR_DATA0RD_4, ICR_DATA0RD_5, ICR_DATA0RD_6, ICR_DATA0RD_7, ICR_DATA0RD_8, ICR_DATA0RD_9, ICR_DATA0RD_10, ICR_DATA0RD_11, ICR_DATA0RD_12, ICR_DATA0RD_13, ICR_DATA0RD_14
, ICR_DATA0RD_15, ICR_DATA0RD_16, ICR_DATA0RD_17, ICR_DATA0RD_18, ICR_DATA0RD_19, ICR_DATA0RD_20, ICR_DATA0RD_21, ICR_DATA0RD_22, ICR_DATA0RD_23, ICR_DATA0RD_24, ICR_DATA0RD_25, ICR_DATA0RD_26, ICR_DATA0RD_27, ICR_DATA0RD_28, ICR_DATA0RD_29, ICR_DATA0RD_30, ICR_DATA0RD_31, ICC_TAGMASK_10);
  input CLK;
  wire CLK;
  input TMODE;
  wire TMODE;
  input RESET_D1_R_N;
  wire RESET_D1_R_N;
  input SEN;
  wire SEN;
  input DISABLEC;
  wire DISABLEC;
  input INVALIDATE;
  wire INVALIDATE;
  input MEMSEQUENTIAL;
  wire MEMSEQUENTIAL;
  input MEMZEROFIRST;
  wire MEMZEROFIRST;
  input EXT_ICREQRAM_R;
  wire EXT_ICREQRAM_R;
  output IC_GNTRAM_R;
  reg IC_GNTRAM_R;
  input IX_DATAUPI_0;
  wire IX_DATAUPI_0;
  input IX_DATAUPI_1;
  wire IX_DATAUPI_1;
  input IX_DATAUPI_2;
  wire IX_DATAUPI_2;
  input IX_DATAUPI_3;
  wire IX_DATAUPI_3;
  input IX_DATAUPI_4;
  wire IX_DATAUPI_4;
  input IX_DATAUPI_5;
  wire IX_DATAUPI_5;
  input IX_DATAUPI_6;
  wire IX_DATAUPI_6;
  input IX_DATAUPI_7;
  wire IX_DATAUPI_7;
  input IX_DATAUPI_8;
  wire IX_DATAUPI_8;
  input IX_DATAUPI_9;
  wire IX_DATAUPI_9;
  input IX_DATAUPI_10;
  wire IX_DATAUPI_10;
  input IX_DATAUPI_11;
  wire IX_DATAUPI_11;
  input IX_DATAUPI_12;
  wire IX_DATAUPI_12;
  input IX_DATAUPI_13;
  wire IX_DATAUPI_13;
  input IX_DATAUPI_14;
  wire IX_DATAUPI_14;
  input IX_DATAUPI_15;
  wire IX_DATAUPI_15;
  input IX_DATAUPI_16;
  wire IX_DATAUPI_16;
  input IX_DATAUPI_17;
  wire IX_DATAUPI_17;
  input IX_DATAUPI_18;
  wire IX_DATAUPI_18;
  input IX_DATAUPI_19;
  wire IX_DATAUPI_19;
  input IX_DATAUPI_20;
  wire IX_DATAUPI_20;
  input IX_DATAUPI_21;
  wire IX_DATAUPI_21;
  input IX_DATAUPI_22;
  wire IX_DATAUPI_22;
  input IX_DATAUPI_23;
  wire IX_DATAUPI_23;
  input IX_DATAUPI_24;
  wire IX_DATAUPI_24;
  input IX_DATAUPI_25;
  wire IX_DATAUPI_25;
  input IX_DATAUPI_26;
  wire IX_DATAUPI_26;
  input IX_DATAUPI_27;
  wire IX_DATAUPI_27;
  input IX_DATAUPI_28;
  wire IX_DATAUPI_28;
  input IX_DATAUPI_29;
  wire IX_DATAUPI_29;
  input IX_DATAUPI_30;
  wire IX_DATAUPI_30;
  input IX_DATAUPI_31;
  wire IX_DATAUPI_31;
  output IC_DATAUPO_0;
  wire IC_DATAUPO_0;
  output IC_DATAUPO_1;
  wire IC_DATAUPO_1;
  output IC_DATAUPO_2;
  wire IC_DATAUPO_2;
  output IC_DATAUPO_3;
  wire IC_DATAUPO_3;
  output IC_DATAUPO_4;
  wire IC_DATAUPO_4;
  output IC_DATAUPO_5;
  wire IC_DATAUPO_5;
  output IC_DATAUPO_6;
  wire IC_DATAUPO_6;
  output IC_DATAUPO_7;
  wire IC_DATAUPO_7;
  output IC_DATAUPO_8;
  wire IC_DATAUPO_8;
  output IC_DATAUPO_9;
  wire IC_DATAUPO_9;
  output IC_DATAUPO_10;
  wire IC_DATAUPO_10;
  output IC_DATAUPO_11;
  wire IC_DATAUPO_11;
  output IC_DATAUPO_12;
  wire IC_DATAUPO_12;
  output IC_DATAUPO_13;
  wire IC_DATAUPO_13;
  output IC_DATAUPO_14;
  wire IC_DATAUPO_14;
  output IC_DATAUPO_15;
  wire IC_DATAUPO_15;
  output IC_DATAUPO_16;
  wire IC_DATAUPO_16;
  output IC_DATAUPO_17;
  wire IC_DATAUPO_17;
  output IC_DATAUPO_18;
  wire IC_DATAUPO_18;
  output IC_DATAUPO_19;
  wire IC_DATAUPO_19;
  output IC_DATAUPO_20;
  wire IC_DATAUPO_20;
  output IC_DATAUPO_21;
  wire IC_DATAUPO_21;
  output IC_DATAUPO_22;
  wire IC_DATAUPO_22;
  output IC_DATAUPO_23;
  wire IC_DATAUPO_23;
  output IC_DATAUPO_24;
  wire IC_DATAUPO_24;
  output IC_DATAUPO_25;
  wire IC_DATAUPO_25;
  output IC_DATAUPO_26;
  wire IC_DATAUPO_26;
  output IC_DATAUPO_27;
  wire IC_DATAUPO_27;
  output IC_DATAUPO_28;
  wire IC_DATAUPO_28;
  output IC_DATAUPO_29;
  wire IC_DATAUPO_29;
  output IC_DATAUPO_30;
  wire IC_DATAUPO_30;
  output IC_DATAUPO_31;
  wire IC_DATAUPO_31;
  output IC_LBCOE;
  wire IC_LBCOE;
  input NEXTADDR_0;
  wire NEXTADDR_0;
  input NEXTADDR_1;
  wire NEXTADDR_1;
  input NEXTADDR_2;
  wire NEXTADDR_2;
  input NEXTADDR_3;
  wire NEXTADDR_3;
  input NEXTADDR_4;
  wire NEXTADDR_4;
  input NEXTADDR_5;
  wire NEXTADDR_5;
  input NEXTADDR_6;
  wire NEXTADDR_6;
  input NEXTADDR_7;
  wire NEXTADDR_7;
  input NEXTADDR_8;
  wire NEXTADDR_8;
  input NEXTADDR_9;
  wire NEXTADDR_9;
  input NEXTADDR_10;
  wire NEXTADDR_10;
  input NEXTADDR_11;
  wire NEXTADDR_11;
  input NEXTADDR_12;
  wire NEXTADDR_12;
  input NEXTADDR_13;
  wire NEXTADDR_13;
  input NEXTADDR_14;
  wire NEXTADDR_14;
  input NEXTADDR_15;
  wire NEXTADDR_15;
  input NEXTADDR_16;
  wire NEXTADDR_16;
  input NEXTADDR_17;
  wire NEXTADDR_17;
  input NEXTADDR_18;
  wire NEXTADDR_18;
  input NEXTADDR_19;
  wire NEXTADDR_19;
  input NEXTADDR_20;
  wire NEXTADDR_20;
  input NEXTADDR_21;
  wire NEXTADDR_21;
  input NEXTADDR_22;
  wire NEXTADDR_22;
  input NEXTADDR_23;
  wire NEXTADDR_23;
  input NEXTADDR_24;
  wire NEXTADDR_24;
  input NEXTADDR_25;
  wire NEXTADDR_25;
  input NEXTADDR_26;
  wire NEXTADDR_26;
  input NEXTADDR_27;
  wire NEXTADDR_27;
  input NEXTADDR_28;
  wire NEXTADDR_28;
  input NEXTADDR_29;
  wire NEXTADDR_29;
  input NEXTADDR_30;
  wire NEXTADDR_30;
  input NEXTADDR_31;
  wire NEXTADDR_31;
  input RDOP_N;
  wire RDOP_N;
  input IS_VAL;
  wire IS_VAL;
  output IC_VAL;
  wire IC_VAL;
  input LACK_0;
  wire LACK_0;
  input LACK_1;
  wire LACK_1;
  input X_HALT_R_0;
  wire X_HALT_R_0;
  input X_HALT_R_1;
  wire X_HALT_R_1;
  input X_HALT_R_2;
  wire X_HALT_R_2;
  input X_HALT_R_3;
  wire X_HALT_R_3;
  input X_HALT_R_4;
  wire X_HALT_R_4;
  input X_HALT_R_5;
  wire X_HALT_R_5;
  input X_HALT_R_6;
  wire X_HALT_R_6;
  input X_HALT_R_7;
  wire X_HALT_R_7;
  input X_HALT_R_8;
  wire X_HALT_R_8;
  input X_HALT_R_9;
  wire X_HALT_R_9;
  input X_HALT_R_10;
  wire X_HALT_R_10;
  input X_HALT_R_11;
  wire X_HALT_R_11;
  input X_HALT_R_12;
  wire X_HALT_R_12;
  input X_HALT_R_13;
  wire X_HALT_R_13;
  output IC_MISS_P;
  wire IC_MISS_P;
  output IC_MISS_R;
  reg IC_MISS_R;
  output IC_HALT_S_R_0;
  wire IC_HALT_S_R_0;
  output IC_HALT_S_R_1;
  wire IC_HALT_S_R_1;
  output IC_HALT_S_R_2;
  wire IC_HALT_S_R_2;
  output IC_TAGINDEX_4;
  wire IC_TAGINDEX_4;
  output IC_TAGINDEX_5;
  wire IC_TAGINDEX_5;
  output IC_TAGINDEX_6;
  wire IC_TAGINDEX_6;
  output IC_TAGINDEX_7;
  wire IC_TAGINDEX_7;
  output IC_TAGINDEX_8;
  wire IC_TAGINDEX_8;
  output IC_TAGINDEX_9;
  wire IC_TAGINDEX_9;
  output IC_TAGINDEX_10;
  wire IC_TAGINDEX_10;
  input ICR_TAGRD0_10;
  wire ICR_TAGRD0_10;
  input ICR_TAGRD0_11;
  wire ICR_TAGRD0_11;
  input ICR_TAGRD0_12;
  wire ICR_TAGRD0_12;
  input ICR_TAGRD0_13;
  wire ICR_TAGRD0_13;
  input ICR_TAGRD0_14;
  wire ICR_TAGRD0_14;
  input ICR_TAGRD0_15;
  wire ICR_TAGRD0_15;
  input ICR_TAGRD0_16;
  wire ICR_TAGRD0_16;
  input ICR_TAGRD0_17;
  wire ICR_TAGRD0_17;
  input ICR_TAGRD0_18;
  wire ICR_TAGRD0_18;
  input ICR_TAGRD0_19;
  wire ICR_TAGRD0_19;
  input ICR_TAGRD0_20;
  wire ICR_TAGRD0_20;
  input ICR_TAGRD0_21;
  wire ICR_TAGRD0_21;
  input ICR_TAGRD0_22;
  wire ICR_TAGRD0_22;
  input ICR_TAGRD0_23;
  wire ICR_TAGRD0_23;
  input ICR_TAGRD0_24;
  wire ICR_TAGRD0_24;
  input ICR_TAGRD0_25;
  wire ICR_TAGRD0_25;
  input ICR_TAGRD0_26;
  wire ICR_TAGRD0_26;
  input ICR_TAGRD0_27;
  wire ICR_TAGRD0_27;
  input ICR_TAGRD0_28;
  wire ICR_TAGRD0_28;
  input ICR_TAGRD0_29;
  wire ICR_TAGRD0_29;
  input ICR_TAGRD0_30;
  wire ICR_TAGRD0_30;
  input ICR_TAGRD0_31;
  wire ICR_TAGRD0_31;
  input ICR_TAGRD0_32;
  wire ICR_TAGRD0_32;
  output IC_TAGWR0_10;
  wire IC_TAGWR0_10;
  output IC_TAGWR0_11;
  wire IC_TAGWR0_11;
  output IC_TAGWR0_12;
  wire IC_TAGWR0_12;
  output IC_TAGWR0_13;
  wire IC_TAGWR0_13;
  output IC_TAGWR0_14;
  wire IC_TAGWR0_14;
  output IC_TAGWR0_15;
  wire IC_TAGWR0_15;
  output IC_TAGWR0_16;
  wire IC_TAGWR0_16;
  output IC_TAGWR0_17;
  wire IC_TAGWR0_17;
  output IC_TAGWR0_18;
  wire IC_TAGWR0_18;
  output IC_TAGWR0_19;
  wire IC_TAGWR0_19;
  output IC_TAGWR0_20;
  wire IC_TAGWR0_20;
  output IC_TAGWR0_21;
  wire IC_TAGWR0_21;
  output IC_TAGWR0_22;
  wire IC_TAGWR0_22;
  output IC_TAGWR0_23;
  wire IC_TAGWR0_23;
  output IC_TAGWR0_24;
  wire IC_TAGWR0_24;
  output IC_TAGWR0_25;
  wire IC_TAGWR0_25;
  output IC_TAGWR0_26;
  wire IC_TAGWR0_26;
  output IC_TAGWR0_27;
  wire IC_TAGWR0_27;
  output IC_TAGWR0_28;
  wire IC_TAGWR0_28;
  output IC_TAGWR0_29;
  wire IC_TAGWR0_29;
  output IC_TAGWR0_30;
  wire IC_TAGWR0_30;
  output IC_TAGWR0_31;
  wire IC_TAGWR0_31;
  output IC_TAGWR0_32;
  wire IC_TAGWR0_32;
  output IC_TAG0WE;
  wire IC_TAG0WE;
  output IC_TAG0WEN;
  wire IC_TAG0WEN;
  output IC_TAG0RE;
  wire IC_TAG0RE;
  output IC_TAG0REN;
  wire IC_TAG0REN;
  output IC_TAG0CS;
  wire IC_TAG0CS;
  output IC_TAG0CSN;
  wire IC_TAG0CSN;
  output IC_DATAINDEX_2;
  wire IC_DATAINDEX_2;
  output IC_DATAINDEX_3;
  wire IC_DATAINDEX_3;
  output IC_DATAINDEX_4;
  wire IC_DATAINDEX_4;
  output IC_DATAINDEX_5;
  wire IC_DATAINDEX_5;
  output IC_DATAINDEX_6;
  wire IC_DATAINDEX_6;
  output IC_DATAINDEX_7;
  wire IC_DATAINDEX_7;
  output IC_DATAINDEX_8;
  wire IC_DATAINDEX_8;
  output IC_DATAINDEX_9;
  wire IC_DATAINDEX_9;
  output IC_DATAINDEX_10;
  wire IC_DATAINDEX_10;
  output IC_DATA0WE;
  wire IC_DATA0WE;
  output IC_DATA0WEN;
  wire IC_DATA0WEN;
  output IC_DATA0RE;
  wire IC_DATA0RE;
  output IC_DATA0REN;
  wire IC_DATA0REN;
  output IC_DATA0CS;
  wire IC_DATA0CS;
  output IC_DATA0CSN;
  wire IC_DATA0CSN;
  output IC_DATAWR_0;
  wire IC_DATAWR_0;
  output IC_DATAWR_1;
  wire IC_DATAWR_1;
  output IC_DATAWR_2;
  wire IC_DATAWR_2;
  output IC_DATAWR_3;
  wire IC_DATAWR_3;
  output IC_DATAWR_4;
  wire IC_DATAWR_4;
  output IC_DATAWR_5;
  wire IC_DATAWR_5;
  output IC_DATAWR_6;
  wire IC_DATAWR_6;
  output IC_DATAWR_7;
  wire IC_DATAWR_7;
  output IC_DATAWR_8;
  wire IC_DATAWR_8;
  output IC_DATAWR_9;
  wire IC_DATAWR_9;
  output IC_DATAWR_10;
  wire IC_DATAWR_10;
  output IC_DATAWR_11;
  wire IC_DATAWR_11;
  output IC_DATAWR_12;
  wire IC_DATAWR_12;
  output IC_DATAWR_13;
  wire IC_DATAWR_13;
  output IC_DATAWR_14;
  wire IC_DATAWR_14;
  output IC_DATAWR_15;
  wire IC_DATAWR_15;
  output IC_DATAWR_16;
  wire IC_DATAWR_16;
  output IC_DATAWR_17;
  wire IC_DATAWR_17;
  output IC_DATAWR_18;
  wire IC_DATAWR_18;
  output IC_DATAWR_19;
  wire IC_DATAWR_19;
  output IC_DATAWR_20;
  wire IC_DATAWR_20;
  output IC_DATAWR_21;
  wire IC_DATAWR_21;
  output IC_DATAWR_22;
  wire IC_DATAWR_22;
  output IC_DATAWR_23;
  wire IC_DATAWR_23;
  output IC_DATAWR_24;
  wire IC_DATAWR_24;
  output IC_DATAWR_25;
  wire IC_DATAWR_25;
  output IC_DATAWR_26;
  wire IC_DATAWR_26;
  output IC_DATAWR_27;
  wire IC_DATAWR_27;
  output IC_DATAWR_28;
  wire IC_DATAWR_28;
  output IC_DATAWR_29;
  wire IC_DATAWR_29;
  output IC_DATAWR_30;
  wire IC_DATAWR_30;
  output IC_DATAWR_31;
  wire IC_DATAWR_31;
  input ICR_DATA0RD_0;
  wire ICR_DATA0RD_0;
  input ICR_DATA0RD_1;
  wire ICR_DATA0RD_1;
  input ICR_DATA0RD_2;
  wire ICR_DATA0RD_2;
  input ICR_DATA0RD_3;
  wire ICR_DATA0RD_3;
  input ICR_DATA0RD_4;
  wire ICR_DATA0RD_4;
  input ICR_DATA0RD_5;
  wire ICR_DATA0RD_5;
  input ICR_DATA0RD_6;
  wire ICR_DATA0RD_6;
  input ICR_DATA0RD_7;
  wire ICR_DATA0RD_7;
  input ICR_DATA0RD_8;
  wire ICR_DATA0RD_8;
  input ICR_DATA0RD_9;
  wire ICR_DATA0RD_9;
  input ICR_DATA0RD_10;
  wire ICR_DATA0RD_10;
  input ICR_DATA0RD_11;
  wire ICR_DATA0RD_11;
  input ICR_DATA0RD_12;
  wire ICR_DATA0RD_12;
  input ICR_DATA0RD_13;
  wire ICR_DATA0RD_13;
  input ICR_DATA0RD_14;
  wire ICR_DATA0RD_14;
  input ICR_DATA0RD_15;
  wire ICR_DATA0RD_15;
  input ICR_DATA0RD_16;
  wire ICR_DATA0RD_16;
  input ICR_DATA0RD_17;
  wire ICR_DATA0RD_17;
  input ICR_DATA0RD_18;
  wire ICR_DATA0RD_18;
  input ICR_DATA0RD_19;
  wire ICR_DATA0RD_19;
  input ICR_DATA0RD_20;
  wire ICR_DATA0RD_20;
  input ICR_DATA0RD_21;
  wire ICR_DATA0RD_21;
  input ICR_DATA0RD_22;
  wire ICR_DATA0RD_22;
  input ICR_DATA0RD_23;
  wire ICR_DATA0RD_23;
  input ICR_DATA0RD_24;
  wire ICR_DATA0RD_24;
  input ICR_DATA0RD_25;
  wire ICR_DATA0RD_25;
  input ICR_DATA0RD_26;
  wire ICR_DATA0RD_26;
  input ICR_DATA0RD_27;
  wire ICR_DATA0RD_27;
  input ICR_DATA0RD_28;
  wire ICR_DATA0RD_28;
  input ICR_DATA0RD_29;
  wire ICR_DATA0RD_29;
  input ICR_DATA0RD_30;
  wire ICR_DATA0RD_30;
  input ICR_DATA0RD_31;
  wire ICR_DATA0RD_31;
  input ICC_TAGMASK_10;
  wire ICC_TAGMASK_10;
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  wire _219_;
  wire _220_;
  wire _221_;
  wire _222_;
  wire _223_;
  wire _224_;
  wire _225_;
  wire _226_;
  wire _227_;
  wire _228_;
  wire _229_;
  wire _230_;
  wire _231_;
  wire _232_;
  wire _233_;
  wire _234_;
  wire _235_;
  wire _236_;
  wire _237_;
  wire _238_;
  wire _239_;
  wire _240_;
  wire _241_;
  wire _242_;
  wire _243_;
  wire _244_;
  wire _245_;
  wire _246_;
  wire _247_;
  wire _248_;
  wire _249_;
  wire _250_;
  wire _251_;
  wire _252_;
  wire _253_;
  wire _254_;
  wire _255_;
  wire _256_;
  wire _257_;
  wire _258_;
  wire _259_;
  wire _260_;
  wire _261_;
  wire _262_;
  wire _263_;
  wire _264_;
  wire _265_;
  wire _266_;
  wire _267_;
  wire _268_;
  wire _269_;
  wire _270_;
  wire _271_;
  wire _272_;
  wire _273_;
  wire _274_;
  wire _275_;
  wire _276_;
  wire _277_;
  wire _278_;
  wire _279_;
  wire _280_;
  wire _281_;
  wire _282_;
  wire _283_;
  wire _284_;
  wire _285_;
  wire _286_;
  wire _287_;
  wire _288_;
  wire _289_;
  wire _290_;
  wire _291_;
  wire _292_;
  wire _293_;
  wire _294_;
  wire _295_;
  wire _296_;
  wire _297_;
  wire _298_;
  wire _299_;
  wire _300_;
  wire _301_;
  wire _302_;
  wire _303_;
  wire _304_;
  wire _305_;
  wire _306_;
  wire _307_;
  wire _308_;
  wire _309_;
  wire _310_;
  wire _311_;
  wire _312_;
  wire _313_;
  wire _314_;
  wire _315_;
  wire _316_;
  wire _317_;
  wire _318_;
  wire _319_;
  wire _320_;
  wire _321_;
  wire _322_;
  wire _323_;
  wire _324_;
  wire _325_;
  wire _326_;
  wire _327_;
  wire _328_;
  wire _329_;
  wire _330_;
  wire _331_;
  wire _332_;
  wire _333_;
  wire _334_;
  wire _335_;
  wire _336_;
  wire _337_;
  wire _338_;
  wire _339_;
  wire _340_;
  wire _341_;
  wire _342_;
  wire _343_;
  wire _344_;
  wire _345_;
  wire _346_;
  wire _347_;
  wire _348_;
  wire _349_;
  wire _350_;
  wire _351_;
  wire _352_;
  wire _353_;
  wire _354_;
  wire _355_;
  wire _356_;
  wire _357_;
  wire _358_;
  wire _359_;
  wire _360_;
  wire _361_;
  wire _362_;
  wire _363_;
  wire _364_;
  wire _365_;
  wire _366_;
  wire _367_;
  wire _368_;
  wire _369_;
  wire _370_;
  wire _371_;
  wire _372_;
  wire _373_;
  wire _374_;
  wire _375_;
  wire _376_;
  wire _377_;
  wire _378_;
  wire _379_;
  wire _380_;
  wire _381_;
  wire _382_;
  wire _383_;
  wire _384_;
  wire _385_;
  wire _386_;
  wire _387_;
  wire _388_;
  wire _389_;
  wire _390_;
  wire _391_;
  wire _392_;
  wire _393_;
  wire _394_;
  wire _395_;
  wire _396_;
  wire _397_;
  wire _398_;
  wire _399_;
  wire _400_;
  wire _401_;
  wire _402_;
  wire _403_;
  wire _404_;
  wire _405_;
  wire _406_;
  wire _407_;
  wire _408_;
  wire _409_;
  wire _410_;
  wire _411_;
  wire _412_;
  wire _413_;
  wire _414_;
  wire _415_;
  wire _416_;
  wire _417_;
  wire _418_;
  wire _419_;
  wire _420_;
  wire _421_;
  wire _422_;
  wire _423_;
  wire _424_;
  wire _425_;
  wire _426_;
  wire _427_;
  wire _428_;
  wire _429_;
  wire DATAOD;
  wire DATAOE;
  wire \ICACHE.BurstCounter_P_2 ;
  wire \ICACHE.BurstCounter_P_3 ;
  wire \ICACHE.BurstCounter_R_2 ;
  wire \ICACHE.BurstCounter_R_3 ;
  wire \ICACHE.BurstOffset_P_2 ;
  wire \ICACHE.BurstOffset_P_3 ;
  wire \ICACHE.BurstOffset_R_2 ;
  wire \ICACHE.BurstOffset_R_3 ;
  wire \ICACHE.CST_P_0 ;
  wire \ICACHE.CST_P_1 ;
  wire \ICACHE.CST_P_2 ;
  wire \ICACHE.CST_P_3 ;
  wire \ICACHE.CST_P_4 ;
  wire \ICACHE.CST_P_5 ;
  wire \ICACHE.CST_R_0 ;
  wire \ICACHE.CST_R_1 ;
  wire \ICACHE.CST_R_2 ;
  wire \ICACHE.CST_R_3 ;
  wire \ICACHE.CST_R_4 ;
  wire \ICACHE.CST_R_5 ;
  wire \ICACHE.FirstOffset_P_2 ;
  wire \ICACHE.FirstOffset_P_3 ;
  wire \ICACHE.FirstOffset_R_2 ;
  wire \ICACHE.FirstOffset_R_3 ;
  wire \ICACHE.HoldAddr_R_0 ;
  wire \ICACHE.HoldAddr_R_1 ;
  wire \ICACHE.HoldAddr_R_10 ;
  wire \ICACHE.HoldAddr_R_11 ;
  wire \ICACHE.HoldAddr_R_12 ;
  wire \ICACHE.HoldAddr_R_13 ;
  wire \ICACHE.HoldAddr_R_14 ;
  wire \ICACHE.HoldAddr_R_15 ;
  wire \ICACHE.HoldAddr_R_16 ;
  wire \ICACHE.HoldAddr_R_17 ;
  wire \ICACHE.HoldAddr_R_18 ;
  wire \ICACHE.HoldAddr_R_19 ;
  wire \ICACHE.HoldAddr_R_2 ;
  wire \ICACHE.HoldAddr_R_20 ;
  wire \ICACHE.HoldAddr_R_21 ;
  wire \ICACHE.HoldAddr_R_22 ;
  wire \ICACHE.HoldAddr_R_23 ;
  wire \ICACHE.HoldAddr_R_24 ;
  wire \ICACHE.HoldAddr_R_25 ;
  wire \ICACHE.HoldAddr_R_26 ;
  wire \ICACHE.HoldAddr_R_27 ;
  wire \ICACHE.HoldAddr_R_28 ;
  wire \ICACHE.HoldAddr_R_29 ;
  wire \ICACHE.HoldAddr_R_3 ;
  wire \ICACHE.HoldAddr_R_30 ;
  wire \ICACHE.HoldAddr_R_31 ;
  wire \ICACHE.HoldAddr_R_4 ;
  wire \ICACHE.HoldAddr_R_5 ;
  wire \ICACHE.HoldAddr_R_6 ;
  wire \ICACHE.HoldAddr_R_7 ;
  wire \ICACHE.HoldAddr_R_8 ;
  wire \ICACHE.HoldAddr_R_9 ;
  wire \ICACHE.ICACHE_TAG0.ADDR_10 ;
  wire \ICACHE.ICACHE_TAG0.ADDR_11 ;
  wire \ICACHE.ICACHE_TAG0.ADDR_12 ;
  wire \ICACHE.ICACHE_TAG0.ADDR_13 ;
  wire \ICACHE.ICACHE_TAG0.ADDR_14 ;
  wire \ICACHE.ICACHE_TAG0.ADDR_15 ;
  wire \ICACHE.ICACHE_TAG0.ADDR_16 ;
  wire \ICACHE.ICACHE_TAG0.ADDR_17 ;
  wire \ICACHE.ICACHE_TAG0.ADDR_18 ;
  wire \ICACHE.ICACHE_TAG0.ADDR_19 ;
  wire \ICACHE.ICACHE_TAG0.ADDR_20 ;
  wire \ICACHE.ICACHE_TAG0.ADDR_21 ;
  wire \ICACHE.ICACHE_TAG0.ADDR_22 ;
  wire \ICACHE.ICACHE_TAG0.ADDR_23 ;
  wire \ICACHE.ICACHE_TAG0.ADDR_24 ;
  wire \ICACHE.ICACHE_TAG0.ADDR_25 ;
  wire \ICACHE.ICACHE_TAG0.ADDR_26 ;
  wire \ICACHE.ICACHE_TAG0.ADDR_27 ;
  wire \ICACHE.ICACHE_TAG0.ADDR_28 ;
  wire \ICACHE.ICACHE_TAG0.ADDR_29 ;
  wire \ICACHE.ICACHE_TAG0.ADDR_30 ;
  wire \ICACHE.ICACHE_TAG0.ADDR_31 ;
  wire \ICACHE.ICACHE_TAG0.ADDR_32 ;
  wire \ICACHE.ICACHE_TAG0.CMP ;
  wire \ICACHE.IC_HALT_S_P ;
  reg \ICACHE.INIT_D1_R ;
  reg \ICACHE.INIT_D2_R ;
  reg \ICACHE.INIT_D3_R ;
  wire \ICACHE.IST_P_0 ;
  wire \ICACHE.IST_P_1 ;
  wire \ICACHE.IST_P_2 ;
  wire \ICACHE.IST_P_3 ;
  wire \ICACHE.IST_R_0 ;
  wire \ICACHE.IST_R_1 ;
  wire \ICACHE.IST_R_2 ;
  wire \ICACHE.IST_R_3 ;
  wire \ICACHE.IW_GNTRAM_P ;
  reg \ICACHE.Inval1_R ;
  reg \ICACHE.Inval2_R ;
  wire \ICACHE.InvalPending_P ;
  reg \ICACHE.InvalPending_R ;
  reg \ICACHE.Kseg1_R ;
  wire \ICACHE.Kseg2UC ;
  wire \ICACHE.LogAddr_R_0 ;
  wire \ICACHE.LogAddr_R_1 ;
  wire \ICACHE.LogAddr_R_10 ;
  wire \ICACHE.LogAddr_R_11 ;
  wire \ICACHE.LogAddr_R_12 ;
  wire \ICACHE.LogAddr_R_13 ;
  wire \ICACHE.LogAddr_R_14 ;
  wire \ICACHE.LogAddr_R_15 ;
  wire \ICACHE.LogAddr_R_16 ;
  wire \ICACHE.LogAddr_R_17 ;
  wire \ICACHE.LogAddr_R_18 ;
  wire \ICACHE.LogAddr_R_19 ;
  wire \ICACHE.LogAddr_R_2 ;
  wire \ICACHE.LogAddr_R_20 ;
  wire \ICACHE.LogAddr_R_21 ;
  wire \ICACHE.LogAddr_R_22 ;
  wire \ICACHE.LogAddr_R_23 ;
  wire \ICACHE.LogAddr_R_24 ;
  wire \ICACHE.LogAddr_R_25 ;
  wire \ICACHE.LogAddr_R_26 ;
  wire \ICACHE.LogAddr_R_27 ;
  wire \ICACHE.LogAddr_R_28 ;
  wire \ICACHE.LogAddr_R_29 ;
  wire \ICACHE.LogAddr_R_3 ;
  wire \ICACHE.LogAddr_R_30 ;
  wire \ICACHE.LogAddr_R_31 ;
  wire \ICACHE.LogAddr_R_4 ;
  wire \ICACHE.LogAddr_R_5 ;
  wire \ICACHE.LogAddr_R_6 ;
  wire \ICACHE.LogAddr_R_7 ;
  wire \ICACHE.LogAddr_R_8 ;
  wire \ICACHE.LogAddr_R_9 ;
  reg \ICACHE.MyBusy_R ;
  wire \ICACHE.RESET_D2_R_N ;
  reg \ICACHE.RESET_X_R_N ;
  wire \ICACHE.SM.Kseg1 ;
  reg \ICACHE.SM.WasWrite ;
  wire \ICACHE.SM.anyAck ;
  wire \ICACHE.SM.missAll ;
  wire \ICACHE.SM.otherBusy ;
  wire \ICACHE.TagInitCtr_R_10 ;
  wire \ICACHE.TagInitCtr_R_4 ;
  wire \ICACHE.TagInitCtr_R_5 ;
  wire \ICACHE.TagInitCtr_R_6 ;
  wire \ICACHE.TagInitCtr_R_7 ;
  wire \ICACHE.TagInitCtr_R_8 ;
  wire \ICACHE.TagInitCtr_R_9 ;
  wire \ICACHE.Uncached_M ;
  wire \ICACHE.anyBusy ;
  wire \ICACHE.doCompare ;
  wire \ICACHE.foundDesiredBeat ;
  wire \ICACHE.tagWrMux_0 ;
  wire \ICACHE.tagWrMux_1 ;
  wire \ICACHE.tagWrMux_10 ;
  wire \ICACHE.tagWrMux_11 ;
  wire \ICACHE.tagWrMux_12 ;
  wire \ICACHE.tagWrMux_13 ;
  wire \ICACHE.tagWrMux_14 ;
  wire \ICACHE.tagWrMux_15 ;
  wire \ICACHE.tagWrMux_16 ;
  wire \ICACHE.tagWrMux_17 ;
  wire \ICACHE.tagWrMux_18 ;
  wire \ICACHE.tagWrMux_19 ;
  wire \ICACHE.tagWrMux_2 ;
  wire \ICACHE.tagWrMux_20 ;
  wire \ICACHE.tagWrMux_21 ;
  wire \ICACHE.tagWrMux_22 ;
  wire \ICACHE.tagWrMux_23 ;
  wire \ICACHE.tagWrMux_24 ;
  wire \ICACHE.tagWrMux_25 ;
  wire \ICACHE.tagWrMux_26 ;
  wire \ICACHE.tagWrMux_27 ;
  wire \ICACHE.tagWrMux_28 ;
  wire \ICACHE.tagWrMux_29 ;
  wire \ICACHE.tagWrMux_3 ;
  wire \ICACHE.tagWrMux_30 ;
  wire \ICACHE.tagWrMux_31 ;
  wire \ICACHE.tagWrMux_4 ;
  wire \ICACHE.tagWrMux_5 ;
  wire \ICACHE.tagWrMux_6 ;
  wire \ICACHE.tagWrMux_7 ;
  wire \ICACHE.tagWrMux_8 ;
  wire \ICACHE.tagWrMux_9 ;
  reg [2:0] \$flatten\ICACHE.$auto$proc_rom.cc:155:do_switch$5091  [7:0];
  initial begin
    \$flatten\ICACHE.$auto$proc_rom.cc:155:do_switch$5091 [0] = 3'h2;
    \$flatten\ICACHE.$auto$proc_rom.cc:155:do_switch$5091 [1] = 3'h3;
    \$flatten\ICACHE.$auto$proc_rom.cc:155:do_switch$5091 [2] = 3'h4;
    \$flatten\ICACHE.$auto$proc_rom.cc:155:do_switch$5091 [3] = 3'h5;
    \$flatten\ICACHE.$auto$proc_rom.cc:155:do_switch$5091 [4] = 3'h0;
    \$flatten\ICACHE.$auto$proc_rom.cc:155:do_switch$5091 [5] = 3'h0;
    \$flatten\ICACHE.$auto$proc_rom.cc:155:do_switch$5091 [6] = 3'h6;
    \$flatten\ICACHE.$auto$proc_rom.cc:155:do_switch$5091 [7] = 3'h7;
  end
  assign { \ICACHE.ICACHE_TAG0.ADDR_31 , \ICACHE.ICACHE_TAG0.ADDR_30 , \ICACHE.ICACHE_TAG0.ADDR_29  } = \$flatten\ICACHE.$auto$proc_rom.cc:155:do_switch$5091 [{ \ICACHE.LogAddr_R_31 , \ICACHE.LogAddr_R_30 , \ICACHE.LogAddr_R_29  }];
  assign DATAOD = _429_ & _428_;
  assign { _142_, _141_ } = { \ICACHE.BurstCounter_R_3 , \ICACHE.BurstCounter_R_2  } + 2'h1;
  assign { _144_, _143_ } = { \ICACHE.BurstOffset_R_3 , \ICACHE.BurstOffset_R_2  } + 2'h1;
  assign { _170_, _169_, _167_, _166_, _165_, _164_, _163_, _162_, _161_, _160_, _159_, _158_, _156_, _155_, _154_, _153_, _152_, _151_, _150_, _149_, _148_, _147_, _176_, _175_, _174_, _173_, _172_, _171_, _168_, _157_, _146_, _145_ } = { \ICACHE.TagInitCtr_R_10 , \ICACHE.TagInitCtr_R_9 , \ICACHE.TagInitCtr_R_8 , \ICACHE.TagInitCtr_R_7 , \ICACHE.TagInitCtr_R_6 , \ICACHE.TagInitCtr_R_5 , \ICACHE.TagInitCtr_R_4  } + 32'd1;
  assign IC_MISS_P = \ICACHE.SM.missAll  & _192_;
  assign _177_ = _194_ & \ICACHE.Inval1_R ;
  assign _178_ = _193_ & _209_;
  assign \ICACHE.InvalPending_P  = _178_ & _195_;
  assign _179_ = \ICACHE.CST_P_1  & \ICACHE.InvalPending_P ;
  assign \ICACHE.IW_GNTRAM_P  = EXT_ICREQRAM_R & \ICACHE.CST_R_5 ;
  assign DATAOE = \ICACHE.CST_R_1  & _202_;
  assign _180_ = \ICACHE.CST_R_3  & IS_VAL;
  assign _181_ = _180_ & \ICACHE.foundDesiredBeat ;
  assign _182_ = \ICACHE.CST_R_4  & IS_VAL;
  assign _183_ = \ICACHE.CST_R_1  & _203_;
  assign _184_ = \ICACHE.CST_R_1  & _204_;
  assign _185_ = \ICACHE.CST_R_1  & _205_;
  assign _186_ = _185_ & _206_;
  assign \ICACHE.doCompare  = _186_ & _207_;
  assign \ICACHE.SM.missAll  = \ICACHE.doCompare  & _215_;
  assign _187_ = { NEXTADDR_31, NEXTADDR_30, NEXTADDR_29 } == 3'h5;
  assign \ICACHE.Kseg2UC  = { \ICACHE.LogAddr_R_31 , \ICACHE.LogAddr_R_30 , \ICACHE.LogAddr_R_29 , \ICACHE.LogAddr_R_28 , \ICACHE.LogAddr_R_27 , \ICACHE.LogAddr_R_26 , \ICACHE.LogAddr_R_25 , \ICACHE.LogAddr_R_24  } == 8'hff;
  assign \ICACHE.foundDesiredBeat  = { \ICACHE.BurstOffset_R_3 , \ICACHE.BurstOffset_R_2  } == { \ICACHE.HoldAddr_R_3 , \ICACHE.HoldAddr_R_2  };
  assign _188_ = { \ICACHE.TagInitCtr_R_10 , \ICACHE.TagInitCtr_R_9 , \ICACHE.TagInitCtr_R_8 , \ICACHE.TagInitCtr_R_7 , \ICACHE.TagInitCtr_R_6 , \ICACHE.TagInitCtr_R_5 , \ICACHE.TagInitCtr_R_4  } == 7'h7f;
  assign IC_TAG0WEN = _198_ && _199_;
  assign IC_TAG0RE = _200_ && _201_;
  assign _189_ = _190_ && IS_VAL;
  assign IC_TAG0WE = \ICACHE.CST_R_3  || \ICACHE.IST_R_1 ;
  assign IC_TAG0REN = \ICACHE.CST_R_3  || \ICACHE.IST_R_1 ;
  assign _190_ = \ICACHE.CST_R_3  || \ICACHE.CST_R_4 ;
  assign _191_ = { \ICACHE.TagInitCtr_R_10 , \ICACHE.TagInitCtr_R_9 , \ICACHE.TagInitCtr_R_8 , \ICACHE.TagInitCtr_R_7 , \ICACHE.TagInitCtr_R_6 , \ICACHE.TagInitCtr_R_5 , \ICACHE.TagInitCtr_R_4  } != 7'h7f;
  assign _192_ = ~ RDOP_N;
  assign _193_ = ~ \ICACHE.CST_R_0 ;
  assign _194_ = ~ \ICACHE.Inval2_R ;
  assign _195_ = ~ DISABLEC;
  assign _196_ = ~ \ICACHE.CST_P_1 ;
  assign _197_ = ~ \ICACHE.anyBusy ;
  assign _198_ = ~ \ICACHE.CST_R_3 ;
  assign _199_ = ~ \ICACHE.IST_R_1 ;
  assign _200_ = ~ \ICACHE.CST_R_3 ;
  assign _201_ = ~ \ICACHE.IST_R_1 ;
  assign IC_DATA0WEN = ~ \ICACHE.CST_R_3 ;
  assign IC_DATA0RE = ~ \ICACHE.CST_R_3 ;
  assign IC_TAGWR0_32 = ~ \ICACHE.IST_R_1 ;
  assign _202_ = ~ \ICACHE.InvalPending_R ;
  assign _203_ = ~ \ICACHE.SM.otherBusy ;
  assign _204_ = ~ \ICACHE.SM.otherBusy ;
  assign _205_ = ~ RDOP_N;
  assign _206_ = ~ \ICACHE.SM.anyAck ;
  assign _207_ = ~ \ICACHE.SM.otherBusy ;
  assign _208_ = ~ \ICACHE.CST_R_0 ;
  assign \ICACHE.RESET_D2_R_N  = \ICACHE.RESET_X_R_N  | TMODE;
  assign _209_ = _177_ | \ICACHE.InvalPending_R ;
  assign \ICACHE.anyBusy  = \ICACHE.SM.otherBusy  | \ICACHE.MyBusy_R ;
  assign \ICACHE.IC_HALT_S_P  = _196_ | _179_;
  assign _210_ = _197_ | \ICACHE.INIT_D3_R ;
  assign \ICACHE.Uncached_M  = \ICACHE.Kseg1_R  | \ICACHE.Kseg2UC ;
  assign _211_ = \ICACHE.CST_R_1  | \ICACHE.CST_R_0 ;
  assign _212_ = \ICACHE.CST_R_2  | \ICACHE.CST_R_3 ;
  assign _213_ = _212_ | \ICACHE.CST_R_4 ;
  assign IC_LBCOE = _213_ | \ICACHE.CST_R_0 ;
  assign IC_VAL = _181_ | _182_;
  assign \ICACHE.ICACHE_TAG0.ADDR_10  = \ICACHE.LogAddr_R_10  | ICC_TAGMASK_10;
  assign _214_ = \ICACHE.ICACHE_TAG0.CMP  | \ICACHE.Uncached_M ;
  assign _215_ = _214_ | DISABLEC;
  assign \ICACHE.SM.Kseg1  = \ICACHE.Uncached_M  | DISABLEC;
  reg [3:0] _498_;
  always @(posedge CLK)
    _498_ <= { _055_, _054_, _053_, _052_ };
  assign { \ICACHE.IST_R_3 , \ICACHE.IST_R_2 , \ICACHE.IST_R_1 , \ICACHE.IST_R_0  } = _498_;
  reg [6:0] _499_;
  always @(posedge CLK)
    _499_ <= { _099_, _098_, _097_, _096_, _095_, _094_, _093_ };
  assign { \ICACHE.TagInitCtr_R_10 , \ICACHE.TagInitCtr_R_9 , \ICACHE.TagInitCtr_R_8 , \ICACHE.TagInitCtr_R_7 , \ICACHE.TagInitCtr_R_6 , \ICACHE.TagInitCtr_R_5 , \ICACHE.TagInitCtr_R_4  } = _499_;
  reg [5:0] _500_;
  always @(posedge CLK)
    _500_ <= { _009_, _008_, _007_, _006_, _005_, _004_ };
  assign { \ICACHE.CST_R_5 , \ICACHE.CST_R_4 , \ICACHE.CST_R_3 , \ICACHE.CST_R_2 , \ICACHE.CST_R_1 , \ICACHE.CST_R_0  } = _500_;
  reg [1:0] _501_;
  always @(posedge CLK)
    _501_ <= { _001_, _000_ };
  assign { \ICACHE.BurstCounter_R_3 , \ICACHE.BurstCounter_R_2  } = _501_;
  reg [1:0] _502_;
  always @(posedge CLK)
    _502_ <= { _011_, _010_ };
  assign { \ICACHE.FirstOffset_R_3 , \ICACHE.FirstOffset_R_2  } = _502_;
  reg [1:0] _503_;
  always @(posedge CLK)
    _503_ <= { _003_, _002_ };
  assign { \ICACHE.BurstOffset_R_3 , \ICACHE.BurstOffset_R_2  } = _503_;
  reg [31:0] _504_;
  always @(posedge CLK)
    _504_ <= { _037_, _036_, _034_, _033_, _032_, _031_, _030_, _029_, _028_, _027_, _026_, _025_, _023_, _022_, _021_, _020_, _019_, _018_, _017_, _016_, _015_, _014_, _043_, _042_, _041_, _040_, _039_, _038_, _035_, _024_, _013_, _012_ };
  assign { \ICACHE.HoldAddr_R_31 , \ICACHE.HoldAddr_R_30 , \ICACHE.HoldAddr_R_29 , \ICACHE.HoldAddr_R_28 , \ICACHE.HoldAddr_R_27 , \ICACHE.HoldAddr_R_26 , \ICACHE.HoldAddr_R_25 , \ICACHE.HoldAddr_R_24 , \ICACHE.HoldAddr_R_23 , \ICACHE.HoldAddr_R_22 , \ICACHE.HoldAddr_R_21 , \ICACHE.HoldAddr_R_20 , \ICACHE.HoldAddr_R_19 , \ICACHE.HoldAddr_R_18 , \ICACHE.HoldAddr_R_17 , \ICACHE.HoldAddr_R_16 , \ICACHE.HoldAddr_R_15 , \ICACHE.HoldAddr_R_14 , \ICACHE.HoldAddr_R_13 , \ICACHE.HoldAddr_R_12 , \ICACHE.HoldAddr_R_11 , \ICACHE.HoldAddr_R_10 , \ICACHE.HoldAddr_R_9 , \ICACHE.HoldAddr_R_8 , \ICACHE.HoldAddr_R_7 , \ICACHE.HoldAddr_R_6 , \ICACHE.HoldAddr_R_5 , \ICACHE.HoldAddr_R_4 , \ICACHE.HoldAddr_R_3 , \ICACHE.HoldAddr_R_2 , \ICACHE.HoldAddr_R_1 , \ICACHE.HoldAddr_R_0  } = _504_;
  always @(posedge CLK)
    \ICACHE.INIT_D1_R  <= _049_;
  always @(posedge CLK)
    \ICACHE.INIT_D2_R  <= _050_;
  always @(posedge CLK)
    \ICACHE.INIT_D3_R  <= _051_;
  reg [31:0] _508_;
  always @(posedge CLK)
    _508_ <= { _085_, _084_, _082_, _081_, _080_, _079_, _078_, _077_, _076_, _075_, _074_, _073_, _071_, _070_, _069_, _068_, _067_, _066_, _065_, _064_, _063_, _062_, _091_, _090_, _089_, _088_, _087_, _086_, _083_, _072_, _061_, _060_ };
  assign { \ICACHE.LogAddr_R_31 , \ICACHE.LogAddr_R_30 , \ICACHE.LogAddr_R_29 , \ICACHE.LogAddr_R_28 , \ICACHE.LogAddr_R_27 , \ICACHE.LogAddr_R_26 , \ICACHE.LogAddr_R_25 , \ICACHE.LogAddr_R_24 , \ICACHE.LogAddr_R_23 , \ICACHE.LogAddr_R_22 , \ICACHE.LogAddr_R_21 , \ICACHE.LogAddr_R_20 , \ICACHE.LogAddr_R_19 , \ICACHE.LogAddr_R_18 , \ICACHE.LogAddr_R_17 , \ICACHE.LogAddr_R_16 , \ICACHE.LogAddr_R_15 , \ICACHE.LogAddr_R_14 , \ICACHE.LogAddr_R_13 , \ICACHE.LogAddr_R_12 , \ICACHE.LogAddr_R_11 , \ICACHE.LogAddr_R_10 , \ICACHE.LogAddr_R_9 , \ICACHE.LogAddr_R_8 , \ICACHE.LogAddr_R_7 , \ICACHE.LogAddr_R_6 , \ICACHE.LogAddr_R_5 , \ICACHE.LogAddr_R_4 , \ICACHE.LogAddr_R_3 , \ICACHE.LogAddr_R_2 , \ICACHE.LogAddr_R_1 , \ICACHE.LogAddr_R_0  } = _508_;
  always @(posedge CLK)
    \ICACHE.Kseg1_R  <= _059_;
  always @(posedge CLK)
    IC_GNTRAM_R <= _044_;
  reg [2:0] _511_;
  always @(posedge CLK)
    _511_ <= { _047_, _046_, _045_ };
  assign { IC_HALT_S_R_2, IC_HALT_S_R_1, IC_HALT_S_R_0 } = _511_;
  always @(posedge CLK)
    \ICACHE.MyBusy_R  <= _092_;
  always @(posedge CLK)
    \ICACHE.SM.WasWrite  <= _100_;
  always @(posedge CLK)
    \ICACHE.InvalPending_R  <= _058_;
  always @(posedge CLK)
    \ICACHE.Inval1_R  <= _056_;
  always @(posedge CLK)
    \ICACHE.Inval2_R  <= _057_;
  always @(posedge CLK)
    IC_MISS_R <= _048_;
  always @(posedge CLK)
    \ICACHE.RESET_X_R_N  <= RESET_D1_R_N;
  assign { _055_, _054_, _053_, _052_ } = \ICACHE.RESET_D2_R_N  ? { \ICACHE.IST_P_3 , \ICACHE.IST_P_2 , \ICACHE.IST_P_1 , 1'h0 } : 4'h1;
  assign { _222_, _221_, _220_, _219_, _218_, _217_, _216_ } = \ICACHE.IST_R_1  ? { _173_, _172_, _171_, _168_, _157_, _146_, _145_ } : 7'h00;
  assign { _099_, _098_, _097_, _096_, _095_, _094_, _093_ } = \ICACHE.RESET_D2_R_N  ? { _222_, _221_, _220_, _219_, _218_, _217_, _216_ } : 7'h00;
  assign _223_ = \ICACHE.IST_R_3  ? _208_ : 1'h0;
  assign _224_ = \ICACHE.IST_R_2  ? 1'h1 : _223_;
  assign _225_ = \ICACHE.IST_R_1  ? 1'h0 : _224_;
  assign \ICACHE.IST_P_3  = \ICACHE.IST_R_0  ? 1'h0 : _225_;
  assign _226_ = \ICACHE.IST_R_3  ? \ICACHE.CST_R_0  : 1'h0;
  assign _227_ = \ICACHE.IST_R_2  ? 1'h0 : _226_;
  assign _228_ = \ICACHE.IST_R_1  ? _191_ : _227_;
  assign \ICACHE.IST_P_1  = \ICACHE.IST_R_0  ? 1'h1 : _228_;
  assign _229_ = \ICACHE.IST_R_1  ? _188_ : 1'h0;
  assign \ICACHE.IST_P_2  = \ICACHE.IST_R_0  ? 1'h0 : _229_;
  assign { _009_, _008_, _007_, _006_, _005_, _004_ } = \ICACHE.RESET_D2_R_N  ? { \ICACHE.CST_P_5 , \ICACHE.CST_P_4 , \ICACHE.CST_P_3 , \ICACHE.CST_P_2 , \ICACHE.CST_P_1 , \ICACHE.CST_P_0  } : 6'h01;
  assign { _236_, _235_, _234_, _233_, _232_, _231_, _230_ } = \ICACHE.IST_R_1  ? { \ICACHE.TagInitCtr_R_10 , \ICACHE.TagInitCtr_R_9 , \ICACHE.TagInitCtr_R_8 , \ICACHE.TagInitCtr_R_7 , \ICACHE.TagInitCtr_R_6 , \ICACHE.TagInitCtr_R_5 , \ICACHE.TagInitCtr_R_4  } : { \ICACHE.LogAddr_R_10 , \ICACHE.LogAddr_R_9 , \ICACHE.LogAddr_R_8 , \ICACHE.LogAddr_R_7 , \ICACHE.LogAddr_R_6 , \ICACHE.LogAddr_R_5 , \ICACHE.LogAddr_R_4  };
  assign { _243_, _242_, _241_, _240_, _239_, _238_, _237_ } = \ICACHE.CST_R_3  ? 7'hxx : { _236_, _235_, _234_, _233_, _232_, _231_, _230_ };
  assign { _250_, _249_, _248_, _247_, _246_, _245_, _244_ } = \ICACHE.CST_R_2  ? 7'hxx : { _243_, _242_, _241_, _240_, _239_, _238_, _237_ };
  assign { _140_, _139_, _138_, _137_, _136_, _135_, _134_ } = _184_ ? 7'hxx : { _250_, _249_, _248_, _247_, _246_, _245_, _244_ };
  assign { _257_, _256_, _255_, _254_, _253_, _252_, _251_ } = \ICACHE.CST_R_3  ? { \ICACHE.HoldAddr_R_10 , \ICACHE.HoldAddr_R_9 , \ICACHE.HoldAddr_R_8 , \ICACHE.HoldAddr_R_7 , \ICACHE.HoldAddr_R_6 , \ICACHE.HoldAddr_R_5 , \ICACHE.HoldAddr_R_4  } : { _140_, _139_, _138_, _137_, _136_, _135_, _134_ };
  assign { _264_, _263_, _262_, _261_, _260_, _259_, _258_ } = \ICACHE.CST_R_2  ? 7'hxx : { _257_, _256_, _255_, _254_, _253_, _252_, _251_ };
  assign { _131_, _130_, _129_, _128_, _127_, _126_, _125_ } = _184_ ? 7'hxx : { _264_, _263_, _262_, _261_, _260_, _259_, _258_ };
  assign { _271_, _270_, _269_, _268_, _267_, _266_, _265_ } = \ICACHE.CST_R_2  ? { \ICACHE.LogAddr_R_10 , \ICACHE.LogAddr_R_9 , \ICACHE.LogAddr_R_8 , \ICACHE.LogAddr_R_7 , \ICACHE.LogAddr_R_6 , \ICACHE.LogAddr_R_5 , \ICACHE.LogAddr_R_4  } : { _131_, _130_, _129_, _128_, _127_, _126_, _125_ };
  assign { _122_, _121_, _120_, _119_, _118_, _117_, _116_ } = _184_ ? 7'hxx : { _271_, _270_, _269_, _268_, _267_, _266_, _265_ };
  assign { IC_TAGINDEX_10, IC_TAGINDEX_9, IC_TAGINDEX_8, IC_TAGINDEX_7, IC_TAGINDEX_6, IC_TAGINDEX_5, IC_TAGINDEX_4 } = _184_ ? { NEXTADDR_10, NEXTADDR_9, NEXTADDR_8, NEXTADDR_7, NEXTADDR_6, NEXTADDR_5, NEXTADDR_4 } : { _122_, _121_, _120_, _119_, _118_, _117_, _116_ };
  assign { _278_, _277_, _276_, _275_, _274_, _273_, _272_ } = \ICACHE.CST_R_3  ? { \ICACHE.HoldAddr_R_10 , \ICACHE.HoldAddr_R_9 , \ICACHE.HoldAddr_R_8 , \ICACHE.HoldAddr_R_7 , \ICACHE.HoldAddr_R_6 , \ICACHE.HoldAddr_R_5 , \ICACHE.HoldAddr_R_4  } : { \ICACHE.LogAddr_R_10 , \ICACHE.LogAddr_R_9 , \ICACHE.LogAddr_R_8 , \ICACHE.LogAddr_R_7 , \ICACHE.LogAddr_R_6 , \ICACHE.LogAddr_R_5 , \ICACHE.LogAddr_R_4  };
  assign { _115_, _114_, _113_, _112_, _111_, _110_, _109_ } = _183_ ? 7'hxx : { _278_, _277_, _276_, _275_, _274_, _273_, _272_ };
  assign { _280_, _279_ } = \ICACHE.CST_R_3  ? { \ICACHE.BurstOffset_R_3 , \ICACHE.BurstOffset_R_2  } : { \ICACHE.LogAddr_R_3 , \ICACHE.LogAddr_R_2  };
  assign { _108_, _107_ } = _183_ ? 2'hx : { _280_, _279_ };
  assign { IC_DATAINDEX_10, IC_DATAINDEX_9, IC_DATAINDEX_8, IC_DATAINDEX_7, IC_DATAINDEX_6, IC_DATAINDEX_5, IC_DATAINDEX_4, IC_DATAINDEX_3, IC_DATAINDEX_2 } = _183_ ? { NEXTADDR_10, NEXTADDR_9, NEXTADDR_8, NEXTADDR_7, NEXTADDR_6, NEXTADDR_5, NEXTADDR_4, NEXTADDR_3, NEXTADDR_2 } : { _115_, _114_, _113_, _112_, _111_, _110_, _109_, _108_, _107_ };
  assign { _003_, _002_ } = \ICACHE.RESET_D2_R_N  ? { \ICACHE.BurstOffset_P_3 , \ICACHE.BurstOffset_P_2  } : 2'h0;
  assign { _011_, _010_ } = \ICACHE.RESET_D2_R_N  ? { \ICACHE.FirstOffset_P_3 , \ICACHE.FirstOffset_P_2  } : 2'h0;
  assign { _001_, _000_ } = \ICACHE.RESET_D2_R_N  ? { \ICACHE.BurstCounter_P_3 , \ICACHE.BurstCounter_P_2  } : 2'h0;
  assign { _282_, _281_ } = MEMSEQUENTIAL ? { _144_, _143_ } : { _359_, _358_ };
  assign { _284_, _283_ } = _189_ ? { _282_, _281_ } : 2'hx;
  assign { _133_, _132_ } = \ICACHE.CST_R_1  ? 2'hx : { _284_, _283_ };
  assign { _286_, _285_ } = _189_ ? { _133_, _132_ } : { \ICACHE.BurstOffset_R_3 , \ICACHE.BurstOffset_R_2  };
  assign { _124_, _123_ } = \ICACHE.CST_R_1  ? 2'hx : { _286_, _285_ };
  assign { _288_, _287_ } = _189_ ? { _142_, _141_ } : { \ICACHE.BurstCounter_R_3 , \ICACHE.BurstCounter_R_2  };
  assign { _102_, _101_ } = \ICACHE.CST_R_1  ? 2'hx : { _288_, _287_ };
  assign { _290_, _289_ } = MEMZEROFIRST ? 2'h0 : { \ICACHE.LogAddr_R_3 , \ICACHE.LogAddr_R_2  };
  assign { _104_, _103_ } = \ICACHE.CST_R_1  ? { _290_, _289_ } : 2'hx;
  assign { _292_, _291_ } = MEMZEROFIRST ? 2'h0 : { \ICACHE.LogAddr_R_3 , \ICACHE.LogAddr_R_2  };
  assign { _106_, _105_ } = \ICACHE.CST_R_1  ? { _292_, _291_ } : 2'hx;
  assign { \ICACHE.BurstOffset_P_3 , \ICACHE.BurstOffset_P_2  } = \ICACHE.CST_R_1  ? { _104_, _103_ } : { _124_, _123_ };
  assign { \ICACHE.FirstOffset_P_3 , \ICACHE.FirstOffset_P_2  } = \ICACHE.CST_R_1  ? { _106_, _105_ } : { \ICACHE.FirstOffset_R_3 , \ICACHE.FirstOffset_R_2  };
  assign { \ICACHE.BurstCounter_P_3 , \ICACHE.BurstCounter_P_2  } = \ICACHE.CST_R_1  ? 2'h0 : { _102_, _101_ };
  assign { _318_, _317_, _315_, _314_, _313_, _312_, _311_, _310_, _309_, _308_, _307_, _306_, _304_, _303_, _302_, _301_, _300_, _299_, _298_, _297_, _296_, _295_, _324_, _323_, _322_, _321_, _320_, _319_, _316_, _305_, _294_, _293_ } = _211_ ? { \ICACHE.ICACHE_TAG0.ADDR_31 , \ICACHE.ICACHE_TAG0.ADDR_30 , \ICACHE.ICACHE_TAG0.ADDR_29 , \ICACHE.LogAddr_R_28 , \ICACHE.LogAddr_R_27 , \ICACHE.LogAddr_R_26 , \ICACHE.LogAddr_R_25 , \ICACHE.LogAddr_R_24 , \ICACHE.LogAddr_R_23 , \ICACHE.LogAddr_R_22 , \ICACHE.LogAddr_R_21 , \ICACHE.LogAddr_R_20 , \ICACHE.LogAddr_R_19 , \ICACHE.LogAddr_R_18 , \ICACHE.LogAddr_R_17 , \ICACHE.LogAddr_R_16 , \ICACHE.LogAddr_R_15 , \ICACHE.LogAddr_R_14 , \ICACHE.LogAddr_R_13 , \ICACHE.LogAddr_R_12 , \ICACHE.LogAddr_R_11 , \ICACHE.LogAddr_R_10 , \ICACHE.LogAddr_R_9 , \ICACHE.LogAddr_R_8 , \ICACHE.LogAddr_R_7 , \ICACHE.LogAddr_R_6 , \ICACHE.LogAddr_R_5 , \ICACHE.LogAddr_R_4 , \ICACHE.LogAddr_R_3 , \ICACHE.LogAddr_R_2 , \ICACHE.LogAddr_R_1 , \ICACHE.LogAddr_R_0  } : { \ICACHE.HoldAddr_R_31 , \ICACHE.HoldAddr_R_30 , \ICACHE.HoldAddr_R_29 , \ICACHE.HoldAddr_R_28 , \ICACHE.HoldAddr_R_27 , \ICACHE.HoldAddr_R_26 , \ICACHE.HoldAddr_R_25 , \ICACHE.HoldAddr_R_24 , \ICACHE.HoldAddr_R_23 , \ICACHE.HoldAddr_R_22 , \ICACHE.HoldAddr_R_21 , \ICACHE.HoldAddr_R_20 , \ICACHE.HoldAddr_R_19 , \ICACHE.HoldAddr_R_18 , \ICACHE.HoldAddr_R_17 , \ICACHE.HoldAddr_R_16 , \ICACHE.HoldAddr_R_15 , \ICACHE.HoldAddr_R_14 , \ICACHE.HoldAddr_R_13 , \ICACHE.HoldAddr_R_12 , \ICACHE.HoldAddr_R_11 , \ICACHE.HoldAddr_R_10 , \ICACHE.HoldAddr_R_9 , \ICACHE.HoldAddr_R_8 , \ICACHE.HoldAddr_R_7 , \ICACHE.HoldAddr_R_6 , \ICACHE.HoldAddr_R_5 , \ICACHE.HoldAddr_R_4 , \ICACHE.HoldAddr_R_3 , \ICACHE.HoldAddr_R_2 , \ICACHE.HoldAddr_R_1 , \ICACHE.HoldAddr_R_0  };
  assign { _037_, _036_, _034_, _033_, _032_, _031_, _030_, _029_, _028_, _027_, _026_, _025_, _023_, _022_, _021_, _020_, _019_, _018_, _017_, _016_, _015_, _014_, _043_, _042_, _041_, _040_, _039_, _038_, _035_, _024_, _013_, _012_ } = \ICACHE.RESET_D2_R_N  ? { _318_, _317_, _315_, _314_, _313_, _312_, _311_, _310_, _309_, _308_, _307_, _306_, _304_, _303_, _302_, _301_, _300_, _299_, _298_, _297_, _296_, _295_, _324_, _323_, _322_, _321_, _320_, _319_, _316_, _305_, _294_, _293_ } : 32'd0;
  assign _051_ = \ICACHE.RESET_D2_R_N  ? \ICACHE.INIT_D2_R  : 1'h1;
  assign _050_ = \ICACHE.RESET_D2_R_N  ? \ICACHE.INIT_D1_R  : 1'h1;
  assign _049_ = \ICACHE.RESET_D2_R_N  ? 1'h0 : 1'h1;
  assign _325_ = _210_ ? _187_ : \ICACHE.Kseg1_R ;
  assign _059_ = \ICACHE.RESET_D2_R_N  ? _325_ : 1'h1;
  assign { _351_, _350_, _348_, _347_, _346_, _345_, _344_, _343_, _342_, _341_, _340_, _339_, _337_, _336_, _335_, _334_, _333_, _332_, _331_, _330_, _329_, _328_, _357_, _356_, _355_, _354_, _353_, _352_, _349_, _338_, _327_, _326_ } = _210_ ? { NEXTADDR_31, NEXTADDR_30, NEXTADDR_29, NEXTADDR_28, NEXTADDR_27, NEXTADDR_26, NEXTADDR_25, NEXTADDR_24, NEXTADDR_23, NEXTADDR_22, NEXTADDR_21, NEXTADDR_20, NEXTADDR_19, NEXTADDR_18, NEXTADDR_17, NEXTADDR_16, NEXTADDR_15, NEXTADDR_14, NEXTADDR_13, NEXTADDR_12, NEXTADDR_11, NEXTADDR_10, NEXTADDR_9, NEXTADDR_8, NEXTADDR_7, NEXTADDR_6, NEXTADDR_5, NEXTADDR_4, NEXTADDR_3, NEXTADDR_2, NEXTADDR_1, NEXTADDR_0 } : { \ICACHE.LogAddr_R_31 , \ICACHE.LogAddr_R_30 , \ICACHE.LogAddr_R_29 , \ICACHE.LogAddr_R_28 , \ICACHE.LogAddr_R_27 , \ICACHE.LogAddr_R_26 , \ICACHE.LogAddr_R_25 , \ICACHE.LogAddr_R_24 , \ICACHE.LogAddr_R_23 , \ICACHE.LogAddr_R_22 , \ICACHE.LogAddr_R_21 , \ICACHE.LogAddr_R_20 , \ICACHE.LogAddr_R_19 , \ICACHE.LogAddr_R_18 , \ICACHE.LogAddr_R_17 , \ICACHE.LogAddr_R_16 , \ICACHE.LogAddr_R_15 , \ICACHE.LogAddr_R_14 , \ICACHE.LogAddr_R_13 , \ICACHE.LogAddr_R_12 , \ICACHE.LogAddr_R_11 , \ICACHE.LogAddr_R_10 , \ICACHE.LogAddr_R_9 , \ICACHE.LogAddr_R_8 , \ICACHE.LogAddr_R_7 , \ICACHE.LogAddr_R_6 , \ICACHE.LogAddr_R_5 , \ICACHE.LogAddr_R_4 , \ICACHE.LogAddr_R_3 , \ICACHE.LogAddr_R_2 , \ICACHE.LogAddr_R_1 , \ICACHE.LogAddr_R_0  };
  assign { _085_, _084_, _082_, _081_, _080_, _079_, _078_, _077_, _076_, _075_, _074_, _073_, _071_, _070_, _069_, _068_, _067_, _066_, _065_, _064_, _063_, _062_, _091_, _090_, _089_, _088_, _087_, _086_, _083_, _072_, _061_, _060_ } = \ICACHE.RESET_D2_R_N  ? { _351_, _350_, _348_, _347_, _346_, _345_, _344_, _343_, _342_, _341_, _340_, _339_, _337_, _336_, _335_, _334_, _333_, _332_, _331_, _330_, _329_, _328_, _357_, _356_, _355_, _354_, _353_, _352_, _349_, _338_, _327_, _326_ } : 32'd0;
  assign _044_ = \ICACHE.RESET_D2_R_N  ? \ICACHE.IW_GNTRAM_P  : 1'h0;
  assign _092_ = \ICACHE.RESET_D2_R_N  ? \ICACHE.IC_HALT_S_P  : 1'h1;
  assign { _047_, _046_, _045_ } = \ICACHE.RESET_D2_R_N  ? { \ICACHE.IC_HALT_S_P , \ICACHE.IC_HALT_S_P , \ICACHE.IC_HALT_S_P  } : 3'h7;
  assign _100_ = \ICACHE.RESET_D2_R_N  ? \ICACHE.CST_R_3  : 1'h0;
  assign _058_ = \ICACHE.RESET_D2_R_N  ? \ICACHE.InvalPending_P  : 1'h0;
  assign _057_ = \ICACHE.RESET_D2_R_N  ? \ICACHE.Inval1_R  : 1'h0;
  assign _056_ = \ICACHE.RESET_D2_R_N  ? INVALIDATE : 1'h0;
  assign _048_ = \ICACHE.RESET_D2_R_N  ? IC_MISS_P : 1'h0;
  assign \ICACHE.SM.otherBusy  = | { X_HALT_R_13, X_HALT_R_12, X_HALT_R_11, X_HALT_R_10, X_HALT_R_9, X_HALT_R_8, X_HALT_R_7, X_HALT_R_6, X_HALT_R_5, X_HALT_R_4, 1'h0, X_HALT_R_2, X_HALT_R_1, X_HALT_R_0 };
  assign \ICACHE.SM.anyAck  = | { LACK_1, LACK_0 };
  assign { \ICACHE.tagWrMux_31 , \ICACHE.tagWrMux_30 , \ICACHE.tagWrMux_29 , \ICACHE.tagWrMux_28 , \ICACHE.tagWrMux_27 , \ICACHE.tagWrMux_26 , \ICACHE.tagWrMux_25 , \ICACHE.tagWrMux_24 , \ICACHE.tagWrMux_23 , \ICACHE.tagWrMux_22 , \ICACHE.tagWrMux_21 , \ICACHE.tagWrMux_20 , \ICACHE.tagWrMux_19 , \ICACHE.tagWrMux_18 , \ICACHE.tagWrMux_17 , \ICACHE.tagWrMux_16 , \ICACHE.tagWrMux_15 , \ICACHE.tagWrMux_14 , \ICACHE.tagWrMux_13 , \ICACHE.tagWrMux_12 , \ICACHE.tagWrMux_11 , \ICACHE.tagWrMux_10 , \ICACHE.tagWrMux_9 , \ICACHE.tagWrMux_8 , \ICACHE.tagWrMux_7 , \ICACHE.tagWrMux_6 , \ICACHE.tagWrMux_5 , \ICACHE.tagWrMux_4 , \ICACHE.tagWrMux_3 , \ICACHE.tagWrMux_2 , \ICACHE.tagWrMux_1 , \ICACHE.tagWrMux_0  } = \ICACHE.IST_R_1  ? 32'd0 : { \ICACHE.HoldAddr_R_31 , \ICACHE.HoldAddr_R_30 , \ICACHE.HoldAddr_R_29 , \ICACHE.HoldAddr_R_28 , \ICACHE.HoldAddr_R_27 , \ICACHE.HoldAddr_R_26 , \ICACHE.HoldAddr_R_25 , \ICACHE.HoldAddr_R_24 , \ICACHE.HoldAddr_R_23 , \ICACHE.HoldAddr_R_22 , \ICACHE.HoldAddr_R_21 , \ICACHE.HoldAddr_R_20 , \ICACHE.HoldAddr_R_19 , \ICACHE.HoldAddr_R_18 , \ICACHE.HoldAddr_R_17 , \ICACHE.HoldAddr_R_16 , \ICACHE.HoldAddr_R_15 , \ICACHE.HoldAddr_R_14 , \ICACHE.HoldAddr_R_13 , \ICACHE.HoldAddr_R_12 , \ICACHE.HoldAddr_R_11 , \ICACHE.HoldAddr_R_10 , \ICACHE.HoldAddr_R_9 , \ICACHE.HoldAddr_R_8 , \ICACHE.HoldAddr_R_7 , \ICACHE.HoldAddr_R_6 , \ICACHE.HoldAddr_R_5 , \ICACHE.HoldAddr_R_4 , \ICACHE.HoldAddr_R_3 , \ICACHE.HoldAddr_R_2 , \ICACHE.HoldAddr_R_1 , \ICACHE.HoldAddr_R_0  };
  assign { _359_, _358_ } = { \ICACHE.FirstOffset_R_3 , \ICACHE.FirstOffset_R_2  } ^ { _142_, _141_ };
  assign \ICACHE.ICACHE_TAG0.CMP  = { ICR_TAGRD0_32, ICR_TAGRD0_31, ICR_TAGRD0_30, ICR_TAGRD0_29, ICR_TAGRD0_28, ICR_TAGRD0_27, ICR_TAGRD0_26, ICR_TAGRD0_25, ICR_TAGRD0_24, ICR_TAGRD0_23, ICR_TAGRD0_22, ICR_TAGRD0_21, ICR_TAGRD0_20, ICR_TAGRD0_19, ICR_TAGRD0_18, ICR_TAGRD0_17, ICR_TAGRD0_16, ICR_TAGRD0_15, ICR_TAGRD0_14, ICR_TAGRD0_13, ICR_TAGRD0_12, ICR_TAGRD0_11, ICR_TAGRD0_10 } != { 1'h1, \ICACHE.ICACHE_TAG0.ADDR_31 , \ICACHE.ICACHE_TAG0.ADDR_30 , \ICACHE.ICACHE_TAG0.ADDR_29 , \ICACHE.LogAddr_R_28 , \ICACHE.LogAddr_R_27 , \ICACHE.LogAddr_R_26 , \ICACHE.LogAddr_R_25 , \ICACHE.LogAddr_R_24 , \ICACHE.LogAddr_R_23 , \ICACHE.LogAddr_R_22 , \ICACHE.LogAddr_R_21 , \ICACHE.LogAddr_R_20 , \ICACHE.LogAddr_R_19 , \ICACHE.LogAddr_R_18 , \ICACHE.LogAddr_R_17 , \ICACHE.LogAddr_R_16 , \ICACHE.LogAddr_R_15 , \ICACHE.LogAddr_R_14 , \ICACHE.LogAddr_R_13 , \ICACHE.LogAddr_R_12 , \ICACHE.LogAddr_R_11 , \ICACHE.ICACHE_TAG0.ADDR_10  };
  assign _360_ = _380_ & _381_;
  assign _361_ = _382_ & _400_;
  assign _362_ = _360_ & _403_;
  assign _363_ = _384_ & \ICACHE.SM.missAll ;
  assign _364_ = _363_ & _385_;
  assign _365_ = _364_ & _386_;
  assign _366_ = _365_ & _387_;
  assign _367_ = _366_ & _388_;
  assign _368_ = _367_ & _389_;
  assign _369_ = _390_ & _391_;
  assign _370_ = _369_ & _392_;
  assign _371_ = _370_ & _393_;
  assign _372_ = _371_ & _394_;
  assign _373_ = _372_ & \ICACHE.SM.Kseg1 ;
  assign _374_ = _395_ & EXT_ICREQRAM_R;
  assign _375_ = _374_ & _396_;
  assign _376_ = IS_VAL & _377_;
  assign _377_ = { \ICACHE.BurstCounter_R_3 , \ICACHE.BurstCounter_R_2  } == 2'h3;
  assign _378_ = { \ICACHE.BurstCounter_R_3 , \ICACHE.BurstCounter_R_2  } != 2'h3;
  assign _379_ = ~ \ICACHE.IST_R_2 ;
  assign _380_ = ~ \ICACHE.InvalPending_R ;
  assign _381_ = ~ EXT_ICREQRAM_R;
  assign _382_ = ~ RDOP_N;
  assign _383_ = ~ \ICACHE.SM.missAll ;
  assign _384_ = ~ \ICACHE.InvalPending_R ;
  assign _385_ = ~ RDOP_N;
  assign _386_ = ~ \ICACHE.SM.otherBusy ;
  assign _387_ = ~ \ICACHE.SM.anyAck ;
  assign _388_ = ~ \ICACHE.SM.WasWrite ;
  assign _389_ = ~ \ICACHE.SM.Kseg1 ;
  assign _390_ = ~ \ICACHE.InvalPending_R ;
  assign _391_ = ~ RDOP_N;
  assign _392_ = ~ \ICACHE.SM.otherBusy ;
  assign _393_ = ~ \ICACHE.SM.anyAck ;
  assign _394_ = ~ \ICACHE.SM.WasWrite ;
  assign _395_ = ~ \ICACHE.InvalPending_R ;
  assign _396_ = ~ \ICACHE.SM.missAll ;
  assign _397_ = ~ IS_VAL;
  assign _398_ = ~ IS_VAL;
  assign _399_ = ~ EXT_ICREQRAM_R;
  assign _400_ = _383_ | \ICACHE.SM.WasWrite ;
  assign _401_ = RDOP_N | _361_;
  assign _402_ = _401_ | \ICACHE.SM.anyAck ;
  assign _403_ = _402_ | \ICACHE.SM.otherBusy ;
  assign _404_ = _397_ | _378_;
  assign _405_ = \ICACHE.CST_R_5  ? EXT_ICREQRAM_R : 1'h0;
  assign _406_ = \ICACHE.CST_R_4  ? 1'h0 : _405_;
  assign _407_ = \ICACHE.CST_R_3  ? 1'h0 : _406_;
  assign _408_ = \ICACHE.CST_R_2  ? 1'h0 : _407_;
  assign _409_ = \ICACHE.CST_R_1  ? _375_ : _408_;
  assign \ICACHE.CST_P_5  = \ICACHE.CST_R_0  ? 1'h0 : _409_;
  assign _410_ = \ICACHE.CST_R_3  ? _404_ : 1'h0;
  assign _411_ = \ICACHE.CST_R_2  ? 1'h0 : _410_;
  assign _412_ = \ICACHE.CST_R_1  ? _368_ : _411_;
  assign \ICACHE.CST_P_3  = \ICACHE.CST_R_0  ? 1'h0 : _412_;
  assign _413_ = \ICACHE.CST_R_2  ? 1'h1 : 1'h0;
  assign _414_ = \ICACHE.CST_R_1  ? _362_ : _413_;
  assign \ICACHE.CST_P_1  = \ICACHE.CST_R_0  ? \ICACHE.IST_R_2  : _414_;
  assign _415_ = \ICACHE.CST_R_5  ? _399_ : 1'h0;
  assign _416_ = \ICACHE.CST_R_4  ? IS_VAL : _415_;
  assign _417_ = \ICACHE.CST_R_3  ? _376_ : _416_;
  assign _418_ = \ICACHE.CST_R_2  ? 1'h0 : _417_;
  assign _419_ = \ICACHE.CST_R_1  ? 1'h0 : _418_;
  assign \ICACHE.CST_P_2  = \ICACHE.CST_R_0  ? 1'h0 : _419_;
  assign _420_ = \ICACHE.CST_R_4  ? _398_ : 1'h0;
  assign _421_ = \ICACHE.CST_R_3  ? 1'h0 : _420_;
  assign _422_ = \ICACHE.CST_R_2  ? 1'h0 : _421_;
  assign _423_ = \ICACHE.CST_R_1  ? _373_ : _422_;
  assign \ICACHE.CST_P_4  = \ICACHE.CST_R_0  ? 1'h0 : _423_;
  assign _424_ = \ICACHE.CST_R_1  ? \ICACHE.InvalPending_R  : 1'h0;
  assign \ICACHE.CST_P_0  = \ICACHE.CST_R_0  ? _379_ : _424_;
  assign _425_ = ~ DATAOE;
  assign _426_ = SEN | DATAOD;
  assign _427_ = _426_ | _425_;
  assign { IC_DATAUPO_31, IC_DATAUPO_30, IC_DATAUPO_29, IC_DATAUPO_28, IC_DATAUPO_27, IC_DATAUPO_26, IC_DATAUPO_25, IC_DATAUPO_24, IC_DATAUPO_23, IC_DATAUPO_22, IC_DATAUPO_21, IC_DATAUPO_20, IC_DATAUPO_19, IC_DATAUPO_18, IC_DATAUPO_17, IC_DATAUPO_16, IC_DATAUPO_15, IC_DATAUPO_14, IC_DATAUPO_13, IC_DATAUPO_12, IC_DATAUPO_11, IC_DATAUPO_10, IC_DATAUPO_9, IC_DATAUPO_8, IC_DATAUPO_7, IC_DATAUPO_6, IC_DATAUPO_5, IC_DATAUPO_4, IC_DATAUPO_3, IC_DATAUPO_2, IC_DATAUPO_1, IC_DATAUPO_0 } = _427_ ? { IX_DATAUPI_31, IX_DATAUPI_30, IX_DATAUPI_29, IX_DATAUPI_28, IX_DATAUPI_27, IX_DATAUPI_26, IX_DATAUPI_25, IX_DATAUPI_24, IX_DATAUPI_23, IX_DATAUPI_22, IX_DATAUPI_21, IX_DATAUPI_20, IX_DATAUPI_19, IX_DATAUPI_18, IX_DATAUPI_17, IX_DATAUPI_16, IX_DATAUPI_15, IX_DATAUPI_14, IX_DATAUPI_13, IX_DATAUPI_12, IX_DATAUPI_11, IX_DATAUPI_10, IX_DATAUPI_9, IX_DATAUPI_8, IX_DATAUPI_7, IX_DATAUPI_6, IX_DATAUPI_5, IX_DATAUPI_4, IX_DATAUPI_3, IX_DATAUPI_2, IX_DATAUPI_1, IX_DATAUPI_0 } : { ICR_DATA0RD_31, ICR_DATA0RD_30, ICR_DATA0RD_29, ICR_DATA0RD_28, ICR_DATA0RD_27, ICR_DATA0RD_26, ICR_DATA0RD_25, ICR_DATA0RD_24, ICR_DATA0RD_23, ICR_DATA0RD_22, ICR_DATA0RD_21, ICR_DATA0RD_20, ICR_DATA0RD_19, ICR_DATA0RD_18, ICR_DATA0RD_17, ICR_DATA0RD_16, ICR_DATA0RD_15, ICR_DATA0RD_14, ICR_DATA0RD_13, ICR_DATA0RD_12, ICR_DATA0RD_11, ICR_DATA0RD_10, ICR_DATA0RD_9, ICR_DATA0RD_8, ICR_DATA0RD_7, ICR_DATA0RD_6, ICR_DATA0RD_5, ICR_DATA0RD_4, ICR_DATA0RD_3, ICR_DATA0RD_2, ICR_DATA0RD_1, ICR_DATA0RD_0 };
  assign _428_ = ~ IC_HALT_S_R_0;
  assign _429_ = | { LACK_1, LACK_0, X_HALT_R_2, X_HALT_R_1 };
  assign \ICACHE.IST_P_0  = 1'h0;
  assign \ICACHE.ICACHE_TAG0.ADDR_11  = \ICACHE.LogAddr_R_11 ;
  assign \ICACHE.ICACHE_TAG0.ADDR_12  = \ICACHE.LogAddr_R_12 ;
  assign \ICACHE.ICACHE_TAG0.ADDR_13  = \ICACHE.LogAddr_R_13 ;
  assign \ICACHE.ICACHE_TAG0.ADDR_14  = \ICACHE.LogAddr_R_14 ;
  assign \ICACHE.ICACHE_TAG0.ADDR_15  = \ICACHE.LogAddr_R_15 ;
  assign \ICACHE.ICACHE_TAG0.ADDR_16  = \ICACHE.LogAddr_R_16 ;
  assign \ICACHE.ICACHE_TAG0.ADDR_17  = \ICACHE.LogAddr_R_17 ;
  assign \ICACHE.ICACHE_TAG0.ADDR_18  = \ICACHE.LogAddr_R_18 ;
  assign \ICACHE.ICACHE_TAG0.ADDR_19  = \ICACHE.LogAddr_R_19 ;
  assign \ICACHE.ICACHE_TAG0.ADDR_20  = \ICACHE.LogAddr_R_20 ;
  assign \ICACHE.ICACHE_TAG0.ADDR_21  = \ICACHE.LogAddr_R_21 ;
  assign \ICACHE.ICACHE_TAG0.ADDR_22  = \ICACHE.LogAddr_R_22 ;
  assign \ICACHE.ICACHE_TAG0.ADDR_23  = \ICACHE.LogAddr_R_23 ;
  assign \ICACHE.ICACHE_TAG0.ADDR_24  = \ICACHE.LogAddr_R_24 ;
  assign \ICACHE.ICACHE_TAG0.ADDR_25  = \ICACHE.LogAddr_R_25 ;
  assign \ICACHE.ICACHE_TAG0.ADDR_26  = \ICACHE.LogAddr_R_26 ;
  assign \ICACHE.ICACHE_TAG0.ADDR_27  = \ICACHE.LogAddr_R_27 ;
  assign \ICACHE.ICACHE_TAG0.ADDR_28  = \ICACHE.LogAddr_R_28 ;
  assign \ICACHE.ICACHE_TAG0.ADDR_32  = 1'h1;
  assign IC_DATAWR_0 = IX_DATAUPI_0;
  assign IC_DATAWR_1 = IX_DATAUPI_1;
  assign IC_DATAWR_2 = IX_DATAUPI_2;
  assign IC_DATAWR_3 = IX_DATAUPI_3;
  assign IC_DATAWR_4 = IX_DATAUPI_4;
  assign IC_DATAWR_5 = IX_DATAUPI_5;
  assign IC_DATAWR_6 = IX_DATAUPI_6;
  assign IC_DATAWR_7 = IX_DATAUPI_7;
  assign IC_DATAWR_8 = IX_DATAUPI_8;
  assign IC_DATAWR_9 = IX_DATAUPI_9;
  assign IC_DATAWR_10 = IX_DATAUPI_10;
  assign IC_DATAWR_11 = IX_DATAUPI_11;
  assign IC_DATAWR_12 = IX_DATAUPI_12;
  assign IC_DATAWR_13 = IX_DATAUPI_13;
  assign IC_DATAWR_14 = IX_DATAUPI_14;
  assign IC_DATAWR_15 = IX_DATAUPI_15;
  assign IC_DATAWR_16 = IX_DATAUPI_16;
  assign IC_DATAWR_17 = IX_DATAUPI_17;
  assign IC_DATAWR_18 = IX_DATAUPI_18;
  assign IC_DATAWR_19 = IX_DATAUPI_19;
  assign IC_DATAWR_20 = IX_DATAUPI_20;
  assign IC_DATAWR_21 = IX_DATAUPI_21;
  assign IC_DATAWR_22 = IX_DATAUPI_22;
  assign IC_DATAWR_23 = IX_DATAUPI_23;
  assign IC_DATAWR_24 = IX_DATAUPI_24;
  assign IC_DATAWR_25 = IX_DATAUPI_25;
  assign IC_DATAWR_26 = IX_DATAUPI_26;
  assign IC_DATAWR_27 = IX_DATAUPI_27;
  assign IC_DATAWR_28 = IX_DATAUPI_28;
  assign IC_DATAWR_29 = IX_DATAUPI_29;
  assign IC_DATAWR_30 = IX_DATAUPI_30;
  assign IC_DATAWR_31 = IX_DATAUPI_31;
  assign IC_DATA0CSN = 1'h0;
  assign IC_DATA0CS = 1'h1;
  assign IC_DATA0REN = \ICACHE.CST_R_3 ;
  assign IC_DATA0WE = \ICACHE.CST_R_3 ;
  assign IC_TAG0CSN = 1'h0;
  assign IC_TAG0CS = 1'h1;
  assign IC_TAGWR0_10 = \ICACHE.tagWrMux_10 ;
  assign IC_TAGWR0_11 = \ICACHE.tagWrMux_11 ;
  assign IC_TAGWR0_12 = \ICACHE.tagWrMux_12 ;
  assign IC_TAGWR0_13 = \ICACHE.tagWrMux_13 ;
  assign IC_TAGWR0_14 = \ICACHE.tagWrMux_14 ;
  assign IC_TAGWR0_15 = \ICACHE.tagWrMux_15 ;
  assign IC_TAGWR0_16 = \ICACHE.tagWrMux_16 ;
  assign IC_TAGWR0_17 = \ICACHE.tagWrMux_17 ;
  assign IC_TAGWR0_18 = \ICACHE.tagWrMux_18 ;
  assign IC_TAGWR0_19 = \ICACHE.tagWrMux_19 ;
  assign IC_TAGWR0_20 = \ICACHE.tagWrMux_20 ;
  assign IC_TAGWR0_21 = \ICACHE.tagWrMux_21 ;
  assign IC_TAGWR0_22 = \ICACHE.tagWrMux_22 ;
  assign IC_TAGWR0_23 = \ICACHE.tagWrMux_23 ;
  assign IC_TAGWR0_24 = \ICACHE.tagWrMux_24 ;
  assign IC_TAGWR0_25 = \ICACHE.tagWrMux_25 ;
  assign IC_TAGWR0_26 = \ICACHE.tagWrMux_26 ;
  assign IC_TAGWR0_27 = \ICACHE.tagWrMux_27 ;
  assign IC_TAGWR0_28 = \ICACHE.tagWrMux_28 ;
  assign IC_TAGWR0_29 = \ICACHE.tagWrMux_29 ;
  assign IC_TAGWR0_30 = \ICACHE.tagWrMux_30 ;
  assign IC_TAGWR0_31 = \ICACHE.tagWrMux_31 ;
endmodule
