Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul 24 23:23:45 2019
| Host         : FUMI3D2B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_bmp_timing_summary_routed.rpt -pb vga_bmp_timing_summary_routed.pb -rpx vga_bmp_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_bmp
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.416        0.000                      0                  885        0.042        0.000                      0                  885        2.000        0.000                       0                   167  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         
  CLKFBOUT   {0.000 20.000}       40.000          25.000          
  iPCK       {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.590        0.000                      0                   18        0.405        0.000                      0                   18        2.000        0.000                       0                    41  
  CLKFBOUT                                                                                                                                                     38.751        0.000                       0                     2  
  iPCK             34.119        0.000                      0                  270        0.042        0.000                      0                  270       19.500        0.000                       0                   124  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
iPCK          sys_clk_pin         0.416        0.000                      0                  615        0.435        0.000                      0                  615  
sys_clk_pin   iPCK                2.448        0.000                      0                    9        0.161        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.405ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.642ns (16.850%)  route 3.168ns (83.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 12.934 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.677     5.345    bmprom_instance/SYSCLK
    SLICE_X30Y46         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDCE (Prop_fdce_C_Q)         0.518     5.863 f  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           2.827     8.690    bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_sig_7
    SLICE_X7Y17          LUT3 (Prop_lut3_I1_O)        0.124     8.814 r  bmprom_instance/data_reg_2_7_ENARDEN_cooolgate_en_gate_29/O
                         net (fo=1, routed)           0.341     9.155    bmprom_instance/data_reg_2_7_ENARDEN_cooolgate_en_sig_16
    RAMB36_X0Y3          RAMB36E1                                     r  bmprom_instance/data_reg_2_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.542    12.934    bmprom_instance/SYSCLK
    RAMB36_X0Y3          RAMB36E1                                     r  bmprom_instance/data_reg_2_7/CLKARDCLK
                         clock pessimism              0.291    13.224    
                         clock uncertainty           -0.035    13.189    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.746    bmprom_instance/data_reg_2_7
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 0.580ns (15.941%)  route 3.058ns (84.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 12.917 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.676     5.344    bmprom_instance/SYSCLK
    SLICE_X26Y46         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.456     5.800 r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           2.716     8.516    bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_sig_1
    SLICE_X6Y67          LUT3 (Prop_lut3_I1_O)        0.124     8.640 f  bmprom_instance/data_reg_0_4_ENARDEN_cooolgate_en_gate_10/O
                         net (fo=1, routed)           0.343     8.983    bmprom_instance/data_reg_0_4_ENARDEN_cooolgate_en_sig_6
    RAMB36_X0Y13         RAMB36E1                                     r  bmprom_instance/data_reg_0_4/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.525    12.917    bmprom_instance/SYSCLK
    RAMB36_X0Y13         RAMB36E1                                     r  bmprom_instance/data_reg_0_4/CLKARDCLK
                         clock pessimism              0.277    13.193    
                         clock uncertainty           -0.035    13.158    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.715    bmprom_instance/data_reg_0_4
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.984ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.580ns (16.983%)  route 2.835ns (83.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 12.932 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.676     5.344    bmprom_instance/SYSCLK
    SLICE_X26Y46         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.456     5.800 r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           2.289     8.090    bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_sig_1
    SLICE_X7Y33          LUT3 (Prop_lut3_I1_O)        0.124     8.214 f  bmprom_instance/data_reg_0_7_ENARDEN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.546     8.759    bmprom_instance/data_reg_0_7_ENARDEN_cooolgate_en_sig_13
    RAMB36_X0Y5          RAMB36E1                                     r  bmprom_instance/data_reg_0_7/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.540    12.932    bmprom_instance/SYSCLK
    RAMB36_X0Y5          RAMB36E1                                     r  bmprom_instance/data_reg_0_7/CLKARDCLK
                         clock pessimism              0.291    13.222    
                         clock uncertainty           -0.035    13.187    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.744    bmprom_instance/data_reg_0_7
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                          -8.759    
  -------------------------------------------------------------------
                         slack                                  3.984    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 0.642ns (18.809%)  route 2.771ns (81.191%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 12.923 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.677     5.345    bmprom_instance/SYSCLK
    SLICE_X30Y46         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDCE (Prop_fdce_C_Q)         0.518     5.863 f  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           2.289     8.152    bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_sig_7
    SLICE_X35Y23         LUT3 (Prop_lut3_I1_O)        0.124     8.276 r  bmprom_instance/data_reg_2_1_ENARDEN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.482     8.759    bmprom_instance/data_reg_2_1_ENARDEN_cooolgate_en_sig_9
    RAMB36_X2Y4          RAMB36E1                                     r  bmprom_instance/data_reg_2_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.531    12.923    bmprom_instance/SYSCLK
    RAMB36_X2Y4          RAMB36E1                                     r  bmprom_instance/data_reg_2_1/CLKARDCLK
                         clock pessimism              0.391    13.314    
                         clock uncertainty           -0.035    13.278    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.835    bmprom_instance/data_reg_2_1
  -------------------------------------------------------------------
                         required time                         12.835    
                         arrival time                          -8.759    
  -------------------------------------------------------------------
                         slack                                  4.077    

Slack (MET) :             4.150ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.209ns  (logic 0.580ns (18.074%)  route 2.629ns (81.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 12.905 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.676     5.344    bmprom_instance/SYSCLK
    SLICE_X26Y46         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.456     5.800 r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           2.004     7.804    bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_sig_1
    SLICE_X26Y69         LUT3 (Prop_lut3_I1_O)        0.124     7.928 f  bmprom_instance/data_reg_0_2_ENARDEN_cooolgate_en_gate_6/O
                         net (fo=1, routed)           0.625     8.553    bmprom_instance/data_reg_0_2_ENARDEN_cooolgate_en_sig_4
    RAMB36_X1Y14         RAMB36E1                                     r  bmprom_instance/data_reg_0_2/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.513    12.905    bmprom_instance/SYSCLK
    RAMB36_X1Y14         RAMB36E1                                     r  bmprom_instance/data_reg_0_2/CLKARDCLK
                         clock pessimism              0.277    13.181    
                         clock uncertainty           -0.035    13.146    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.703    bmprom_instance/data_reg_0_2
  -------------------------------------------------------------------
                         required time                         12.703    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                  4.150    

Slack (MET) :             4.362ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_6/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.580ns (19.039%)  route 2.466ns (80.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 12.941 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.676     5.344    bmprom_instance/SYSCLK
    SLICE_X26Y46         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.456     5.800 r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           2.124     7.924    bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_sig_1
    SLICE_X6Y37          LUT3 (Prop_lut3_I1_O)        0.124     8.048 f  bmprom_instance/data_reg_0_6_ENARDEN_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.343     8.391    bmprom_instance/data_reg_0_6_ENARDEN_cooolgate_en_sig_12
    RAMB36_X0Y7          RAMB36E1                                     r  bmprom_instance/data_reg_0_6/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.549    12.941    bmprom_instance/SYSCLK
    RAMB36_X0Y7          RAMB36E1                                     r  bmprom_instance/data_reg_0_6/CLKARDCLK
                         clock pessimism              0.291    13.231    
                         clock uncertainty           -0.035    13.196    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.753    bmprom_instance/data_reg_0_6
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                  4.362    

Slack (MET) :             4.429ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.580ns (19.657%)  route 2.371ns (80.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.676     5.344    bmprom_instance/SYSCLK
    SLICE_X26Y46         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.456     5.800 r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           2.028     7.828    bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_sig_1
    SLICE_X6Y57          LUT3 (Prop_lut3_I1_O)        0.124     7.952 f  bmprom_instance/data_reg_0_3_ENARDEN_cooolgate_en_gate_8/O
                         net (fo=1, routed)           0.343     8.295    bmprom_instance/data_reg_0_3_ENARDEN_cooolgate_en_sig_5
    RAMB36_X0Y11         RAMB36E1                                     r  bmprom_instance/data_reg_0_3/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.534    12.926    bmprom_instance/SYSCLK
    RAMB36_X0Y11         RAMB36E1                                     r  bmprom_instance/data_reg_0_3/CLKARDCLK
                         clock pessimism              0.277    13.202    
                         clock uncertainty           -0.035    13.167    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.724    bmprom_instance/data_reg_0_3
  -------------------------------------------------------------------
                         required time                         12.724    
                         arrival time                          -8.295    
  -------------------------------------------------------------------
                         slack                                  4.429    

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.642ns (22.240%)  route 2.245ns (77.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 12.906 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.677     5.345    bmprom_instance/SYSCLK
    SLICE_X30Y46         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDCE (Prop_fdce_C_Q)         0.518     5.863 f  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           1.902     7.766    bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_sig_7
    SLICE_X35Y72         LUT3 (Prop_lut3_I1_O)        0.124     7.890 r  bmprom_instance/data_reg_2_5_ENARDEN_cooolgate_en_gate_35/O
                         net (fo=1, routed)           0.342     8.232    bmprom_instance/data_reg_2_5_ENARDEN_cooolgate_en_sig_19
    RAMB36_X2Y14         RAMB36E1                                     r  bmprom_instance/data_reg_2_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.514    12.906    bmprom_instance/SYSCLK
    RAMB36_X2Y14         RAMB36E1                                     r  bmprom_instance/data_reg_2_5/CLKARDCLK
                         clock pessimism              0.277    13.182    
                         clock uncertainty           -0.035    13.147    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.704    bmprom_instance/data_reg_2_5
  -------------------------------------------------------------------
                         required time                         12.704    
                         arrival time                          -8.232    
  -------------------------------------------------------------------
                         slack                                  4.472    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.944ns  (logic 0.642ns (21.805%)  route 2.302ns (78.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 12.931 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.677     5.345    bmprom_instance/SYSCLK
    SLICE_X30Y46         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDCE (Prop_fdce_C_Q)         0.518     5.863 f  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           1.747     7.611    bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_sig_7
    SLICE_X35Y32         LUT3 (Prop_lut3_I1_O)        0.124     7.735 r  bmprom_instance/data_reg_2_0_ENARDEN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.555     8.290    bmprom_instance/data_reg_2_0_ENARDEN_cooolgate_en_sig_8
    RAMB36_X2Y6          RAMB36E1                                     r  bmprom_instance/data_reg_2_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.539    12.931    bmprom_instance/SYSCLK
    RAMB36_X2Y6          RAMB36E1                                     r  bmprom_instance/data_reg_2_0/CLKARDCLK
                         clock pessimism              0.391    13.322    
                         clock uncertainty           -0.035    13.286    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.843    bmprom_instance/data_reg_2_0
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  4.554    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.642ns (23.289%)  route 2.115ns (76.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 12.916 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.677     5.345    bmprom_instance/SYSCLK
    SLICE_X30Y46         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDCE (Prop_fdce_C_Q)         0.518     5.863 f  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           1.582     7.445    bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_sig_7
    SLICE_X35Y62         LUT3 (Prop_lut3_I1_O)        0.124     7.569 r  bmprom_instance/data_reg_2_4_ENARDEN_cooolgate_en_gate_33/O
                         net (fo=1, routed)           0.533     8.102    bmprom_instance/data_reg_2_4_ENARDEN_cooolgate_en_sig_18
    RAMB36_X2Y12         RAMB36E1                                     r  bmprom_instance/data_reg_2_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.524    12.916    bmprom_instance/SYSCLK
    RAMB36_X2Y12         RAMB36E1                                     r  bmprom_instance/data_reg_2_4/CLKARDCLK
                         clock pessimism              0.277    13.192    
                         clock uncertainty           -0.035    13.157    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.714    bmprom_instance/data_reg_2_4
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  4.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.186ns (23.013%)  route 0.622ns (76.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.565     1.477    bmprom_instance/SYSCLK
    SLICE_X26Y46         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           0.335     1.953    bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_sig_1
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.998 f  bmprom_instance/data_reg_0_5_ENARDEN_cooolgate_en_gate_37/O
                         net (fo=1, routed)           0.287     2.285    bmprom_instance/data_reg_0_5_ENARDEN_cooolgate_en_sig_20
    RAMB36_X2Y10         RAMB36E1                                     r  bmprom_instance/data_reg_0_5/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.871     2.030    bmprom_instance/SYSCLK
    RAMB36_X2Y10         RAMB36E1                                     r  bmprom_instance/data_reg_0_5/CLKARDCLK
                         clock pessimism             -0.247     1.784    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.880    bmprom_instance/data_reg_0_5
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.186ns (18.865%)  route 0.800ns (81.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.565     1.477    bmprom_instance/SYSCLK
    SLICE_X26Y46         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           0.648     2.265    bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_sig_1
    SLICE_X26Y52         LUT3 (Prop_lut3_I1_O)        0.045     2.310 f  bmprom_instance/data_reg_0_1_ENARDEN_cooolgate_en_gate_4/O
                         net (fo=1, routed)           0.152     2.463    bmprom_instance/data_reg_0_1_ENARDEN_cooolgate_en_sig_3
    RAMB36_X1Y10         RAMB36E1                                     r  bmprom_instance/data_reg_0_1/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.870     2.029    bmprom_instance/SYSCLK
    RAMB36_X1Y10         RAMB36E1                                     r  bmprom_instance/data_reg_0_1/CLKARDCLK
                         clock pessimism             -0.247     1.783    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.879    bmprom_instance/data_reg_0_1
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.186ns (18.766%)  route 0.805ns (81.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.565     1.477    bmprom_instance/SYSCLK
    SLICE_X26Y46         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           0.653     2.271    bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_sig_1
    SLICE_X26Y62         LUT3 (Prop_lut3_I1_O)        0.045     2.316 f  bmprom_instance/data_reg_0_0_ENARDEN_cooolgate_en_gate_2/O
                         net (fo=1, routed)           0.152     2.468    bmprom_instance/data_reg_0_0_ENARDEN_cooolgate_en_sig_2
    RAMB36_X1Y12         RAMB36E1                                     r  bmprom_instance/data_reg_0_0/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.865     2.024    bmprom_instance/SYSCLK
    RAMB36_X1Y12         RAMB36E1                                     r  bmprom_instance/data_reg_0_0/CLKARDCLK
                         clock pessimism             -0.247     1.778    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.874    bmprom_instance/data_reg_0_0
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_6/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.209ns (27.200%)  route 0.559ns (72.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.565     1.477    bmprom_instance/SYSCLK
    SLICE_X30Y46         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDCE (Prop_fdce_C_Q)         0.164     1.641 f  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           0.407     2.048    bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_sig_7
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.045     2.093 r  bmprom_instance/data_reg_2_6_ENARDEN_cooolgate_en_gate_27/O
                         net (fo=1, routed)           0.152     2.245    bmprom_instance/data_reg_2_6_ENARDEN_cooolgate_en_sig_15
    RAMB36_X1Y8          RAMB36E1                                     r  bmprom_instance/data_reg_2_6/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.875     2.034    bmprom_instance/SYSCLK
    RAMB36_X1Y8          RAMB36E1                                     r  bmprom_instance/data_reg_2_6/CLKARDCLK
                         clock pessimism             -0.480     1.554    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.650    bmprom_instance/data_reg_2_6
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_8/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.186ns (17.796%)  route 0.859ns (82.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.565     1.477    bmprom_instance/SYSCLK
    SLICE_X26Y46         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           0.706     2.323    bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_sig_1
    SLICE_X6Y47          LUT3 (Prop_lut3_I1_O)        0.045     2.368 f  bmprom_instance/data_reg_0_8_ENARDEN_cooolgate_en_gate_25/O
                         net (fo=1, routed)           0.154     2.522    bmprom_instance/data_reg_0_8_ENARDEN_cooolgate_en_sig_14
    RAMB36_X0Y9          RAMB36E1                                     r  bmprom_instance/data_reg_0_8/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.879     2.038    bmprom_instance/SYSCLK
    RAMB36_X0Y9          RAMB36E1                                     r  bmprom_instance/data_reg_0_8/CLKARDCLK
                         clock pessimism             -0.252     1.787    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.883    bmprom_instance/data_reg_0_8
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.209ns (19.911%)  route 0.841ns (80.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.565     1.477    bmprom_instance/SYSCLK
    SLICE_X30Y46         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDCE (Prop_fdce_C_Q)         0.164     1.641 f  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           0.625     2.265    bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_sig_7
    SLICE_X35Y62         LUT3 (Prop_lut3_I1_O)        0.045     2.310 r  bmprom_instance/data_reg_2_4_ENARDEN_cooolgate_en_gate_33/O
                         net (fo=1, routed)           0.216     2.526    bmprom_instance/data_reg_2_4_ENARDEN_cooolgate_en_sig_18
    RAMB36_X2Y12         RAMB36E1                                     r  bmprom_instance/data_reg_2_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     2.025    bmprom_instance/SYSCLK
    RAMB36_X2Y12         RAMB36E1                                     r  bmprom_instance/data_reg_2_4/CLKARDCLK
                         clock pessimism             -0.247     1.779    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.875    bmprom_instance/data_reg_2_4
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_8/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.209ns (23.700%)  route 0.673ns (76.300%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.565     1.477    bmprom_instance/SYSCLK
    SLICE_X30Y46         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDCE (Prop_fdce_C_Q)         0.164     1.641 f  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           0.521     2.161    bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_sig_7
    SLICE_X26Y32         LUT3 (Prop_lut3_I1_O)        0.045     2.206 r  bmprom_instance/data_reg_2_8_ENARDEN_cooolgate_en_gate_31/O
                         net (fo=1, routed)           0.152     2.359    bmprom_instance/data_reg_2_8_ENARDEN_cooolgate_en_sig_17
    RAMB36_X1Y6          RAMB36E1                                     r  bmprom_instance/data_reg_2_8/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.868     2.027    bmprom_instance/SYSCLK
    RAMB36_X1Y6          RAMB36E1                                     r  bmprom_instance/data_reg_2_8/CLKARDCLK
                         clock pessimism             -0.480     1.547    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.643    bmprom_instance/data_reg_2_8
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.209ns (22.924%)  route 0.703ns (77.076%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.565     1.477    bmprom_instance/SYSCLK
    SLICE_X30Y46         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDCE (Prop_fdce_C_Q)         0.164     1.641 f  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           0.487     2.127    bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_sig_7
    SLICE_X35Y42         LUT3 (Prop_lut3_I1_O)        0.045     2.172 r  bmprom_instance/data_reg_2_2_ENARDEN_cooolgate_en_gate_17/O
                         net (fo=1, routed)           0.216     2.388    bmprom_instance/data_reg_2_2_ENARDEN_cooolgate_en_sig_10
    RAMB36_X2Y8          RAMB36E1                                     r  bmprom_instance/data_reg_2_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.876     2.035    bmprom_instance/SYSCLK
    RAMB36_X2Y8          RAMB36E1                                     r  bmprom_instance/data_reg_2_2/CLKARDCLK
                         clock pessimism             -0.480     1.555    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.651    bmprom_instance/data_reg_2_2
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.209ns (18.518%)  route 0.920ns (81.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.565     1.477    bmprom_instance/SYSCLK
    SLICE_X30Y46         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDCE (Prop_fdce_C_Q)         0.164     1.641 f  bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           0.766     2.407    bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_sig_7
    SLICE_X35Y72         LUT3 (Prop_lut3_I1_O)        0.045     2.452 r  bmprom_instance/data_reg_2_5_ENARDEN_cooolgate_en_gate_35/O
                         net (fo=1, routed)           0.153     2.605    bmprom_instance/data_reg_2_5_ENARDEN_cooolgate_en_sig_19
    RAMB36_X2Y14         RAMB36E1                                     r  bmprom_instance/data_reg_2_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.856     2.015    bmprom_instance/SYSCLK
    RAMB36_X2Y14         RAMB36E1                                     r  bmprom_instance/data_reg_2_5/CLKARDCLK
                         clock pessimism             -0.247     1.769    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.865    bmprom_instance/data_reg_2_5
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.605    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.186ns (14.778%)  route 1.073ns (85.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.565     1.477    bmprom_instance/SYSCLK
    SLICE_X26Y46         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           0.919     2.537    bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_sig_1
    SLICE_X6Y57          LUT3 (Prop_lut3_I1_O)        0.045     2.582 f  bmprom_instance/data_reg_0_3_ENARDEN_cooolgate_en_gate_8/O
                         net (fo=1, routed)           0.154     2.735    bmprom_instance/data_reg_0_3_ENARDEN_cooolgate_en_sig_5
    RAMB36_X0Y11         RAMB36E1                                     r  bmprom_instance/data_reg_0_3/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.872     2.031    bmprom_instance/SYSCLK
    RAMB36_X0Y11         RAMB36E1                                     r  bmprom_instance/data_reg_0_3/CLKARDCLK
                         clock pessimism             -0.247     1.785    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.881    bmprom_instance/data_reg_0_3
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  0.855    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X0Y11     bmprom_instance/data_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X0Y7      bmprom_instance/data_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X1Y13     bmprom_instance/data_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X0Y12     bmprom_instance/data_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X0Y8      bmprom_instance/data_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y6      bmprom_instance/data_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X1Y4      bmprom_instance/data_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X1Y8      bmprom_instance/data_reg_2_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y7      bmprom_instance/data_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X1Y5      bmprom_instance/data_reg_3_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X28Y58     bmprom_instance/data_reg_mux_sel__7/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X26Y46     bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X30Y46     bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X28Y58     bmprom_instance/data_reg_mux_sel__7/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X26Y46     bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X30Y46     bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X28Y58     bmprom_instance/data_reg_mux_sel__7/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X26Y46     bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X26Y46     bmprom_instance/bmprom_instance/data_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X30Y46     bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X30Y46     bmprom_instance/bmprom_instance/data_reg_2_0_cooolgate_en_gate_12_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X28Y58     bmprom_instance/data_reg_mux_sel__7/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  iPCK
  To Clock:  iPCK

Setup :            0  Failing Endpoints,  Worst Slack       34.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.119ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.890ns (17.444%)  route 4.212ns (82.556%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.145ns = ( 48.145 - 40.000 ) 
    Source Clock Delay      (SCD):    8.961ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.664     8.961    syncgen/PCK
    SLICE_X30Y50         FDRE                                         r  syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.518     9.479 f  syncgen/VCNT_reg[1]/Q
                         net (fo=11, routed)          1.357    10.836    syncgen/VCNT[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I1_O)        0.124    10.960 r  syncgen/VGA_R[2]_i_5/O
                         net (fo=1, routed)           0.670    11.631    syncgen/VGA_R[2]_i_5_n_0
    SLICE_X30Y48         LUT5 (Prop_lut5_I4_O)        0.124    11.755 r  syncgen/VGA_R[2]_i_4/O
                         net (fo=1, routed)           0.796    12.551    syncgen/VGA_R[2]_i_4_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.124    12.675 r  syncgen/VGA_R[2]_i_1/O
                         net (fo=9, routed)           1.389    14.063    syncgen_n_3
    SLICE_X34Y56         FDRE                                         r  VGA_B_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.490    48.145    PCK
    SLICE_X34Y56         FDRE                                         r  VGA_B_reg[2]/C
                         clock pessimism              0.756    48.901    
                         clock uncertainty           -0.195    48.706    
    SLICE_X34Y56         FDRE (Setup_fdre_C_R)       -0.524    48.182    VGA_B_reg[2]
  -------------------------------------------------------------------
                         required time                         48.182    
                         arrival time                         -14.063    
  -------------------------------------------------------------------
                         slack                                 34.119    

Slack (MET) :             34.262ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        4.958ns  (logic 0.890ns (17.951%)  route 4.068ns (82.049%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.144ns = ( 48.144 - 40.000 ) 
    Source Clock Delay      (SCD):    8.961ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.664     8.961    syncgen/PCK
    SLICE_X30Y50         FDRE                                         r  syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.518     9.479 f  syncgen/VCNT_reg[1]/Q
                         net (fo=11, routed)          1.357    10.836    syncgen/VCNT[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I1_O)        0.124    10.960 r  syncgen/VGA_R[2]_i_5/O
                         net (fo=1, routed)           0.670    11.631    syncgen/VGA_R[2]_i_5_n_0
    SLICE_X30Y48         LUT5 (Prop_lut5_I4_O)        0.124    11.755 r  syncgen/VGA_R[2]_i_4/O
                         net (fo=1, routed)           0.796    12.551    syncgen/VGA_R[2]_i_4_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.124    12.675 r  syncgen/VGA_R[2]_i_1/O
                         net (fo=9, routed)           1.245    13.919    syncgen_n_3
    SLICE_X34Y58         FDRE                                         r  VGA_B_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.489    48.144    PCK
    SLICE_X34Y58         FDRE                                         r  VGA_B_reg[0]/C
                         clock pessimism              0.756    48.900    
                         clock uncertainty           -0.195    48.705    
    SLICE_X34Y58         FDRE (Setup_fdre_C_R)       -0.524    48.181    VGA_B_reg[0]
  -------------------------------------------------------------------
                         required time                         48.181    
                         arrival time                         -13.919    
  -------------------------------------------------------------------
                         slack                                 34.262    

Slack (MET) :             34.262ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        4.958ns  (logic 0.890ns (17.951%)  route 4.068ns (82.049%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.144ns = ( 48.144 - 40.000 ) 
    Source Clock Delay      (SCD):    8.961ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.664     8.961    syncgen/PCK
    SLICE_X30Y50         FDRE                                         r  syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.518     9.479 f  syncgen/VCNT_reg[1]/Q
                         net (fo=11, routed)          1.357    10.836    syncgen/VCNT[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I1_O)        0.124    10.960 r  syncgen/VGA_R[2]_i_5/O
                         net (fo=1, routed)           0.670    11.631    syncgen/VGA_R[2]_i_5_n_0
    SLICE_X30Y48         LUT5 (Prop_lut5_I4_O)        0.124    11.755 r  syncgen/VGA_R[2]_i_4/O
                         net (fo=1, routed)           0.796    12.551    syncgen/VGA_R[2]_i_4_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.124    12.675 r  syncgen/VGA_R[2]_i_1/O
                         net (fo=9, routed)           1.245    13.919    syncgen_n_3
    SLICE_X34Y58         FDRE                                         r  VGA_B_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.489    48.144    PCK
    SLICE_X34Y58         FDRE                                         r  VGA_B_reg[1]/C
                         clock pessimism              0.756    48.900    
                         clock uncertainty           -0.195    48.705    
    SLICE_X34Y58         FDRE (Setup_fdre_C_R)       -0.524    48.181    VGA_B_reg[1]
  -------------------------------------------------------------------
                         required time                         48.181    
                         arrival time                         -13.919    
  -------------------------------------------------------------------
                         slack                                 34.262    

Slack (MET) :             34.262ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        4.958ns  (logic 0.890ns (17.951%)  route 4.068ns (82.049%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.144ns = ( 48.144 - 40.000 ) 
    Source Clock Delay      (SCD):    8.961ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.664     8.961    syncgen/PCK
    SLICE_X30Y50         FDRE                                         r  syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.518     9.479 f  syncgen/VCNT_reg[1]/Q
                         net (fo=11, routed)          1.357    10.836    syncgen/VCNT[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I1_O)        0.124    10.960 r  syncgen/VGA_R[2]_i_5/O
                         net (fo=1, routed)           0.670    11.631    syncgen/VGA_R[2]_i_5_n_0
    SLICE_X30Y48         LUT5 (Prop_lut5_I4_O)        0.124    11.755 r  syncgen/VGA_R[2]_i_4/O
                         net (fo=1, routed)           0.796    12.551    syncgen/VGA_R[2]_i_4_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.124    12.675 r  syncgen/VGA_R[2]_i_1/O
                         net (fo=9, routed)           1.245    13.919    syncgen_n_3
    SLICE_X34Y58         FDRE                                         r  VGA_G_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.489    48.144    PCK
    SLICE_X34Y58         FDRE                                         r  VGA_G_reg[1]/C
                         clock pessimism              0.756    48.900    
                         clock uncertainty           -0.195    48.705    
    SLICE_X34Y58         FDRE (Setup_fdre_C_R)       -0.524    48.181    VGA_G_reg[1]
  -------------------------------------------------------------------
                         required time                         48.181    
                         arrival time                         -13.919    
  -------------------------------------------------------------------
                         slack                                 34.262    

Slack (MET) :             34.262ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        4.958ns  (logic 0.890ns (17.951%)  route 4.068ns (82.049%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.144ns = ( 48.144 - 40.000 ) 
    Source Clock Delay      (SCD):    8.961ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.664     8.961    syncgen/PCK
    SLICE_X30Y50         FDRE                                         r  syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.518     9.479 f  syncgen/VCNT_reg[1]/Q
                         net (fo=11, routed)          1.357    10.836    syncgen/VCNT[1]
    SLICE_X30Y48         LUT6 (Prop_lut6_I1_O)        0.124    10.960 r  syncgen/VGA_R[2]_i_5/O
                         net (fo=1, routed)           0.670    11.631    syncgen/VGA_R[2]_i_5_n_0
    SLICE_X30Y48         LUT5 (Prop_lut5_I4_O)        0.124    11.755 r  syncgen/VGA_R[2]_i_4/O
                         net (fo=1, routed)           0.796    12.551    syncgen/VGA_R[2]_i_4_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.124    12.675 r  syncgen/VGA_R[2]_i_1/O
                         net (fo=9, routed)           1.245    13.919    syncgen_n_3
    SLICE_X34Y58         FDRE                                         r  VGA_G_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.489    48.144    PCK
    SLICE_X34Y58         FDRE                                         r  VGA_G_reg[2]/C
                         clock pessimism              0.756    48.900    
                         clock uncertainty           -0.195    48.705    
    SLICE_X34Y58         FDRE (Setup_fdre_C_R)       -0.524    48.181    VGA_G_reg[2]
  -------------------------------------------------------------------
                         required time                         48.181    
                         arrival time                         -13.919    
  -------------------------------------------------------------------
                         slack                                 34.262    

Slack (MET) :             34.369ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[15]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 1.002ns (19.864%)  route 4.042ns (80.136%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.143ns = ( 48.143 - 40.000 ) 
    Source Clock Delay      (SCD):    8.971ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.674     8.971    syncgen/PCK
    SLICE_X28Y46         FDRE                                         r  syncgen/HCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.518     9.489 r  syncgen/HCNT_reg[5]/Q
                         net (fo=13, routed)          1.148    10.638    syncgen/HCNT[5]
    SLICE_X29Y48         LUT5 (Prop_lut5_I3_O)        0.152    10.790 r  syncgen/addr[16]_i_2/O
                         net (fo=1, routed)           0.300    11.090    syncgen/addr[16]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.332    11.422 r  syncgen/addr[16]_i_1/O
                         net (fo=91, routed)          2.594    14.016    R112_out
    SLICE_X35Y59         FDRE                                         r  addr_reg[15]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.488    48.143    PCK
    SLICE_X35Y59         FDRE                                         r  addr_reg[15]_rep__2/C
                         clock pessimism              0.642    48.785    
                         clock uncertainty           -0.195    48.590    
    SLICE_X35Y59         FDRE (Setup_fdre_C_CE)      -0.205    48.385    addr_reg[15]_rep__2
  -------------------------------------------------------------------
                         required time                         48.385    
                         arrival time                         -14.016    
  -------------------------------------------------------------------
                         slack                                 34.369    

Slack (MET) :             34.378ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.126ns (21.364%)  route 4.145ns (78.636%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.144ns = ( 48.144 - 40.000 ) 
    Source Clock Delay      (SCD):    8.971ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.674     8.971    syncgen/PCK
    SLICE_X28Y46         FDRE                                         r  syncgen/HCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.518     9.489 r  syncgen/HCNT_reg[5]/Q
                         net (fo=13, routed)          1.148    10.638    syncgen/HCNT[5]
    SLICE_X29Y48         LUT5 (Prop_lut5_I3_O)        0.152    10.790 r  syncgen/addr[16]_i_2/O
                         net (fo=1, routed)           0.300    11.090    syncgen/addr[16]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.332    11.422 r  syncgen/addr[16]_i_1/O
                         net (fo=91, routed)          2.696    14.118    bmprom_instance/R112_out
    SLICE_X35Y58         LUT4 (Prop_lut4_I0_O)        0.124    14.242 r  bmprom_instance/B[0]_i_1/O
                         net (fo=1, routed)           0.000    14.242    bmprom_instance_n_2
    SLICE_X35Y58         FDRE                                         r  B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.489    48.144    PCK
    SLICE_X35Y58         FDRE                                         r  B_reg[0]/C
                         clock pessimism              0.642    48.786    
                         clock uncertainty           -0.195    48.591    
    SLICE_X35Y58         FDRE (Setup_fdre_C_D)        0.029    48.620    B_reg[0]
  -------------------------------------------------------------------
                         required time                         48.620    
                         arrival time                         -14.242    
  -------------------------------------------------------------------
                         slack                                 34.378    

Slack (MET) :             34.382ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        5.269ns  (logic 1.126ns (21.372%)  route 4.143ns (78.628%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.144ns = ( 48.144 - 40.000 ) 
    Source Clock Delay      (SCD):    8.971ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.674     8.971    syncgen/PCK
    SLICE_X28Y46         FDRE                                         r  syncgen/HCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.518     9.489 r  syncgen/HCNT_reg[5]/Q
                         net (fo=13, routed)          1.148    10.638    syncgen/HCNT[5]
    SLICE_X29Y48         LUT5 (Prop_lut5_I3_O)        0.152    10.790 r  syncgen/addr[16]_i_2/O
                         net (fo=1, routed)           0.300    11.090    syncgen/addr[16]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.332    11.422 r  syncgen/addr[16]_i_1/O
                         net (fo=91, routed)          2.694    14.116    bmprom_instance/R112_out
    SLICE_X35Y58         LUT4 (Prop_lut4_I0_O)        0.124    14.240 r  bmprom_instance/G[1]_i_1/O
                         net (fo=1, routed)           0.000    14.240    bmprom_instance_n_4
    SLICE_X35Y58         FDRE                                         r  G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.489    48.144    PCK
    SLICE_X35Y58         FDRE                                         r  G_reg[1]/C
                         clock pessimism              0.642    48.786    
                         clock uncertainty           -0.195    48.591    
    SLICE_X35Y58         FDRE (Setup_fdre_C_D)        0.031    48.622    G_reg[1]
  -------------------------------------------------------------------
                         required time                         48.622    
                         arrival time                         -14.240    
  -------------------------------------------------------------------
                         slack                                 34.382    

Slack (MET) :             34.400ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[12]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.002ns (19.838%)  route 4.049ns (80.162%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.144ns = ( 48.144 - 40.000 ) 
    Source Clock Delay      (SCD):    8.971ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.674     8.971    syncgen/PCK
    SLICE_X28Y46         FDRE                                         r  syncgen/HCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.518     9.489 r  syncgen/HCNT_reg[5]/Q
                         net (fo=13, routed)          1.148    10.638    syncgen/HCNT[5]
    SLICE_X29Y48         LUT5 (Prop_lut5_I3_O)        0.152    10.790 r  syncgen/addr[16]_i_2/O
                         net (fo=1, routed)           0.300    11.090    syncgen/addr[16]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.332    11.422 r  syncgen/addr[16]_i_1/O
                         net (fo=91, routed)          2.601    14.022    R112_out
    SLICE_X32Y58         FDRE                                         r  addr_reg[12]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.489    48.144    PCK
    SLICE_X32Y58         FDRE                                         r  addr_reg[12]_rep__2/C
                         clock pessimism              0.642    48.786    
                         clock uncertainty           -0.195    48.591    
    SLICE_X32Y58         FDRE (Setup_fdre_C_CE)      -0.169    48.422    addr_reg[12]_rep__2
  -------------------------------------------------------------------
                         required time                         48.422    
                         arrival time                         -14.022    
  -------------------------------------------------------------------
                         slack                                 34.400    

Slack (MET) :             34.400ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[7]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.002ns (19.838%)  route 4.049ns (80.162%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.144ns = ( 48.144 - 40.000 ) 
    Source Clock Delay      (SCD):    8.971ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.674     8.971    syncgen/PCK
    SLICE_X28Y46         FDRE                                         r  syncgen/HCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.518     9.489 r  syncgen/HCNT_reg[5]/Q
                         net (fo=13, routed)          1.148    10.638    syncgen/HCNT[5]
    SLICE_X29Y48         LUT5 (Prop_lut5_I3_O)        0.152    10.790 r  syncgen/addr[16]_i_2/O
                         net (fo=1, routed)           0.300    11.090    syncgen/addr[16]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.332    11.422 r  syncgen/addr[16]_i_1/O
                         net (fo=91, routed)          2.601    14.022    R112_out
    SLICE_X32Y58         FDRE                                         r  addr_reg[7]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.489    48.144    PCK
    SLICE_X32Y58         FDRE                                         r  addr_reg[7]_rep__2/C
                         clock pessimism              0.642    48.786    
                         clock uncertainty           -0.195    48.591    
    SLICE_X32Y58         FDRE (Setup_fdre_C_CE)      -0.169    48.422    addr_reg[7]_rep__2
  -------------------------------------------------------------------
                         required time                         48.422    
                         arrival time                         -14.022    
  -------------------------------------------------------------------
                         slack                                 34.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.040%)  route 0.220ns (60.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.564     2.581    PCK
    SLICE_X26Y49         FDRE                                         r  R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.141     2.722 r  R_reg[2]/Q
                         net (fo=1, routed)           0.220     2.942    R[2]
    SLICE_X30Y51         FDRE                                         r  VGA_R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.831     3.414    PCK
    SLICE_X30Y51         FDRE                                         r  VGA_R_reg[2]/C
                         clock pessimism             -0.565     2.849    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.052     2.901    VGA_R_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.901    
                         arrival time                           2.942    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.209ns (41.738%)  route 0.292ns (58.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.562     2.579    syncgen/PCK
    SLICE_X30Y50         FDRE                                         r  syncgen/VCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164     2.743 r  syncgen/VCNT_reg[0]/Q
                         net (fo=11, routed)          0.292     3.035    syncgen/VCNT[0]
    SLICE_X30Y49         LUT6 (Prop_lut6_I4_O)        0.045     3.080 r  syncgen/VCNT[5]_i_1/O
                         net (fo=1, routed)           0.000     3.080    syncgen/VCNT_0[5]
    SLICE_X30Y49         FDRE                                         r  syncgen/VCNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.832     3.415    syncgen/PCK
    SLICE_X30Y49         FDRE                                         r  syncgen/VCNT_reg[5]/C
                         clock pessimism             -0.565     2.850    
    SLICE_X30Y49         FDRE (Hold_fdre_C_D)         0.120     2.970    syncgen/VCNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.970    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.209ns (42.292%)  route 0.285ns (57.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.562     2.579    syncgen/PCK
    SLICE_X30Y50         FDRE                                         r  syncgen/VCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164     2.743 r  syncgen/VCNT_reg[0]/Q
                         net (fo=11, routed)          0.285     3.029    syncgen/VCNT[0]
    SLICE_X31Y49         LUT6 (Prop_lut6_I3_O)        0.045     3.074 r  syncgen/VCNT[3]_i_1/O
                         net (fo=1, routed)           0.000     3.074    syncgen/VCNT_0[3]
    SLICE_X31Y49         FDRE                                         r  syncgen/VCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.832     3.415    syncgen/PCK
    SLICE_X31Y49         FDRE                                         r  syncgen/VCNT_reg[3]/C
                         clock pessimism             -0.565     2.850    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.092     2.942    syncgen/VCNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.942    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 pixelCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[15]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.164ns (33.097%)  route 0.332ns (66.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.561     2.578    PCK
    SLICE_X28Y55         FDRE                                         r  pixelCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.164     2.742 r  pixelCnt_reg[15]/Q
                         net (fo=5, routed)           0.332     3.074    pixelCnt_reg[15]
    SLICE_X31Y44         FDRE                                         r  addr_reg[15]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.831     3.414    PCK
    SLICE_X31Y44         FDRE                                         r  addr_reg[15]_rep__1/C
                         clock pessimism             -0.565     2.849    
    SLICE_X31Y44         FDRE (Hold_fdre_C_D)         0.070     2.919    addr_reg[15]_rep__1
  -------------------------------------------------------------------
                         required time                         -2.919    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 G_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.800ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.560     2.577    PCK
    SLICE_X26Y57         FDRE                                         r  G_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57         FDRE (Prop_fdre_C_Q)         0.141     2.718 r  G_reg[0]/Q
                         net (fo=1, routed)           0.120     2.838    G[0]
    SLICE_X30Y57         FDRE                                         r  VGA_G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.829     3.412    PCK
    SLICE_X30Y57         FDRE                                         r  VGA_G_reg[0]/C
                         clock pessimism             -0.800     2.612    
    SLICE_X30Y57         FDRE (Hold_fdre_C_D)         0.059     2.671    VGA_G_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VGA_VS_reg/D
                            (rising edge-triggered cell FDSE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.208ns (38.216%)  route 0.336ns (61.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.562     2.579    syncgen/PCK
    SLICE_X30Y50         FDRE                                         r  syncgen/VCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164     2.743 r  syncgen/VCNT_reg[0]/Q
                         net (fo=11, routed)          0.336     3.080    syncgen/VCNT[0]
    SLICE_X31Y48         LUT4 (Prop_lut4_I1_O)        0.044     3.124 r  syncgen/VGA_VS_i_2/O
                         net (fo=1, routed)           0.000     3.124    syncgen/VGA_VS_i_2_n_0
    SLICE_X31Y48         FDSE                                         r  syncgen/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.832     3.415    syncgen/PCK
    SLICE_X31Y48         FDSE                                         r  syncgen/VGA_VS_reg/C
                         clock pessimism             -0.565     2.850    
    SLICE_X31Y48         FDSE (Hold_fdse_C_D)         0.105     2.955    syncgen/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -2.955    
                         arrival time                           3.124    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 R_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.292%)  route 0.357ns (71.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.564     2.581    PCK
    SLICE_X26Y49         FDRE                                         r  R_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.141     2.722 r  R_reg[1]/Q
                         net (fo=1, routed)           0.357     3.080    R[1]
    SLICE_X32Y51         FDRE                                         r  VGA_R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.831     3.414    PCK
    SLICE_X32Y51         FDRE                                         r  VGA_R_reg[1]/C
                         clock pessimism             -0.565     2.849    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.059     2.908    VGA_R_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.908    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.563     2.580    syncgen/PCK
    SLICE_X29Y46         FDRE                                         r  syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.141     2.721 r  syncgen/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.132     2.853    syncgen/HCNT[0]
    SLICE_X28Y46         LUT3 (Prop_lut3_I1_O)        0.048     2.901 r  syncgen/HCNT[2]_i_1/O
                         net (fo=1, routed)           0.000     2.901    syncgen/p_0_in[2]
    SLICE_X28Y46         FDRE                                         r  syncgen/HCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.831     3.414    syncgen/PCK
    SLICE_X28Y46         FDRE                                         r  syncgen/HCNT_reg[2]/C
                         clock pessimism             -0.821     2.593    
    SLICE_X28Y46         FDRE (Hold_fdre_C_D)         0.131     2.724    syncgen/HCNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           2.901    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.209ns (38.330%)  route 0.336ns (61.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.562     2.579    syncgen/PCK
    SLICE_X30Y50         FDRE                                         r  syncgen/VCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164     2.743 f  syncgen/VCNT_reg[9]/Q
                         net (fo=12, routed)          0.336     3.080    syncgen/VCNT[9]
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.045     3.125 r  syncgen/VCNT[2]_i_1/O
                         net (fo=1, routed)           0.000     3.125    syncgen/VCNT_0[2]
    SLICE_X31Y49         FDRE                                         r  syncgen/VCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.832     3.415    syncgen/PCK
    SLICE_X31Y49         FDRE                                         r  syncgen/VCNT_reg[2]/C
                         clock pessimism             -0.565     2.850    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.091     2.941    syncgen/VCNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.941    
                         arrival time                           3.125    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.563     2.580    syncgen/PCK
    SLICE_X29Y46         FDRE                                         r  syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.141     2.721 r  syncgen/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.132     2.853    syncgen/HCNT[0]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.898 r  syncgen/HCNT[1]_i_1/O
                         net (fo=1, routed)           0.000     2.898    syncgen/p_0_in[1]
    SLICE_X28Y46         FDRE                                         r  syncgen/HCNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.831     3.414    syncgen/PCK
    SLICE_X28Y46         FDRE                                         r  syncgen/HCNT_reg[1]/C
                         clock pessimism             -0.821     2.593    
    SLICE_X28Y46         FDRE (Hold_fdre_C_D)         0.120     2.713    syncgen/HCNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.713    
                         arrival time                           2.898    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iPCK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    syncgen/pckgen/iBUFG/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y58     B_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y55     B_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y56     B_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X26Y57     G_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y58     G_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y58     G_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X26Y49     R_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X26Y49     R_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y57     G_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y57     VGA_G_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y58     addr_reg[10]_rep__2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y58     addr_reg[12]_rep__2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y58     addr_reg[15]_rep__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y58     addr_reg[3]_rep__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y58     addr_reg[3]_rep__2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y58     addr_reg[6]_rep__2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y58     addr_reg[7]_rep__2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y58     addr_reg[9]_rep__2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y49     R_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y49     R_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y49     R_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y57     VGA_G_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X27Y50     addr_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X27Y51     addr_reg[0]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y51     addr_reg[10]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y51     addr_reg[10]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y50     addr_reg[11]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y52     addr_reg[12]_rep/C



---------------------------------------------------------------------------------------------------
From Clock:  iPCK
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.435ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 addr_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_2_7/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 0.456ns (16.609%)  route 2.290ns (83.391%))
  Logic Levels:           0  
  Clock Path Skew:        -3.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 12.934 - 8.000 ) 
    Source Clock Delay      (SCD):    8.960ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.663     8.960    PCK
    SLICE_X27Y50         FDRE                                         r  addr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.456     9.416 r  addr_reg[0]_rep/Q
                         net (fo=12, routed)          2.290    11.706    bmprom_instance/sel[0]
    RAMB36_X0Y3          RAMB36E1                                     r  bmprom_instance/data_reg_2_7/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.542    12.934    bmprom_instance/SYSCLK
    RAMB36_X0Y3          RAMB36E1                                     r  bmprom_instance/data_reg_2_7/CLKARDCLK
                         clock pessimism              0.277    13.210    
                         clock uncertainty           -0.522    12.688    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    12.122    bmprom_instance/data_reg_2_7
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                         -11.706    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 addr_reg[12]_rep/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_2_7/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.456ns (17.069%)  route 2.215ns (82.931%))
  Logic Levels:           0  
  Clock Path Skew:        -3.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 12.934 - 8.000 ) 
    Source Clock Delay      (SCD):    8.960ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.663     8.960    PCK
    SLICE_X26Y52         FDRE                                         r  addr_reg[12]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y52         FDRE (Prop_fdre_C_Q)         0.456     9.416 r  addr_reg[12]_rep/Q
                         net (fo=12, routed)          2.215    11.632    bmprom_instance/sel[12]
    RAMB36_X0Y3          RAMB36E1                                     r  bmprom_instance/data_reg_2_7/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.542    12.934    bmprom_instance/SYSCLK
    RAMB36_X0Y3          RAMB36E1                                     r  bmprom_instance/data_reg_2_7/CLKARDCLK
                         clock pessimism              0.277    13.210    
                         clock uncertainty           -0.522    12.688    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    12.122    bmprom_instance/data_reg_2_7
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                         -11.632    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_0_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 0.580ns (21.743%)  route 2.087ns (78.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 12.905 - 8.000 ) 
    Source Clock Delay      (SCD):    8.966ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.669     8.966    PCK
    SLICE_X23Y45         FDRE                                         r  addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.456     9.422 f  addr_reg[16]/Q
                         net (fo=39, routed)          1.462    10.884    bmprom_instance/Q[0]
    SLICE_X26Y69         LUT3 (Prop_lut3_I2_O)        0.124    11.008 f  bmprom_instance/data_reg_0_2_ENARDEN_cooolgate_en_gate_6/O
                         net (fo=1, routed)           0.625    11.634    bmprom_instance/data_reg_0_2_ENARDEN_cooolgate_en_sig_4
    RAMB36_X1Y14         RAMB36E1                                     r  bmprom_instance/data_reg_0_2/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.513    12.905    bmprom_instance/SYSCLK
    RAMB36_X1Y14         RAMB36E1                                     r  bmprom_instance/data_reg_0_2/CLKARDCLK
                         clock pessimism              0.277    13.181    
                         clock uncertainty           -0.522    12.659    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.216    bmprom_instance/data_reg_0_2
  -------------------------------------------------------------------
                         required time                         12.216    
                         arrival time                         -11.634    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_2_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.580ns (21.622%)  route 2.102ns (78.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 12.923 - 8.000 ) 
    Source Clock Delay      (SCD):    8.966ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.669     8.966    PCK
    SLICE_X23Y45         FDRE                                         r  addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.456     9.422 r  addr_reg[16]/Q
                         net (fo=39, routed)          1.620    11.043    bmprom_instance/Q[0]
    SLICE_X35Y23         LUT3 (Prop_lut3_I2_O)        0.124    11.167 r  bmprom_instance/data_reg_2_1_ENARDEN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.482    11.649    bmprom_instance/data_reg_2_1_ENARDEN_cooolgate_en_sig_9
    RAMB36_X2Y4          RAMB36E1                                     r  bmprom_instance/data_reg_2_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.531    12.923    bmprom_instance/SYSCLK
    RAMB36_X2Y4          RAMB36E1                                     r  bmprom_instance/data_reg_2_1/CLKARDCLK
                         clock pessimism              0.277    13.199    
                         clock uncertainty           -0.522    12.677    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.234    bmprom_instance/data_reg_2_1
  -------------------------------------------------------------------
                         required time                         12.234    
                         arrival time                         -11.649    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 addr_reg[9]_rep/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_3_7/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.456ns (17.748%)  route 2.113ns (82.252%))
  Logic Levels:           0  
  Clock Path Skew:        -3.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 12.929 - 8.000 ) 
    Source Clock Delay      (SCD):    8.960ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.663     8.960    PCK
    SLICE_X27Y52         FDRE                                         r  addr_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.456     9.416 r  addr_reg[9]_rep/Q
                         net (fo=12, routed)          2.113    11.530    bmprom_instance/sel[9]
    RAMB36_X0Y4          RAMB36E1                                     r  bmprom_instance/data_reg_3_7/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.537    12.929    bmprom_instance/SYSCLK
    RAMB36_X0Y4          RAMB36E1                                     r  bmprom_instance/data_reg_3_7/CLKARDCLK
                         clock pessimism              0.277    13.205    
                         clock uncertainty           -0.522    12.683    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    12.117    bmprom_instance/data_reg_3_7
  -------------------------------------------------------------------
                         required time                         12.117    
                         arrival time                         -11.530    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 addr_reg[11]_rep/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_2_7/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.456ns (17.755%)  route 2.112ns (82.245%))
  Logic Levels:           0  
  Clock Path Skew:        -3.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 12.934 - 8.000 ) 
    Source Clock Delay      (SCD):    8.960ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.663     8.960    PCK
    SLICE_X26Y50         FDRE                                         r  addr_reg[11]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.456     9.416 r  addr_reg[11]_rep/Q
                         net (fo=12, routed)          2.112    11.529    bmprom_instance/sel[11]
    RAMB36_X0Y3          RAMB36E1                                     r  bmprom_instance/data_reg_2_7/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.542    12.934    bmprom_instance/SYSCLK
    RAMB36_X0Y3          RAMB36E1                                     r  bmprom_instance/data_reg_2_7/CLKARDCLK
                         clock pessimism              0.277    13.210    
                         clock uncertainty           -0.522    12.688    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    12.122    bmprom_instance/data_reg_2_7
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                         -11.529    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_2_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.580ns (21.737%)  route 2.088ns (78.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 12.934 - 8.000 ) 
    Source Clock Delay      (SCD):    8.966ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.669     8.966    PCK
    SLICE_X23Y45         FDRE                                         r  addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.456     9.422 r  addr_reg[16]/Q
                         net (fo=39, routed)          1.747    11.169    bmprom_instance/Q[0]
    SLICE_X7Y17          LUT3 (Prop_lut3_I2_O)        0.124    11.293 r  bmprom_instance/data_reg_2_7_ENARDEN_cooolgate_en_gate_29/O
                         net (fo=1, routed)           0.341    11.635    bmprom_instance/data_reg_2_7_ENARDEN_cooolgate_en_sig_16
    RAMB36_X0Y3          RAMB36E1                                     r  bmprom_instance/data_reg_2_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.542    12.934    bmprom_instance/SYSCLK
    RAMB36_X0Y3          RAMB36E1                                     r  bmprom_instance/data_reg_2_7/CLKARDCLK
                         clock pessimism              0.277    13.210    
                         clock uncertainty           -0.522    12.688    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.245    bmprom_instance/data_reg_2_7
  -------------------------------------------------------------------
                         required time                         12.245    
                         arrival time                         -11.635    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 addr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_2_7/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.456ns (17.875%)  route 2.095ns (82.125%))
  Logic Levels:           0  
  Clock Path Skew:        -3.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 12.934 - 8.000 ) 
    Source Clock Delay      (SCD):    8.960ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.663     8.960    PCK
    SLICE_X26Y50         FDRE                                         r  addr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.456     9.416 r  addr_reg[1]_rep/Q
                         net (fo=12, routed)          2.095    11.511    bmprom_instance/sel[1]
    RAMB36_X0Y3          RAMB36E1                                     r  bmprom_instance/data_reg_2_7/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.542    12.934    bmprom_instance/SYSCLK
    RAMB36_X0Y3          RAMB36E1                                     r  bmprom_instance/data_reg_2_7/CLKARDCLK
                         clock pessimism              0.277    13.210    
                         clock uncertainty           -0.522    12.688    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    12.122    bmprom_instance/data_reg_2_7
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                         -11.511    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 addr_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_2_7/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.456ns (17.930%)  route 2.087ns (82.070%))
  Logic Levels:           0  
  Clock Path Skew:        -3.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 12.934 - 8.000 ) 
    Source Clock Delay      (SCD):    8.960ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.663     8.960    PCK
    SLICE_X27Y52         FDRE                                         r  addr_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.456     9.416 r  addr_reg[3]_rep/Q
                         net (fo=12, routed)          2.087    11.503    bmprom_instance/sel[3]
    RAMB36_X0Y3          RAMB36E1                                     r  bmprom_instance/data_reg_2_7/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.542    12.934    bmprom_instance/SYSCLK
    RAMB36_X0Y3          RAMB36E1                                     r  bmprom_instance/data_reg_2_7/CLKARDCLK
                         clock pessimism              0.277    13.210    
                         clock uncertainty           -0.522    12.688    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    12.122    bmprom_instance/data_reg_2_7
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_2_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 0.580ns (22.051%)  route 2.050ns (77.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 12.906 - 8.000 ) 
    Source Clock Delay      (SCD):    8.966ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.669     8.966    PCK
    SLICE_X23Y45         FDRE                                         r  addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.456     9.422 r  addr_reg[16]/Q
                         net (fo=39, routed)          1.708    11.130    bmprom_instance/Q[0]
    SLICE_X35Y72         LUT3 (Prop_lut3_I2_O)        0.124    11.254 r  bmprom_instance/data_reg_2_5_ENARDEN_cooolgate_en_gate_35/O
                         net (fo=1, routed)           0.342    11.597    bmprom_instance/data_reg_2_5_ENARDEN_cooolgate_en_sig_19
    RAMB36_X2Y14         RAMB36E1                                     r  bmprom_instance/data_reg_2_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.514    12.906    bmprom_instance/SYSCLK
    RAMB36_X2Y14         RAMB36E1                                     r  bmprom_instance/data_reg_2_5/CLKARDCLK
                         clock pessimism              0.277    13.182    
                         clock uncertainty           -0.522    12.660    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.217    bmprom_instance/data_reg_2_5
  -------------------------------------------------------------------
                         required time                         12.217    
                         arrival time                         -11.597    
  -------------------------------------------------------------------
                         slack                                  0.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 addr_reg[15]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_1_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.280%)  route 0.201ns (58.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.560     2.577    PCK
    SLICE_X26Y58         FDRE                                         r  addr_reg[15]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.141     2.718 r  addr_reg[15]_rep__0/Q
                         net (fo=15, routed)          0.201     2.919    bmprom_instance/ADDRARDADDR[15]
    RAMB36_X1Y11         RAMB36E1                                     r  bmprom_instance/data_reg_1_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.869     2.028    bmprom_instance/SYSCLK
    RAMB36_X1Y11         RAMB36E1                                     r  bmprom_instance/data_reg_1_1/CLKARDCLK
                         clock pessimism             -0.247     1.782    
                         clock uncertainty            0.522     2.304    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180     2.484    bmprom_instance/data_reg_1_1
  -------------------------------------------------------------------
                         required time                         -2.484    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 addr_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_0_1/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.646%)  route 0.244ns (63.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.562     2.579    PCK
    SLICE_X27Y52         FDRE                                         r  addr_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.141     2.720 r  addr_reg[2]_rep__0/Q
                         net (fo=10, routed)          0.244     2.964    bmprom_instance/ADDRARDADDR[2]
    RAMB36_X1Y10         RAMB36E1                                     r  bmprom_instance/data_reg_0_1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.870     2.029    bmprom_instance/SYSCLK
    RAMB36_X1Y10         RAMB36E1                                     r  bmprom_instance/data_reg_0_1/CLKARDCLK
                         clock pessimism             -0.247     1.783    
                         clock uncertainty            0.522     2.305    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.488    bmprom_instance/data_reg_0_1
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           2.964    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 addr_reg[10]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_0_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.337%)  route 0.247ns (63.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.562     2.579    PCK
    SLICE_X26Y51         FDRE                                         r  addr_reg[10]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDRE (Prop_fdre_C_Q)         0.141     2.720 r  addr_reg[10]_rep__0/Q
                         net (fo=10, routed)          0.247     2.967    bmprom_instance/ADDRARDADDR[10]
    RAMB36_X1Y10         RAMB36E1                                     r  bmprom_instance/data_reg_0_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.870     2.029    bmprom_instance/SYSCLK
    RAMB36_X1Y10         RAMB36E1                                     r  bmprom_instance/data_reg_0_1/CLKARDCLK
                         clock pessimism             -0.247     1.783    
                         clock uncertainty            0.522     2.305    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.488    bmprom_instance/data_reg_0_1
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           2.967    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 addr_reg[13]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_0_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.262%)  route 0.248ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.562     2.579    PCK
    SLICE_X26Y51         FDRE                                         r  addr_reg[13]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDRE (Prop_fdre_C_Q)         0.141     2.720 r  addr_reg[13]_rep__0/Q
                         net (fo=10, routed)          0.248     2.968    bmprom_instance/ADDRARDADDR[13]
    RAMB36_X1Y10         RAMB36E1                                     r  bmprom_instance/data_reg_0_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.870     2.029    bmprom_instance/SYSCLK
    RAMB36_X1Y10         RAMB36E1                                     r  bmprom_instance/data_reg_0_1/CLKARDCLK
                         clock pessimism             -0.247     1.783    
                         clock uncertainty            0.522     2.305    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.488    bmprom_instance/data_reg_0_1
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           2.968    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 addr_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_0_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.559%)  route 0.213ns (62.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.562     2.579    PCK
    SLICE_X26Y52         FDRE                                         r  addr_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y52         FDRE (Prop_fdre_C_Q)         0.128     2.707 r  addr_reg[4]_rep__0/Q
                         net (fo=10, routed)          0.213     2.920    bmprom_instance/ADDRARDADDR[4]
    RAMB36_X1Y10         RAMB36E1                                     r  bmprom_instance/data_reg_0_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.870     2.029    bmprom_instance/SYSCLK
    RAMB36_X1Y10         RAMB36E1                                     r  bmprom_instance/data_reg_0_1/CLKARDCLK
                         clock pessimism             -0.247     1.783    
                         clock uncertainty            0.522     2.305    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.129     2.434    bmprom_instance/data_reg_0_1
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.920    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 addr_reg[8]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_1_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.663%)  route 0.254ns (64.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.561     2.578    PCK
    SLICE_X26Y54         FDRE                                         r  addr_reg[8]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y54         FDRE (Prop_fdre_C_Q)         0.141     2.719 r  addr_reg[8]_rep__0/Q
                         net (fo=10, routed)          0.254     2.974    bmprom_instance/ADDRARDADDR[8]
    RAMB36_X1Y11         RAMB36E1                                     r  bmprom_instance/data_reg_1_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.869     2.028    bmprom_instance/SYSCLK
    RAMB36_X1Y11         RAMB36E1                                     r  bmprom_instance/data_reg_1_1/CLKARDCLK
                         clock pessimism             -0.247     1.782    
                         clock uncertainty            0.522     2.304    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.487    bmprom_instance/data_reg_1_1
  -------------------------------------------------------------------
                         required time                         -2.487    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 addr_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_1_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.595%)  route 0.255ns (64.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.561     2.578    PCK
    SLICE_X26Y55         FDRE                                         r  addr_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.141     2.719 r  addr_reg[7]_rep__0/Q
                         net (fo=10, routed)          0.255     2.974    bmprom_instance/ADDRARDADDR[7]
    RAMB36_X1Y11         RAMB36E1                                     r  bmprom_instance/data_reg_1_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.869     2.028    bmprom_instance/SYSCLK
    RAMB36_X1Y11         RAMB36E1                                     r  bmprom_instance/data_reg_1_1/CLKARDCLK
                         clock pessimism             -0.247     1.782    
                         clock uncertainty            0.522     2.304    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.487    bmprom_instance/data_reg_1_1
  -------------------------------------------------------------------
                         required time                         -2.487    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 addr_reg[3]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_2_4/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.957%)  route 0.262ns (65.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.560     2.577    PCK
    SLICE_X33Y58         FDRE                                         r  addr_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141     2.718 r  addr_reg[3]_rep__2/Q
                         net (fo=4, routed)           0.262     2.981    bmprom_instance/data_reg_2_4_0[3]
    RAMB36_X2Y12         RAMB36E1                                     r  bmprom_instance/data_reg_2_4/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     2.025    bmprom_instance/SYSCLK
    RAMB36_X2Y12         RAMB36E1                                     r  bmprom_instance/data_reg_2_4/CLKARDCLK
                         clock pessimism             -0.247     1.779    
                         clock uncertainty            0.522     2.301    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     2.484    bmprom_instance/data_reg_2_4
  -------------------------------------------------------------------
                         required time                         -2.484    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 addr_reg[9]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_2_4/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.957%)  route 0.262ns (65.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.560     2.577    PCK
    SLICE_X33Y58         FDRE                                         r  addr_reg[9]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141     2.718 r  addr_reg[9]_rep__2/Q
                         net (fo=4, routed)           0.262     2.981    bmprom_instance/data_reg_2_4_0[9]
    RAMB36_X2Y12         RAMB36E1                                     r  bmprom_instance/data_reg_2_4/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     2.025    bmprom_instance/SYSCLK
    RAMB36_X2Y12         RAMB36E1                                     r  bmprom_instance/data_reg_2_4/CLKARDCLK
                         clock pessimism             -0.247     1.779    
                         clock uncertainty            0.522     2.301    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.484    bmprom_instance/data_reg_2_4
  -------------------------------------------------------------------
                         required time                         -2.484    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 addr_reg[14]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_0_5/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.232%)  route 0.283ns (66.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.562     2.579    PCK
    SLICE_X31Y52         FDRE                                         r  addr_reg[14]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141     2.720 r  addr_reg[14]_rep__1/Q
                         net (fo=10, routed)          0.283     3.004    bmprom_instance/data_reg_0_5_0[14]
    RAMB36_X2Y10         RAMB36E1                                     r  bmprom_instance/data_reg_0_5/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.871     2.030    bmprom_instance/SYSCLK
    RAMB36_X2Y10         RAMB36E1                                     r  bmprom_instance/data_reg_0_5/CLKARDCLK
                         clock pessimism             -0.247     1.784    
                         clock uncertainty            0.522     2.306    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.489    bmprom_instance/data_reg_0_5
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           3.004    
  -------------------------------------------------------------------
                         slack                                  0.515    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  iPCK

Setup :            0  Failing Endpoints,  Worst Slack        2.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.448ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_2_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        8.110ns  (logic 3.421ns (42.185%)  route 4.689ns (57.815%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        3.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.156ns = ( 48.156 - 40.000 ) 
    Source Clock Delay      (SCD):    5.384ns = ( 37.384 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.715    37.384    bmprom_instance/SYSCLK
    RAMB36_X0Y3          RAMB36E1                                     r  bmprom_instance/data_reg_2_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    40.256 r  bmprom_instance/data_reg_2_7/CASCADEOUTA
                         net (fo=1, routed)           0.065    40.321    bmprom_instance/data_reg_2_7_n_0
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    40.746 r  bmprom_instance/data_reg_3_7/DOADO[0]
                         net (fo=1, routed)           4.623    45.369    bmprom_instance/data_reg_3_7_n_35
    SLICE_X26Y49         LUT4 (Prop_lut4_I3_O)        0.124    45.493 r  bmprom_instance/R[1]_i_1/O
                         net (fo=1, routed)           0.000    45.493    bmprom_instance_n_7
    SLICE_X26Y49         FDRE                                         r  R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.500    48.156    PCK
    SLICE_X26Y49         FDRE                                         r  R_reg[1]/C
                         clock pessimism              0.277    48.432    
                         clock uncertainty           -0.522    47.910    
    SLICE_X26Y49         FDRE (Setup_fdre_C_D)        0.031    47.941    R_reg[1]
  -------------------------------------------------------------------
                         required time                         47.941    
                         arrival time                         -45.493    
  -------------------------------------------------------------------
                         slack                                  2.448    

Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_2_8/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        8.110ns  (logic 3.421ns (42.181%)  route 4.689ns (57.819%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        3.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.156ns = ( 48.156 - 40.000 ) 
    Source Clock Delay      (SCD):    5.379ns = ( 37.379 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.710    37.379    bmprom_instance/SYSCLK
    RAMB36_X1Y6          RAMB36E1                                     r  bmprom_instance/data_reg_2_8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    40.251 r  bmprom_instance/data_reg_2_8/CASCADEOUTA
                         net (fo=1, routed)           0.065    40.316    bmprom_instance/data_reg_2_8_n_0
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    40.741 r  bmprom_instance/data_reg_3_8/DOADO[0]
                         net (fo=1, routed)           4.624    45.365    bmprom_instance/data_reg_3_8_n_35
    SLICE_X26Y49         LUT4 (Prop_lut4_I3_O)        0.124    45.489 r  bmprom_instance/R[2]_i_3/O
                         net (fo=1, routed)           0.000    45.489    bmprom_instance_n_6
    SLICE_X26Y49         FDRE                                         r  R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.500    48.156    PCK
    SLICE_X26Y49         FDRE                                         r  R_reg[2]/C
                         clock pessimism              0.277    48.432    
                         clock uncertainty           -0.522    47.910    
    SLICE_X26Y49         FDRE (Setup_fdre_C_D)        0.031    47.941    R_reg[2]
  -------------------------------------------------------------------
                         required time                         47.941    
                         arrival time                         -45.489    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        8.085ns  (logic 3.421ns (42.314%)  route 4.664ns (57.686%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        3.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.143ns = ( 48.143 - 40.000 ) 
    Source Clock Delay      (SCD):    5.377ns = ( 37.377 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.708    37.377    bmprom_instance/SYSCLK
    RAMB36_X0Y11         RAMB36E1                                     r  bmprom_instance/data_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    40.249 r  bmprom_instance/data_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065    40.314    bmprom_instance/data_reg_0_3_n_0
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    40.739 r  bmprom_instance/data_reg_1_3/DOADO[0]
                         net (fo=1, routed)           4.598    45.338    bmprom_instance/data_reg_1_3_n_35
    SLICE_X26Y57         LUT4 (Prop_lut4_I1_O)        0.124    45.462 r  bmprom_instance/G[0]_i_1/O
                         net (fo=1, routed)           0.000    45.462    bmprom_instance_n_5
    SLICE_X26Y57         FDRE                                         r  G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.488    48.143    PCK
    SLICE_X26Y57         FDRE                                         r  G_reg[0]/C
                         clock pessimism              0.277    48.420    
                         clock uncertainty           -0.522    47.897    
    SLICE_X26Y57         FDRE (Setup_fdre_C_D)        0.029    47.926    G_reg[0]
  -------------------------------------------------------------------
                         required time                         47.926    
                         arrival time                         -45.462    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        8.057ns  (logic 3.421ns (42.458%)  route 4.636ns (57.542%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        3.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.145ns = ( 48.145 - 40.000 ) 
    Source Clock Delay      (SCD):    5.352ns = ( 37.352 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.683    37.352    bmprom_instance/SYSCLK
    RAMB36_X1Y14         RAMB36E1                                     r  bmprom_instance/data_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    40.224 r  bmprom_instance/data_reg_0_2/CASCADEOUTA
                         net (fo=1, routed)           0.065    40.289    bmprom_instance/data_reg_0_2_n_0
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    40.714 r  bmprom_instance/data_reg_1_2/DOADO[0]
                         net (fo=1, routed)           4.571    45.285    bmprom_instance/data_reg_1_2_n_35
    SLICE_X35Y56         LUT4 (Prop_lut4_I1_O)        0.124    45.409 r  bmprom_instance/B[2]_i_1/O
                         net (fo=1, routed)           0.000    45.409    bmprom_instance_n_0
    SLICE_X35Y56         FDRE                                         r  B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.490    48.145    PCK
    SLICE_X35Y56         FDRE                                         r  B_reg[2]/C
                         clock pessimism              0.277    48.422    
                         clock uncertainty           -0.522    47.899    
    SLICE_X35Y56         FDRE (Setup_fdre_C_D)        0.029    47.928    B_reg[2]
  -------------------------------------------------------------------
                         required time                         47.928    
                         arrival time                         -45.409    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.547ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        8.015ns  (logic 3.421ns (42.682%)  route 4.594ns (57.318%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        3.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.144ns = ( 48.144 - 40.000 ) 
    Source Clock Delay      (SCD):    5.365ns = ( 37.365 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.696    37.365    bmprom_instance/SYSCLK
    RAMB36_X1Y12         RAMB36E1                                     r  bmprom_instance/data_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    40.237 r  bmprom_instance/data_reg_0_0/CASCADEOUTA
                         net (fo=1, routed)           0.065    40.302    bmprom_instance/data_reg_0_0_n_0
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    40.727 r  bmprom_instance/data_reg_1_0/DOADO[0]
                         net (fo=1, routed)           4.529    45.256    bmprom_instance/data_reg_1_0_n_35
    SLICE_X35Y58         LUT4 (Prop_lut4_I1_O)        0.124    45.380 r  bmprom_instance/B[0]_i_1/O
                         net (fo=1, routed)           0.000    45.380    bmprom_instance_n_2
    SLICE_X35Y58         FDRE                                         r  B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.489    48.144    PCK
    SLICE_X35Y58         FDRE                                         r  B_reg[0]/C
                         clock pessimism              0.277    48.421    
                         clock uncertainty           -0.522    47.898    
    SLICE_X35Y58         FDRE (Setup_fdre_C_D)        0.029    47.927    B_reg[0]
  -------------------------------------------------------------------
                         required time                         47.927    
                         arrival time                         -45.380    
  -------------------------------------------------------------------
                         slack                                  2.547    

Slack (MET) :             2.556ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_2_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            G_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        8.020ns  (logic 3.421ns (42.654%)  route 4.599ns (57.346%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        3.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.144ns = ( 48.144 - 40.000 ) 
    Source Clock Delay      (SCD):    5.353ns = ( 37.353 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.684    37.353    bmprom_instance/SYSCLK
    RAMB36_X2Y14         RAMB36E1                                     r  bmprom_instance/data_reg_2_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    40.225 r  bmprom_instance/data_reg_2_5/CASCADEOUTA
                         net (fo=1, routed)           0.065    40.290    bmprom_instance/data_reg_2_5_n_0
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    40.715 r  bmprom_instance/data_reg_3_5/DOADO[0]
                         net (fo=1, routed)           4.534    45.249    bmprom_instance/data_reg_3_5_n_35
    SLICE_X35Y58         LUT4 (Prop_lut4_I3_O)        0.124    45.373 r  bmprom_instance/G[2]_i_1/O
                         net (fo=1, routed)           0.000    45.373    bmprom_instance_n_3
    SLICE_X35Y58         FDRE                                         r  G_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.489    48.144    PCK
    SLICE_X35Y58         FDRE                                         r  G_reg[2]/C
                         clock pessimism              0.277    48.421    
                         clock uncertainty           -0.522    47.898    
    SLICE_X35Y58         FDRE (Setup_fdre_C_D)        0.031    47.929    G_reg[2]
  -------------------------------------------------------------------
                         required time                         47.929    
                         arrival time                         -45.373    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.719ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        7.887ns  (logic 3.421ns (43.374%)  route 4.466ns (56.626%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        3.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.145ns = ( 48.145 - 40.000 ) 
    Source Clock Delay      (SCD):    5.370ns = ( 37.370 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.701    37.370    bmprom_instance/SYSCLK
    RAMB36_X2Y4          RAMB36E1                                     r  bmprom_instance/data_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    40.242 r  bmprom_instance/data_reg_2_1/CASCADEOUTA
                         net (fo=1, routed)           0.065    40.307    bmprom_instance/data_reg_2_1_n_0
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    40.732 r  bmprom_instance/data_reg_3_1/DOADO[0]
                         net (fo=1, routed)           4.401    45.133    bmprom_instance/data_reg_3_1_n_35
    SLICE_X34Y55         LUT4 (Prop_lut4_I3_O)        0.124    45.257 r  bmprom_instance/B[1]_i_1/O
                         net (fo=1, routed)           0.000    45.257    bmprom_instance_n_1
    SLICE_X34Y55         FDRE                                         r  B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.490    48.145    PCK
    SLICE_X34Y55         FDRE                                         r  B_reg[1]/C
                         clock pessimism              0.277    48.422    
                         clock uncertainty           -0.522    47.899    
    SLICE_X34Y55         FDRE (Setup_fdre_C_D)        0.077    47.976    B_reg[1]
  -------------------------------------------------------------------
                         required time                         47.976    
                         arrival time                         -45.257    
  -------------------------------------------------------------------
                         slack                                  2.719    

Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_2_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        7.714ns  (logic 3.421ns (44.350%)  route 4.293ns (55.650%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        3.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.144ns = ( 48.144 - 40.000 ) 
    Source Clock Delay      (SCD):    5.366ns = ( 37.366 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.697    37.366    bmprom_instance/SYSCLK
    RAMB36_X2Y12         RAMB36E1                                     r  bmprom_instance/data_reg_2_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    40.238 r  bmprom_instance/data_reg_2_4/CASCADEOUTA
                         net (fo=1, routed)           0.065    40.303    bmprom_instance/data_reg_2_4_n_0
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    40.728 r  bmprom_instance/data_reg_3_4/DOADO[0]
                         net (fo=1, routed)           4.227    44.955    bmprom_instance/data_reg_3_4_n_35
    SLICE_X35Y58         LUT4 (Prop_lut4_I3_O)        0.124    45.079 r  bmprom_instance/G[1]_i_1/O
                         net (fo=1, routed)           0.000    45.079    bmprom_instance_n_4
    SLICE_X35Y58         FDRE                                         r  G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.489    48.144    PCK
    SLICE_X35Y58         FDRE                                         r  G_reg[1]/C
                         clock pessimism              0.277    48.421    
                         clock uncertainty           -0.522    47.898    
    SLICE_X35Y58         FDRE (Setup_fdre_C_D)        0.031    47.929    G_reg[1]
  -------------------------------------------------------------------
                         required time                         47.929    
                         arrival time                         -45.079    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             3.172ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_0_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        7.375ns  (logic 3.421ns (46.386%)  route 3.954ns (53.614%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        3.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.156ns = ( 48.156 - 40.000 ) 
    Source Clock Delay      (SCD):    5.392ns = ( 37.392 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.723    37.392    bmprom_instance/SYSCLK
    RAMB36_X0Y7          RAMB36E1                                     r  bmprom_instance/data_reg_0_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    40.264 r  bmprom_instance/data_reg_0_6/CASCADEOUTA
                         net (fo=1, routed)           0.065    40.329    bmprom_instance/data_reg_0_6_n_0
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    40.754 r  bmprom_instance/data_reg_1_6/DOADO[0]
                         net (fo=1, routed)           3.889    44.643    bmprom_instance/data_reg_1_6_n_35
    SLICE_X26Y49         LUT4 (Prop_lut4_I1_O)        0.124    44.767 r  bmprom_instance/R[0]_i_1/O
                         net (fo=1, routed)           0.000    44.767    bmprom_instance_n_8
    SLICE_X26Y49         FDRE                                         r  R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         1.500    48.156    PCK
    SLICE_X26Y49         FDRE                                         r  R_reg[0]/C
                         clock pessimism              0.277    48.432    
                         clock uncertainty           -0.522    47.910    
    SLICE_X26Y49         FDRE (Setup_fdre_C_D)        0.029    47.939    R_reg[0]
  -------------------------------------------------------------------
                         required time                         47.939    
                         arrival time                         -44.767    
  -------------------------------------------------------------------
                         slack                                  3.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 bmprom_instance/data_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.630ns (25.625%)  route 1.829ns (74.375%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.600     1.512    bmprom_instance/SYSCLK
    RAMB36_X1Y11         RAMB36E1                                     r  bmprom_instance/data_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.097 r  bmprom_instance/data_reg_1_1/DOADO[0]
                         net (fo=1, routed)           1.829     3.926    bmprom_instance/data_reg_1_1_n_35
    SLICE_X34Y55         LUT4 (Prop_lut4_I1_O)        0.045     3.971 r  bmprom_instance/B[1]_i_1/O
                         net (fo=1, routed)           0.000     3.971    bmprom_instance_n_1
    SLICE_X34Y55         FDRE                                         r  B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.831     3.414    PCK
    SLICE_X34Y55         FDRE                                         r  B_reg[1]/C
                         clock pessimism             -0.247     3.167    
                         clock uncertainty            0.522     3.689    
    SLICE_X34Y55         FDRE (Hold_fdre_C_D)         0.120     3.809    B_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.809    
                         arrival time                           3.971    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 bmprom_instance/data_reg_1_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.452ns  (logic 0.630ns (25.696%)  route 1.822ns (74.304%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.610     1.522    bmprom_instance/SYSCLK
    RAMB36_X0Y8          RAMB36E1                                     r  bmprom_instance/data_reg_1_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.107 r  bmprom_instance/data_reg_1_6/DOADO[0]
                         net (fo=1, routed)           1.822     3.929    bmprom_instance/data_reg_1_6_n_35
    SLICE_X26Y49         LUT4 (Prop_lut4_I1_O)        0.045     3.974 r  bmprom_instance/R[0]_i_1/O
                         net (fo=1, routed)           0.000     3.974    bmprom_instance_n_8
    SLICE_X26Y49         FDRE                                         r  R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.832     3.415    PCK
    SLICE_X26Y49         FDRE                                         r  R_reg[0]/C
                         clock pessimism             -0.247     3.168    
                         clock uncertainty            0.522     3.690    
    SLICE_X26Y49         FDRE (Hold_fdre_C_D)         0.091     3.781    R_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.781    
                         arrival time                           3.974    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 bmprom_instance/data_reg_3_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.630ns (25.389%)  route 1.851ns (74.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.506    bmprom_instance/SYSCLK
    RAMB36_X2Y13         RAMB36E1                                     r  bmprom_instance/data_reg_3_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.091 r  bmprom_instance/data_reg_3_4/DOADO[0]
                         net (fo=1, routed)           1.851     3.943    bmprom_instance/data_reg_3_4_n_35
    SLICE_X35Y58         LUT4 (Prop_lut4_I3_O)        0.045     3.988 r  bmprom_instance/G[1]_i_1/O
                         net (fo=1, routed)           0.000     3.988    bmprom_instance_n_4
    SLICE_X35Y58         FDRE                                         r  G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.830     3.413    PCK
    SLICE_X35Y58         FDRE                                         r  G_reg[1]/C
                         clock pessimism             -0.247     3.166    
                         clock uncertainty            0.522     3.688    
    SLICE_X35Y58         FDRE (Hold_fdre_C_D)         0.092     3.780    G_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.780    
                         arrival time                           3.988    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 bmprom_instance/data_reg_3_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.630ns (25.467%)  route 1.844ns (74.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.605     1.517    bmprom_instance/SYSCLK
    RAMB36_X2Y7          RAMB36E1                                     r  bmprom_instance/data_reg_3_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.102 r  bmprom_instance/data_reg_3_0/DOADO[0]
                         net (fo=1, routed)           1.844     3.946    bmprom_instance/data_reg_3_0_n_35
    SLICE_X35Y58         LUT4 (Prop_lut4_I3_O)        0.045     3.991 r  bmprom_instance/B[0]_i_1/O
                         net (fo=1, routed)           0.000     3.991    bmprom_instance_n_2
    SLICE_X35Y58         FDRE                                         r  B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.830     3.413    PCK
    SLICE_X35Y58         FDRE                                         r  B_reg[0]/C
                         clock pessimism             -0.247     3.166    
                         clock uncertainty            0.522     3.688    
    SLICE_X35Y58         FDRE (Hold_fdre_C_D)         0.091     3.779    B_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.779    
                         arrival time                           3.991    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 bmprom_instance/data_reg_mux_sel__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.209ns (8.254%)  route 2.323ns (91.746%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.558     1.470    bmprom_instance/SYSCLK
    SLICE_X28Y58         FDRE                                         r  bmprom_instance/data_reg_mux_sel__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  bmprom_instance/data_reg_mux_sel__7/Q
                         net (fo=9, routed)           2.323     3.957    bmprom_instance/data_reg_mux_sel__7_n_0
    SLICE_X26Y49         LUT4 (Prop_lut4_I2_O)        0.045     4.002 r  bmprom_instance/R[2]_i_3/O
                         net (fo=1, routed)           0.000     4.002    bmprom_instance_n_6
    SLICE_X26Y49         FDRE                                         r  R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.832     3.415    PCK
    SLICE_X26Y49         FDRE                                         r  R_reg[2]/C
                         clock pessimism             -0.247     3.168    
                         clock uncertainty            0.522     3.690    
    SLICE_X26Y49         FDRE (Hold_fdre_C_D)         0.092     3.782    R_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.782    
                         arrival time                           4.002    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 bmprom_instance/data_reg_3_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.630ns (25.381%)  route 1.852ns (74.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.608     1.520    bmprom_instance/SYSCLK
    RAMB36_X2Y9          RAMB36E1                                     r  bmprom_instance/data_reg_3_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.105 r  bmprom_instance/data_reg_3_2/DOADO[0]
                         net (fo=1, routed)           1.852     3.957    bmprom_instance/data_reg_3_2_n_35
    SLICE_X35Y56         LUT4 (Prop_lut4_I3_O)        0.045     4.002 r  bmprom_instance/B[2]_i_1/O
                         net (fo=1, routed)           0.000     4.002    bmprom_instance_n_0
    SLICE_X35Y56         FDRE                                         r  B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.831     3.414    PCK
    SLICE_X35Y56         FDRE                                         r  B_reg[2]/C
                         clock pessimism             -0.247     3.167    
                         clock uncertainty            0.522     3.689    
    SLICE_X35Y56         FDRE (Hold_fdre_C_D)         0.091     3.780    B_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.780    
                         arrival time                           4.002    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 bmprom_instance/data_reg_1_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            G_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.630ns (25.192%)  route 1.871ns (74.808%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.600     1.512    bmprom_instance/SYSCLK
    RAMB36_X2Y11         RAMB36E1                                     r  bmprom_instance/data_reg_1_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.097 r  bmprom_instance/data_reg_1_5/DOADO[0]
                         net (fo=1, routed)           1.871     3.968    bmprom_instance/data_reg_1_5_n_35
    SLICE_X35Y58         LUT4 (Prop_lut4_I1_O)        0.045     4.013 r  bmprom_instance/G[2]_i_1/O
                         net (fo=1, routed)           0.000     4.013    bmprom_instance_n_3
    SLICE_X35Y58         FDRE                                         r  G_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.830     3.413    PCK
    SLICE_X35Y58         FDRE                                         r  G_reg[2]/C
                         clock pessimism             -0.247     3.166    
                         clock uncertainty            0.522     3.688    
    SLICE_X35Y58         FDRE (Hold_fdre_C_D)         0.092     3.780    G_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.780    
                         arrival time                           4.013    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 bmprom_instance/data_reg_mux_sel__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.209ns (8.219%)  route 2.334ns (91.781%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.558     1.470    bmprom_instance/SYSCLK
    SLICE_X28Y58         FDRE                                         r  bmprom_instance/data_reg_mux_sel__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  bmprom_instance/data_reg_mux_sel__7/Q
                         net (fo=9, routed)           2.334     3.968    bmprom_instance/data_reg_mux_sel__7_n_0
    SLICE_X26Y57         LUT4 (Prop_lut4_I2_O)        0.045     4.013 r  bmprom_instance/G[0]_i_1/O
                         net (fo=1, routed)           0.000     4.013    bmprom_instance_n_5
    SLICE_X26Y57         FDRE                                         r  G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.829     3.412    PCK
    SLICE_X26Y57         FDRE                                         r  G_reg[0]/C
                         clock pessimism             -0.247     3.165    
                         clock uncertainty            0.522     3.687    
    SLICE_X26Y57         FDRE (Hold_fdre_C_D)         0.091     3.778    G_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.778    
                         arrival time                           4.013    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 bmprom_instance/data_reg_1_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 0.630ns (24.438%)  route 1.948ns (75.561%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.605     1.517    bmprom_instance/SYSCLK
    RAMB36_X0Y6          RAMB36E1                                     r  bmprom_instance/data_reg_1_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.102 r  bmprom_instance/data_reg_1_7/DOADO[0]
                         net (fo=1, routed)           1.948     4.050    bmprom_instance/data_reg_1_7_n_35
    SLICE_X26Y49         LUT4 (Prop_lut4_I1_O)        0.045     4.095 r  bmprom_instance/R[1]_i_1/O
                         net (fo=1, routed)           0.000     4.095    bmprom_instance_n_7
    SLICE_X26Y49         FDRE                                         r  R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=122, routed)         0.832     3.415    PCK
    SLICE_X26Y49         FDRE                                         r  R_reg[1]/C
                         clock pessimism             -0.247     3.168    
                         clock uncertainty            0.522     3.690    
    SLICE_X26Y49         FDRE (Hold_fdre_C_D)         0.092     3.782    R_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.782    
                         arrival time                           4.095    
  -------------------------------------------------------------------
                         slack                                  0.313    





