<module name="PRUSS1_MII_MDIO" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PRUSS_MII_MDIO_VER" acronym="PRUSS_MII_MDIO_VER" offset="0x0" page="2" width="32" description="MDIO MODULE VERSION REGISTER">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0x-" description="IP Revision." range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_MII_MDIO_CONTROL" acronym="PRUSS_MII_MDIO_CONTROL" offset="0x4" page="2" width="32" description="MDIO MODULE CONTROL REGISTER">
    <bitfield id="IDLE" width="1" begin="31" end="31" resetval="0x1" description="MDIO state machine IDLE. Set to 1 when the state machine is in the idle state." range="" rwaccess="R"/>
    <bitfield id="ENABLE" width="1" begin="30" end="30" resetval="0x0" description="Enable control. Writing a 1 to this bit enables the MDIO state machine, writing a 0 disables it. If the MDIO state machine is active at the time it is disabled, it will complete the current operation before halting and setting the idle bit. If using byte access, the enable bit has to be the last bit written in this register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="HIGHEST_USER_CHANNEL" width="5" begin="28" end="24" resetval="0x1" description="Highest user channel. This field specifies the highest useraccess channel that is available in the module and is currently set to 1. This implies thatMDIOUserAccess1 is the highest available user access channel." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PREAMBLE" width="1" begin="20" end="20" resetval="0x0" description="Preamble disable. Writing a 1 to this bit disables this device from sending MDIO frame preambles." range="" rwaccess="RW"/>
    <bitfield id="FAULT" width="1" begin="19" end="19" resetval="0x0" description="Fault indicator. This bit is set to 1 if the MDIO pins fail to read back what the device is driving onto them. This indicates a physical layer fault and the module state machine is reset. Writing a 1 to it clears this bit." range="" rwaccess="RW"/>
    <bitfield id="FAULT_DETECT_ENABLE" width="1" begin="18" end="18" resetval="0x0" description="Fault detect enable. This bit has to be set to 1 to enable the physical layer fault detection." range="" rwaccess="RW"/>
    <bitfield id="INT_TEST_ENABLE" width="1" begin="17" end="17" resetval="0x0" description="Interrupt test enable. This bit can be set to 1 to enable the host to set the userint and linkint bits for test purposes." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKDIV" width="16" begin="15" end="0" resetval="0xff" description="Clock Divider. This field specifies the division ratio between CLK and the frequency of MDCLK. MDCLK is disabled when clkdiv is set to 0. MDCLK frequency = clk frequency/(clkdiv+1)." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_MII_MDIO_ALIVE" acronym="PRUSS_MII_MDIO_ALIVE" offset="0x8" page="2" width="32" description="PHY ACKNOWLEDGE STATUS REGISTER">
    <bitfield id="ALIVE" width="32" begin="31" end="0" resetval="0x0" description="MDIO Alive bitfield. Each of the 32 bits of this register is set if the most recent access to the PHY with address corresponding to the register bit number was acknowledged by the PHY, the bit is reset if the PHY fails to acknowledge the access. Both the user and polling accesses to a PHY will cause the corresponding alive bit to be updated. The alive bits are only meant to be used to give an indication of the presence or not of a PHY with the corresponding address. Writing a 1 to any bit will clear it, writing a 0 has no effect." range="" rwaccess="RWr1Clr"/>
  </register>
  <register id="PRUSS_MII_MDIO_LINK" acronym="PRUSS_MII_MDIO_LINK" offset="0xC" page="2" width="32" description="PHY LINK STATUS REGISTER">
    <bitfield id="LINK" width="32" begin="31" end="0" resetval="0x0" description="MDIO Link state. This register is updated after a read of the Generic Status Register of a PHY. The bit is set if the PHY with the corresponding address has link and the PHY acknowledges the read transaction. The bit is reset if the PHY indicates it does not have link or fails to acknowledge the read transaction. Writes to the register have no effect. In addition, the status of the two PHYs specified in theMDIOUserPhySel registers can be determined using the MLINK input pins. This is determined by the linksel bit in the MDIOUserPhySel register." range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_MII_MDIO_LINKINTRAW" acronym="PRUSS_MII_MDIO_LINKINTRAW" offset="0x10" page="2" width="32" description="LINK STATUS CHANGE INTERRUPT REGISTER (RAW VALUE)">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 000" description="" range="" rwaccess="R"/>
    <bitfield id="LINKINTRAW" width="2" begin="1" end="0" resetval="0x0" description="MDIO link change event, raw value. When asserted &#8216;1&#8217;, a bit indicates that there was anMDIO link change event (i.e. change in the MDIOLink register) corresponding to the PHY address in the MDIOUserPhySel register. linkintraw[0] and linkintraw[1] correspond to MDIOUserPhySel0 and MDIOUserPhysel1, respectively. Writing a &#8216;1&#8217; will clear the event and writing 0 has no effect.If the int_test bit in the MDIOControl register is set, the host may set the linkintraw bits to a &#8216;1&#8217;.This mode may be used for test purposes." range="" rwaccess="RWr1Clr"/>
  </register>
  <register id="PRUSS_MII_MDIO_LINKINTMASKED" acronym="PRUSS_MII_MDIO_LINKINTMASKED" offset="0x14" page="2" width="32" description="LINK STATUS CHANGE INTERRUPT REGISTER (MASKED VALUE)">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 000" description="" range="" rwaccess="R"/>
    <bitfield id="LINKINTMASKED" width="2" begin="1" end="0" resetval="0x0" description="MDIO link change interrupt, masked value. When asserted &#8216;1&#8217;, a bit indicates that there was an MDIO link change event (i.e. change in the MDIOLink register) corresponding to the PHY address in the MDIOUserPhySel register and the corresponding linkint_enable bit was set.. linkintmasked[0] and linkintmasked[1] correspond to MDIOUserPhySel0 and MDIOUserPhysel1, respectively. Writing a &#8216;1&#8217; will clear the interrupt and writing 0 has no effect. If the int_test bit in the MDIOControl register is set, the host may set the linkint bits to a &#8216;1&#8217;. This mode may be used for test purposes." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_MII_MDIO_USERINTRAW" acronym="PRUSS_MII_MDIO_USERINTRAW" offset="0x20" page="2" width="32" description="USER COMMAND COMPLETE INTERRUPT REGISTER (RAW VALUE)">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 000" description="" range="" rwaccess="R"/>
    <bitfield id="USERINTRAW" width="2" begin="1" end="0" resetval="0x0" description="Raw value of MDIO user command complete event for MDIOUserAccess1 through MDIOUserAccess0, respectively. When asserted &#8216;1&#8217;, a bit indicates that the previously scheduled PHY read or write command using that particular MDIOUserAccess register has completed. Writing a &#8216;1&#8217; will clear the event and writing &#8216;0&#8217; has no effect. If the int_test bit in the MDIOControl register is set, the host may set the userintraw bits to a &#8216;1&#8217;. This mode may be used for test purposes." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_MII_MDIO_USERINTMASKED" acronym="PRUSS_MII_MDIO_USERINTMASKED" offset="0x24" page="2" width="32" description="USER COMMAND COMPLETE INTERRUPT REGISTER (MASKED VALUE)">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 000" description="" range="" rwaccess="R"/>
    <bitfield id="USERINTMASKED" width="2" begin="1" end="0" resetval="0x0" description="Masked value of MDIO user command complete interrupt for MDIOUserAccess1 through MDIOUserAccess0, respectively. When asserted &#8216;1&#8217;, a bit indicates that the previously scheduled PHY read or write command using that particular MDIOUserAccess register has completed and the corresponding userintmaskset bit is set to &#8216;1&#8217;.Writing a &#8216;1&#8217; will clear the interrupt and writing &#8216;0&#8217; has no effect. If the int_test bit in the MDIOControl register is set, the host may set the userintmasked bits to a &#8216;1&#8217;. This mode may be used for test purposes." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_MII_MDIO_USERINTMASKSET" acronym="PRUSS_MII_MDIO_USERINTMASKSET" offset="0x28" page="2" width="32" description="USER INTERRUPT MASK SET REGISTER">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 000" description="" range="" rwaccess="R"/>
    <bitfield id="USERINTMASKEDSET" width="2" begin="1" end="0" resetval="0x0" description="MDIO user interrupt mask set for userintmasked[1:0], respectively. Writing a bit to &#8216;1&#8217; will enable MDIO user command complete interrupts for that particular MDIOUserAccess register. MDIO user interrupt for a particular MDIOUserAccess register is disabled if the corresponding bit is &#8216;0&#8217;. Writing a &#8216;0&#8217; to this register has no effect." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_MII_MDIO_USERINTMASKCLR" acronym="PRUSS_MII_MDIO_USERINTMASKCLR" offset="0x2C" page="2" width="32" description="USER INTERRUPT MASK CLEAR REGISTER">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 000" description="" range="" rwaccess="R"/>
    <bitfield id="USERINTMASKEDCLR" width="2" begin="1" end="0" resetval="0x0" description="MDIO user command complete interrupt mask clear for userintmasked[1:0], respectively. Writing a bit to &#8216;1&#8217; will disable further user command complete interrupts for that particular MDIOUserAccess register. Writing a &#8216;0&#8217; to this register has no effect." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_MII_MDIO_USERACCESS0" acronym="PRUSS_MII_MDIO_USERACCESS0" offset="0x80" page="2" width="32" description="USER ACCESS REGISTER0">
    <bitfield id="GO" width="1" begin="31" end="31" resetval="0x0" description="Go. Writing a 1 to this bit causes the MDIO state machine to perform an MDIO access when it is convenient for it to do so, this is not an instantaneous process. Writing a 0 to this bit has no effect. This bit is write able only if the MDIO state machine is enabled. This bit will self clear when the requested access has been completed. Any writes to the MDIOUserAccess0 register are blocked when the go bit is &#8216;1&#8217;. If byte access is being used, the go bit should be written last." range="" rwaccess="RW"/>
    <bitfield id="WRITE" width="1" begin="30" end="30" resetval="0x0" description="Write enable. Setting this bit to a 1 causes the MDIO transaction to be a register write, otherwise it is a register read." range="" rwaccess="RW"/>
    <bitfield id="ACK" width="1" begin="29" end="29" resetval="0x0" description="Acknowledge. This bit is set if the PHY acknowledged the read transaction." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="28" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REGADR" width="5" begin="25" end="21" resetval="0x0" description="Register address. This field specifies the PHY register to be accessed for this transaction." range="" rwaccess="RW"/>
    <bitfield id="PHYADR" width="5" begin="20" end="16" resetval="0x0" description="PHY address. This field specifies the PHY to be accessed for this transaction." range="" rwaccess="RW"/>
    <bitfield id="DATA" width="16" begin="15" end="0" resetval="0x0" description="User data. The data value read from or to be written to the specified PHY register." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_MII_MDIO_USERPHYSEL0" acronym="PRUSS_MII_MDIO_USERPHYSEL0" offset="0x84" page="2" width="32" description="USER PHY SELECT REGISTER0">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0000 00" description="" range="" rwaccess="R"/>
    <bitfield id="LINKSEL" width="1" begin="7" end="7" resetval="0x0" description="Link status determination select. Set to &#8216;1&#8217; to determine link status using the MLINK pin. Default value is &#8216;0&#8217; which implies that the link status is determined by the MDIO state machine." range="" rwaccess="RW"/>
    <bitfield id="LINKINT_ENABLE" width="1" begin="6" end="6" resetval="0x0" description="Link change interrupt enable. Set to &#8216;1&#8217; to enable link change status interrupts for PHY address specified in phyadr_mon. Link change interrupts are disabled if this bit is set to &#8216;0&#8217;." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="PHYADR_MON" width="5" begin="4" end="0" resetval="0x0" description="PHY address whose link status is to be monitored." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_MII_MDIO_USERACCESS1" acronym="PRUSS_MII_MDIO_USERACCESS1" offset="0x88" page="2" width="32" description="USER ACCESS REGISTER1">
    <bitfield id="GO" width="1" begin="31" end="31" resetval="0x0" description="Go. Writing a 1 to this bit causes the MDIO state machine to perform an MDIO access when it is convenient for it to do so, this is not an instantaneous process. Writing a 0 to this bit has no effect. This bit is write able only if the MDIO state machine is enabled. This bit will self clear when the requested access has been completed. Any writes to the MDIOUserAccess0 register are blocked when the go bit is &#8216;1&#8217;. If byte access is being used, the go bit should be written last." range="" rwaccess="RW"/>
    <bitfield id="WRITE" width="1" begin="30" end="30" resetval="0x0" description="Write enable. Setting this bit to a 1 causes the MDIO transaction to be a register write, otherwise it is a register read." range="" rwaccess="RW"/>
    <bitfield id="ACK" width="1" begin="29" end="29" resetval="0x0" description="Acknowledge. This bit is set if the PHY acknowledged the read transaction." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="28" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REGADR" width="5" begin="25" end="21" resetval="0x0" description="Register address. This field specifies the PHY register to be accessed for this transaction." range="" rwaccess="RW"/>
    <bitfield id="PHYADR" width="5" begin="20" end="16" resetval="0x0" description="PHY address. This field specifies the PHY to be accessed for this transaction." range="" rwaccess="RW"/>
    <bitfield id="DATA" width="16" begin="15" end="0" resetval="0x0" description="User data. The data value read from or to be written to the specified PHY register." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_MII_MDIO_USERPHYSEL1" acronym="PRUSS_MII_MDIO_USERPHYSEL1" offset="0x8C" page="2" width="32" description="USER PHY SELECT REGISTER1">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0000 000" description="" range="" rwaccess="R"/>
    <bitfield id="LINKSEL" width="1" begin="7" end="7" resetval="0x0" description="Link status determination select. Set to &#8216;1&#8217; to determine link status using the MLINK pin. Default value is &#8216;0&#8217; which implies that the link status is determined by the MDIO state machine." range="" rwaccess="RW"/>
    <bitfield id="LINKINT_ENABLE" width="1" begin="6" end="6" resetval="0x0" description="Link change interrupt enable. Set to &#8216;1&#8217; to enable link change status interrupts for PHY address specified in phyadr_mon. Link change interrupts are disabled if this bit is set to &#8216;0&#8217;." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="PHYADR_MON" width="5" begin="4" end="0" resetval="0x0" description="PHY address whose link status is to be monitored." range="" rwaccess="RW"/>
  </register>
</module>
