
---------- Begin Simulation Statistics ----------
final_tick                               1589656100500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 366121                       # Simulator instruction rate (inst/s)
host_mem_usage                                4504608                       # Number of bytes of host memory used
host_op_rate                                   568416                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4097.01                       # Real time elapsed on the host
host_tick_rate                              126945017                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2328807782                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.520095                       # Number of seconds simulated
sim_ticks                                520095233500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3501102                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7002199                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      8227814                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       390006                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      8646698                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2182626                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      8227814                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      6045188                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         9054842                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          199297                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       312863                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          52089252                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         35306786                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       390366                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            8833774                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      27678721                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      4922155                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      767694187                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    886229809                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.866247                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.906945                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    653905371     73.79%     73.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     82931774      9.36%     83.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     29486105      3.33%     86.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     26989981      3.05%     89.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     28975640      3.27%     92.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     17283961      1.95%     94.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     11779666      1.33%     96.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7198590      0.81%     96.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     27678721      3.12%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    886229809                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts          698559296                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       198704                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         237825453                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             134565501                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           21      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    235954012     30.74%     30.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     30.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     30.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     84772741     11.04%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu     24802932      3.23%     45.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     45.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     45.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       754186      0.10%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd    117779713     15.34%     60.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      5624045      0.73%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv      2786974      0.36%     61.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult    120554460     15.70%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt       148336      0.02%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      4983029      0.65%     77.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1595594      0.21%     78.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    129582472     16.88%     95.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     38355671      5.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    767694186                       # Class of committed instruction
system.switch_cpus.commit.refs              174516766                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             767694186                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.080381                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.080381                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      16702597                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      773402704                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        754296908                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         113790462                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         403831                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1846005                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           135095967                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   933                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            40065130                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  5740                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             9054842                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          48263167                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             125754145                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        377801                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles      4797627                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              503520576                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles       415954                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         2842                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          807662                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                110                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.008705                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    755665376                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2381923                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.484066                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    887039885                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.872186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.388482                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        770667634     86.88%     86.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          6617029      0.75%     87.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          6390565      0.72%     88.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          4857397      0.55%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2950230      0.33%     89.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          5522873      0.62%     89.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          5886467      0.66%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          8221966      0.93%     91.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         75925724      8.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    887039885                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads        1173171164                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        655599827                       # number of floating regfile writes
system.switch_cpus.idleCycles               153150582                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       430349                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8934996                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.779211                       # Inst execution rate
system.switch_cpus.iew.exec_refs            214802271                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           40065130                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        11889435                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     135176132                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         7256                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1136                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     40180382                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    772616357                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     174737141                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       327279                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     810528238                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         158689                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         403831                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        312995                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      3442373                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     10338009                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses        24832                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        16594                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       610631                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       229117                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        16594                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       375352                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        54997                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         821645883                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             770575198                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.613881                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         504392817                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.740802                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              770683382                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        486501189                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        60327073                       # number of integer regfile writes
system.switch_cpus.ipc                       0.480681                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.480681                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        99809      0.01%      0.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     237782557     29.32%     29.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     29.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     29.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     85125335     10.50%     39.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     39.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     39.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     39.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     39.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     39.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     39.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     39.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     39.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     39.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu     24947363      3.08%     42.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     42.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     42.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       754599      0.09%     43.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     43.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     43.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     43.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     43.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     43.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     43.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd    118031736     14.56%     57.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      5634499      0.69%     58.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv      2786974      0.34%     58.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult    120652394     14.88%     73.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt       148336      0.02%     73.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     73.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     73.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     73.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     11975674      1.48%     74.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1625528      0.20%     75.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    162817606     20.08%     95.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     38473108      4.74%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      810855518                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses       742120519                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads   1475657758                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    700327849                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes    705680595                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            12978202                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016006                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          204059      1.57%      1.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         190849      1.47%      3.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      3.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      3.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      3.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      3.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      3.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      3.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      3.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      3.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      3.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        33123      0.26%      3.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      3.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      3.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            6      0.00%      3.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      3.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      3.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       367776      2.83%      6.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        4278197     32.96%     39.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            37      0.00%     39.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      7834907     60.37%     99.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        69248      0.53%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       81613392                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1046080560                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     70247349                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     71872616                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          772609101                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         810855518                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         7256                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      4922155                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         9196                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         7256                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5393416                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    887039885                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.914114                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.793454                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    635190924     71.61%     71.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     65622686      7.40%     79.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     47872127      5.40%     84.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     33844191      3.82%     88.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     38363845      4.32%     92.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     27069830      3.05%     95.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     21540449      2.43%     98.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     10377883      1.17%     99.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      7157950      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    887039885                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.779526                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            48263647                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   495                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      8584471                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       880112                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    135176132                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     40180382                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       248382076                       # number of misc regfile reads
system.switch_cpus.numCycles               1040190467                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        12845046                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     748425764                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         951636                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        754891619                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2644226                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.RenameLookups    1847185515                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      773178425                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    753613077                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         114981780                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles         403831                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       3908255                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5187298                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups   1177185767                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    408194692                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         9272                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         7316                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           9714902                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         2217                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           1631167430                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          1546043192                       # The number of ROB writes
system.switch_cpus.timesIdled                16633647                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     29880787                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       150090                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     56520524                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         150090                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1589656100500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             559640                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2949382                       # Transaction distribution
system.membus.trans_dist::CleanEvict           551720                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2941457                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2941457                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        559640                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10503296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     10503296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10503296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    412830656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    412830656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               412830656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3501097                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3501097    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3501097                       # Request fanout histogram
system.membus.reqLayer2.occupancy         19986347876                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        17963188572                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 1589656100500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1589656100500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1589656100500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1589656100500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          23530608                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5940020                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     23017142                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1172625                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2947988                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2947988                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      23017143                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       513466                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     69051427                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     10384362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              79435789                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   2946194176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    412933888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3359128064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3651191                       # Total snoops (count)
system.tol2bus.snoopTraffic                 188760448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         30290928                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004955                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.070217                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               30140838     99.50%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 150090      0.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           30290928                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        56046142173                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5192183495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       34525730964                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1589656100500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst     22924838                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        52662                       # number of demand (read+write) hits
system.l2.demand_hits::total                 22977500                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst     22924838                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        52662                       # number of overall hits
system.l2.overall_hits::total                22977500                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst        92305                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      3408792                       # number of demand (read+write) misses
system.l2.demand_misses::total                3501097                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst        92305                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      3408792                       # number of overall misses
system.l2.overall_misses::total               3501097                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst   8324274035                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 181049683589                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     189373957624                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst   8324274035                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 181049683589                       # number of overall miss cycles
system.l2.overall_miss_latency::total    189373957624                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst     23017143                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      3461454                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             26478597                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst     23017143                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3461454                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            26478597                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.004010                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.984786                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.132224                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.004010                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.984786                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.132224                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 90182.265695                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 53112.564096                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54089.891718                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 90182.265695                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 53112.564096                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54089.891718                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs          308688175                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   3501097                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      88.168987                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2949382                       # number of writebacks
system.l2.writebacks::total                   2949382                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst        92305                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      3408792                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3501097                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst        92305                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3408792                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3501097                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst   7401224035                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 146961763589                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 154362987624                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst   7401224035                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 146961763589                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 154362987624                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.004010                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.984786                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.132224                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.004010                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.984786                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.132224                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 80182.265695                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 43112.564096                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 44089.891718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 80182.265695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 43112.564096                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 44089.891718                       # average overall mshr miss latency
system.l2.replacements                        3651191                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2990638                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2990638                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2990638                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2990638                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     23017142                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         23017142                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     23017142                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     23017142                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         6531                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6531                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data      2941457                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2941457                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data 141684936903                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  141684936903                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      2947988                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2947988                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.997785                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997785                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 48168.284256                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 48168.284256                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data      2941457                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2941457                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data 112270366903                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 112270366903                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.997785                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997785                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 38168.284256                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 38168.284256                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst     22924838                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           22924838                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst        92305                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            92305                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst   8324274035                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8324274035                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst     23017143                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       23017143                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.004010                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004010                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 90182.265695                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90182.265695                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst        92305                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        92305                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst   7401224035                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7401224035                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.004010                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004010                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 80182.265695                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80182.265695                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        46131                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             46131                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       467335                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          467335                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  39364746686                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  39364746686                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       513466                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        513466                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.910158                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.910158                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84232.395789                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84232.395789                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       467335                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       467335                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  34691396686                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  34691396686                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.910158                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.910158                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74232.395789                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74232.395789                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1589656100500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                    52934417                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3651191                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.497849                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     254.420963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.715294                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        10.290266                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   214.327014                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1568.246463                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.124229                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000349                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.005025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.104652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.765745                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          515                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1463                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 427308735                       # Number of tag accesses
system.l2.tags.data_accesses                427308735                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1589656100500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst      5907520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    218162688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          224070208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      5907520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5907520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    188760448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       188760448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst        92305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      3408792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3501097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2949382                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2949382                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst     11358535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    419466809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             430825344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     11358535                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         11358535                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      362934393                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            362934393                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      362934393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     11358535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    419466809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            793759737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    756970.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples     92305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    909136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000227534500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        44361                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        44361                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5042789                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             713330                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3501097                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2949382                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3501097                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2949382                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2499656                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               2192412                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             57349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             55404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             57551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             56026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             58412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             83768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             88012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             66084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             63507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             55298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            70623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            54930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            55913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            61079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            59537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            57948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             47132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             47043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             46993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             46870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             50572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             46995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             46898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             47184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             47268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             47306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            47429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            47007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            47205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            47136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            46994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            46906                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  17125367678                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5007205000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             35902386428                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17100.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35850.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   294108                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  337659                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 29.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                44.61                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3501097                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2949382                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1001441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  43064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  46137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  48208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  44975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  46443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  45344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  45404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  44634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  44781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  44765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  44434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  44418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  44423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  44404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  44400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  44379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1126608                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     99.889055                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    90.757561                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    49.258402                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       632308     56.12%     56.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       472407     41.93%     98.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        19717      1.75%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1466      0.13%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          456      0.04%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          107      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           43      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           28      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           76      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1126608                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        44361                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.574288                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.115595                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.955719                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1               6      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2-3             471      1.06%      1.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-5            2004      4.52%      5.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6-7            1446      3.26%      8.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-9             987      2.22%     11.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10-11           713      1.61%     12.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-13          1094      2.47%     15.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15          1414      3.19%     18.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17          2147      4.84%     23.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19          2681      6.04%     29.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21          4369      9.85%     39.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23          7740     17.45%     56.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25          4121      9.29%     65.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27          2951      6.65%     72.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29          3257      7.34%     79.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31          2782      6.27%     86.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33          2064      4.65%     90.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35          1336      3.01%     93.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-37           903      2.04%     95.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38-39           584      1.32%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-41           454      1.02%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::42-43           229      0.52%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-45           178      0.40%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::46-47           118      0.27%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-49           137      0.31%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::50-51            60      0.14%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-53            64      0.14%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::54-55            37      0.08%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-57            10      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::58-59             3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-61             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         44361                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        44361                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.063141                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.014528                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.309862                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            25463     57.40%     57.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              321      0.72%     58.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9595     21.63%     79.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8691     19.59%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              126      0.28%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               50      0.11%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               44      0.10%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               33      0.07%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               16      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               19      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         44361                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               64092224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               159977984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                48444032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               224070208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            188760448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       123.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        93.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    430.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    362.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  520093065000                       # Total gap between requests
system.mem_ctrls.avgGap                      80628.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      5907520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     58184704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     48444032                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 11358535.167194528505                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 111873172.934971734881                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 93144541.383304178715                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst        92305                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      3408792                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2949382                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   3572459148                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  32329927280                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13753077740000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     38702.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data      9484.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4663037.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    35.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3884731200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2064772215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3418881900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1969250220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     41055493440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     189869566710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      39825944640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       282088640325                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        542.378822                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 101851802617                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17366960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 400876470883                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4159278480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2210705145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3731406840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1981966140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     41055493440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     195592300590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      35006766240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       283737916875                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        545.549927                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  89257167470                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17366960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 413471106030                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1069560867000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   520095233500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1589656100500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1538162779                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     25243959                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1563406738                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1538162779                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     25243959                       # number of overall hits
system.cpu.icache.overall_hits::total      1563406738                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst     39852231                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst     23017143                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       62869374                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst     39852231                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst     23017143                       # number of overall misses
system.cpu.icache.overall_misses::total      62869374                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst 456155769209                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 456155769209                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst 456155769209                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 456155769209                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1578015010                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     48261102                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1626276112                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1578015010                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     48261102                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1626276112                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025255                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.476929                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.038658                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025255                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.476929                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.038658                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 19818.088162                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  7255.611758                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 19818.088162                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  7255.611758                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs    866079859                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs          23017143                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.627600                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     62869117                       # number of writebacks
system.cpu.icache.writebacks::total          62869117                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst     23017143                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     23017143                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst     23017143                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     23017143                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst 433138627209                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 433138627209                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst 433138627209                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 433138627209                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.476929                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.014153                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.476929                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.014153                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 18818.088205                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 18818.088205                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 18818.088205                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 18818.088205                       # average overall mshr miss latency
system.cpu.icache.replacements               62869117                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1538162779                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     25243959                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1563406738                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst     39852231                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst     23017143                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      62869374                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst 456155769209                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 456155769209                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1578015010                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     48261102                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1626276112                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025255                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.476929                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.038658                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 19818.088162                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  7255.611758                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst     23017143                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     23017143                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst 433138627209                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 433138627209                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.476929                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.014153                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 18818.088205                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18818.088205                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1589656100500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.998883                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1626263235                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          62869117                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             25.867442                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   172.281097                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    83.717786                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.672973                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.327023                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          156                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3315421597                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3315421597                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1589656100500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1589656100500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1589656100500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1589656100500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1589656100500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1589656100500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1589656100500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    347848790                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    161244963                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        509093753                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    347853499                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    161244963                       # number of overall hits
system.cpu.dcache.overall_hits::total       509098462                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10341405                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3461454                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13802859                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10342058                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3461454                       # number of overall misses
system.cpu.dcache.overall_misses::total      13803512                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 194507691839                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 194507691839                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 194507691839                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 194507691839                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    358190195                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    164706417                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    522896612                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    358195557                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    164706417                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    522901974                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028871                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.021016                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026397                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028873                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.021016                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026398                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 56192.482072                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14091.840816                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 56192.482072                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14091.174176                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    382043912                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           3461454                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   110.370934                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     12274731                       # number of writebacks
system.cpu.dcache.writebacks::total          12274731                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3461454                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3461454                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3461454                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3461454                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 191046237839                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 191046237839                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 191046237839                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 191046237839                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.021016                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006620                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.021016                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006620                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 55192.482072                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55192.482072                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 55192.482072                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55192.482072                       # average overall mshr miss latency
system.cpu.dcache.replacements               13803256                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    272510041                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    124241686                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       396751727                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2588983                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       513466                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3102449                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  42194051500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  42194051500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    275099024                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    124755152                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    399854176                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009411                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.004116                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007759                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 82174.966794                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13600.240165                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       513466                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       513466                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  41680585500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  41680585500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.004116                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001284                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 81174.966794                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81174.966794                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     75338749                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     37003277                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      112342026                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      7752422                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      2947988                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10700410                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 152313640339                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 152313640339                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     83091171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     39951265                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    123042436                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.093300                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.073790                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.086965                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 51666.981120                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14234.374229                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      2947988                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2947988                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data 149365652339                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 149365652339                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.073790                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023959                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 50666.981120                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50666.981120                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         4709                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          4709                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          653                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          653                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         5362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.121783                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.121783                       # miss rate for SoftPFReq accesses
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1589656100500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998204                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           522544510                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          13803256                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             37.856612                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   172.528464                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    83.469740                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.673939                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.326054                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          184                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1059607460                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1059607460                       # Number of data accesses

---------- End Simulation Statistics   ----------
