{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531967458393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531967458394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 18 23:30:58 2018 " "Processing started: Wed Jul 18 23:30:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531967458394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531967458394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531967458394 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1531967458827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531967458902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531967458902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIGN_EXTEND " "Found entity 1: SIGN_EXTEND" {  } { { "SIGN_EXTEND.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/SIGN_EXTEND.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531967458905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531967458905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_LEFT_2 " "Found entity 1: SHIFT_LEFT_2" {  } { { "SHIFT_LEFT_2.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/SHIFT_LEFT_2.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531967458908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531967458908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_BANK " "Found entity 1: REGISTER_BANK" {  } { { "REGISTER_BANK.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER_BANK.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531967458911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531967458911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER " "Found entity 1: REGISTER" {  } { { "REGISTER.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531967458913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531967458913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX21 " "Found entity 1: MUX21" {  } { { "MUX21.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MUX21.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531967458916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531967458916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531967458919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531967458919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "IMEM.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/IMEM.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531967458921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531967458921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM " "Found entity 1: DMEM" {  } { { "DMEM.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/DMEM.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531967458924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531967458924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531967458927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531967458927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_CONTROL " "Found entity 1: ALU_CONTROL" {  } { { "ALU_CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ALU_CONTROL.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531967458930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531967458930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "ADDER.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ADDER.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531967458932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531967458932 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Verilog1.v " "Can't analyze file -- file Verilog1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1531967458937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_FETCH " "Found entity 1: INSTRUCTION_FETCH" {  } { { "INSTRUCTION_FETCH.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/INSTRUCTION_FETCH.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531967458940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531967458940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux31.v 1 1 " "Found 1 design units, including 1 entities, in source file mux31.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX31 " "Found entity 1: MUX31" {  } { { "mux31.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/mux31.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531967458942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531967458942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp_branch.v 1 1 " "Found 1 design units, including 1 entities, in source file cmp_branch.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMP_BRANCH " "Found entity 1: CMP_BRANCH" {  } { { "CMP_BRANCH.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CMP_BRANCH.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531967458945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531967458945 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MUX_REG_PC_ALU_MEM_OUT MIPS.v(211) " "Verilog HDL Implicit Net warning at MIPS.v(211): created implicit net for \"MUX_REG_PC_ALU_MEM_OUT\"" {  } { { "MIPS.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v" 211 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458945 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A packed SIGN_EXTEND.v(18) " "Verilog HDL Port Declaration warning at SIGN_EXTEND.v(18): data type declaration for \"A\" declares packed dimensions but the port declaration declaration does not" {  } { { "SIGN_EXTEND.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/SIGN_EXTEND.v" 18 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1531967458946 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A SIGN_EXTEND.v(15) " "HDL info at SIGN_EXTEND.v(15): see declaration for object \"A\"" {  } { { "SIGN_EXTEND.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/SIGN_EXTEND.v" 15 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458946 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "O packed SIGN_EXTEND.v(19) " "Verilog HDL Port Declaration warning at SIGN_EXTEND.v(19): data type declaration for \"O\" declares packed dimensions but the port declaration declaration does not" {  } { { "SIGN_EXTEND.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/SIGN_EXTEND.v" 19 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1531967458946 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "O SIGN_EXTEND.v(16) " "HDL info at SIGN_EXTEND.v(16): see declaration for object \"O\"" {  } { { "SIGN_EXTEND.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/SIGN_EXTEND.v" 16 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458946 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A packed SHIFT_LEFT_2.v(18) " "Verilog HDL Port Declaration warning at SHIFT_LEFT_2.v(18): data type declaration for \"A\" declares packed dimensions but the port declaration declaration does not" {  } { { "SHIFT_LEFT_2.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/SHIFT_LEFT_2.v" 18 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1531967458946 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A SHIFT_LEFT_2.v(15) " "HDL info at SHIFT_LEFT_2.v(15): see declaration for object \"A\"" {  } { { "SHIFT_LEFT_2.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/SHIFT_LEFT_2.v" 15 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458946 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "O packed SHIFT_LEFT_2.v(19) " "Verilog HDL Port Declaration warning at SHIFT_LEFT_2.v(19): data type declaration for \"O\" declares packed dimensions but the port declaration declaration does not" {  } { { "SHIFT_LEFT_2.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/SHIFT_LEFT_2.v" 19 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1531967458946 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "O SHIFT_LEFT_2.v(16) " "HDL info at SHIFT_LEFT_2.v(16): see declaration for object \"O\"" {  } { { "SHIFT_LEFT_2.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/SHIFT_LEFT_2.v" 16 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458947 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "write_data packed REGISTER_BANK.v(33) " "Verilog HDL Port Declaration warning at REGISTER_BANK.v(33): data type declaration for \"write_data\" declares packed dimensions but the port declaration declaration does not" {  } { { "REGISTER_BANK.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER_BANK.v" 33 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1531967458947 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "write_data REGISTER_BANK.v(24) " "HDL info at REGISTER_BANK.v(24): see declaration for object \"write_data\"" {  } { { "REGISTER_BANK.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER_BANK.v" 24 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458947 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "write_address packed REGISTER_BANK.v(34) " "Verilog HDL Port Declaration warning at REGISTER_BANK.v(34): data type declaration for \"write_address\" declares packed dimensions but the port declaration declaration does not" {  } { { "REGISTER_BANK.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER_BANK.v" 34 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1531967458947 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "write_address REGISTER_BANK.v(25) " "HDL info at REGISTER_BANK.v(25): see declaration for object \"write_address\"" {  } { { "REGISTER_BANK.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER_BANK.v" 25 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458947 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "read_address_1 packed REGISTER_BANK.v(35) " "Verilog HDL Port Declaration warning at REGISTER_BANK.v(35): data type declaration for \"read_address_1\" declares packed dimensions but the port declaration declaration does not" {  } { { "REGISTER_BANK.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER_BANK.v" 35 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1531967458947 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "read_address_1 REGISTER_BANK.v(26) " "HDL info at REGISTER_BANK.v(26): see declaration for object \"read_address_1\"" {  } { { "REGISTER_BANK.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER_BANK.v" 26 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458947 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "read_address_2 packed REGISTER_BANK.v(36) " "Verilog HDL Port Declaration warning at REGISTER_BANK.v(36): data type declaration for \"read_address_2\" declares packed dimensions but the port declaration declaration does not" {  } { { "REGISTER_BANK.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER_BANK.v" 36 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1531967458947 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "read_address_2 REGISTER_BANK.v(27) " "HDL info at REGISTER_BANK.v(27): see declaration for object \"read_address_2\"" {  } { { "REGISTER_BANK.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER_BANK.v" 27 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458947 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "read_data_1 packed REGISTER_BANK.v(37) " "Verilog HDL Port Declaration warning at REGISTER_BANK.v(37): data type declaration for \"read_data_1\" declares packed dimensions but the port declaration declaration does not" {  } { { "REGISTER_BANK.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER_BANK.v" 37 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1531967458947 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "read_data_1 REGISTER_BANK.v(28) " "HDL info at REGISTER_BANK.v(28): see declaration for object \"read_data_1\"" {  } { { "REGISTER_BANK.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER_BANK.v" 28 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458948 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "read_data_2 packed REGISTER_BANK.v(38) " "Verilog HDL Port Declaration warning at REGISTER_BANK.v(38): data type declaration for \"read_data_2\" declares packed dimensions but the port declaration declaration does not" {  } { { "REGISTER_BANK.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER_BANK.v" 38 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1531967458948 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "read_data_2 REGISTER_BANK.v(29) " "HDL info at REGISTER_BANK.v(29): see declaration for object \"read_data_2\"" {  } { { "REGISTER_BANK.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER_BANK.v" 29 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458948 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A packed REGISTER.v(24) " "Verilog HDL Port Declaration warning at REGISTER.v(24): data type declaration for \"A\" declares packed dimensions but the port declaration declaration does not" {  } { { "REGISTER.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER.v" 24 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1531967458948 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A REGISTER.v(19) " "HDL info at REGISTER.v(19): see declaration for object \"A\"" {  } { { "REGISTER.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER.v" 19 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458948 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "O packed REGISTER.v(25) " "Verilog HDL Port Declaration warning at REGISTER.v(25): data type declaration for \"O\" declares packed dimensions but the port declaration declaration does not" {  } { { "REGISTER.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER.v" 25 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1531967458948 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "O REGISTER.v(20) " "HDL info at REGISTER.v(20): see declaration for object \"O\"" {  } { { "REGISTER.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER.v" 20 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458948 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A packed MUX21.v(24) " "Verilog HDL Port Declaration warning at MUX21.v(24): data type declaration for \"A\" declares packed dimensions but the port declaration declaration does not" {  } { { "MUX21.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MUX21.v" 24 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1531967458948 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A MUX21.v(19) " "HDL info at MUX21.v(19): see declaration for object \"A\"" {  } { { "MUX21.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MUX21.v" 19 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458949 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "B packed MUX21.v(25) " "Verilog HDL Port Declaration warning at MUX21.v(25): data type declaration for \"B\" declares packed dimensions but the port declaration declaration does not" {  } { { "MUX21.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MUX21.v" 25 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1531967458949 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "B MUX21.v(20) " "HDL info at MUX21.v(20): see declaration for object \"B\"" {  } { { "MUX21.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MUX21.v" 20 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458949 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "O packed MUX21.v(26) " "Verilog HDL Port Declaration warning at MUX21.v(26): data type declaration for \"O\" declares packed dimensions but the port declaration declaration does not" {  } { { "MUX21.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MUX21.v" 26 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1531967458949 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "O MUX21.v(22) " "HDL info at MUX21.v(22): see declaration for object \"O\"" {  } { { "MUX21.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MUX21.v" 22 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458949 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "opcode packed CONTROL.v(75) " "Verilog HDL Port Declaration warning at CONTROL.v(75): data type declaration for \"opcode\" declares packed dimensions but the port declaration declaration does not" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 75 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1531967458949 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "opcode CONTROL.v(61) " "HDL info at CONTROL.v(61): see declaration for object \"opcode\"" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 61 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458949 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "mux_write_rt_rd packed CONTROL.v(80) " "Verilog HDL Port Declaration warning at CONTROL.v(80): data type declaration for \"mux_write_rt_rd\" declares packed dimensions but the port declaration declaration does not" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 80 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1531967458949 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "mux_write_rt_rd CONTROL.v(66) " "HDL info at CONTROL.v(66): see declaration for object \"mux_write_rt_rd\"" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 66 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458950 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "alu_op packed CONTROL.v(82) " "Verilog HDL Port Declaration warning at CONTROL.v(82): data type declaration for \"alu_op\" declares packed dimensions but the port declaration declaration does not" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 82 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1531967458950 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "alu_op CONTROL.v(68) " "HDL info at CONTROL.v(68): see declaration for object \"alu_op\"" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 68 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458950 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "address packed IMEM.v(23) " "Verilog HDL Port Declaration warning at IMEM.v(23): data type declaration for \"address\" declares packed dimensions but the port declaration declaration does not" {  } { { "IMEM.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/IMEM.v" 23 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1531967458951 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "address IMEM.v(20) " "HDL info at IMEM.v(20): see declaration for object \"address\"" {  } { { "IMEM.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/IMEM.v" 20 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458951 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "instruction packed IMEM.v(24) " "Verilog HDL Port Declaration warning at IMEM.v(24): data type declaration for \"instruction\" declares packed dimensions but the port declaration declaration does not" {  } { { "IMEM.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/IMEM.v" 24 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1531967458951 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "instruction IMEM.v(21) " "HDL info at IMEM.v(21): see declaration for object \"instruction\"" {  } { { "IMEM.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/IMEM.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458951 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A packed mux31.v(32) " "Verilog HDL Port Declaration warning at mux31.v(32): data type declaration for \"A\" declares packed dimensions but the port declaration declaration does not" {  } { { "mux31.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/mux31.v" 32 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1531967458951 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A mux31.v(27) " "HDL info at mux31.v(27): see declaration for object \"A\"" {  } { { "mux31.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/mux31.v" 27 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458951 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "B packed mux31.v(33) " "Verilog HDL Port Declaration warning at mux31.v(33): data type declaration for \"B\" declares packed dimensions but the port declaration declaration does not" {  } { { "mux31.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/mux31.v" 33 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1531967458951 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "B mux31.v(28) " "HDL info at mux31.v(28): see declaration for object \"B\"" {  } { { "mux31.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/mux31.v" 28 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458952 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "O packed mux31.v(34) " "Verilog HDL Port Declaration warning at mux31.v(34): data type declaration for \"O\" declares packed dimensions but the port declaration declaration does not" {  } { { "mux31.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/mux31.v" 34 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1531967458952 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "O mux31.v(30) " "HDL info at mux31.v(30): see declaration for object \"O\"" {  } { { "mux31.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/mux31.v" 30 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458952 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "S packed mux31.v(35) " "Verilog HDL Port Declaration warning at mux31.v(35): data type declaration for \"S\" declares packed dimensions but the port declaration declaration does not" {  } { { "mux31.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/mux31.v" 35 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1531967458952 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "S mux31.v(29) " "HDL info at mux31.v(29): see declaration for object \"S\"" {  } { { "mux31.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/mux31.v" 29 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458952 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "funct packed ALU_CONTROL.v(20) " "Verilog HDL Port Declaration warning at ALU_CONTROL.v(20): data type declaration for \"funct\" declares packed dimensions but the port declaration declaration does not" {  } { { "ALU_CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ALU_CONTROL.v" 20 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1531967458952 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "funct ALU_CONTROL.v(16) " "HDL info at ALU_CONTROL.v(16): see declaration for object \"funct\"" {  } { { "ALU_CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ALU_CONTROL.v" 16 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458952 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "op packed ALU_CONTROL.v(21) " "Verilog HDL Port Declaration warning at ALU_CONTROL.v(21): data type declaration for \"op\" declares packed dimensions but the port declaration declaration does not" {  } { { "ALU_CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ALU_CONTROL.v" 21 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1531967458952 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "op ALU_CONTROL.v(17) " "HDL info at ALU_CONTROL.v(17): see declaration for object \"op\"" {  } { { "ALU_CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ALU_CONTROL.v" 17 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458953 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "control packed ALU_CONTROL.v(22) " "Verilog HDL Port Declaration warning at ALU_CONTROL.v(22): data type declaration for \"control\" declares packed dimensions but the port declaration declaration does not" {  } { { "ALU_CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ALU_CONTROL.v" 22 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1531967458953 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "control ALU_CONTROL.v(18) " "HDL info at ALU_CONTROL.v(18): see declaration for object \"control\"" {  } { { "ALU_CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ALU_CONTROL.v" 18 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458953 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "write_data packed DMEM.v(30) " "Verilog HDL Port Declaration warning at DMEM.v(30): data type declaration for \"write_data\" declares packed dimensions but the port declaration declaration does not" {  } { { "DMEM.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/DMEM.v" 30 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1531967458953 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "write_data DMEM.v(23) " "HDL info at DMEM.v(23): see declaration for object \"write_data\"" {  } { { "DMEM.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/DMEM.v" 23 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458953 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "read_data packed DMEM.v(31) " "Verilog HDL Port Declaration warning at DMEM.v(31): data type declaration for \"read_data\" declares packed dimensions but the port declaration declaration does not" {  } { { "DMEM.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/DMEM.v" 31 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1531967458953 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "read_data DMEM.v(24) " "HDL info at DMEM.v(24): see declaration for object \"read_data\"" {  } { { "DMEM.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/DMEM.v" 24 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458954 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "address packed DMEM.v(34) " "Verilog HDL Port Declaration warning at DMEM.v(34): data type declaration for \"address\" declares packed dimensions but the port declaration declaration does not" {  } { { "DMEM.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/DMEM.v" 34 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1531967458954 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "address DMEM.v(27) " "HDL info at DMEM.v(27): see declaration for object \"address\"" {  } { { "DMEM.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/DMEM.v" 27 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458954 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A packed ADDER.v(20) " "Verilog HDL Port Declaration warning at ADDER.v(20): data type declaration for \"A\" declares packed dimensions but the port declaration declaration does not" {  } { { "ADDER.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ADDER.v" 20 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1531967458954 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A ADDER.v(16) " "HDL info at ADDER.v(16): see declaration for object \"A\"" {  } { { "ADDER.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ADDER.v" 16 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458954 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "B packed ADDER.v(21) " "Verilog HDL Port Declaration warning at ADDER.v(21): data type declaration for \"B\" declares packed dimensions but the port declaration declaration does not" {  } { { "ADDER.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ADDER.v" 21 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1531967458954 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "B ADDER.v(17) " "HDL info at ADDER.v(17): see declaration for object \"B\"" {  } { { "ADDER.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ADDER.v" 17 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458954 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "O packed ADDER.v(22) " "Verilog HDL Port Declaration warning at ADDER.v(22): data type declaration for \"O\" declares packed dimensions but the port declaration declaration does not" {  } { { "ADDER.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ADDER.v" 22 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1531967458954 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "O ADDER.v(18) " "HDL info at ADDER.v(18): see declaration for object \"O\"" {  } { { "ADDER.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ADDER.v" 18 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458954 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "pc_out packed INSTRUCTION_FETCH.v(23) " "Verilog HDL Port Declaration warning at INSTRUCTION_FETCH.v(23): data type declaration for \"pc_out\" declares packed dimensions but the port declaration declaration does not" {  } { { "INSTRUCTION_FETCH.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/INSTRUCTION_FETCH.v" 23 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1531967458955 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "pc_out INSTRUCTION_FETCH.v(15) " "HDL info at INSTRUCTION_FETCH.v(15): see declaration for object \"pc_out\"" {  } { { "INSTRUCTION_FETCH.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/INSTRUCTION_FETCH.v" 15 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458955 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "constant_4 packed INSTRUCTION_FETCH.v(22) " "Verilog HDL Port Declaration warning at INSTRUCTION_FETCH.v(22): data type declaration for \"constant_4\" declares packed dimensions but the port declaration declaration does not" {  } { { "INSTRUCTION_FETCH.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/INSTRUCTION_FETCH.v" 22 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1531967458955 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "constant_4 INSTRUCTION_FETCH.v(16) " "HDL info at INSTRUCTION_FETCH.v(16): see declaration for object \"constant_4\"" {  } { { "INSTRUCTION_FETCH.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/INSTRUCTION_FETCH.v" 16 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458955 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "adder_pc_4 packed INSTRUCTION_FETCH.v(25) " "Verilog HDL Port Declaration warning at INSTRUCTION_FETCH.v(25): data type declaration for \"adder_pc_4\" declares packed dimensions but the port declaration declaration does not" {  } { { "INSTRUCTION_FETCH.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/INSTRUCTION_FETCH.v" 25 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1531967458955 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "adder_pc_4 INSTRUCTION_FETCH.v(18) " "HDL info at INSTRUCTION_FETCH.v(18): see declaration for object \"adder_pc_4\"" {  } { { "INSTRUCTION_FETCH.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/INSTRUCTION_FETCH.v" 18 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967458955 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1531967459006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL CONTROL:control " "Elaborating entity \"CONTROL\" for hierarchy \"CONTROL:control\"" {  } { { "MIPS.v" "control" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531967459043 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CONTROL.v(118) " "Verilog HDL Case Statement warning at CONTROL.v(118): incomplete case statement has no default case item" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 118 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1531967459045 "|MIPS|CONTROL:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch CONTROL.v(102) " "Verilog HDL Always Construct warning at CONTROL.v(102): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1531967459045 "|MIPS|CONTROL:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_mem CONTROL.v(102) " "Verilog HDL Always Construct warning at CONTROL.v(102): inferring latch(es) for variable \"read_mem\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1531967459045 "|MIPS|CONTROL:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_mem CONTROL.v(102) " "Verilog HDL Always Construct warning at CONTROL.v(102): inferring latch(es) for variable \"write_mem\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1531967459045 "|MIPS|CONTROL:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_reg CONTROL.v(102) " "Verilog HDL Always Construct warning at CONTROL.v(102): inferring latch(es) for variable \"write_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1531967459045 "|MIPS|CONTROL:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_op CONTROL.v(102) " "Verilog HDL Always Construct warning at CONTROL.v(102): inferring latch(es) for variable \"alu_op\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1531967459045 "|MIPS|CONTROL:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_write_rt_rd CONTROL.v(102) " "Verilog HDL Always Construct warning at CONTROL.v(102): inferring latch(es) for variable \"mux_write_rt_rd\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1531967459045 "|MIPS|CONTROL:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_alu_src_reg_imm CONTROL.v(102) " "Verilog HDL Always Construct warning at CONTROL.v(102): inferring latch(es) for variable \"mux_alu_src_reg_imm\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1531967459045 "|MIPS|CONTROL:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_branch_jump CONTROL.v(102) " "Verilog HDL Always Construct warning at CONTROL.v(102): inferring latch(es) for variable \"mux_branch_jump\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1531967459045 "|MIPS|CONTROL:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_pc_branch CONTROL.v(102) " "Verilog HDL Always Construct warning at CONTROL.v(102): inferring latch(es) for variable \"mux_pc_branch\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1531967459045 "|MIPS|CONTROL:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_reg_src_alu_mem CONTROL.v(102) " "Verilog HDL Always Construct warning at CONTROL.v(102): inferring latch(es) for variable \"mux_reg_src_alu_mem\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1531967459045 "|MIPS|CONTROL:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_j_type_addr_to_write CONTROL.v(102) " "Verilog HDL Always Construct warning at CONTROL.v(102): inferring latch(es) for variable \"mux_j_type_addr_to_write\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1531967459046 "|MIPS|CONTROL:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_j_type_addr_to_write CONTROL.v(118) " "Inferred latch for \"mux_j_type_addr_to_write\" at CONTROL.v(118)" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459046 "|MIPS|CONTROL:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_reg_src_alu_mem CONTROL.v(118) " "Inferred latch for \"mux_reg_src_alu_mem\" at CONTROL.v(118)" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459046 "|MIPS|CONTROL:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_pc_branch CONTROL.v(118) " "Inferred latch for \"mux_pc_branch\" at CONTROL.v(118)" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459046 "|MIPS|CONTROL:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_branch_jump CONTROL.v(118) " "Inferred latch for \"mux_branch_jump\" at CONTROL.v(118)" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459046 "|MIPS|CONTROL:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_alu_src_reg_imm CONTROL.v(118) " "Inferred latch for \"mux_alu_src_reg_imm\" at CONTROL.v(118)" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459046 "|MIPS|CONTROL:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_write_rt_rd\[0\] CONTROL.v(118) " "Inferred latch for \"mux_write_rt_rd\[0\]\" at CONTROL.v(118)" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459046 "|MIPS|CONTROL:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_write_rt_rd\[1\] CONTROL.v(118) " "Inferred latch for \"mux_write_rt_rd\[1\]\" at CONTROL.v(118)" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459046 "|MIPS|CONTROL:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[0\] CONTROL.v(118) " "Inferred latch for \"alu_op\[0\]\" at CONTROL.v(118)" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459046 "|MIPS|CONTROL:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[1\] CONTROL.v(118) " "Inferred latch for \"alu_op\[1\]\" at CONTROL.v(118)" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459046 "|MIPS|CONTROL:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[2\] CONTROL.v(118) " "Inferred latch for \"alu_op\[2\]\" at CONTROL.v(118)" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459046 "|MIPS|CONTROL:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[3\] CONTROL.v(118) " "Inferred latch for \"alu_op\[3\]\" at CONTROL.v(118)" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459046 "|MIPS|CONTROL:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[4\] CONTROL.v(118) " "Inferred latch for \"alu_op\[4\]\" at CONTROL.v(118)" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459046 "|MIPS|CONTROL:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[5\] CONTROL.v(118) " "Inferred latch for \"alu_op\[5\]\" at CONTROL.v(118)" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459046 "|MIPS|CONTROL:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_reg CONTROL.v(118) " "Inferred latch for \"write_reg\" at CONTROL.v(118)" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459046 "|MIPS|CONTROL:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_mem CONTROL.v(118) " "Inferred latch for \"write_mem\" at CONTROL.v(118)" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459046 "|MIPS|CONTROL:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_mem CONTROL.v(118) " "Inferred latch for \"read_mem\" at CONTROL.v(118)" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459047 "|MIPS|CONTROL:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch CONTROL.v(118) " "Inferred latch for \"branch\" at CONTROL.v(118)" {  } { { "CONTROL.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459047 "|MIPS|CONTROL:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER REGISTER:pc " "Elaborating entity \"REGISTER\" for hierarchy \"REGISTER:pc\"" {  } { { "MIPS.v" "pc" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531967459048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM IMEM:imem " "Elaborating entity \"IMEM\" for hierarchy \"IMEM:imem\"" {  } { { "MIPS.v" "imem" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531967459051 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 IMEM.v(25) " "Net \"ROM.data_a\" at IMEM.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/IMEM.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1531967459053 "|MIPS|IMEM:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 IMEM.v(25) " "Net \"ROM.waddr_a\" at IMEM.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/IMEM.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1531967459054 "|MIPS|IMEM:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 IMEM.v(25) " "Net \"ROM.we_a\" at IMEM.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/IMEM.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1531967459054 "|MIPS|IMEM:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX31 MUX31:mux_write_rt_rd " "Elaborating entity \"MUX31\" for hierarchy \"MUX31:mux_write_rt_rd\"" {  } { { "MIPS.v" "mux_write_rt_rd" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531967459062 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mux31.v(37) " "Verilog HDL assignment warning at mux31.v(37): truncated value with size 32 to match size of target (5)" {  } { { "mux31.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/mux31.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531967459062 "|MIPS|MUX31:mux_write_rt_rd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_BANK REGISTER_BANK:register_bank " "Elaborating entity \"REGISTER_BANK\" for hierarchy \"REGISTER_BANK:register_bank\"" {  } { { "MIPS.v" "register_bank" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531967459064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGN_EXTEND SIGN_EXTEND:sign_extend " "Elaborating entity \"SIGN_EXTEND\" for hierarchy \"SIGN_EXTEND:sign_extend\"" {  } { { "MIPS.v" "sign_extend" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531967459067 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SIGN_EXTEND.v(21) " "Verilog HDL assignment warning at SIGN_EXTEND.v(21): truncated value with size 32 to match size of target (16)" {  } { { "SIGN_EXTEND.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/SIGN_EXTEND.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531967459068 "|MIPS|SIGN_EXTEND:sign_extend"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX21 MUX21:mux_alu_src_reg_imm " "Elaborating entity \"MUX21\" for hierarchy \"MUX21:mux_alu_src_reg_imm\"" {  } { { "MIPS.v" "mux_alu_src_reg_imm" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531967459070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ula " "Elaborating entity \"ULA\" for hierarchy \"ULA:ula\"" {  } { { "MIPS.v" "ula" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531967459073 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "ULA.v(121) " "Verilog HDL warning at ULA.v(121): ignoring unsupported system task" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 121 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1531967459098 "|MIPS|ULA:ula"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ULA.v(105) " "Verilog HDL Case Statement warning at ULA.v(105): case item expression covers a value already covered by a previous case item" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 105 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1531967459098 "|MIPS|ULA:ula"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S ULA.v(40) " "Verilog HDL Always Construct warning at ULA.v(40): inferring latch(es) for variable \"S\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1531967459099 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] ULA.v(40) " "Inferred latch for \"S\[0\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459102 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] ULA.v(40) " "Inferred latch for \"S\[1\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459103 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] ULA.v(40) " "Inferred latch for \"S\[2\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459103 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] ULA.v(40) " "Inferred latch for \"S\[3\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459103 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] ULA.v(40) " "Inferred latch for \"S\[4\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459103 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] ULA.v(40) " "Inferred latch for \"S\[5\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459103 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] ULA.v(40) " "Inferred latch for \"S\[6\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459103 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] ULA.v(40) " "Inferred latch for \"S\[7\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459103 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[8\] ULA.v(40) " "Inferred latch for \"S\[8\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459103 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[9\] ULA.v(40) " "Inferred latch for \"S\[9\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459104 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[10\] ULA.v(40) " "Inferred latch for \"S\[10\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459104 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[11\] ULA.v(40) " "Inferred latch for \"S\[11\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459104 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[12\] ULA.v(40) " "Inferred latch for \"S\[12\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459104 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[13\] ULA.v(40) " "Inferred latch for \"S\[13\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459104 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[14\] ULA.v(40) " "Inferred latch for \"S\[14\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459104 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[15\] ULA.v(40) " "Inferred latch for \"S\[15\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459104 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[16\] ULA.v(40) " "Inferred latch for \"S\[16\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459104 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[17\] ULA.v(40) " "Inferred latch for \"S\[17\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459105 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[18\] ULA.v(40) " "Inferred latch for \"S\[18\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459105 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[19\] ULA.v(40) " "Inferred latch for \"S\[19\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459105 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[20\] ULA.v(40) " "Inferred latch for \"S\[20\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459105 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[21\] ULA.v(40) " "Inferred latch for \"S\[21\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459105 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[22\] ULA.v(40) " "Inferred latch for \"S\[22\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459105 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[23\] ULA.v(40) " "Inferred latch for \"S\[23\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459105 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[24\] ULA.v(40) " "Inferred latch for \"S\[24\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459105 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[25\] ULA.v(40) " "Inferred latch for \"S\[25\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459106 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[26\] ULA.v(40) " "Inferred latch for \"S\[26\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459106 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[27\] ULA.v(40) " "Inferred latch for \"S\[27\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459106 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[28\] ULA.v(40) " "Inferred latch for \"S\[28\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459106 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[29\] ULA.v(40) " "Inferred latch for \"S\[29\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459106 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[30\] ULA.v(40) " "Inferred latch for \"S\[30\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459106 "|MIPS|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[31\] ULA.v(40) " "Inferred latch for \"S\[31\]\" at ULA.v(40)" {  } { { "ULA.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531967459106 "|MIPS|ULA:ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMP_BRANCH CMP_BRANCH:branch_type_comarator " "Elaborating entity \"CMP_BRANCH\" for hierarchy \"CMP_BRANCH:branch_type_comarator\"" {  } { { "MIPS.v" "branch_type_comarator" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531967459124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_CONTROL ALU_CONTROL:alu_control " "Elaborating entity \"ALU_CONTROL\" for hierarchy \"ALU_CONTROL:alu_control\"" {  } { { "MIPS.v" "alu_control" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531967459131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM DMEM:dmem " "Elaborating entity \"DMEM\" for hierarchy \"DMEM:dmem\"" {  } { { "MIPS.v" "dmem" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531967459140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER ADDER:adder_pc_incr " "Elaborating entity \"ADDER\" for hierarchy \"ADDER:adder_pc_incr\"" {  } { { "MIPS.v" "adder_pc_incr" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531967459145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_LEFT_2 SHIFT_LEFT_2:shift_branch " "Elaborating entity \"SHIFT_LEFT_2\" for hierarchy \"SHIFT_LEFT_2:shift_branch\"" {  } { { "MIPS.v" "shift_branch" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531967459148 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1531967459708 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1531967459927 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967459927 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "MIPS.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967459957 "|MIPS|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nrst " "No output dependent on input pin \"nrst\"" {  } { { "MIPS.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531967459957 "|MIPS|nrst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1531967459957 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1531967459957 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1531967459957 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1531967459957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531967459985 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 18 23:30:59 2018 " "Processing ended: Wed Jul 18 23:30:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531967459985 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531967459985 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531967459985 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531967459985 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531967461220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531967461220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 18 23:31:00 2018 " "Processing started: Wed Jul 18 23:31:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531967461220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1531967461220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1531967461221 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1531967461355 ""}
{ "Info" "0" "" "Project  = MIPS" {  } {  } 0 0 "Project  = MIPS" 0 0 "Fitter" 0 0 1531967461355 ""}
{ "Info" "0" "" "Revision = MIPS" {  } {  } 0 0 "Revision = MIPS" 0 0 "Fitter" 0 0 1531967461355 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1531967461418 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MIPS EP3C120F780C7 " "Selected device EP3C120F780C7 for design \"MIPS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1531967461434 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1531967461519 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1531967461520 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1531967461520 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1531967461674 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1531967461686 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F780C7 " "Device EP3C40F780C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1531967462322 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F780I7 " "Device EP3C40F780I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1531967462322 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F780C7 " "Device EP3C55F780C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1531967462322 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F780I7 " "Device EP3C55F780I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1531967462322 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F780C7 " "Device EP3C80F780C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1531967462322 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F780I7 " "Device EP3C80F780I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1531967462322 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F780I7 " "Device EP3C120F780I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1531967462322 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1531967462322 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/ides/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/ides/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/ides/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/ides/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Familia/Documents/GitHub/mips_verilog/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1531967462325 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/ides/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/ides/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/ides/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/ides/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Familia/Documents/GitHub/mips_verilog/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1531967462325 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/ides/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/ides/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/ides/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/ides/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Familia/Documents/GitHub/mips_verilog/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1531967462325 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/ides/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/ides/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/ides/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/ides/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Familia/Documents/GitHub/mips_verilog/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1531967462325 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/ides/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/ides/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/ides/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/ides/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Familia/Documents/GitHub/mips_verilog/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1531967462325 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1531967462325 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/ides/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/ides/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "MIPS.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v" 15 0 0 } } { "c:/ides/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/ides/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Familia/Documents/GitHub/mips_verilog/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531967464439 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nrst " "Pin nrst not assigned to an exact location on the device" {  } { { "c:/ides/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/ides/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nrst } } } { "MIPS.v" "" { Text "C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v" 16 0 0 } } { "c:/ides/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/ides/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nrst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Familia/Documents/GitHub/mips_verilog/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531967464439 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1531967464439 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS.sdc " "Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1531967464676 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1531967464676 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1531967464677 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1531967464677 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1531967464677 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1531967464678 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1531967464678 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1531967464679 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1531967464679 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1531967464680 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1531967464680 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1531967464680 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1531967464681 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1531967464681 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1531967464681 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1531967464681 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1531967464681 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1531967464681 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1531967464683 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1531967464683 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1531967464683 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 54 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531967464685 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531967464685 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531967464685 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531967464685 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531967464685 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531967464685 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531967464685 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531967464685 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1531967464685 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1531967464685 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531967464693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1531967471894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531967472111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1531967472123 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1531967472694 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531967472694 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1531967472968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "C:/Users/Familia/Documents/GitHub/mips_verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1531967476224 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1531967476224 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531967476648 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1531967476651 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1531967476651 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1531967476651 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1531967476684 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1531967476729 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1531967477317 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1531967477353 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1531967478078 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531967478498 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Familia/Documents/GitHub/mips_verilog/output_files/MIPS.fit.smsg " "Generated suppressed messages file C:/Users/Familia/Documents/GitHub/mips_verilog/output_files/MIPS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1531967480493 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "755 " "Peak virtual memory: 755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531967480762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 18 23:31:20 2018 " "Processing ended: Wed Jul 18 23:31:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531967480762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531967480762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531967480762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1531967480762 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1531967481934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531967481934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 18 23:31:21 2018 " "Processing started: Wed Jul 18 23:31:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531967481934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1531967481934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1531967481935 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1531967486104 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1531967486236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "406 " "Peak virtual memory: 406 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531967487756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 18 23:31:27 2018 " "Processing ended: Wed Jul 18 23:31:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531967487756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531967487756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531967487756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1531967487756 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1531967488357 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1531967489088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531967489089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 18 23:31:28 2018 " "Processing started: Wed Jul 18 23:31:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531967489089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531967489089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS -c MIPS " "Command: quartus_sta MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531967489089 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1531967489233 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1531967489393 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1531967489394 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1531967489491 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1531967489491 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS.sdc " "Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1531967489732 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1531967489732 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1531967489733 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1531967489733 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1531967489733 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1531967489733 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1531967489734 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1531967489742 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1531967489743 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1531967489744 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1531967489760 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1531967489762 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1531967489765 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1531967489767 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1531967489769 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1531967489776 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1531967489801 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1531967491107 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1531967491147 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1531967491147 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1531967491147 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1531967491147 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1531967491147 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1531967491151 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1531967491153 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1531967491155 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1531967491157 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1531967491159 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1531967491165 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1531967491278 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1531967491279 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1531967491279 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1531967491279 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1531967491283 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1531967491286 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1531967491330 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1531967491337 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1531967491341 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1531967491487 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1531967491487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "488 " "Peak virtual memory: 488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531967491572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 18 23:31:31 2018 " "Processing ended: Wed Jul 18 23:31:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531967491572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531967491572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531967491572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531967491572 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531967492779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531967492779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 18 23:31:32 2018 " "Processing started: Wed Jul 18 23:31:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531967492779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531967492779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531967492779 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS_7_1200mv_85c_slow.vo C:/Users/Familia/Documents/GitHub/mips_verilog/simulation/modelsim/ simulation " "Generated file MIPS_7_1200mv_85c_slow.vo in folder \"C:/Users/Familia/Documents/GitHub/mips_verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531967493281 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS_7_1200mv_0c_slow.vo C:/Users/Familia/Documents/GitHub/mips_verilog/simulation/modelsim/ simulation " "Generated file MIPS_7_1200mv_0c_slow.vo in folder \"C:/Users/Familia/Documents/GitHub/mips_verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531967493303 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS_min_1200mv_0c_fast.vo C:/Users/Familia/Documents/GitHub/mips_verilog/simulation/modelsim/ simulation " "Generated file MIPS_min_1200mv_0c_fast.vo in folder \"C:/Users/Familia/Documents/GitHub/mips_verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531967493322 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS.vo C:/Users/Familia/Documents/GitHub/mips_verilog/simulation/modelsim/ simulation " "Generated file MIPS.vo in folder \"C:/Users/Familia/Documents/GitHub/mips_verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531967493340 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS_7_1200mv_85c_v_slow.sdo C:/Users/Familia/Documents/GitHub/mips_verilog/simulation/modelsim/ simulation " "Generated file MIPS_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/Familia/Documents/GitHub/mips_verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531967493356 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS_7_1200mv_0c_v_slow.sdo C:/Users/Familia/Documents/GitHub/mips_verilog/simulation/modelsim/ simulation " "Generated file MIPS_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/Familia/Documents/GitHub/mips_verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531967493379 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS_min_1200mv_0c_v_fast.sdo C:/Users/Familia/Documents/GitHub/mips_verilog/simulation/modelsim/ simulation " "Generated file MIPS_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Familia/Documents/GitHub/mips_verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531967493401 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS_v.sdo C:/Users/Familia/Documents/GitHub/mips_verilog/simulation/modelsim/ simulation " "Generated file MIPS_v.sdo in folder \"C:/Users/Familia/Documents/GitHub/mips_verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531967493417 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "371 " "Peak virtual memory: 371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531967493468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 18 23:31:33 2018 " "Processing ended: Wed Jul 18 23:31:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531967493468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531967493468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531967493468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531967493468 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 73 s " "Quartus II Full Compilation was successful. 0 errors, 73 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531967494089 ""}
