

================================================================
== Vitis HLS Report for 'low_pass_filter_float_Pipeline_VITIS_LOOP_29_1'
================================================================
* Date:           Wed Oct 19 22:36:46 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        foc-rewrite
* Solution:       foc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.474 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       64|       64|  0.640 us|  0.640 us|   64|   64|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_1  |       62|       62|         2|          2|          3|    31|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      21|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      55|    -|
|Register         |        -|     -|      13|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      13|      76|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln29_fu_66_p2   |         +|   0|  0|  12|           5|           2|
    |icmp_ln29_fu_60_p2  |      icmp|   0|  0|   9|           5|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  21|          10|           3|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  14|          3|    1|          3|
    |ap_done_int               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1      |   9|          2|    5|         10|
    |buffer_velocity_address0  |  14|          3|    5|         15|
    |i_fu_26                   |   9|          2|    5|         10|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  55|         12|   17|         40|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  2|   0|    2|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_1_reg_93   |  5|   0|    5|          0|
    |i_fu_26      |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+
    |Total        | 13|   0|   13|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1|  return value|
|buffer_velocity_address0  |  out|    5|   ap_memory|                                  buffer_velocity|         array|
|buffer_velocity_ce0       |  out|    1|   ap_memory|                                  buffer_velocity|         array|
|buffer_velocity_we0       |  out|    1|   ap_memory|                                  buffer_velocity|         array|
|buffer_velocity_d0        |  out|   32|   ap_memory|                                  buffer_velocity|         array|
|buffer_velocity_q0        |   in|   32|   ap_memory|                                  buffer_velocity|         array|
+--------------------------+-----+-----+------------+-------------------------------------------------+--------------+

