# mixed-signal-fpga
![flyer](https://user-images.githubusercontent.com/59352026/170989767-f36ce419-95aa-4e3c-b2b8-c73196eb8495.jpeg)

**Simulation of RISC-V MYTH core and PLL**
![1](https://user-images.githubusercontent.com/59352026/170990006-6eaf2fbd-cda5-4342-8179-204cf9038642.jpg)
