
ICS43434SDCard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a4c0  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  0800a758  0800a758  0000b758  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800a784  0800a784  0000b784  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  0800a788  0800a788  0000b788  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000014  24000000  0800a78c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000005d8  24000014  0800a7a0  0000c014  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  240005ec  0800a7a0  0000c5ec  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  0000c014  2**0
                  CONTENTS, READONLY
  9 .debug_info   00015910  00000000  00000000  0000c042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00002e0f  00000000  00000000  00021952  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001378  00000000  00000000  00024768  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00000efe  00000000  00000000  00025ae0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00038ba6  00000000  00000000  000269de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0001a1f7  00000000  00000000  0005f584  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    001653bf  00000000  00000000  0007977b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001deb3a  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000051d0  00000000  00000000  001deb80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 0000007a  00000000  00000000  001e3d50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000014 	.word	0x24000014
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800a740 	.word	0x0800a740

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000018 	.word	0x24000018
 80002d4:	0800a740 	.word	0x0800a740

080002d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002d8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80002dc:	b084      	sub	sp, #16
 80002de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80002e0:	f000 fa86 	bl	80007f0 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002e4:	f000 ff70 	bl	80011c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002e8:	f000 f8c8 	bl	800047c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002ec:	f000 fa22 	bl	8000734 <MX_GPIO_Init>
  MX_DMA_Init();
 80002f0:	f000 fa00 	bl	80006f4 <MX_DMA_Init>
  MX_I2S1_Init();
 80002f4:	f000 f93e 	bl	8000574 <MX_I2S1_Init>
  MX_SDMMC1_SD_Init();
 80002f8:	f000 f96e 	bl	80005d8 <MX_SDMMC1_SD_Init>
  MX_TIM2_Init();
 80002fc:	f000 f98a 	bl	8000614 <MX_TIM2_Init>
  MX_FATFS_Init();
 8000300:	f000 fc7e 	bl	8000c00 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000304:	2100      	movs	r1, #0
 8000306:	4856      	ldr	r0, [pc, #344]	@ (8000460 <main+0x188>)
 8000308:	f008 fdcc 	bl	8008ea4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 800030c:	2104      	movs	r1, #4
 800030e:	4854      	ldr	r0, [pc, #336]	@ (8000460 <main+0x188>)
 8000310:	f008 fdc8 	bl	8008ea4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000314:	2108      	movs	r1, #8
 8000316:	4852      	ldr	r0, [pc, #328]	@ (8000460 <main+0x188>)
 8000318:	f008 fdc4 	bl	8008ea4 <HAL_TIM_PWM_Start>

  if (HAL_I2S_Receive_DMA(&hi2s1, (uint16_t *)audio_buffer, AUDIO_BUFFER_SIZE) != HAL_OK)
 800031c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000320:	4950      	ldr	r1, [pc, #320]	@ (8000464 <main+0x18c>)
 8000322:	4851      	ldr	r0, [pc, #324]	@ (8000468 <main+0x190>)
 8000324:	f003 fd5e 	bl	8003de4 <HAL_I2S_Receive_DMA>
 8000328:	4603      	mov	r3, r0
 800032a:	2b00      	cmp	r3, #0
 800032c:	d001      	beq.n	8000332 <main+0x5a>
  {
      Error_Handler();
 800032e:	f000 fa8b 	bl	8000848 <Error_Handler>
  while (1)
  {
      // ---- Đổi kênh SEL ----
      static uint32_t last_toggle_time = 0;
      static uint8_t sel_state = 0;
      if (HAL_GetTick() - last_toggle_time > 500) // đổi kênh mỗi 500 ms
 8000332:	f000 ffcf 	bl	80012d4 <HAL_GetTick>
 8000336:	4602      	mov	r2, r0
 8000338:	4b4c      	ldr	r3, [pc, #304]	@ (800046c <main+0x194>)
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	1ad3      	subs	r3, r2, r3
 800033e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000342:	d91a      	bls.n	800037a <main+0xa2>
      {
          sel_state = !sel_state;
 8000344:	4b4a      	ldr	r3, [pc, #296]	@ (8000470 <main+0x198>)
 8000346:	781b      	ldrb	r3, [r3, #0]
 8000348:	2b00      	cmp	r3, #0
 800034a:	bf0c      	ite	eq
 800034c:	2301      	moveq	r3, #1
 800034e:	2300      	movne	r3, #0
 8000350:	b2db      	uxtb	r3, r3
 8000352:	461a      	mov	r2, r3
 8000354:	4b46      	ldr	r3, [pc, #280]	@ (8000470 <main+0x198>)
 8000356:	701a      	strb	r2, [r3, #0]
          HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, sel_state ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000358:	4b45      	ldr	r3, [pc, #276]	@ (8000470 <main+0x198>)
 800035a:	781b      	ldrb	r3, [r3, #0]
 800035c:	2b00      	cmp	r3, #0
 800035e:	bf14      	ite	ne
 8000360:	2301      	movne	r3, #1
 8000362:	2300      	moveq	r3, #0
 8000364:	b2db      	uxtb	r3, r3
 8000366:	461a      	mov	r2, r3
 8000368:	2180      	movs	r1, #128	@ 0x80
 800036a:	4842      	ldr	r0, [pc, #264]	@ (8000474 <main+0x19c>)
 800036c:	f003 fbfe 	bl	8003b6c <HAL_GPIO_WritePin>
          last_toggle_time = HAL_GetTick();
 8000370:	f000 ffb0 	bl	80012d4 <HAL_GetTick>
 8000374:	4603      	mov	r3, r0
 8000376:	4a3d      	ldr	r2, [pc, #244]	@ (800046c <main+0x194>)
 8000378:	6013      	str	r3, [r2, #0]
      }

      // ---- Tính mức âm thanh ----
      uint64_t sum = 0;
 800037a:	f04f 0200 	mov.w	r2, #0
 800037e:	f04f 0300 	mov.w	r3, #0
 8000382:	e9c7 2302 	strd	r2, r3, [r7, #8]
      for (int i = 0; i < AUDIO_BUFFER_SIZE; i++)
 8000386:	2300      	movs	r3, #0
 8000388:	607b      	str	r3, [r7, #4]
 800038a:	e016      	b.n	80003ba <main+0xe2>
          sum += abs(audio_buffer[i]);
 800038c:	4a35      	ldr	r2, [pc, #212]	@ (8000464 <main+0x18c>)
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000394:	2b00      	cmp	r3, #0
 8000396:	bfb8      	it	lt
 8000398:	425b      	neglt	r3, r3
 800039a:	b29b      	uxth	r3, r3
 800039c:	b29b      	uxth	r3, r3
 800039e:	2200      	movs	r2, #0
 80003a0:	461c      	mov	r4, r3
 80003a2:	4615      	mov	r5, r2
 80003a4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80003a8:	eb12 0804 	adds.w	r8, r2, r4
 80003ac:	eb43 0905 	adc.w	r9, r3, r5
 80003b0:	e9c7 8902 	strd	r8, r9, [r7, #8]
      for (int i = 0; i < AUDIO_BUFFER_SIZE; i++)
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	3301      	adds	r3, #1
 80003b8:	607b      	str	r3, [r7, #4]
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80003c0:	dbe4      	blt.n	800038c <main+0xb4>
      audio_level = sum / AUDIO_BUFFER_SIZE;
 80003c2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80003c6:	f04f 0200 	mov.w	r2, #0
 80003ca:	f04f 0300 	mov.w	r3, #0
 80003ce:	0a42      	lsrs	r2, r0, #9
 80003d0:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 80003d4:	0a4b      	lsrs	r3, r1, #9
 80003d6:	4b28      	ldr	r3, [pc, #160]	@ (8000478 <main+0x1a0>)
 80003d8:	601a      	str	r2, [r3, #0]

      if (audio_level > 1000) audio_level = 1000;
 80003da:	4b27      	ldr	r3, [pc, #156]	@ (8000478 <main+0x1a0>)
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80003e2:	d903      	bls.n	80003ec <main+0x114>
 80003e4:	4b24      	ldr	r3, [pc, #144]	@ (8000478 <main+0x1a0>)
 80003e6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80003ea:	601a      	str	r2, [r3, #0]

      // ---- LED RGB theo mức âm ----
      if (audio_level < 200)
 80003ec:	4b22      	ldr	r3, [pc, #136]	@ (8000478 <main+0x1a0>)
 80003ee:	681b      	ldr	r3, [r3, #0]
 80003f0:	2bc7      	cmp	r3, #199	@ 0xc7
 80003f2:	d80d      	bhi.n	8000410 <main+0x138>
      {
          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 80003f4:	4b1a      	ldr	r3, [pc, #104]	@ (8000460 <main+0x188>)
 80003f6:	681b      	ldr	r3, [r3, #0]
 80003f8:	2200      	movs	r2, #0
 80003fa:	635a      	str	r2, [r3, #52]	@ 0x34
          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 80003fc:	4b18      	ldr	r3, [pc, #96]	@ (8000460 <main+0x188>)
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	2200      	movs	r2, #0
 8000402:	639a      	str	r2, [r3, #56]	@ 0x38
          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, audio_level);
 8000404:	4b16      	ldr	r3, [pc, #88]	@ (8000460 <main+0x188>)
 8000406:	681b      	ldr	r3, [r3, #0]
 8000408:	4a1b      	ldr	r2, [pc, #108]	@ (8000478 <main+0x1a0>)
 800040a:	6812      	ldr	r2, [r2, #0]
 800040c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800040e:	e022      	b.n	8000456 <main+0x17e>
      }
      else if (audio_level < 600)
 8000410:	4b19      	ldr	r3, [pc, #100]	@ (8000478 <main+0x1a0>)
 8000412:	681b      	ldr	r3, [r3, #0]
 8000414:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 8000418:	d210      	bcs.n	800043c <main+0x164>
      {
          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, audio_level / 2);
 800041a:	4b17      	ldr	r3, [pc, #92]	@ (8000478 <main+0x1a0>)
 800041c:	681a      	ldr	r2, [r3, #0]
 800041e:	4b10      	ldr	r3, [pc, #64]	@ (8000460 <main+0x188>)
 8000420:	681b      	ldr	r3, [r3, #0]
 8000422:	0852      	lsrs	r2, r2, #1
 8000424:	635a      	str	r2, [r3, #52]	@ 0x34
          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8000426:	4b0e      	ldr	r3, [pc, #56]	@ (8000460 <main+0x188>)
 8000428:	681b      	ldr	r3, [r3, #0]
 800042a:	2200      	movs	r2, #0
 800042c:	639a      	str	r2, [r3, #56]	@ 0x38
          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, audio_level / 2);
 800042e:	4b12      	ldr	r3, [pc, #72]	@ (8000478 <main+0x1a0>)
 8000430:	681a      	ldr	r2, [r3, #0]
 8000432:	4b0b      	ldr	r3, [pc, #44]	@ (8000460 <main+0x188>)
 8000434:	681b      	ldr	r3, [r3, #0]
 8000436:	0852      	lsrs	r2, r2, #1
 8000438:	63da      	str	r2, [r3, #60]	@ 0x3c
 800043a:	e00c      	b.n	8000456 <main+0x17e>
      }
      else
      {
          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, audio_level);
 800043c:	4b08      	ldr	r3, [pc, #32]	@ (8000460 <main+0x188>)
 800043e:	681b      	ldr	r3, [r3, #0]
 8000440:	4a0d      	ldr	r2, [pc, #52]	@ (8000478 <main+0x1a0>)
 8000442:	6812      	ldr	r2, [r2, #0]
 8000444:	635a      	str	r2, [r3, #52]	@ 0x34
          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8000446:	4b06      	ldr	r3, [pc, #24]	@ (8000460 <main+0x188>)
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	2200      	movs	r2, #0
 800044c:	639a      	str	r2, [r3, #56]	@ 0x38
          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 800044e:	4b04      	ldr	r3, [pc, #16]	@ (8000460 <main+0x188>)
 8000450:	681b      	ldr	r3, [r3, #0]
 8000452:	2200      	movs	r2, #0
 8000454:	63da      	str	r2, [r3, #60]	@ 0x3c
      }

      HAL_Delay(50);
 8000456:	2032      	movs	r0, #50	@ 0x32
 8000458:	f000 ff48 	bl	80012ec <HAL_Delay>
  {
 800045c:	e769      	b.n	8000332 <main+0x5a>
 800045e:	bf00      	nop
 8000460:	24000178 	.word	0x24000178
 8000464:	240001c4 	.word	0x240001c4
 8000468:	24000030 	.word	0x24000030
 800046c:	240005c8 	.word	0x240005c8
 8000470:	240005cc 	.word	0x240005cc
 8000474:	58020000 	.word	0x58020000
 8000478:	240005c4 	.word	0x240005c4

0800047c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	b09c      	sub	sp, #112	@ 0x70
 8000480:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000482:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000486:	224c      	movs	r2, #76	@ 0x4c
 8000488:	2100      	movs	r1, #0
 800048a:	4618      	mov	r0, r3
 800048c:	f00a f92b 	bl	800a6e6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000490:	1d3b      	adds	r3, r7, #4
 8000492:	2220      	movs	r2, #32
 8000494:	2100      	movs	r1, #0
 8000496:	4618      	mov	r0, r3
 8000498:	f00a f925 	bl	800a6e6 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800049c:	2002      	movs	r0, #2
 800049e:	f003 fdb7 	bl	8004010 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80004a2:	2300      	movs	r3, #0
 80004a4:	603b      	str	r3, [r7, #0]
 80004a6:	4b31      	ldr	r3, [pc, #196]	@ (800056c <SystemClock_Config+0xf0>)
 80004a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80004aa:	4a30      	ldr	r2, [pc, #192]	@ (800056c <SystemClock_Config+0xf0>)
 80004ac:	f023 0301 	bic.w	r3, r3, #1
 80004b0:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80004b2:	4b2e      	ldr	r3, [pc, #184]	@ (800056c <SystemClock_Config+0xf0>)
 80004b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80004b6:	f003 0301 	and.w	r3, r3, #1
 80004ba:	603b      	str	r3, [r7, #0]
 80004bc:	4b2c      	ldr	r3, [pc, #176]	@ (8000570 <SystemClock_Config+0xf4>)
 80004be:	699b      	ldr	r3, [r3, #24]
 80004c0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80004c4:	4a2a      	ldr	r2, [pc, #168]	@ (8000570 <SystemClock_Config+0xf4>)
 80004c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80004ca:	6193      	str	r3, [r2, #24]
 80004cc:	4b28      	ldr	r3, [pc, #160]	@ (8000570 <SystemClock_Config+0xf4>)
 80004ce:	699b      	ldr	r3, [r3, #24]
 80004d0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80004d4:	603b      	str	r3, [r7, #0]
 80004d6:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80004d8:	bf00      	nop
 80004da:	4b25      	ldr	r3, [pc, #148]	@ (8000570 <SystemClock_Config+0xf4>)
 80004dc:	699b      	ldr	r3, [r3, #24]
 80004de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80004e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80004e6:	d1f8      	bne.n	80004da <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80004e8:	2301      	movs	r3, #1
 80004ea:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80004ec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80004f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004f2:	2302      	movs	r3, #2
 80004f4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80004f6:	2302      	movs	r3, #2
 80004f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 80004fa:	2302      	movs	r3, #2
 80004fc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 80004fe:	230c      	movs	r3, #12
 8000500:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000502:	2302      	movs	r3, #2
 8000504:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000506:	2302      	movs	r3, #2
 8000508:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800050a:	2302      	movs	r3, #2
 800050c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800050e:	230c      	movs	r3, #12
 8000510:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8000512:	2302      	movs	r3, #2
 8000514:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000516:	2300      	movs	r3, #0
 8000518:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800051a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800051e:	4618      	mov	r0, r3
 8000520:	f003 fdb0 	bl	8004084 <HAL_RCC_OscConfig>
 8000524:	4603      	mov	r3, r0
 8000526:	2b00      	cmp	r3, #0
 8000528:	d001      	beq.n	800052e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800052a:	f000 f98d 	bl	8000848 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800052e:	233f      	movs	r3, #63	@ 0x3f
 8000530:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000532:	2302      	movs	r3, #2
 8000534:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000536:	2300      	movs	r3, #0
 8000538:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800053a:	2300      	movs	r3, #0
 800053c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800053e:	2300      	movs	r3, #0
 8000540:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000542:	2300      	movs	r3, #0
 8000544:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000546:	2300      	movs	r3, #0
 8000548:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800054a:	2300      	movs	r3, #0
 800054c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800054e:	1d3b      	adds	r3, r7, #4
 8000550:	2100      	movs	r1, #0
 8000552:	4618      	mov	r0, r3
 8000554:	f004 f9f0 	bl	8004938 <HAL_RCC_ClockConfig>
 8000558:	4603      	mov	r3, r0
 800055a:	2b00      	cmp	r3, #0
 800055c:	d001      	beq.n	8000562 <SystemClock_Config+0xe6>
  {
    Error_Handler();
 800055e:	f000 f973 	bl	8000848 <Error_Handler>
  }
}
 8000562:	bf00      	nop
 8000564:	3770      	adds	r7, #112	@ 0x70
 8000566:	46bd      	mov	sp, r7
 8000568:	bd80      	pop	{r7, pc}
 800056a:	bf00      	nop
 800056c:	58000400 	.word	0x58000400
 8000570:	58024800 	.word	0x58024800

08000574 <MX_I2S1_Init>:
  * @brief I2S1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S1_Init(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 8000578:	4b15      	ldr	r3, [pc, #84]	@ (80005d0 <MX_I2S1_Init+0x5c>)
 800057a:	4a16      	ldr	r2, [pc, #88]	@ (80005d4 <MX_I2S1_Init+0x60>)
 800057c:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_RX;
 800057e:	4b14      	ldr	r3, [pc, #80]	@ (80005d0 <MX_I2S1_Init+0x5c>)
 8000580:	2206      	movs	r2, #6
 8000582:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 8000584:	4b12      	ldr	r3, [pc, #72]	@ (80005d0 <MX_I2S1_Init+0x5c>)
 8000586:	2200      	movs	r2, #0
 8000588:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_16B;
 800058a:	4b11      	ldr	r3, [pc, #68]	@ (80005d0 <MX_I2S1_Init+0x5c>)
 800058c:	2200      	movs	r2, #0
 800058e:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000590:	4b0f      	ldr	r3, [pc, #60]	@ (80005d0 <MX_I2S1_Init+0x5c>)
 8000592:	2200      	movs	r2, #0
 8000594:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 8000596:	4b0e      	ldr	r3, [pc, #56]	@ (80005d0 <MX_I2S1_Init+0x5c>)
 8000598:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 800059c:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 800059e:	4b0c      	ldr	r3, [pc, #48]	@ (80005d0 <MX_I2S1_Init+0x5c>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	619a      	str	r2, [r3, #24]
  hi2s1.Init.FirstBit = I2S_FIRSTBIT_MSB;
 80005a4:	4b0a      	ldr	r3, [pc, #40]	@ (80005d0 <MX_I2S1_Init+0x5c>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	61da      	str	r2, [r3, #28]
  hi2s1.Init.WSInversion = I2S_WS_INVERSION_DISABLE;
 80005aa:	4b09      	ldr	r3, [pc, #36]	@ (80005d0 <MX_I2S1_Init+0x5c>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	621a      	str	r2, [r3, #32]
  hi2s1.Init.Data24BitAlignment = I2S_DATA_24BIT_ALIGNMENT_RIGHT;
 80005b0:	4b07      	ldr	r3, [pc, #28]	@ (80005d0 <MX_I2S1_Init+0x5c>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s1.Init.MasterKeepIOState = I2S_MASTER_KEEP_IO_STATE_DISABLE;
 80005b6:	4b06      	ldr	r3, [pc, #24]	@ (80005d0 <MX_I2S1_Init+0x5c>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 80005bc:	4804      	ldr	r0, [pc, #16]	@ (80005d0 <MX_I2S1_Init+0x5c>)
 80005be:	f003 faef 	bl	8003ba0 <HAL_I2S_Init>
 80005c2:	4603      	mov	r3, r0
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d001      	beq.n	80005cc <MX_I2S1_Init+0x58>
  {
    Error_Handler();
 80005c8:	f000 f93e 	bl	8000848 <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 80005cc:	bf00      	nop
 80005ce:	bd80      	pop	{r7, pc}
 80005d0:	24000030 	.word	0x24000030
 80005d4:	40013000 	.word	0x40013000

080005d8 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 80005d8:	b480      	push	{r7}
 80005da:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 80005dc:	4b0b      	ldr	r3, [pc, #44]	@ (800060c <MX_SDMMC1_SD_Init+0x34>)
 80005de:	4a0c      	ldr	r2, [pc, #48]	@ (8000610 <MX_SDMMC1_SD_Init+0x38>)
 80005e0:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 80005e2:	4b0a      	ldr	r3, [pc, #40]	@ (800060c <MX_SDMMC1_SD_Init+0x34>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80005e8:	4b08      	ldr	r3, [pc, #32]	@ (800060c <MX_SDMMC1_SD_Init+0x34>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 80005ee:	4b07      	ldr	r3, [pc, #28]	@ (800060c <MX_SDMMC1_SD_Init+0x34>)
 80005f0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80005f4:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80005f6:	4b05      	ldr	r3, [pc, #20]	@ (800060c <MX_SDMMC1_SD_Init+0x34>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 0;
 80005fc:	4b03      	ldr	r3, [pc, #12]	@ (800060c <MX_SDMMC1_SD_Init+0x34>)
 80005fe:	2200      	movs	r2, #0
 8000600:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8000602:	bf00      	nop
 8000604:	46bd      	mov	sp, r7
 8000606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060a:	4770      	bx	lr
 800060c:	240000fc 	.word	0x240000fc
 8000610:	52007000 	.word	0x52007000

08000614 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b08a      	sub	sp, #40	@ 0x28
 8000618:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800061a:	f107 031c 	add.w	r3, r7, #28
 800061e:	2200      	movs	r2, #0
 8000620:	601a      	str	r2, [r3, #0]
 8000622:	605a      	str	r2, [r3, #4]
 8000624:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000626:	463b      	mov	r3, r7
 8000628:	2200      	movs	r2, #0
 800062a:	601a      	str	r2, [r3, #0]
 800062c:	605a      	str	r2, [r3, #4]
 800062e:	609a      	str	r2, [r3, #8]
 8000630:	60da      	str	r2, [r3, #12]
 8000632:	611a      	str	r2, [r3, #16]
 8000634:	615a      	str	r2, [r3, #20]
 8000636:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000638:	4b2d      	ldr	r3, [pc, #180]	@ (80006f0 <MX_TIM2_Init+0xdc>)
 800063a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800063e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 480-1;
 8000640:	4b2b      	ldr	r3, [pc, #172]	@ (80006f0 <MX_TIM2_Init+0xdc>)
 8000642:	f240 12df 	movw	r2, #479	@ 0x1df
 8000646:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000648:	4b29      	ldr	r3, [pc, #164]	@ (80006f0 <MX_TIM2_Init+0xdc>)
 800064a:	2200      	movs	r2, #0
 800064c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 800064e:	4b28      	ldr	r3, [pc, #160]	@ (80006f0 <MX_TIM2_Init+0xdc>)
 8000650:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000654:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000656:	4b26      	ldr	r3, [pc, #152]	@ (80006f0 <MX_TIM2_Init+0xdc>)
 8000658:	2200      	movs	r2, #0
 800065a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800065c:	4b24      	ldr	r3, [pc, #144]	@ (80006f0 <MX_TIM2_Init+0xdc>)
 800065e:	2200      	movs	r2, #0
 8000660:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000662:	4823      	ldr	r0, [pc, #140]	@ (80006f0 <MX_TIM2_Init+0xdc>)
 8000664:	f008 fbc6 	bl	8008df4 <HAL_TIM_PWM_Init>
 8000668:	4603      	mov	r3, r0
 800066a:	2b00      	cmp	r3, #0
 800066c:	d001      	beq.n	8000672 <MX_TIM2_Init+0x5e>
  {
    Error_Handler();
 800066e:	f000 f8eb 	bl	8000848 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000672:	2300      	movs	r3, #0
 8000674:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000676:	2300      	movs	r3, #0
 8000678:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800067a:	f107 031c 	add.w	r3, r7, #28
 800067e:	4619      	mov	r1, r3
 8000680:	481b      	ldr	r0, [pc, #108]	@ (80006f0 <MX_TIM2_Init+0xdc>)
 8000682:	f009 f9cd 	bl	8009a20 <HAL_TIMEx_MasterConfigSynchronization>
 8000686:	4603      	mov	r3, r0
 8000688:	2b00      	cmp	r3, #0
 800068a:	d001      	beq.n	8000690 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 800068c:	f000 f8dc 	bl	8000848 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000690:	2360      	movs	r3, #96	@ 0x60
 8000692:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000694:	2300      	movs	r3, #0
 8000696:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000698:	2300      	movs	r3, #0
 800069a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800069c:	2300      	movs	r3, #0
 800069e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80006a0:	463b      	mov	r3, r7
 80006a2:	2200      	movs	r2, #0
 80006a4:	4619      	mov	r1, r3
 80006a6:	4812      	ldr	r0, [pc, #72]	@ (80006f0 <MX_TIM2_Init+0xdc>)
 80006a8:	f008 fd0a 	bl	80090c0 <HAL_TIM_PWM_ConfigChannel>
 80006ac:	4603      	mov	r3, r0
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d001      	beq.n	80006b6 <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 80006b2:	f000 f8c9 	bl	8000848 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80006b6:	463b      	mov	r3, r7
 80006b8:	2204      	movs	r2, #4
 80006ba:	4619      	mov	r1, r3
 80006bc:	480c      	ldr	r0, [pc, #48]	@ (80006f0 <MX_TIM2_Init+0xdc>)
 80006be:	f008 fcff 	bl	80090c0 <HAL_TIM_PWM_ConfigChannel>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d001      	beq.n	80006cc <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 80006c8:	f000 f8be 	bl	8000848 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80006cc:	463b      	mov	r3, r7
 80006ce:	2208      	movs	r2, #8
 80006d0:	4619      	mov	r1, r3
 80006d2:	4807      	ldr	r0, [pc, #28]	@ (80006f0 <MX_TIM2_Init+0xdc>)
 80006d4:	f008 fcf4 	bl	80090c0 <HAL_TIM_PWM_ConfigChannel>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d001      	beq.n	80006e2 <MX_TIM2_Init+0xce>
  {
    Error_Handler();
 80006de:	f000 f8b3 	bl	8000848 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80006e2:	4803      	ldr	r0, [pc, #12]	@ (80006f0 <MX_TIM2_Init+0xdc>)
 80006e4:	f000 fa1a 	bl	8000b1c <HAL_TIM_MspPostInit>

}
 80006e8:	bf00      	nop
 80006ea:	3728      	adds	r7, #40	@ 0x28
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	24000178 	.word	0x24000178

080006f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80006fa:	4b0d      	ldr	r3, [pc, #52]	@ (8000730 <MX_DMA_Init+0x3c>)
 80006fc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000700:	4a0b      	ldr	r2, [pc, #44]	@ (8000730 <MX_DMA_Init+0x3c>)
 8000702:	f043 0301 	orr.w	r3, r3, #1
 8000706:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800070a:	4b09      	ldr	r3, [pc, #36]	@ (8000730 <MX_DMA_Init+0x3c>)
 800070c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000710:	f003 0301 	and.w	r3, r3, #1
 8000714:	607b      	str	r3, [r7, #4]
 8000716:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000718:	2200      	movs	r2, #0
 800071a:	2100      	movs	r1, #0
 800071c:	200b      	movs	r0, #11
 800071e:	f000 fef0 	bl	8001502 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000722:	200b      	movs	r0, #11
 8000724:	f000 ff07 	bl	8001536 <HAL_NVIC_EnableIRQ>

}
 8000728:	bf00      	nop
 800072a:	3708      	adds	r7, #8
 800072c:	46bd      	mov	sp, r7
 800072e:	bd80      	pop	{r7, pc}
 8000730:	58024400 	.word	0x58024400

08000734 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b08a      	sub	sp, #40	@ 0x28
 8000738:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800073a:	f107 0314 	add.w	r3, r7, #20
 800073e:	2200      	movs	r2, #0
 8000740:	601a      	str	r2, [r3, #0]
 8000742:	605a      	str	r2, [r3, #4]
 8000744:	609a      	str	r2, [r3, #8]
 8000746:	60da      	str	r2, [r3, #12]
 8000748:	611a      	str	r2, [r3, #16]
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800074a:	4b27      	ldr	r3, [pc, #156]	@ (80007e8 <MX_GPIO_Init+0xb4>)
 800074c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000750:	4a25      	ldr	r2, [pc, #148]	@ (80007e8 <MX_GPIO_Init+0xb4>)
 8000752:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000756:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800075a:	4b23      	ldr	r3, [pc, #140]	@ (80007e8 <MX_GPIO_Init+0xb4>)
 800075c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000760:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000764:	613b      	str	r3, [r7, #16]
 8000766:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000768:	4b1f      	ldr	r3, [pc, #124]	@ (80007e8 <MX_GPIO_Init+0xb4>)
 800076a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800076e:	4a1e      	ldr	r2, [pc, #120]	@ (80007e8 <MX_GPIO_Init+0xb4>)
 8000770:	f043 0301 	orr.w	r3, r3, #1
 8000774:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000778:	4b1b      	ldr	r3, [pc, #108]	@ (80007e8 <MX_GPIO_Init+0xb4>)
 800077a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800077e:	f003 0301 	and.w	r3, r3, #1
 8000782:	60fb      	str	r3, [r7, #12]
 8000784:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000786:	4b18      	ldr	r3, [pc, #96]	@ (80007e8 <MX_GPIO_Init+0xb4>)
 8000788:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800078c:	4a16      	ldr	r2, [pc, #88]	@ (80007e8 <MX_GPIO_Init+0xb4>)
 800078e:	f043 0304 	orr.w	r3, r3, #4
 8000792:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000796:	4b14      	ldr	r3, [pc, #80]	@ (80007e8 <MX_GPIO_Init+0xb4>)
 8000798:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800079c:	f003 0304 	and.w	r3, r3, #4
 80007a0:	60bb      	str	r3, [r7, #8]
 80007a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007a4:	4b10      	ldr	r3, [pc, #64]	@ (80007e8 <MX_GPIO_Init+0xb4>)
 80007a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007aa:	4a0f      	ldr	r2, [pc, #60]	@ (80007e8 <MX_GPIO_Init+0xb4>)
 80007ac:	f043 0308 	orr.w	r3, r3, #8
 80007b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007b4:	4b0c      	ldr	r3, [pc, #48]	@ (80007e8 <MX_GPIO_Init+0xb4>)
 80007b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007ba:	f003 0308 	and.w	r3, r3, #8
 80007be:	607b      	str	r3, [r7, #4]
 80007c0:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80007c2:	2380      	movs	r3, #128	@ 0x80
 80007c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007c6:	2301      	movs	r3, #1
 80007c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ca:	2300      	movs	r3, #0
 80007cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ce:	2300      	movs	r3, #0
 80007d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007d2:	f107 0314 	add.w	r3, r7, #20
 80007d6:	4619      	mov	r1, r3
 80007d8:	4804      	ldr	r0, [pc, #16]	@ (80007ec <MX_GPIO_Init+0xb8>)
 80007da:	f003 f817 	bl	800380c <HAL_GPIO_Init>
  /* USER CODE END MX_GPIO_Init_2 */
}
 80007de:	bf00      	nop
 80007e0:	3728      	adds	r7, #40	@ 0x28
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	58024400 	.word	0x58024400
 80007ec:	58020000 	.word	0x58020000

080007f0 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b084      	sub	sp, #16
 80007f4:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80007f6:	463b      	mov	r3, r7
 80007f8:	2200      	movs	r2, #0
 80007fa:	601a      	str	r2, [r3, #0]
 80007fc:	605a      	str	r2, [r3, #4]
 80007fe:	609a      	str	r2, [r3, #8]
 8000800:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000802:	f000 feb3 	bl	800156c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000806:	2301      	movs	r3, #1
 8000808:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800080a:	2300      	movs	r3, #0
 800080c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800080e:	2300      	movs	r3, #0
 8000810:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000812:	231f      	movs	r3, #31
 8000814:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000816:	2387      	movs	r3, #135	@ 0x87
 8000818:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800081a:	2300      	movs	r3, #0
 800081c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800081e:	2300      	movs	r3, #0
 8000820:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000822:	2301      	movs	r3, #1
 8000824:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000826:	2301      	movs	r3, #1
 8000828:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800082a:	2300      	movs	r3, #0
 800082c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800082e:	2300      	movs	r3, #0
 8000830:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000832:	463b      	mov	r3, r7
 8000834:	4618      	mov	r0, r3
 8000836:	f000 fed1 	bl	80015dc <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800083a:	2004      	movs	r0, #4
 800083c:	f000 feae 	bl	800159c <HAL_MPU_Enable>

}
 8000840:	bf00      	nop
 8000842:	3710      	adds	r7, #16
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}

08000848 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000848:	b480      	push	{r7}
 800084a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800084c:	b672      	cpsid	i
}
 800084e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000850:	bf00      	nop
 8000852:	e7fd      	b.n	8000850 <Error_Handler+0x8>

08000854 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000854:	b480      	push	{r7}
 8000856:	b083      	sub	sp, #12
 8000858:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800085a:	4b0a      	ldr	r3, [pc, #40]	@ (8000884 <HAL_MspInit+0x30>)
 800085c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000860:	4a08      	ldr	r2, [pc, #32]	@ (8000884 <HAL_MspInit+0x30>)
 8000862:	f043 0302 	orr.w	r3, r3, #2
 8000866:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800086a:	4b06      	ldr	r3, [pc, #24]	@ (8000884 <HAL_MspInit+0x30>)
 800086c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000870:	f003 0302 	and.w	r3, r3, #2
 8000874:	607b      	str	r3, [r7, #4]
 8000876:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000878:	bf00      	nop
 800087a:	370c      	adds	r7, #12
 800087c:	46bd      	mov	sp, r7
 800087e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000882:	4770      	bx	lr
 8000884:	58024400 	.word	0x58024400

08000888 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b0ba      	sub	sp, #232	@ 0xe8
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000890:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000894:	2200      	movs	r2, #0
 8000896:	601a      	str	r2, [r3, #0]
 8000898:	605a      	str	r2, [r3, #4]
 800089a:	609a      	str	r2, [r3, #8]
 800089c:	60da      	str	r2, [r3, #12]
 800089e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80008a0:	f107 0310 	add.w	r3, r7, #16
 80008a4:	22c0      	movs	r2, #192	@ 0xc0
 80008a6:	2100      	movs	r1, #0
 80008a8:	4618      	mov	r0, r3
 80008aa:	f009 ff1c 	bl	800a6e6 <memset>
  if(hi2s->Instance==SPI1)
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	4a3e      	ldr	r2, [pc, #248]	@ (80009ac <HAL_I2S_MspInit+0x124>)
 80008b4:	4293      	cmp	r3, r2
 80008b6:	d174      	bne.n	80009a2 <HAL_I2S_MspInit+0x11a>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80008b8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80008bc:	f04f 0300 	mov.w	r3, #0
 80008c0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80008c4:	2300      	movs	r3, #0
 80008c6:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80008c8:	f107 0310 	add.w	r3, r7, #16
 80008cc:	4618      	mov	r0, r3
 80008ce:	f004 fba9 	bl	8005024 <HAL_RCCEx_PeriphCLKConfig>
 80008d2:	4603      	mov	r3, r0
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d001      	beq.n	80008dc <HAL_I2S_MspInit+0x54>
    {
      Error_Handler();
 80008d8:	f7ff ffb6 	bl	8000848 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80008dc:	4b34      	ldr	r3, [pc, #208]	@ (80009b0 <HAL_I2S_MspInit+0x128>)
 80008de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80008e2:	4a33      	ldr	r2, [pc, #204]	@ (80009b0 <HAL_I2S_MspInit+0x128>)
 80008e4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80008e8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80008ec:	4b30      	ldr	r3, [pc, #192]	@ (80009b0 <HAL_I2S_MspInit+0x128>)
 80008ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80008f2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80008f6:	60fb      	str	r3, [r7, #12]
 80008f8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008fa:	4b2d      	ldr	r3, [pc, #180]	@ (80009b0 <HAL_I2S_MspInit+0x128>)
 80008fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000900:	4a2b      	ldr	r2, [pc, #172]	@ (80009b0 <HAL_I2S_MspInit+0x128>)
 8000902:	f043 0301 	orr.w	r3, r3, #1
 8000906:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800090a:	4b29      	ldr	r3, [pc, #164]	@ (80009b0 <HAL_I2S_MspInit+0x128>)
 800090c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000910:	f003 0301 	and.w	r3, r3, #1
 8000914:	60bb      	str	r3, [r7, #8]
 8000916:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S1_WS
    PA5     ------> I2S1_CK
    PA6     ------> I2S1_SDI
    PA7     ------> I2S1_SDO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000918:	23f0      	movs	r3, #240	@ 0xf0
 800091a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800091e:	2302      	movs	r3, #2
 8000920:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000924:	2300      	movs	r3, #0
 8000926:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092a:	2300      	movs	r3, #0
 800092c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000930:	2305      	movs	r3, #5
 8000932:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000936:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800093a:	4619      	mov	r1, r3
 800093c:	481d      	ldr	r0, [pc, #116]	@ (80009b4 <HAL_I2S_MspInit+0x12c>)
 800093e:	f002 ff65 	bl	800380c <HAL_GPIO_Init>

    /* I2S1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Stream0;
 8000942:	4b1d      	ldr	r3, [pc, #116]	@ (80009b8 <HAL_I2S_MspInit+0x130>)
 8000944:	4a1d      	ldr	r2, [pc, #116]	@ (80009bc <HAL_I2S_MspInit+0x134>)
 8000946:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8000948:	4b1b      	ldr	r3, [pc, #108]	@ (80009b8 <HAL_I2S_MspInit+0x130>)
 800094a:	2225      	movs	r2, #37	@ 0x25
 800094c:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800094e:	4b1a      	ldr	r3, [pc, #104]	@ (80009b8 <HAL_I2S_MspInit+0x130>)
 8000950:	2200      	movs	r2, #0
 8000952:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000954:	4b18      	ldr	r3, [pc, #96]	@ (80009b8 <HAL_I2S_MspInit+0x130>)
 8000956:	2200      	movs	r2, #0
 8000958:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800095a:	4b17      	ldr	r3, [pc, #92]	@ (80009b8 <HAL_I2S_MspInit+0x130>)
 800095c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000960:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000962:	4b15      	ldr	r3, [pc, #84]	@ (80009b8 <HAL_I2S_MspInit+0x130>)
 8000964:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000968:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800096a:	4b13      	ldr	r3, [pc, #76]	@ (80009b8 <HAL_I2S_MspInit+0x130>)
 800096c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000970:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 8000972:	4b11      	ldr	r3, [pc, #68]	@ (80009b8 <HAL_I2S_MspInit+0x130>)
 8000974:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000978:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800097a:	4b0f      	ldr	r3, [pc, #60]	@ (80009b8 <HAL_I2S_MspInit+0x130>)
 800097c:	2200      	movs	r2, #0
 800097e:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000980:	4b0d      	ldr	r3, [pc, #52]	@ (80009b8 <HAL_I2S_MspInit+0x130>)
 8000982:	2200      	movs	r2, #0
 8000984:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000986:	480c      	ldr	r0, [pc, #48]	@ (80009b8 <HAL_I2S_MspInit+0x130>)
 8000988:	f000 fe68 	bl	800165c <HAL_DMA_Init>
 800098c:	4603      	mov	r3, r0
 800098e:	2b00      	cmp	r3, #0
 8000990:	d001      	beq.n	8000996 <HAL_I2S_MspInit+0x10e>
    {
      Error_Handler();
 8000992:	f7ff ff59 	bl	8000848 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi1_rx);
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	4a07      	ldr	r2, [pc, #28]	@ (80009b8 <HAL_I2S_MspInit+0x130>)
 800099a:	649a      	str	r2, [r3, #72]	@ 0x48
 800099c:	4a06      	ldr	r2, [pc, #24]	@ (80009b8 <HAL_I2S_MspInit+0x130>)
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80009a2:	bf00      	nop
 80009a4:	37e8      	adds	r7, #232	@ 0xe8
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	40013000 	.word	0x40013000
 80009b0:	58024400 	.word	0x58024400
 80009b4:	58020000 	.word	0x58020000
 80009b8:	24000084 	.word	0x24000084
 80009bc:	40020010 	.word	0x40020010

080009c0 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b0bc      	sub	sp, #240	@ 0xf0
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009c8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80009cc:	2200      	movs	r2, #0
 80009ce:	601a      	str	r2, [r3, #0]
 80009d0:	605a      	str	r2, [r3, #4]
 80009d2:	609a      	str	r2, [r3, #8]
 80009d4:	60da      	str	r2, [r3, #12]
 80009d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009d8:	f107 0318 	add.w	r3, r7, #24
 80009dc:	22c0      	movs	r2, #192	@ 0xc0
 80009de:	2100      	movs	r1, #0
 80009e0:	4618      	mov	r0, r3
 80009e2:	f009 fe80 	bl	800a6e6 <memset>
  if(hsd->Instance==SDMMC1)
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	4a38      	ldr	r2, [pc, #224]	@ (8000acc <HAL_SD_MspInit+0x10c>)
 80009ec:	4293      	cmp	r3, r2
 80009ee:	d169      	bne.n	8000ac4 <HAL_SD_MspInit+0x104>

    /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 80009f0:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80009f4:	f04f 0300 	mov.w	r3, #0
 80009f8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 80009fc:	2300      	movs	r3, #0
 80009fe:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a00:	f107 0318 	add.w	r3, r7, #24
 8000a04:	4618      	mov	r0, r3
 8000a06:	f004 fb0d 	bl	8005024 <HAL_RCCEx_PeriphCLKConfig>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <HAL_SD_MspInit+0x54>
    {
      Error_Handler();
 8000a10:	f7ff ff1a 	bl	8000848 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8000a14:	4b2e      	ldr	r3, [pc, #184]	@ (8000ad0 <HAL_SD_MspInit+0x110>)
 8000a16:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000a1a:	4a2d      	ldr	r2, [pc, #180]	@ (8000ad0 <HAL_SD_MspInit+0x110>)
 8000a1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000a20:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8000a24:	4b2a      	ldr	r3, [pc, #168]	@ (8000ad0 <HAL_SD_MspInit+0x110>)
 8000a26:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000a2a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000a2e:	617b      	str	r3, [r7, #20]
 8000a30:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a32:	4b27      	ldr	r3, [pc, #156]	@ (8000ad0 <HAL_SD_MspInit+0x110>)
 8000a34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a38:	4a25      	ldr	r2, [pc, #148]	@ (8000ad0 <HAL_SD_MspInit+0x110>)
 8000a3a:	f043 0304 	orr.w	r3, r3, #4
 8000a3e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a42:	4b23      	ldr	r3, [pc, #140]	@ (8000ad0 <HAL_SD_MspInit+0x110>)
 8000a44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a48:	f003 0304 	and.w	r3, r3, #4
 8000a4c:	613b      	str	r3, [r7, #16]
 8000a4e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a50:	4b1f      	ldr	r3, [pc, #124]	@ (8000ad0 <HAL_SD_MspInit+0x110>)
 8000a52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a56:	4a1e      	ldr	r2, [pc, #120]	@ (8000ad0 <HAL_SD_MspInit+0x110>)
 8000a58:	f043 0308 	orr.w	r3, r3, #8
 8000a5c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a60:	4b1b      	ldr	r3, [pc, #108]	@ (8000ad0 <HAL_SD_MspInit+0x110>)
 8000a62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a66:	f003 0308 	and.w	r3, r3, #8
 8000a6a:	60fb      	str	r3, [r7, #12]
 8000a6c:	68fb      	ldr	r3, [r7, #12]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000a6e:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8000a72:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a76:	2302      	movs	r3, #2
 8000a78:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a82:	2303      	movs	r3, #3
 8000a84:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8000a88:	230c      	movs	r3, #12
 8000a8a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a8e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000a92:	4619      	mov	r1, r3
 8000a94:	480f      	ldr	r0, [pc, #60]	@ (8000ad4 <HAL_SD_MspInit+0x114>)
 8000a96:	f002 feb9 	bl	800380c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000a9a:	2304      	movs	r3, #4
 8000a9c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aa0:	2302      	movs	r3, #2
 8000aa2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aac:	2303      	movs	r3, #3
 8000aae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8000ab2:	230c      	movs	r3, #12
 8000ab4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ab8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000abc:	4619      	mov	r1, r3
 8000abe:	4806      	ldr	r0, [pc, #24]	@ (8000ad8 <HAL_SD_MspInit+0x118>)
 8000ac0:	f002 fea4 	bl	800380c <HAL_GPIO_Init>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 8000ac4:	bf00      	nop
 8000ac6:	37f0      	adds	r7, #240	@ 0xf0
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	52007000 	.word	0x52007000
 8000ad0:	58024400 	.word	0x58024400
 8000ad4:	58020800 	.word	0x58020800
 8000ad8:	58020c00 	.word	0x58020c00

08000adc <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000adc:	b480      	push	{r7}
 8000ade:	b085      	sub	sp, #20
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000aec:	d10e      	bne.n	8000b0c <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000aee:	4b0a      	ldr	r3, [pc, #40]	@ (8000b18 <HAL_TIM_PWM_MspInit+0x3c>)
 8000af0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000af4:	4a08      	ldr	r2, [pc, #32]	@ (8000b18 <HAL_TIM_PWM_MspInit+0x3c>)
 8000af6:	f043 0301 	orr.w	r3, r3, #1
 8000afa:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000afe:	4b06      	ldr	r3, [pc, #24]	@ (8000b18 <HAL_TIM_PWM_MspInit+0x3c>)
 8000b00:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000b04:	f003 0301 	and.w	r3, r3, #1
 8000b08:	60fb      	str	r3, [r7, #12]
 8000b0a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000b0c:	bf00      	nop
 8000b0e:	3714      	adds	r7, #20
 8000b10:	46bd      	mov	sp, r7
 8000b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b16:	4770      	bx	lr
 8000b18:	58024400 	.word	0x58024400

08000b1c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b088      	sub	sp, #32
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b24:	f107 030c 	add.w	r3, r7, #12
 8000b28:	2200      	movs	r2, #0
 8000b2a:	601a      	str	r2, [r3, #0]
 8000b2c:	605a      	str	r2, [r3, #4]
 8000b2e:	609a      	str	r2, [r3, #8]
 8000b30:	60da      	str	r2, [r3, #12]
 8000b32:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000b3c:	d11e      	bne.n	8000b7c <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b3e:	4b11      	ldr	r3, [pc, #68]	@ (8000b84 <HAL_TIM_MspPostInit+0x68>)
 8000b40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b44:	4a0f      	ldr	r2, [pc, #60]	@ (8000b84 <HAL_TIM_MspPostInit+0x68>)
 8000b46:	f043 0301 	orr.w	r3, r3, #1
 8000b4a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b4e:	4b0d      	ldr	r3, [pc, #52]	@ (8000b84 <HAL_TIM_MspPostInit+0x68>)
 8000b50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b54:	f003 0301 	and.w	r3, r3, #1
 8000b58:	60bb      	str	r3, [r7, #8]
 8000b5a:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000b5c:	2307      	movs	r3, #7
 8000b5e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b60:	2302      	movs	r3, #2
 8000b62:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b64:	2300      	movs	r3, #0
 8000b66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b70:	f107 030c 	add.w	r3, r7, #12
 8000b74:	4619      	mov	r1, r3
 8000b76:	4804      	ldr	r0, [pc, #16]	@ (8000b88 <HAL_TIM_MspPostInit+0x6c>)
 8000b78:	f002 fe48 	bl	800380c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000b7c:	bf00      	nop
 8000b7e:	3720      	adds	r7, #32
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	58024400 	.word	0x58024400
 8000b88:	58020000 	.word	0x58020000

08000b8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b90:	bf00      	nop
 8000b92:	e7fd      	b.n	8000b90 <NMI_Handler+0x4>

08000b94 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b98:	bf00      	nop
 8000b9a:	e7fd      	b.n	8000b98 <HardFault_Handler+0x4>

08000b9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ba0:	bf00      	nop
 8000ba2:	e7fd      	b.n	8000ba0 <MemManage_Handler+0x4>

08000ba4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ba8:	bf00      	nop
 8000baa:	e7fd      	b.n	8000ba8 <BusFault_Handler+0x4>

08000bac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bb0:	bf00      	nop
 8000bb2:	e7fd      	b.n	8000bb0 <UsageFault_Handler+0x4>

08000bb4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bb8:	bf00      	nop
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc0:	4770      	bx	lr

08000bc2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bc2:	b480      	push	{r7}
 8000bc4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bc6:	bf00      	nop
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bce:	4770      	bx	lr

08000bd0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bd4:	bf00      	nop
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	4770      	bx	lr

08000bde <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bde:	b580      	push	{r7, lr}
 8000be0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000be2:	f000 fb63 	bl	80012ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000be6:	bf00      	nop
 8000be8:	bd80      	pop	{r7, pc}
	...

08000bec <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8000bf0:	4802      	ldr	r0, [pc, #8]	@ (8000bfc <DMA1_Stream0_IRQHandler+0x10>)
 8000bf2:	f001 faf9 	bl	80021e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8000bf6:	bf00      	nop
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	24000084 	.word	0x24000084

08000c00 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8000c04:	4904      	ldr	r1, [pc, #16]	@ (8000c18 <MX_FATFS_Init+0x18>)
 8000c06:	4805      	ldr	r0, [pc, #20]	@ (8000c1c <MX_FATFS_Init+0x1c>)
 8000c08:	f009 fd5e 	bl	800a6c8 <FATFS_LinkDriver>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	461a      	mov	r2, r3
 8000c10:	4b03      	ldr	r3, [pc, #12]	@ (8000c20 <MX_FATFS_Init+0x20>)
 8000c12:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8000c14:	bf00      	nop
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	240005d0 	.word	0x240005d0
 8000c1c:	0800a758 	.word	0x0800a758
 8000c20:	240005cd 	.word	0x240005cd

08000c24 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8000c2e:	f000 f871 	bl	8000d14 <BSP_SD_IsDetected>
 8000c32:	4603      	mov	r3, r0
 8000c34:	2b01      	cmp	r3, #1
 8000c36:	d001      	beq.n	8000c3c <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8000c38:	2302      	movs	r3, #2
 8000c3a:	e012      	b.n	8000c62 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 8000c3c:	480b      	ldr	r0, [pc, #44]	@ (8000c6c <BSP_SD_Init+0x48>)
 8000c3e:	f006 feef 	bl	8007a20 <HAL_SD_Init>
 8000c42:	4603      	mov	r3, r0
 8000c44:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8000c46:	79fb      	ldrb	r3, [r7, #7]
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d109      	bne.n	8000c60 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8000c4c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c50:	4806      	ldr	r0, [pc, #24]	@ (8000c6c <BSP_SD_Init+0x48>)
 8000c52:	f007 fbe3 	bl	800841c <HAL_SD_ConfigWideBusOperation>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d001      	beq.n	8000c60 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8000c5c:	2301      	movs	r3, #1
 8000c5e:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8000c60:	79fb      	ldrb	r3, [r7, #7]
}
 8000c62:	4618      	mov	r0, r3
 8000c64:	3708      	adds	r7, #8
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	240000fc 	.word	0x240000fc

08000c70 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b086      	sub	sp, #24
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	60f8      	str	r0, [r7, #12]
 8000c78:	60b9      	str	r1, [r7, #8]
 8000c7a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	68ba      	ldr	r2, [r7, #8]
 8000c84:	68f9      	ldr	r1, [r7, #12]
 8000c86:	4806      	ldr	r0, [pc, #24]	@ (8000ca0 <BSP_SD_ReadBlocks_DMA+0x30>)
 8000c88:	f006 ffea 	bl	8007c60 <HAL_SD_ReadBlocks_DMA>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d001      	beq.n	8000c96 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8000c92:	2301      	movs	r3, #1
 8000c94:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8000c96:	7dfb      	ldrb	r3, [r7, #23]
}
 8000c98:	4618      	mov	r0, r3
 8000c9a:	3718      	adds	r7, #24
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}
 8000ca0:	240000fc 	.word	0x240000fc

08000ca4 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b086      	sub	sp, #24
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	60f8      	str	r0, [r7, #12]
 8000cac:	60b9      	str	r1, [r7, #8]
 8000cae:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	68ba      	ldr	r2, [r7, #8]
 8000cb8:	68f9      	ldr	r1, [r7, #12]
 8000cba:	4806      	ldr	r0, [pc, #24]	@ (8000cd4 <BSP_SD_WriteBlocks_DMA+0x30>)
 8000cbc:	f007 f878 	bl	8007db0 <HAL_SD_WriteBlocks_DMA>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d001      	beq.n	8000cca <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8000cca:	7dfb      	ldrb	r3, [r7, #23]
}
 8000ccc:	4618      	mov	r0, r3
 8000cce:	3718      	adds	r7, #24
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	240000fc 	.word	0x240000fc

08000cd8 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8000cdc:	4805      	ldr	r0, [pc, #20]	@ (8000cf4 <BSP_SD_GetCardState+0x1c>)
 8000cde:	f007 fcaf 	bl	8008640 <HAL_SD_GetCardState>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	2b04      	cmp	r3, #4
 8000ce6:	bf14      	ite	ne
 8000ce8:	2301      	movne	r3, #1
 8000cea:	2300      	moveq	r3, #0
 8000cec:	b2db      	uxtb	r3, r3
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	240000fc 	.word	0x240000fc

08000cf8 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8000d00:	6879      	ldr	r1, [r7, #4]
 8000d02:	4803      	ldr	r0, [pc, #12]	@ (8000d10 <BSP_SD_GetCardInfo+0x18>)
 8000d04:	f007 fb5e 	bl	80083c4 <HAL_SD_GetCardInfo>
}
 8000d08:	bf00      	nop
 8000d0a:	3708      	adds	r7, #8
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	240000fc 	.word	0x240000fc

08000d14 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	b083      	sub	sp, #12
 8000d18:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN IsDetectedSection */
  /* user code can be inserted here */
  /* USER CODE END IsDetectedSection */

  return status;
 8000d1e:	79fb      	ldrb	r3, [r7, #7]
 8000d20:	b2db      	uxtb	r3, r3
}
 8000d22:	4618      	mov	r0, r3
 8000d24:	370c      	adds	r7, #12
 8000d26:	46bd      	mov	sp, r7
 8000d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2c:	4770      	bx	lr

08000d2e <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8000d2e:	b580      	push	{r7, lr}
 8000d30:	b084      	sub	sp, #16
 8000d32:	af00      	add	r7, sp, #0
 8000d34:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 8000d36:	f000 facd 	bl	80012d4 <HAL_GetTick>
 8000d3a:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 8000d3c:	e006      	b.n	8000d4c <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8000d3e:	f7ff ffcb 	bl	8000cd8 <BSP_SD_GetCardState>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d101      	bne.n	8000d4c <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	e009      	b.n	8000d60 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 8000d4c:	f000 fac2 	bl	80012d4 <HAL_GetTick>
 8000d50:	4602      	mov	r2, r0
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	1ad3      	subs	r3, r2, r3
 8000d56:	687a      	ldr	r2, [r7, #4]
 8000d58:	429a      	cmp	r2, r3
 8000d5a:	d8f0      	bhi.n	8000d3e <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8000d5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d60:	4618      	mov	r0, r3
 8000d62:	3710      	adds	r7, #16
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}

08000d68 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b082      	sub	sp, #8
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	4603      	mov	r3, r0
 8000d70:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8000d72:	4b0b      	ldr	r3, [pc, #44]	@ (8000da0 <SD_CheckStatus+0x38>)
 8000d74:	2201      	movs	r2, #1
 8000d76:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8000d78:	f7ff ffae 	bl	8000cd8 <BSP_SD_GetCardState>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d107      	bne.n	8000d92 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8000d82:	4b07      	ldr	r3, [pc, #28]	@ (8000da0 <SD_CheckStatus+0x38>)
 8000d84:	781b      	ldrb	r3, [r3, #0]
 8000d86:	b2db      	uxtb	r3, r3
 8000d88:	f023 0301 	bic.w	r3, r3, #1
 8000d8c:	b2da      	uxtb	r2, r3
 8000d8e:	4b04      	ldr	r3, [pc, #16]	@ (8000da0 <SD_CheckStatus+0x38>)
 8000d90:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8000d92:	4b03      	ldr	r3, [pc, #12]	@ (8000da0 <SD_CheckStatus+0x38>)
 8000d94:	781b      	ldrb	r3, [r3, #0]
 8000d96:	b2db      	uxtb	r3, r3
}
 8000d98:	4618      	mov	r0, r3
 8000d9a:	3708      	adds	r7, #8
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}
 8000da0:	24000000 	.word	0x24000000

08000da4 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b082      	sub	sp, #8
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	4603      	mov	r3, r0
 8000dac:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8000dae:	f7ff ff39 	bl	8000c24 <BSP_SD_Init>
 8000db2:	4603      	mov	r3, r0
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d107      	bne.n	8000dc8 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 8000db8:	79fb      	ldrb	r3, [r7, #7]
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f7ff ffd4 	bl	8000d68 <SD_CheckStatus>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	461a      	mov	r2, r3
 8000dc4:	4b04      	ldr	r3, [pc, #16]	@ (8000dd8 <SD_initialize+0x34>)
 8000dc6:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8000dc8:	4b03      	ldr	r3, [pc, #12]	@ (8000dd8 <SD_initialize+0x34>)
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	b2db      	uxtb	r3, r3
}
 8000dce:	4618      	mov	r0, r3
 8000dd0:	3708      	adds	r7, #8
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	24000000 	.word	0x24000000

08000ddc <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b082      	sub	sp, #8
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	4603      	mov	r3, r0
 8000de4:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8000de6:	79fb      	ldrb	r3, [r7, #7]
 8000de8:	4618      	mov	r0, r3
 8000dea:	f7ff ffbd 	bl	8000d68 <SD_CheckStatus>
 8000dee:	4603      	mov	r3, r0
}
 8000df0:	4618      	mov	r0, r3
 8000df2:	3708      	adds	r7, #8
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}

08000df8 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b086      	sub	sp, #24
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	60b9      	str	r1, [r7, #8]
 8000e00:	607a      	str	r2, [r7, #4]
 8000e02:	603b      	str	r3, [r7, #0]
 8000e04:	4603      	mov	r3, r0
 8000e06:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8000e08:	2301      	movs	r3, #1
 8000e0a:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8000e0c:	f247 5030 	movw	r0, #30000	@ 0x7530
 8000e10:	f7ff ff8d 	bl	8000d2e <SD_CheckStatusWithTimeout>
 8000e14:	4603      	mov	r3, r0
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	da01      	bge.n	8000e1e <SD_read+0x26>
  {
    return res;
 8000e1a:	7dfb      	ldrb	r3, [r7, #23]
 8000e1c:	e03b      	b.n	8000e96 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 8000e1e:	683a      	ldr	r2, [r7, #0]
 8000e20:	6879      	ldr	r1, [r7, #4]
 8000e22:	68b8      	ldr	r0, [r7, #8]
 8000e24:	f7ff ff24 	bl	8000c70 <BSP_SD_ReadBlocks_DMA>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d132      	bne.n	8000e94 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 8000e2e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ea0 <SD_read+0xa8>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8000e34:	f000 fa4e 	bl	80012d4 <HAL_GetTick>
 8000e38:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8000e3a:	bf00      	nop
 8000e3c:	4b18      	ldr	r3, [pc, #96]	@ (8000ea0 <SD_read+0xa8>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d108      	bne.n	8000e56 <SD_read+0x5e>
 8000e44:	f000 fa46 	bl	80012d4 <HAL_GetTick>
 8000e48:	4602      	mov	r2, r0
 8000e4a:	693b      	ldr	r3, [r7, #16]
 8000e4c:	1ad3      	subs	r3, r2, r3
 8000e4e:	f247 522f 	movw	r2, #29999	@ 0x752f
 8000e52:	4293      	cmp	r3, r2
 8000e54:	d9f2      	bls.n	8000e3c <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 8000e56:	4b12      	ldr	r3, [pc, #72]	@ (8000ea0 <SD_read+0xa8>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d102      	bne.n	8000e64 <SD_read+0x6c>
      {
        res = RES_ERROR;
 8000e5e:	2301      	movs	r3, #1
 8000e60:	75fb      	strb	r3, [r7, #23]
 8000e62:	e017      	b.n	8000e94 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 8000e64:	4b0e      	ldr	r3, [pc, #56]	@ (8000ea0 <SD_read+0xa8>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8000e6a:	f000 fa33 	bl	80012d4 <HAL_GetTick>
 8000e6e:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8000e70:	e007      	b.n	8000e82 <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8000e72:	f7ff ff31 	bl	8000cd8 <BSP_SD_GetCardState>
 8000e76:	4603      	mov	r3, r0
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d102      	bne.n	8000e82 <SD_read+0x8a>
          {
            res = RES_OK;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 8000e80:	e008      	b.n	8000e94 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8000e82:	f000 fa27 	bl	80012d4 <HAL_GetTick>
 8000e86:	4602      	mov	r2, r0
 8000e88:	693b      	ldr	r3, [r7, #16]
 8000e8a:	1ad3      	subs	r3, r2, r3
 8000e8c:	f247 522f 	movw	r2, #29999	@ 0x752f
 8000e90:	4293      	cmp	r3, r2
 8000e92:	d9ee      	bls.n	8000e72 <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 8000e94:	7dfb      	ldrb	r3, [r7, #23]
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	3718      	adds	r7, #24
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	240005d8 	.word	0x240005d8

08000ea4 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b086      	sub	sp, #24
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	60b9      	str	r1, [r7, #8]
 8000eac:	607a      	str	r2, [r7, #4]
 8000eae:	603b      	str	r3, [r7, #0]
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 8000eb8:	4b24      	ldr	r3, [pc, #144]	@ (8000f4c <SD_write+0xa8>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8000ebe:	f247 5030 	movw	r0, #30000	@ 0x7530
 8000ec2:	f7ff ff34 	bl	8000d2e <SD_CheckStatusWithTimeout>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	da01      	bge.n	8000ed0 <SD_write+0x2c>
  {
    return res;
 8000ecc:	7dfb      	ldrb	r3, [r7, #23]
 8000ece:	e038      	b.n	8000f42 <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8000ed0:	683a      	ldr	r2, [r7, #0]
 8000ed2:	6879      	ldr	r1, [r7, #4]
 8000ed4:	68b8      	ldr	r0, [r7, #8]
 8000ed6:	f7ff fee5 	bl	8000ca4 <BSP_SD_WriteBlocks_DMA>
 8000eda:	4603      	mov	r3, r0
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d12f      	bne.n	8000f40 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 8000ee0:	f000 f9f8 	bl	80012d4 <HAL_GetTick>
 8000ee4:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8000ee6:	bf00      	nop
 8000ee8:	4b18      	ldr	r3, [pc, #96]	@ (8000f4c <SD_write+0xa8>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d108      	bne.n	8000f02 <SD_write+0x5e>
 8000ef0:	f000 f9f0 	bl	80012d4 <HAL_GetTick>
 8000ef4:	4602      	mov	r2, r0
 8000ef6:	693b      	ldr	r3, [r7, #16]
 8000ef8:	1ad3      	subs	r3, r2, r3
 8000efa:	f247 522f 	movw	r2, #29999	@ 0x752f
 8000efe:	4293      	cmp	r3, r2
 8000f00:	d9f2      	bls.n	8000ee8 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 8000f02:	4b12      	ldr	r3, [pc, #72]	@ (8000f4c <SD_write+0xa8>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d102      	bne.n	8000f10 <SD_write+0x6c>
      {
        res = RES_ERROR;
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	75fb      	strb	r3, [r7, #23]
 8000f0e:	e017      	b.n	8000f40 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 8000f10:	4b0e      	ldr	r3, [pc, #56]	@ (8000f4c <SD_write+0xa8>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8000f16:	f000 f9dd 	bl	80012d4 <HAL_GetTick>
 8000f1a:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8000f1c:	e007      	b.n	8000f2e <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8000f1e:	f7ff fedb 	bl	8000cd8 <BSP_SD_GetCardState>
 8000f22:	4603      	mov	r3, r0
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d102      	bne.n	8000f2e <SD_write+0x8a>
          {
            res = RES_OK;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	75fb      	strb	r3, [r7, #23]
            break;
 8000f2c:	e008      	b.n	8000f40 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8000f2e:	f000 f9d1 	bl	80012d4 <HAL_GetTick>
 8000f32:	4602      	mov	r2, r0
 8000f34:	693b      	ldr	r3, [r7, #16]
 8000f36:	1ad3      	subs	r3, r2, r3
 8000f38:	f247 522f 	movw	r2, #29999	@ 0x752f
 8000f3c:	4293      	cmp	r3, r2
 8000f3e:	d9ee      	bls.n	8000f1e <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 8000f40:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	3718      	adds	r7, #24
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	240005d4 	.word	0x240005d4

08000f50 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b08c      	sub	sp, #48	@ 0x30
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	4603      	mov	r3, r0
 8000f58:	603a      	str	r2, [r7, #0]
 8000f5a:	71fb      	strb	r3, [r7, #7]
 8000f5c:	460b      	mov	r3, r1
 8000f5e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8000f60:	2301      	movs	r3, #1
 8000f62:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000f66:	4b25      	ldr	r3, [pc, #148]	@ (8000ffc <SD_ioctl+0xac>)
 8000f68:	781b      	ldrb	r3, [r3, #0]
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	f003 0301 	and.w	r3, r3, #1
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d001      	beq.n	8000f78 <SD_ioctl+0x28>
 8000f74:	2303      	movs	r3, #3
 8000f76:	e03c      	b.n	8000ff2 <SD_ioctl+0xa2>

  switch (cmd)
 8000f78:	79bb      	ldrb	r3, [r7, #6]
 8000f7a:	2b03      	cmp	r3, #3
 8000f7c:	d834      	bhi.n	8000fe8 <SD_ioctl+0x98>
 8000f7e:	a201      	add	r2, pc, #4	@ (adr r2, 8000f84 <SD_ioctl+0x34>)
 8000f80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f84:	08000f95 	.word	0x08000f95
 8000f88:	08000f9d 	.word	0x08000f9d
 8000f8c:	08000fb5 	.word	0x08000fb5
 8000f90:	08000fcf 	.word	0x08000fcf
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8000f94:	2300      	movs	r3, #0
 8000f96:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8000f9a:	e028      	b.n	8000fee <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8000f9c:	f107 0308 	add.w	r3, r7, #8
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f7ff fea9 	bl	8000cf8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8000fa6:	6a3a      	ldr	r2, [r7, #32]
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8000fac:	2300      	movs	r3, #0
 8000fae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8000fb2:	e01c      	b.n	8000fee <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8000fb4:	f107 0308 	add.w	r3, r7, #8
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f7ff fe9d 	bl	8000cf8 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8000fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fc0:	b29a      	uxth	r2, r3
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8000fcc:	e00f      	b.n	8000fee <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8000fce:	f107 0308 	add.w	r3, r7, #8
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f7ff fe90 	bl	8000cf8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8000fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fda:	0a5a      	lsrs	r2, r3, #9
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8000fe6:	e002      	b.n	8000fee <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8000fe8:	2304      	movs	r3, #4
 8000fea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 8000fee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	3730      	adds	r7, #48	@ 0x30
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	24000000 	.word	0x24000000

08001000 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001000:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800103c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001004:	f000 f8c8 	bl	8001198 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001008:	f000 f826 	bl	8001058 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800100c:	480c      	ldr	r0, [pc, #48]	@ (8001040 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800100e:	490d      	ldr	r1, [pc, #52]	@ (8001044 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001010:	4a0d      	ldr	r2, [pc, #52]	@ (8001048 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001012:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001014:	e002      	b.n	800101c <LoopCopyDataInit>

08001016 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001016:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001018:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800101a:	3304      	adds	r3, #4

0800101c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800101c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800101e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001020:	d3f9      	bcc.n	8001016 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001022:	4a0a      	ldr	r2, [pc, #40]	@ (800104c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001024:	4c0a      	ldr	r4, [pc, #40]	@ (8001050 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001026:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001028:	e001      	b.n	800102e <LoopFillZerobss>

0800102a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800102a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800102c:	3204      	adds	r2, #4

0800102e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800102e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001030:	d3fb      	bcc.n	800102a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001032:	f009 fb61 	bl	800a6f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001036:	f7ff f94f 	bl	80002d8 <main>
  bx  lr
 800103a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800103c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001040:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001044:	24000014 	.word	0x24000014
  ldr r2, =_sidata
 8001048:	0800a78c 	.word	0x0800a78c
  ldr r2, =_sbss
 800104c:	24000014 	.word	0x24000014
  ldr r4, =_ebss
 8001050:	240005ec 	.word	0x240005ec

08001054 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001054:	e7fe      	b.n	8001054 <ADC3_IRQHandler>
	...

08001058 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800105c:	4b43      	ldr	r3, [pc, #268]	@ (800116c <SystemInit+0x114>)
 800105e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001062:	4a42      	ldr	r2, [pc, #264]	@ (800116c <SystemInit+0x114>)
 8001064:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001068:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800106c:	4b40      	ldr	r3, [pc, #256]	@ (8001170 <SystemInit+0x118>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	f003 030f 	and.w	r3, r3, #15
 8001074:	2b06      	cmp	r3, #6
 8001076:	d807      	bhi.n	8001088 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001078:	4b3d      	ldr	r3, [pc, #244]	@ (8001170 <SystemInit+0x118>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f023 030f 	bic.w	r3, r3, #15
 8001080:	4a3b      	ldr	r2, [pc, #236]	@ (8001170 <SystemInit+0x118>)
 8001082:	f043 0307 	orr.w	r3, r3, #7
 8001086:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001088:	4b3a      	ldr	r3, [pc, #232]	@ (8001174 <SystemInit+0x11c>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	4a39      	ldr	r2, [pc, #228]	@ (8001174 <SystemInit+0x11c>)
 800108e:	f043 0301 	orr.w	r3, r3, #1
 8001092:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001094:	4b37      	ldr	r3, [pc, #220]	@ (8001174 <SystemInit+0x11c>)
 8001096:	2200      	movs	r2, #0
 8001098:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800109a:	4b36      	ldr	r3, [pc, #216]	@ (8001174 <SystemInit+0x11c>)
 800109c:	681a      	ldr	r2, [r3, #0]
 800109e:	4935      	ldr	r1, [pc, #212]	@ (8001174 <SystemInit+0x11c>)
 80010a0:	4b35      	ldr	r3, [pc, #212]	@ (8001178 <SystemInit+0x120>)
 80010a2:	4013      	ands	r3, r2
 80010a4:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80010a6:	4b32      	ldr	r3, [pc, #200]	@ (8001170 <SystemInit+0x118>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f003 0308 	and.w	r3, r3, #8
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d007      	beq.n	80010c2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80010b2:	4b2f      	ldr	r3, [pc, #188]	@ (8001170 <SystemInit+0x118>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	f023 030f 	bic.w	r3, r3, #15
 80010ba:	4a2d      	ldr	r2, [pc, #180]	@ (8001170 <SystemInit+0x118>)
 80010bc:	f043 0307 	orr.w	r3, r3, #7
 80010c0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80010c2:	4b2c      	ldr	r3, [pc, #176]	@ (8001174 <SystemInit+0x11c>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80010c8:	4b2a      	ldr	r3, [pc, #168]	@ (8001174 <SystemInit+0x11c>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80010ce:	4b29      	ldr	r3, [pc, #164]	@ (8001174 <SystemInit+0x11c>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80010d4:	4b27      	ldr	r3, [pc, #156]	@ (8001174 <SystemInit+0x11c>)
 80010d6:	4a29      	ldr	r2, [pc, #164]	@ (800117c <SystemInit+0x124>)
 80010d8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80010da:	4b26      	ldr	r3, [pc, #152]	@ (8001174 <SystemInit+0x11c>)
 80010dc:	4a28      	ldr	r2, [pc, #160]	@ (8001180 <SystemInit+0x128>)
 80010de:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80010e0:	4b24      	ldr	r3, [pc, #144]	@ (8001174 <SystemInit+0x11c>)
 80010e2:	4a28      	ldr	r2, [pc, #160]	@ (8001184 <SystemInit+0x12c>)
 80010e4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80010e6:	4b23      	ldr	r3, [pc, #140]	@ (8001174 <SystemInit+0x11c>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80010ec:	4b21      	ldr	r3, [pc, #132]	@ (8001174 <SystemInit+0x11c>)
 80010ee:	4a25      	ldr	r2, [pc, #148]	@ (8001184 <SystemInit+0x12c>)
 80010f0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80010f2:	4b20      	ldr	r3, [pc, #128]	@ (8001174 <SystemInit+0x11c>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80010f8:	4b1e      	ldr	r3, [pc, #120]	@ (8001174 <SystemInit+0x11c>)
 80010fa:	4a22      	ldr	r2, [pc, #136]	@ (8001184 <SystemInit+0x12c>)
 80010fc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80010fe:	4b1d      	ldr	r3, [pc, #116]	@ (8001174 <SystemInit+0x11c>)
 8001100:	2200      	movs	r2, #0
 8001102:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001104:	4b1b      	ldr	r3, [pc, #108]	@ (8001174 <SystemInit+0x11c>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4a1a      	ldr	r2, [pc, #104]	@ (8001174 <SystemInit+0x11c>)
 800110a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800110e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001110:	4b18      	ldr	r3, [pc, #96]	@ (8001174 <SystemInit+0x11c>)
 8001112:	2200      	movs	r2, #0
 8001114:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001116:	4b1c      	ldr	r3, [pc, #112]	@ (8001188 <SystemInit+0x130>)
 8001118:	681a      	ldr	r2, [r3, #0]
 800111a:	4b1c      	ldr	r3, [pc, #112]	@ (800118c <SystemInit+0x134>)
 800111c:	4013      	ands	r3, r2
 800111e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001122:	d202      	bcs.n	800112a <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001124:	4b1a      	ldr	r3, [pc, #104]	@ (8001190 <SystemInit+0x138>)
 8001126:	2201      	movs	r2, #1
 8001128:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800112a:	4b12      	ldr	r3, [pc, #72]	@ (8001174 <SystemInit+0x11c>)
 800112c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001130:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001134:	2b00      	cmp	r3, #0
 8001136:	d113      	bne.n	8001160 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001138:	4b0e      	ldr	r3, [pc, #56]	@ (8001174 <SystemInit+0x11c>)
 800113a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800113e:	4a0d      	ldr	r2, [pc, #52]	@ (8001174 <SystemInit+0x11c>)
 8001140:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001144:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001148:	4b12      	ldr	r3, [pc, #72]	@ (8001194 <SystemInit+0x13c>)
 800114a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800114e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001150:	4b08      	ldr	r3, [pc, #32]	@ (8001174 <SystemInit+0x11c>)
 8001152:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001156:	4a07      	ldr	r2, [pc, #28]	@ (8001174 <SystemInit+0x11c>)
 8001158:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800115c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001160:	bf00      	nop
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop
 800116c:	e000ed00 	.word	0xe000ed00
 8001170:	52002000 	.word	0x52002000
 8001174:	58024400 	.word	0x58024400
 8001178:	eaf6ed7f 	.word	0xeaf6ed7f
 800117c:	02020200 	.word	0x02020200
 8001180:	01ff0000 	.word	0x01ff0000
 8001184:	01010280 	.word	0x01010280
 8001188:	5c001000 	.word	0x5c001000
 800118c:	ffff0000 	.word	0xffff0000
 8001190:	51008108 	.word	0x51008108
 8001194:	52004000 	.word	0x52004000

08001198 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 800119c:	4b09      	ldr	r3, [pc, #36]	@ (80011c4 <ExitRun0Mode+0x2c>)
 800119e:	68db      	ldr	r3, [r3, #12]
 80011a0:	4a08      	ldr	r2, [pc, #32]	@ (80011c4 <ExitRun0Mode+0x2c>)
 80011a2:	f043 0302 	orr.w	r3, r3, #2
 80011a6:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80011a8:	bf00      	nop
 80011aa:	4b06      	ldr	r3, [pc, #24]	@ (80011c4 <ExitRun0Mode+0x2c>)
 80011ac:	685b      	ldr	r3, [r3, #4]
 80011ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d0f9      	beq.n	80011aa <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80011b6:	bf00      	nop
 80011b8:	bf00      	nop
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr
 80011c2:	bf00      	nop
 80011c4:	58024800 	.word	0x58024800

080011c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011ce:	2003      	movs	r0, #3
 80011d0:	f000 f98c 	bl	80014ec <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80011d4:	f003 fd66 	bl	8004ca4 <HAL_RCC_GetSysClockFreq>
 80011d8:	4602      	mov	r2, r0
 80011da:	4b15      	ldr	r3, [pc, #84]	@ (8001230 <HAL_Init+0x68>)
 80011dc:	699b      	ldr	r3, [r3, #24]
 80011de:	0a1b      	lsrs	r3, r3, #8
 80011e0:	f003 030f 	and.w	r3, r3, #15
 80011e4:	4913      	ldr	r1, [pc, #76]	@ (8001234 <HAL_Init+0x6c>)
 80011e6:	5ccb      	ldrb	r3, [r1, r3]
 80011e8:	f003 031f 	and.w	r3, r3, #31
 80011ec:	fa22 f303 	lsr.w	r3, r2, r3
 80011f0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80011f2:	4b0f      	ldr	r3, [pc, #60]	@ (8001230 <HAL_Init+0x68>)
 80011f4:	699b      	ldr	r3, [r3, #24]
 80011f6:	f003 030f 	and.w	r3, r3, #15
 80011fa:	4a0e      	ldr	r2, [pc, #56]	@ (8001234 <HAL_Init+0x6c>)
 80011fc:	5cd3      	ldrb	r3, [r2, r3]
 80011fe:	f003 031f 	and.w	r3, r3, #31
 8001202:	687a      	ldr	r2, [r7, #4]
 8001204:	fa22 f303 	lsr.w	r3, r2, r3
 8001208:	4a0b      	ldr	r2, [pc, #44]	@ (8001238 <HAL_Init+0x70>)
 800120a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800120c:	4a0b      	ldr	r2, [pc, #44]	@ (800123c <HAL_Init+0x74>)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001212:	200f      	movs	r0, #15
 8001214:	f000 f814 	bl	8001240 <HAL_InitTick>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d001      	beq.n	8001222 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800121e:	2301      	movs	r3, #1
 8001220:	e002      	b.n	8001228 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001222:	f7ff fb17 	bl	8000854 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001226:	2300      	movs	r3, #0
}
 8001228:	4618      	mov	r0, r3
 800122a:	3708      	adds	r7, #8
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	58024400 	.word	0x58024400
 8001234:	0800a76c 	.word	0x0800a76c
 8001238:	24000008 	.word	0x24000008
 800123c:	24000004 	.word	0x24000004

08001240 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001248:	4b15      	ldr	r3, [pc, #84]	@ (80012a0 <HAL_InitTick+0x60>)
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d101      	bne.n	8001254 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001250:	2301      	movs	r3, #1
 8001252:	e021      	b.n	8001298 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001254:	4b13      	ldr	r3, [pc, #76]	@ (80012a4 <HAL_InitTick+0x64>)
 8001256:	681a      	ldr	r2, [r3, #0]
 8001258:	4b11      	ldr	r3, [pc, #68]	@ (80012a0 <HAL_InitTick+0x60>)
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	4619      	mov	r1, r3
 800125e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001262:	fbb3 f3f1 	udiv	r3, r3, r1
 8001266:	fbb2 f3f3 	udiv	r3, r2, r3
 800126a:	4618      	mov	r0, r3
 800126c:	f000 f971 	bl	8001552 <HAL_SYSTICK_Config>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001276:	2301      	movs	r3, #1
 8001278:	e00e      	b.n	8001298 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	2b0f      	cmp	r3, #15
 800127e:	d80a      	bhi.n	8001296 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001280:	2200      	movs	r2, #0
 8001282:	6879      	ldr	r1, [r7, #4]
 8001284:	f04f 30ff 	mov.w	r0, #4294967295
 8001288:	f000 f93b 	bl	8001502 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800128c:	4a06      	ldr	r2, [pc, #24]	@ (80012a8 <HAL_InitTick+0x68>)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001292:	2300      	movs	r3, #0
 8001294:	e000      	b.n	8001298 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001296:	2301      	movs	r3, #1
}
 8001298:	4618      	mov	r0, r3
 800129a:	3708      	adds	r7, #8
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	24000010 	.word	0x24000010
 80012a4:	24000004 	.word	0x24000004
 80012a8:	2400000c 	.word	0x2400000c

080012ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80012b0:	4b06      	ldr	r3, [pc, #24]	@ (80012cc <HAL_IncTick+0x20>)
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	461a      	mov	r2, r3
 80012b6:	4b06      	ldr	r3, [pc, #24]	@ (80012d0 <HAL_IncTick+0x24>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4413      	add	r3, r2
 80012bc:	4a04      	ldr	r2, [pc, #16]	@ (80012d0 <HAL_IncTick+0x24>)
 80012be:	6013      	str	r3, [r2, #0]
}
 80012c0:	bf00      	nop
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr
 80012ca:	bf00      	nop
 80012cc:	24000010 	.word	0x24000010
 80012d0:	240005dc 	.word	0x240005dc

080012d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
  return uwTick;
 80012d8:	4b03      	ldr	r3, [pc, #12]	@ (80012e8 <HAL_GetTick+0x14>)
 80012da:	681b      	ldr	r3, [r3, #0]
}
 80012dc:	4618      	mov	r0, r3
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr
 80012e6:	bf00      	nop
 80012e8:	240005dc 	.word	0x240005dc

080012ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b084      	sub	sp, #16
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012f4:	f7ff ffee 	bl	80012d4 <HAL_GetTick>
 80012f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001304:	d005      	beq.n	8001312 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001306:	4b0a      	ldr	r3, [pc, #40]	@ (8001330 <HAL_Delay+0x44>)
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	461a      	mov	r2, r3
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	4413      	add	r3, r2
 8001310:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001312:	bf00      	nop
 8001314:	f7ff ffde 	bl	80012d4 <HAL_GetTick>
 8001318:	4602      	mov	r2, r0
 800131a:	68bb      	ldr	r3, [r7, #8]
 800131c:	1ad3      	subs	r3, r2, r3
 800131e:	68fa      	ldr	r2, [r7, #12]
 8001320:	429a      	cmp	r2, r3
 8001322:	d8f7      	bhi.n	8001314 <HAL_Delay+0x28>
  {
  }
}
 8001324:	bf00      	nop
 8001326:	bf00      	nop
 8001328:	3710      	adds	r7, #16
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	24000010 	.word	0x24000010

08001334 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001338:	4b03      	ldr	r3, [pc, #12]	@ (8001348 <HAL_GetREVID+0x14>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	0c1b      	lsrs	r3, r3, #16
}
 800133e:	4618      	mov	r0, r3
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr
 8001348:	5c001000 	.word	0x5c001000

0800134c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800134c:	b480      	push	{r7}
 800134e:	b085      	sub	sp, #20
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	f003 0307 	and.w	r3, r3, #7
 800135a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800135c:	4b0b      	ldr	r3, [pc, #44]	@ (800138c <__NVIC_SetPriorityGrouping+0x40>)
 800135e:	68db      	ldr	r3, [r3, #12]
 8001360:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001362:	68ba      	ldr	r2, [r7, #8]
 8001364:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001368:	4013      	ands	r3, r2
 800136a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001370:	68bb      	ldr	r3, [r7, #8]
 8001372:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001374:	4b06      	ldr	r3, [pc, #24]	@ (8001390 <__NVIC_SetPriorityGrouping+0x44>)
 8001376:	4313      	orrs	r3, r2
 8001378:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800137a:	4a04      	ldr	r2, [pc, #16]	@ (800138c <__NVIC_SetPriorityGrouping+0x40>)
 800137c:	68bb      	ldr	r3, [r7, #8]
 800137e:	60d3      	str	r3, [r2, #12]
}
 8001380:	bf00      	nop
 8001382:	3714      	adds	r7, #20
 8001384:	46bd      	mov	sp, r7
 8001386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138a:	4770      	bx	lr
 800138c:	e000ed00 	.word	0xe000ed00
 8001390:	05fa0000 	.word	0x05fa0000

08001394 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001394:	b480      	push	{r7}
 8001396:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001398:	4b04      	ldr	r3, [pc, #16]	@ (80013ac <__NVIC_GetPriorityGrouping+0x18>)
 800139a:	68db      	ldr	r3, [r3, #12]
 800139c:	0a1b      	lsrs	r3, r3, #8
 800139e:	f003 0307 	and.w	r3, r3, #7
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	46bd      	mov	sp, r7
 80013a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013aa:	4770      	bx	lr
 80013ac:	e000ed00 	.word	0xe000ed00

080013b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b083      	sub	sp, #12
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	4603      	mov	r3, r0
 80013b8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80013ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	db0b      	blt.n	80013da <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013c2:	88fb      	ldrh	r3, [r7, #6]
 80013c4:	f003 021f 	and.w	r2, r3, #31
 80013c8:	4907      	ldr	r1, [pc, #28]	@ (80013e8 <__NVIC_EnableIRQ+0x38>)
 80013ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013ce:	095b      	lsrs	r3, r3, #5
 80013d0:	2001      	movs	r0, #1
 80013d2:	fa00 f202 	lsl.w	r2, r0, r2
 80013d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80013da:	bf00      	nop
 80013dc:	370c      	adds	r7, #12
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop
 80013e8:	e000e100 	.word	0xe000e100

080013ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	4603      	mov	r3, r0
 80013f4:	6039      	str	r1, [r7, #0]
 80013f6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80013f8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	db0a      	blt.n	8001416 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	b2da      	uxtb	r2, r3
 8001404:	490c      	ldr	r1, [pc, #48]	@ (8001438 <__NVIC_SetPriority+0x4c>)
 8001406:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800140a:	0112      	lsls	r2, r2, #4
 800140c:	b2d2      	uxtb	r2, r2
 800140e:	440b      	add	r3, r1
 8001410:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001414:	e00a      	b.n	800142c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	b2da      	uxtb	r2, r3
 800141a:	4908      	ldr	r1, [pc, #32]	@ (800143c <__NVIC_SetPriority+0x50>)
 800141c:	88fb      	ldrh	r3, [r7, #6]
 800141e:	f003 030f 	and.w	r3, r3, #15
 8001422:	3b04      	subs	r3, #4
 8001424:	0112      	lsls	r2, r2, #4
 8001426:	b2d2      	uxtb	r2, r2
 8001428:	440b      	add	r3, r1
 800142a:	761a      	strb	r2, [r3, #24]
}
 800142c:	bf00      	nop
 800142e:	370c      	adds	r7, #12
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr
 8001438:	e000e100 	.word	0xe000e100
 800143c:	e000ed00 	.word	0xe000ed00

08001440 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001440:	b480      	push	{r7}
 8001442:	b089      	sub	sp, #36	@ 0x24
 8001444:	af00      	add	r7, sp, #0
 8001446:	60f8      	str	r0, [r7, #12]
 8001448:	60b9      	str	r1, [r7, #8]
 800144a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	f003 0307 	and.w	r3, r3, #7
 8001452:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001454:	69fb      	ldr	r3, [r7, #28]
 8001456:	f1c3 0307 	rsb	r3, r3, #7
 800145a:	2b04      	cmp	r3, #4
 800145c:	bf28      	it	cs
 800145e:	2304      	movcs	r3, #4
 8001460:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001462:	69fb      	ldr	r3, [r7, #28]
 8001464:	3304      	adds	r3, #4
 8001466:	2b06      	cmp	r3, #6
 8001468:	d902      	bls.n	8001470 <NVIC_EncodePriority+0x30>
 800146a:	69fb      	ldr	r3, [r7, #28]
 800146c:	3b03      	subs	r3, #3
 800146e:	e000      	b.n	8001472 <NVIC_EncodePriority+0x32>
 8001470:	2300      	movs	r3, #0
 8001472:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001474:	f04f 32ff 	mov.w	r2, #4294967295
 8001478:	69bb      	ldr	r3, [r7, #24]
 800147a:	fa02 f303 	lsl.w	r3, r2, r3
 800147e:	43da      	mvns	r2, r3
 8001480:	68bb      	ldr	r3, [r7, #8]
 8001482:	401a      	ands	r2, r3
 8001484:	697b      	ldr	r3, [r7, #20]
 8001486:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001488:	f04f 31ff 	mov.w	r1, #4294967295
 800148c:	697b      	ldr	r3, [r7, #20]
 800148e:	fa01 f303 	lsl.w	r3, r1, r3
 8001492:	43d9      	mvns	r1, r3
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001498:	4313      	orrs	r3, r2
         );
}
 800149a:	4618      	mov	r0, r3
 800149c:	3724      	adds	r7, #36	@ 0x24
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr
	...

080014a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	3b01      	subs	r3, #1
 80014b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80014b8:	d301      	bcc.n	80014be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014ba:	2301      	movs	r3, #1
 80014bc:	e00f      	b.n	80014de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014be:	4a0a      	ldr	r2, [pc, #40]	@ (80014e8 <SysTick_Config+0x40>)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	3b01      	subs	r3, #1
 80014c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014c6:	210f      	movs	r1, #15
 80014c8:	f04f 30ff 	mov.w	r0, #4294967295
 80014cc:	f7ff ff8e 	bl	80013ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014d0:	4b05      	ldr	r3, [pc, #20]	@ (80014e8 <SysTick_Config+0x40>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014d6:	4b04      	ldr	r3, [pc, #16]	@ (80014e8 <SysTick_Config+0x40>)
 80014d8:	2207      	movs	r2, #7
 80014da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014dc:	2300      	movs	r3, #0
}
 80014de:	4618      	mov	r0, r3
 80014e0:	3708      	adds	r7, #8
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	e000e010 	.word	0xe000e010

080014ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014f4:	6878      	ldr	r0, [r7, #4]
 80014f6:	f7ff ff29 	bl	800134c <__NVIC_SetPriorityGrouping>
}
 80014fa:	bf00      	nop
 80014fc:	3708      	adds	r7, #8
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}

08001502 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001502:	b580      	push	{r7, lr}
 8001504:	b086      	sub	sp, #24
 8001506:	af00      	add	r7, sp, #0
 8001508:	4603      	mov	r3, r0
 800150a:	60b9      	str	r1, [r7, #8]
 800150c:	607a      	str	r2, [r7, #4]
 800150e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001510:	f7ff ff40 	bl	8001394 <__NVIC_GetPriorityGrouping>
 8001514:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001516:	687a      	ldr	r2, [r7, #4]
 8001518:	68b9      	ldr	r1, [r7, #8]
 800151a:	6978      	ldr	r0, [r7, #20]
 800151c:	f7ff ff90 	bl	8001440 <NVIC_EncodePriority>
 8001520:	4602      	mov	r2, r0
 8001522:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001526:	4611      	mov	r1, r2
 8001528:	4618      	mov	r0, r3
 800152a:	f7ff ff5f 	bl	80013ec <__NVIC_SetPriority>
}
 800152e:	bf00      	nop
 8001530:	3718      	adds	r7, #24
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}

08001536 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001536:	b580      	push	{r7, lr}
 8001538:	b082      	sub	sp, #8
 800153a:	af00      	add	r7, sp, #0
 800153c:	4603      	mov	r3, r0
 800153e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001540:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001544:	4618      	mov	r0, r3
 8001546:	f7ff ff33 	bl	80013b0 <__NVIC_EnableIRQ>
}
 800154a:	bf00      	nop
 800154c:	3708      	adds	r7, #8
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}

08001552 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001552:	b580      	push	{r7, lr}
 8001554:	b082      	sub	sp, #8
 8001556:	af00      	add	r7, sp, #0
 8001558:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800155a:	6878      	ldr	r0, [r7, #4]
 800155c:	f7ff ffa4 	bl	80014a8 <SysTick_Config>
 8001560:	4603      	mov	r3, r0
}
 8001562:	4618      	mov	r0, r3
 8001564:	3708      	adds	r7, #8
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}
	...

0800156c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001570:	f3bf 8f5f 	dmb	sy
}
 8001574:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001576:	4b07      	ldr	r3, [pc, #28]	@ (8001594 <HAL_MPU_Disable+0x28>)
 8001578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800157a:	4a06      	ldr	r2, [pc, #24]	@ (8001594 <HAL_MPU_Disable+0x28>)
 800157c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001580:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001582:	4b05      	ldr	r3, [pc, #20]	@ (8001598 <HAL_MPU_Disable+0x2c>)
 8001584:	2200      	movs	r2, #0
 8001586:	605a      	str	r2, [r3, #4]
}
 8001588:	bf00      	nop
 800158a:	46bd      	mov	sp, r7
 800158c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001590:	4770      	bx	lr
 8001592:	bf00      	nop
 8001594:	e000ed00 	.word	0xe000ed00
 8001598:	e000ed90 	.word	0xe000ed90

0800159c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80015a4:	4a0b      	ldr	r2, [pc, #44]	@ (80015d4 <HAL_MPU_Enable+0x38>)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	f043 0301 	orr.w	r3, r3, #1
 80015ac:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80015ae:	4b0a      	ldr	r3, [pc, #40]	@ (80015d8 <HAL_MPU_Enable+0x3c>)
 80015b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015b2:	4a09      	ldr	r2, [pc, #36]	@ (80015d8 <HAL_MPU_Enable+0x3c>)
 80015b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015b8:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80015ba:	f3bf 8f4f 	dsb	sy
}
 80015be:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80015c0:	f3bf 8f6f 	isb	sy
}
 80015c4:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80015c6:	bf00      	nop
 80015c8:	370c      	adds	r7, #12
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	e000ed90 	.word	0xe000ed90
 80015d8:	e000ed00 	.word	0xe000ed00

080015dc <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80015dc:	b480      	push	{r7}
 80015de:	b083      	sub	sp, #12
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	785a      	ldrb	r2, [r3, #1]
 80015e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001658 <HAL_MPU_ConfigRegion+0x7c>)
 80015ea:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80015ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001658 <HAL_MPU_ConfigRegion+0x7c>)
 80015ee:	691b      	ldr	r3, [r3, #16]
 80015f0:	4a19      	ldr	r2, [pc, #100]	@ (8001658 <HAL_MPU_ConfigRegion+0x7c>)
 80015f2:	f023 0301 	bic.w	r3, r3, #1
 80015f6:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80015f8:	4a17      	ldr	r2, [pc, #92]	@ (8001658 <HAL_MPU_ConfigRegion+0x7c>)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	7b1b      	ldrb	r3, [r3, #12]
 8001604:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	7adb      	ldrb	r3, [r3, #11]
 800160a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800160c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	7a9b      	ldrb	r3, [r3, #10]
 8001612:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001614:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	7b5b      	ldrb	r3, [r3, #13]
 800161a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800161c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	7b9b      	ldrb	r3, [r3, #14]
 8001622:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001624:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	7bdb      	ldrb	r3, [r3, #15]
 800162a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800162c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	7a5b      	ldrb	r3, [r3, #9]
 8001632:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001634:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	7a1b      	ldrb	r3, [r3, #8]
 800163a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800163c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800163e:	687a      	ldr	r2, [r7, #4]
 8001640:	7812      	ldrb	r2, [r2, #0]
 8001642:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001644:	4a04      	ldr	r2, [pc, #16]	@ (8001658 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001646:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001648:	6113      	str	r3, [r2, #16]
}
 800164a:	bf00      	nop
 800164c:	370c      	adds	r7, #12
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop
 8001658:	e000ed90 	.word	0xe000ed90

0800165c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b086      	sub	sp, #24
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8001664:	f7ff fe36 	bl	80012d4 <HAL_GetTick>
 8001668:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d101      	bne.n	8001674 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8001670:	2301      	movs	r3, #1
 8001672:	e316      	b.n	8001ca2 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a66      	ldr	r2, [pc, #408]	@ (8001814 <HAL_DMA_Init+0x1b8>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d04a      	beq.n	8001714 <HAL_DMA_Init+0xb8>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a65      	ldr	r2, [pc, #404]	@ (8001818 <HAL_DMA_Init+0x1bc>)
 8001684:	4293      	cmp	r3, r2
 8001686:	d045      	beq.n	8001714 <HAL_DMA_Init+0xb8>
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	4a63      	ldr	r2, [pc, #396]	@ (800181c <HAL_DMA_Init+0x1c0>)
 800168e:	4293      	cmp	r3, r2
 8001690:	d040      	beq.n	8001714 <HAL_DMA_Init+0xb8>
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4a62      	ldr	r2, [pc, #392]	@ (8001820 <HAL_DMA_Init+0x1c4>)
 8001698:	4293      	cmp	r3, r2
 800169a:	d03b      	beq.n	8001714 <HAL_DMA_Init+0xb8>
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a60      	ldr	r2, [pc, #384]	@ (8001824 <HAL_DMA_Init+0x1c8>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d036      	beq.n	8001714 <HAL_DMA_Init+0xb8>
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4a5f      	ldr	r2, [pc, #380]	@ (8001828 <HAL_DMA_Init+0x1cc>)
 80016ac:	4293      	cmp	r3, r2
 80016ae:	d031      	beq.n	8001714 <HAL_DMA_Init+0xb8>
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4a5d      	ldr	r2, [pc, #372]	@ (800182c <HAL_DMA_Init+0x1d0>)
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d02c      	beq.n	8001714 <HAL_DMA_Init+0xb8>
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4a5c      	ldr	r2, [pc, #368]	@ (8001830 <HAL_DMA_Init+0x1d4>)
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d027      	beq.n	8001714 <HAL_DMA_Init+0xb8>
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a5a      	ldr	r2, [pc, #360]	@ (8001834 <HAL_DMA_Init+0x1d8>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d022      	beq.n	8001714 <HAL_DMA_Init+0xb8>
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	4a59      	ldr	r2, [pc, #356]	@ (8001838 <HAL_DMA_Init+0x1dc>)
 80016d4:	4293      	cmp	r3, r2
 80016d6:	d01d      	beq.n	8001714 <HAL_DMA_Init+0xb8>
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4a57      	ldr	r2, [pc, #348]	@ (800183c <HAL_DMA_Init+0x1e0>)
 80016de:	4293      	cmp	r3, r2
 80016e0:	d018      	beq.n	8001714 <HAL_DMA_Init+0xb8>
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	4a56      	ldr	r2, [pc, #344]	@ (8001840 <HAL_DMA_Init+0x1e4>)
 80016e8:	4293      	cmp	r3, r2
 80016ea:	d013      	beq.n	8001714 <HAL_DMA_Init+0xb8>
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4a54      	ldr	r2, [pc, #336]	@ (8001844 <HAL_DMA_Init+0x1e8>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d00e      	beq.n	8001714 <HAL_DMA_Init+0xb8>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4a53      	ldr	r2, [pc, #332]	@ (8001848 <HAL_DMA_Init+0x1ec>)
 80016fc:	4293      	cmp	r3, r2
 80016fe:	d009      	beq.n	8001714 <HAL_DMA_Init+0xb8>
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4a51      	ldr	r2, [pc, #324]	@ (800184c <HAL_DMA_Init+0x1f0>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d004      	beq.n	8001714 <HAL_DMA_Init+0xb8>
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4a50      	ldr	r2, [pc, #320]	@ (8001850 <HAL_DMA_Init+0x1f4>)
 8001710:	4293      	cmp	r3, r2
 8001712:	d101      	bne.n	8001718 <HAL_DMA_Init+0xbc>
 8001714:	2301      	movs	r3, #1
 8001716:	e000      	b.n	800171a <HAL_DMA_Init+0xbe>
 8001718:	2300      	movs	r3, #0
 800171a:	2b00      	cmp	r3, #0
 800171c:	f000 813b 	beq.w	8001996 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	2202      	movs	r2, #2
 8001724:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2200      	movs	r2, #0
 800172c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a37      	ldr	r2, [pc, #220]	@ (8001814 <HAL_DMA_Init+0x1b8>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d04a      	beq.n	80017d0 <HAL_DMA_Init+0x174>
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	4a36      	ldr	r2, [pc, #216]	@ (8001818 <HAL_DMA_Init+0x1bc>)
 8001740:	4293      	cmp	r3, r2
 8001742:	d045      	beq.n	80017d0 <HAL_DMA_Init+0x174>
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a34      	ldr	r2, [pc, #208]	@ (800181c <HAL_DMA_Init+0x1c0>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d040      	beq.n	80017d0 <HAL_DMA_Init+0x174>
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	4a33      	ldr	r2, [pc, #204]	@ (8001820 <HAL_DMA_Init+0x1c4>)
 8001754:	4293      	cmp	r3, r2
 8001756:	d03b      	beq.n	80017d0 <HAL_DMA_Init+0x174>
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a31      	ldr	r2, [pc, #196]	@ (8001824 <HAL_DMA_Init+0x1c8>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d036      	beq.n	80017d0 <HAL_DMA_Init+0x174>
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4a30      	ldr	r2, [pc, #192]	@ (8001828 <HAL_DMA_Init+0x1cc>)
 8001768:	4293      	cmp	r3, r2
 800176a:	d031      	beq.n	80017d0 <HAL_DMA_Init+0x174>
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a2e      	ldr	r2, [pc, #184]	@ (800182c <HAL_DMA_Init+0x1d0>)
 8001772:	4293      	cmp	r3, r2
 8001774:	d02c      	beq.n	80017d0 <HAL_DMA_Init+0x174>
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4a2d      	ldr	r2, [pc, #180]	@ (8001830 <HAL_DMA_Init+0x1d4>)
 800177c:	4293      	cmp	r3, r2
 800177e:	d027      	beq.n	80017d0 <HAL_DMA_Init+0x174>
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a2b      	ldr	r2, [pc, #172]	@ (8001834 <HAL_DMA_Init+0x1d8>)
 8001786:	4293      	cmp	r3, r2
 8001788:	d022      	beq.n	80017d0 <HAL_DMA_Init+0x174>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4a2a      	ldr	r2, [pc, #168]	@ (8001838 <HAL_DMA_Init+0x1dc>)
 8001790:	4293      	cmp	r3, r2
 8001792:	d01d      	beq.n	80017d0 <HAL_DMA_Init+0x174>
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4a28      	ldr	r2, [pc, #160]	@ (800183c <HAL_DMA_Init+0x1e0>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d018      	beq.n	80017d0 <HAL_DMA_Init+0x174>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4a27      	ldr	r2, [pc, #156]	@ (8001840 <HAL_DMA_Init+0x1e4>)
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d013      	beq.n	80017d0 <HAL_DMA_Init+0x174>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a25      	ldr	r2, [pc, #148]	@ (8001844 <HAL_DMA_Init+0x1e8>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d00e      	beq.n	80017d0 <HAL_DMA_Init+0x174>
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	4a24      	ldr	r2, [pc, #144]	@ (8001848 <HAL_DMA_Init+0x1ec>)
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d009      	beq.n	80017d0 <HAL_DMA_Init+0x174>
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a22      	ldr	r2, [pc, #136]	@ (800184c <HAL_DMA_Init+0x1f0>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d004      	beq.n	80017d0 <HAL_DMA_Init+0x174>
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4a21      	ldr	r2, [pc, #132]	@ (8001850 <HAL_DMA_Init+0x1f4>)
 80017cc:	4293      	cmp	r3, r2
 80017ce:	d108      	bne.n	80017e2 <HAL_DMA_Init+0x186>
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	681a      	ldr	r2, [r3, #0]
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f022 0201 	bic.w	r2, r2, #1
 80017de:	601a      	str	r2, [r3, #0]
 80017e0:	e007      	b.n	80017f2 <HAL_DMA_Init+0x196>
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f022 0201 	bic.w	r2, r2, #1
 80017f0:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80017f2:	e02f      	b.n	8001854 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80017f4:	f7ff fd6e 	bl	80012d4 <HAL_GetTick>
 80017f8:	4602      	mov	r2, r0
 80017fa:	693b      	ldr	r3, [r7, #16]
 80017fc:	1ad3      	subs	r3, r2, r3
 80017fe:	2b05      	cmp	r3, #5
 8001800:	d928      	bls.n	8001854 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	2220      	movs	r2, #32
 8001806:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2203      	movs	r2, #3
 800180c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8001810:	2301      	movs	r3, #1
 8001812:	e246      	b.n	8001ca2 <HAL_DMA_Init+0x646>
 8001814:	40020010 	.word	0x40020010
 8001818:	40020028 	.word	0x40020028
 800181c:	40020040 	.word	0x40020040
 8001820:	40020058 	.word	0x40020058
 8001824:	40020070 	.word	0x40020070
 8001828:	40020088 	.word	0x40020088
 800182c:	400200a0 	.word	0x400200a0
 8001830:	400200b8 	.word	0x400200b8
 8001834:	40020410 	.word	0x40020410
 8001838:	40020428 	.word	0x40020428
 800183c:	40020440 	.word	0x40020440
 8001840:	40020458 	.word	0x40020458
 8001844:	40020470 	.word	0x40020470
 8001848:	40020488 	.word	0x40020488
 800184c:	400204a0 	.word	0x400204a0
 8001850:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f003 0301 	and.w	r3, r3, #1
 800185e:	2b00      	cmp	r3, #0
 8001860:	d1c8      	bne.n	80017f4 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800186a:	697a      	ldr	r2, [r7, #20]
 800186c:	4b83      	ldr	r3, [pc, #524]	@ (8001a7c <HAL_DMA_Init+0x420>)
 800186e:	4013      	ands	r3, r2
 8001870:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800187a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	691b      	ldr	r3, [r3, #16]
 8001880:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001886:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	699b      	ldr	r3, [r3, #24]
 800188c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001892:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6a1b      	ldr	r3, [r3, #32]
 8001898:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800189a:	697a      	ldr	r2, [r7, #20]
 800189c:	4313      	orrs	r3, r2
 800189e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018a4:	2b04      	cmp	r3, #4
 80018a6:	d107      	bne.n	80018b8 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b0:	4313      	orrs	r3, r2
 80018b2:	697a      	ldr	r2, [r7, #20]
 80018b4:	4313      	orrs	r3, r2
 80018b6:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80018b8:	4b71      	ldr	r3, [pc, #452]	@ (8001a80 <HAL_DMA_Init+0x424>)
 80018ba:	681a      	ldr	r2, [r3, #0]
 80018bc:	4b71      	ldr	r3, [pc, #452]	@ (8001a84 <HAL_DMA_Init+0x428>)
 80018be:	4013      	ands	r3, r2
 80018c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80018c4:	d328      	bcc.n	8001918 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	2b28      	cmp	r3, #40	@ 0x28
 80018cc:	d903      	bls.n	80018d6 <HAL_DMA_Init+0x27a>
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	2b2e      	cmp	r3, #46	@ 0x2e
 80018d4:	d917      	bls.n	8001906 <HAL_DMA_Init+0x2aa>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	2b3e      	cmp	r3, #62	@ 0x3e
 80018dc:	d903      	bls.n	80018e6 <HAL_DMA_Init+0x28a>
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	2b42      	cmp	r3, #66	@ 0x42
 80018e4:	d90f      	bls.n	8001906 <HAL_DMA_Init+0x2aa>
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	2b46      	cmp	r3, #70	@ 0x46
 80018ec:	d903      	bls.n	80018f6 <HAL_DMA_Init+0x29a>
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	2b48      	cmp	r3, #72	@ 0x48
 80018f4:	d907      	bls.n	8001906 <HAL_DMA_Init+0x2aa>
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	2b4e      	cmp	r3, #78	@ 0x4e
 80018fc:	d905      	bls.n	800190a <HAL_DMA_Init+0x2ae>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	2b52      	cmp	r3, #82	@ 0x52
 8001904:	d801      	bhi.n	800190a <HAL_DMA_Init+0x2ae>
 8001906:	2301      	movs	r3, #1
 8001908:	e000      	b.n	800190c <HAL_DMA_Init+0x2b0>
 800190a:	2300      	movs	r3, #0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d003      	beq.n	8001918 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001916:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	697a      	ldr	r2, [r7, #20]
 800191e:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	695b      	ldr	r3, [r3, #20]
 8001926:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001928:	697b      	ldr	r3, [r7, #20]
 800192a:	f023 0307 	bic.w	r3, r3, #7
 800192e:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001934:	697a      	ldr	r2, [r7, #20]
 8001936:	4313      	orrs	r3, r2
 8001938:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800193e:	2b04      	cmp	r3, #4
 8001940:	d117      	bne.n	8001972 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001946:	697a      	ldr	r2, [r7, #20]
 8001948:	4313      	orrs	r3, r2
 800194a:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001950:	2b00      	cmp	r3, #0
 8001952:	d00e      	beq.n	8001972 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001954:	6878      	ldr	r0, [r7, #4]
 8001956:	f001 fdcf 	bl	80034f8 <DMA_CheckFifoParam>
 800195a:	4603      	mov	r3, r0
 800195c:	2b00      	cmp	r3, #0
 800195e:	d008      	beq.n	8001972 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2240      	movs	r2, #64	@ 0x40
 8001964:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2201      	movs	r2, #1
 800196a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 800196e:	2301      	movs	r3, #1
 8001970:	e197      	b.n	8001ca2 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	697a      	ldr	r2, [r7, #20]
 8001978:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800197a:	6878      	ldr	r0, [r7, #4]
 800197c:	f001 fd0a 	bl	8003394 <DMA_CalcBaseAndBitshift>
 8001980:	4603      	mov	r3, r0
 8001982:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001988:	f003 031f 	and.w	r3, r3, #31
 800198c:	223f      	movs	r2, #63	@ 0x3f
 800198e:	409a      	lsls	r2, r3
 8001990:	68bb      	ldr	r3, [r7, #8]
 8001992:	609a      	str	r2, [r3, #8]
 8001994:	e0cd      	b.n	8001b32 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4a3b      	ldr	r2, [pc, #236]	@ (8001a88 <HAL_DMA_Init+0x42c>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d022      	beq.n	80019e6 <HAL_DMA_Init+0x38a>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a39      	ldr	r2, [pc, #228]	@ (8001a8c <HAL_DMA_Init+0x430>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d01d      	beq.n	80019e6 <HAL_DMA_Init+0x38a>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4a38      	ldr	r2, [pc, #224]	@ (8001a90 <HAL_DMA_Init+0x434>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d018      	beq.n	80019e6 <HAL_DMA_Init+0x38a>
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a36      	ldr	r2, [pc, #216]	@ (8001a94 <HAL_DMA_Init+0x438>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d013      	beq.n	80019e6 <HAL_DMA_Init+0x38a>
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4a35      	ldr	r2, [pc, #212]	@ (8001a98 <HAL_DMA_Init+0x43c>)
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d00e      	beq.n	80019e6 <HAL_DMA_Init+0x38a>
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a33      	ldr	r2, [pc, #204]	@ (8001a9c <HAL_DMA_Init+0x440>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d009      	beq.n	80019e6 <HAL_DMA_Init+0x38a>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4a32      	ldr	r2, [pc, #200]	@ (8001aa0 <HAL_DMA_Init+0x444>)
 80019d8:	4293      	cmp	r3, r2
 80019da:	d004      	beq.n	80019e6 <HAL_DMA_Init+0x38a>
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a30      	ldr	r2, [pc, #192]	@ (8001aa4 <HAL_DMA_Init+0x448>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d101      	bne.n	80019ea <HAL_DMA_Init+0x38e>
 80019e6:	2301      	movs	r3, #1
 80019e8:	e000      	b.n	80019ec <HAL_DMA_Init+0x390>
 80019ea:	2300      	movs	r3, #0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	f000 8097 	beq.w	8001b20 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4a24      	ldr	r2, [pc, #144]	@ (8001a88 <HAL_DMA_Init+0x42c>)
 80019f8:	4293      	cmp	r3, r2
 80019fa:	d021      	beq.n	8001a40 <HAL_DMA_Init+0x3e4>
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4a22      	ldr	r2, [pc, #136]	@ (8001a8c <HAL_DMA_Init+0x430>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d01c      	beq.n	8001a40 <HAL_DMA_Init+0x3e4>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a21      	ldr	r2, [pc, #132]	@ (8001a90 <HAL_DMA_Init+0x434>)
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d017      	beq.n	8001a40 <HAL_DMA_Init+0x3e4>
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a1f      	ldr	r2, [pc, #124]	@ (8001a94 <HAL_DMA_Init+0x438>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d012      	beq.n	8001a40 <HAL_DMA_Init+0x3e4>
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	4a1e      	ldr	r2, [pc, #120]	@ (8001a98 <HAL_DMA_Init+0x43c>)
 8001a20:	4293      	cmp	r3, r2
 8001a22:	d00d      	beq.n	8001a40 <HAL_DMA_Init+0x3e4>
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a1c      	ldr	r2, [pc, #112]	@ (8001a9c <HAL_DMA_Init+0x440>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d008      	beq.n	8001a40 <HAL_DMA_Init+0x3e4>
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4a1b      	ldr	r2, [pc, #108]	@ (8001aa0 <HAL_DMA_Init+0x444>)
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d003      	beq.n	8001a40 <HAL_DMA_Init+0x3e4>
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4a19      	ldr	r2, [pc, #100]	@ (8001aa4 <HAL_DMA_Init+0x448>)
 8001a3e:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2202      	movs	r2, #2
 8001a44:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8001a58:	697a      	ldr	r2, [r7, #20]
 8001a5a:	4b13      	ldr	r3, [pc, #76]	@ (8001aa8 <HAL_DMA_Init+0x44c>)
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	689b      	ldr	r3, [r3, #8]
 8001a64:	2b40      	cmp	r3, #64	@ 0x40
 8001a66:	d021      	beq.n	8001aac <HAL_DMA_Init+0x450>
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	689b      	ldr	r3, [r3, #8]
 8001a6c:	2b80      	cmp	r3, #128	@ 0x80
 8001a6e:	d102      	bne.n	8001a76 <HAL_DMA_Init+0x41a>
 8001a70:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001a74:	e01b      	b.n	8001aae <HAL_DMA_Init+0x452>
 8001a76:	2300      	movs	r3, #0
 8001a78:	e019      	b.n	8001aae <HAL_DMA_Init+0x452>
 8001a7a:	bf00      	nop
 8001a7c:	fe10803f 	.word	0xfe10803f
 8001a80:	5c001000 	.word	0x5c001000
 8001a84:	ffff0000 	.word	0xffff0000
 8001a88:	58025408 	.word	0x58025408
 8001a8c:	5802541c 	.word	0x5802541c
 8001a90:	58025430 	.word	0x58025430
 8001a94:	58025444 	.word	0x58025444
 8001a98:	58025458 	.word	0x58025458
 8001a9c:	5802546c 	.word	0x5802546c
 8001aa0:	58025480 	.word	0x58025480
 8001aa4:	58025494 	.word	0x58025494
 8001aa8:	fffe000f 	.word	0xfffe000f
 8001aac:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001aae:	687a      	ldr	r2, [r7, #4]
 8001ab0:	68d2      	ldr	r2, [r2, #12]
 8001ab2:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001ab4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	691b      	ldr	r3, [r3, #16]
 8001aba:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001abc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	695b      	ldr	r3, [r3, #20]
 8001ac2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001ac4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	699b      	ldr	r3, [r3, #24]
 8001aca:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001acc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	69db      	ldr	r3, [r3, #28]
 8001ad2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001ad4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6a1b      	ldr	r3, [r3, #32]
 8001ada:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001adc:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001ade:	697a      	ldr	r2, [r7, #20]
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	697a      	ldr	r2, [r7, #20]
 8001aea:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	461a      	mov	r2, r3
 8001af2:	4b6e      	ldr	r3, [pc, #440]	@ (8001cac <HAL_DMA_Init+0x650>)
 8001af4:	4413      	add	r3, r2
 8001af6:	4a6e      	ldr	r2, [pc, #440]	@ (8001cb0 <HAL_DMA_Init+0x654>)
 8001af8:	fba2 2303 	umull	r2, r3, r2, r3
 8001afc:	091b      	lsrs	r3, r3, #4
 8001afe:	009a      	lsls	r2, r3, #2
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001b04:	6878      	ldr	r0, [r7, #4]
 8001b06:	f001 fc45 	bl	8003394 <DMA_CalcBaseAndBitshift>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b12:	f003 031f 	and.w	r3, r3, #31
 8001b16:	2201      	movs	r2, #1
 8001b18:	409a      	lsls	r2, r3
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	605a      	str	r2, [r3, #4]
 8001b1e:	e008      	b.n	8001b32 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2240      	movs	r2, #64	@ 0x40
 8001b24:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2203      	movs	r2, #3
 8001b2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	e0b7      	b.n	8001ca2 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4a5f      	ldr	r2, [pc, #380]	@ (8001cb4 <HAL_DMA_Init+0x658>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d072      	beq.n	8001c22 <HAL_DMA_Init+0x5c6>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a5d      	ldr	r2, [pc, #372]	@ (8001cb8 <HAL_DMA_Init+0x65c>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d06d      	beq.n	8001c22 <HAL_DMA_Init+0x5c6>
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a5c      	ldr	r2, [pc, #368]	@ (8001cbc <HAL_DMA_Init+0x660>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d068      	beq.n	8001c22 <HAL_DMA_Init+0x5c6>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a5a      	ldr	r2, [pc, #360]	@ (8001cc0 <HAL_DMA_Init+0x664>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d063      	beq.n	8001c22 <HAL_DMA_Init+0x5c6>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4a59      	ldr	r2, [pc, #356]	@ (8001cc4 <HAL_DMA_Init+0x668>)
 8001b60:	4293      	cmp	r3, r2
 8001b62:	d05e      	beq.n	8001c22 <HAL_DMA_Init+0x5c6>
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a57      	ldr	r2, [pc, #348]	@ (8001cc8 <HAL_DMA_Init+0x66c>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d059      	beq.n	8001c22 <HAL_DMA_Init+0x5c6>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4a56      	ldr	r2, [pc, #344]	@ (8001ccc <HAL_DMA_Init+0x670>)
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d054      	beq.n	8001c22 <HAL_DMA_Init+0x5c6>
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a54      	ldr	r2, [pc, #336]	@ (8001cd0 <HAL_DMA_Init+0x674>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d04f      	beq.n	8001c22 <HAL_DMA_Init+0x5c6>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4a53      	ldr	r2, [pc, #332]	@ (8001cd4 <HAL_DMA_Init+0x678>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d04a      	beq.n	8001c22 <HAL_DMA_Init+0x5c6>
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a51      	ldr	r2, [pc, #324]	@ (8001cd8 <HAL_DMA_Init+0x67c>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d045      	beq.n	8001c22 <HAL_DMA_Init+0x5c6>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4a50      	ldr	r2, [pc, #320]	@ (8001cdc <HAL_DMA_Init+0x680>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d040      	beq.n	8001c22 <HAL_DMA_Init+0x5c6>
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a4e      	ldr	r2, [pc, #312]	@ (8001ce0 <HAL_DMA_Init+0x684>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d03b      	beq.n	8001c22 <HAL_DMA_Init+0x5c6>
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a4d      	ldr	r2, [pc, #308]	@ (8001ce4 <HAL_DMA_Init+0x688>)
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d036      	beq.n	8001c22 <HAL_DMA_Init+0x5c6>
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a4b      	ldr	r2, [pc, #300]	@ (8001ce8 <HAL_DMA_Init+0x68c>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d031      	beq.n	8001c22 <HAL_DMA_Init+0x5c6>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4a4a      	ldr	r2, [pc, #296]	@ (8001cec <HAL_DMA_Init+0x690>)
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d02c      	beq.n	8001c22 <HAL_DMA_Init+0x5c6>
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a48      	ldr	r2, [pc, #288]	@ (8001cf0 <HAL_DMA_Init+0x694>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d027      	beq.n	8001c22 <HAL_DMA_Init+0x5c6>
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4a47      	ldr	r2, [pc, #284]	@ (8001cf4 <HAL_DMA_Init+0x698>)
 8001bd8:	4293      	cmp	r3, r2
 8001bda:	d022      	beq.n	8001c22 <HAL_DMA_Init+0x5c6>
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a45      	ldr	r2, [pc, #276]	@ (8001cf8 <HAL_DMA_Init+0x69c>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d01d      	beq.n	8001c22 <HAL_DMA_Init+0x5c6>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a44      	ldr	r2, [pc, #272]	@ (8001cfc <HAL_DMA_Init+0x6a0>)
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d018      	beq.n	8001c22 <HAL_DMA_Init+0x5c6>
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a42      	ldr	r2, [pc, #264]	@ (8001d00 <HAL_DMA_Init+0x6a4>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d013      	beq.n	8001c22 <HAL_DMA_Init+0x5c6>
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4a41      	ldr	r2, [pc, #260]	@ (8001d04 <HAL_DMA_Init+0x6a8>)
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d00e      	beq.n	8001c22 <HAL_DMA_Init+0x5c6>
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a3f      	ldr	r2, [pc, #252]	@ (8001d08 <HAL_DMA_Init+0x6ac>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d009      	beq.n	8001c22 <HAL_DMA_Init+0x5c6>
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4a3e      	ldr	r2, [pc, #248]	@ (8001d0c <HAL_DMA_Init+0x6b0>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d004      	beq.n	8001c22 <HAL_DMA_Init+0x5c6>
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a3c      	ldr	r2, [pc, #240]	@ (8001d10 <HAL_DMA_Init+0x6b4>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d101      	bne.n	8001c26 <HAL_DMA_Init+0x5ca>
 8001c22:	2301      	movs	r3, #1
 8001c24:	e000      	b.n	8001c28 <HAL_DMA_Init+0x5cc>
 8001c26:	2300      	movs	r3, #0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d032      	beq.n	8001c92 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001c2c:	6878      	ldr	r0, [r7, #4]
 8001c2e:	f001 fcdf 	bl	80035f0 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	689b      	ldr	r3, [r3, #8]
 8001c36:	2b80      	cmp	r3, #128	@ 0x80
 8001c38:	d102      	bne.n	8001c40 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	685a      	ldr	r2, [r3, #4]
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c48:	b2d2      	uxtb	r2, r2
 8001c4a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001c50:	687a      	ldr	r2, [r7, #4]
 8001c52:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001c54:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d010      	beq.n	8001c80 <HAL_DMA_Init+0x624>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	2b08      	cmp	r3, #8
 8001c64:	d80c      	bhi.n	8001c80 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001c66:	6878      	ldr	r0, [r7, #4]
 8001c68:	f001 fd5c 	bl	8003724 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001c70:	2200      	movs	r2, #0
 8001c72:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c78:	687a      	ldr	r2, [r7, #4]
 8001c7a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001c7c:	605a      	str	r2, [r3, #4]
 8001c7e:	e008      	b.n	8001c92 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2200      	movs	r2, #0
 8001c84:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2200      	movs	r2, #0
 8001c8a:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2200      	movs	r2, #0
 8001c90:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	2200      	movs	r2, #0
 8001c96:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001ca0:	2300      	movs	r3, #0
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3718      	adds	r7, #24
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	a7fdabf8 	.word	0xa7fdabf8
 8001cb0:	cccccccd 	.word	0xcccccccd
 8001cb4:	40020010 	.word	0x40020010
 8001cb8:	40020028 	.word	0x40020028
 8001cbc:	40020040 	.word	0x40020040
 8001cc0:	40020058 	.word	0x40020058
 8001cc4:	40020070 	.word	0x40020070
 8001cc8:	40020088 	.word	0x40020088
 8001ccc:	400200a0 	.word	0x400200a0
 8001cd0:	400200b8 	.word	0x400200b8
 8001cd4:	40020410 	.word	0x40020410
 8001cd8:	40020428 	.word	0x40020428
 8001cdc:	40020440 	.word	0x40020440
 8001ce0:	40020458 	.word	0x40020458
 8001ce4:	40020470 	.word	0x40020470
 8001ce8:	40020488 	.word	0x40020488
 8001cec:	400204a0 	.word	0x400204a0
 8001cf0:	400204b8 	.word	0x400204b8
 8001cf4:	58025408 	.word	0x58025408
 8001cf8:	5802541c 	.word	0x5802541c
 8001cfc:	58025430 	.word	0x58025430
 8001d00:	58025444 	.word	0x58025444
 8001d04:	58025458 	.word	0x58025458
 8001d08:	5802546c 	.word	0x5802546c
 8001d0c:	58025480 	.word	0x58025480
 8001d10:	58025494 	.word	0x58025494

08001d14 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b086      	sub	sp, #24
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	60f8      	str	r0, [r7, #12]
 8001d1c:	60b9      	str	r1, [r7, #8]
 8001d1e:	607a      	str	r2, [r7, #4]
 8001d20:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d22:	2300      	movs	r3, #0
 8001d24:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d101      	bne.n	8001d30 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e226      	b.n	800217e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001d36:	2b01      	cmp	r3, #1
 8001d38:	d101      	bne.n	8001d3e <HAL_DMA_Start_IT+0x2a>
 8001d3a:	2302      	movs	r3, #2
 8001d3c:	e21f      	b.n	800217e <HAL_DMA_Start_IT+0x46a>
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	2201      	movs	r2, #1
 8001d42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001d4c:	b2db      	uxtb	r3, r3
 8001d4e:	2b01      	cmp	r3, #1
 8001d50:	f040 820a 	bne.w	8002168 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	2202      	movs	r2, #2
 8001d58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	2200      	movs	r2, #0
 8001d60:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4a68      	ldr	r2, [pc, #416]	@ (8001f08 <HAL_DMA_Start_IT+0x1f4>)
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d04a      	beq.n	8001e02 <HAL_DMA_Start_IT+0xee>
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a66      	ldr	r2, [pc, #408]	@ (8001f0c <HAL_DMA_Start_IT+0x1f8>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d045      	beq.n	8001e02 <HAL_DMA_Start_IT+0xee>
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4a65      	ldr	r2, [pc, #404]	@ (8001f10 <HAL_DMA_Start_IT+0x1fc>)
 8001d7c:	4293      	cmp	r3, r2
 8001d7e:	d040      	beq.n	8001e02 <HAL_DMA_Start_IT+0xee>
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a63      	ldr	r2, [pc, #396]	@ (8001f14 <HAL_DMA_Start_IT+0x200>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d03b      	beq.n	8001e02 <HAL_DMA_Start_IT+0xee>
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a62      	ldr	r2, [pc, #392]	@ (8001f18 <HAL_DMA_Start_IT+0x204>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d036      	beq.n	8001e02 <HAL_DMA_Start_IT+0xee>
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a60      	ldr	r2, [pc, #384]	@ (8001f1c <HAL_DMA_Start_IT+0x208>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d031      	beq.n	8001e02 <HAL_DMA_Start_IT+0xee>
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4a5f      	ldr	r2, [pc, #380]	@ (8001f20 <HAL_DMA_Start_IT+0x20c>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d02c      	beq.n	8001e02 <HAL_DMA_Start_IT+0xee>
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a5d      	ldr	r2, [pc, #372]	@ (8001f24 <HAL_DMA_Start_IT+0x210>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d027      	beq.n	8001e02 <HAL_DMA_Start_IT+0xee>
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a5c      	ldr	r2, [pc, #368]	@ (8001f28 <HAL_DMA_Start_IT+0x214>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d022      	beq.n	8001e02 <HAL_DMA_Start_IT+0xee>
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a5a      	ldr	r2, [pc, #360]	@ (8001f2c <HAL_DMA_Start_IT+0x218>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d01d      	beq.n	8001e02 <HAL_DMA_Start_IT+0xee>
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a59      	ldr	r2, [pc, #356]	@ (8001f30 <HAL_DMA_Start_IT+0x21c>)
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d018      	beq.n	8001e02 <HAL_DMA_Start_IT+0xee>
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a57      	ldr	r2, [pc, #348]	@ (8001f34 <HAL_DMA_Start_IT+0x220>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d013      	beq.n	8001e02 <HAL_DMA_Start_IT+0xee>
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a56      	ldr	r2, [pc, #344]	@ (8001f38 <HAL_DMA_Start_IT+0x224>)
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d00e      	beq.n	8001e02 <HAL_DMA_Start_IT+0xee>
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a54      	ldr	r2, [pc, #336]	@ (8001f3c <HAL_DMA_Start_IT+0x228>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d009      	beq.n	8001e02 <HAL_DMA_Start_IT+0xee>
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a53      	ldr	r2, [pc, #332]	@ (8001f40 <HAL_DMA_Start_IT+0x22c>)
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d004      	beq.n	8001e02 <HAL_DMA_Start_IT+0xee>
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a51      	ldr	r2, [pc, #324]	@ (8001f44 <HAL_DMA_Start_IT+0x230>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d108      	bne.n	8001e14 <HAL_DMA_Start_IT+0x100>
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	681a      	ldr	r2, [r3, #0]
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f022 0201 	bic.w	r2, r2, #1
 8001e10:	601a      	str	r2, [r3, #0]
 8001e12:	e007      	b.n	8001e24 <HAL_DMA_Start_IT+0x110>
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f022 0201 	bic.w	r2, r2, #1
 8001e22:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	687a      	ldr	r2, [r7, #4]
 8001e28:	68b9      	ldr	r1, [r7, #8]
 8001e2a:	68f8      	ldr	r0, [r7, #12]
 8001e2c:	f001 f906 	bl	800303c <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a34      	ldr	r2, [pc, #208]	@ (8001f08 <HAL_DMA_Start_IT+0x1f4>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d04a      	beq.n	8001ed0 <HAL_DMA_Start_IT+0x1bc>
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4a33      	ldr	r2, [pc, #204]	@ (8001f0c <HAL_DMA_Start_IT+0x1f8>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d045      	beq.n	8001ed0 <HAL_DMA_Start_IT+0x1bc>
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a31      	ldr	r2, [pc, #196]	@ (8001f10 <HAL_DMA_Start_IT+0x1fc>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d040      	beq.n	8001ed0 <HAL_DMA_Start_IT+0x1bc>
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4a30      	ldr	r2, [pc, #192]	@ (8001f14 <HAL_DMA_Start_IT+0x200>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d03b      	beq.n	8001ed0 <HAL_DMA_Start_IT+0x1bc>
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a2e      	ldr	r2, [pc, #184]	@ (8001f18 <HAL_DMA_Start_IT+0x204>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d036      	beq.n	8001ed0 <HAL_DMA_Start_IT+0x1bc>
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a2d      	ldr	r2, [pc, #180]	@ (8001f1c <HAL_DMA_Start_IT+0x208>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d031      	beq.n	8001ed0 <HAL_DMA_Start_IT+0x1bc>
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a2b      	ldr	r2, [pc, #172]	@ (8001f20 <HAL_DMA_Start_IT+0x20c>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d02c      	beq.n	8001ed0 <HAL_DMA_Start_IT+0x1bc>
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4a2a      	ldr	r2, [pc, #168]	@ (8001f24 <HAL_DMA_Start_IT+0x210>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d027      	beq.n	8001ed0 <HAL_DMA_Start_IT+0x1bc>
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a28      	ldr	r2, [pc, #160]	@ (8001f28 <HAL_DMA_Start_IT+0x214>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d022      	beq.n	8001ed0 <HAL_DMA_Start_IT+0x1bc>
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a27      	ldr	r2, [pc, #156]	@ (8001f2c <HAL_DMA_Start_IT+0x218>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d01d      	beq.n	8001ed0 <HAL_DMA_Start_IT+0x1bc>
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a25      	ldr	r2, [pc, #148]	@ (8001f30 <HAL_DMA_Start_IT+0x21c>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d018      	beq.n	8001ed0 <HAL_DMA_Start_IT+0x1bc>
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4a24      	ldr	r2, [pc, #144]	@ (8001f34 <HAL_DMA_Start_IT+0x220>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d013      	beq.n	8001ed0 <HAL_DMA_Start_IT+0x1bc>
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a22      	ldr	r2, [pc, #136]	@ (8001f38 <HAL_DMA_Start_IT+0x224>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d00e      	beq.n	8001ed0 <HAL_DMA_Start_IT+0x1bc>
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4a21      	ldr	r2, [pc, #132]	@ (8001f3c <HAL_DMA_Start_IT+0x228>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d009      	beq.n	8001ed0 <HAL_DMA_Start_IT+0x1bc>
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a1f      	ldr	r2, [pc, #124]	@ (8001f40 <HAL_DMA_Start_IT+0x22c>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d004      	beq.n	8001ed0 <HAL_DMA_Start_IT+0x1bc>
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a1e      	ldr	r2, [pc, #120]	@ (8001f44 <HAL_DMA_Start_IT+0x230>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d101      	bne.n	8001ed4 <HAL_DMA_Start_IT+0x1c0>
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	e000      	b.n	8001ed6 <HAL_DMA_Start_IT+0x1c2>
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d036      	beq.n	8001f48 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f023 021e 	bic.w	r2, r3, #30
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f042 0216 	orr.w	r2, r2, #22
 8001eec:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d03e      	beq.n	8001f74 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f042 0208 	orr.w	r2, r2, #8
 8001f04:	601a      	str	r2, [r3, #0]
 8001f06:	e035      	b.n	8001f74 <HAL_DMA_Start_IT+0x260>
 8001f08:	40020010 	.word	0x40020010
 8001f0c:	40020028 	.word	0x40020028
 8001f10:	40020040 	.word	0x40020040
 8001f14:	40020058 	.word	0x40020058
 8001f18:	40020070 	.word	0x40020070
 8001f1c:	40020088 	.word	0x40020088
 8001f20:	400200a0 	.word	0x400200a0
 8001f24:	400200b8 	.word	0x400200b8
 8001f28:	40020410 	.word	0x40020410
 8001f2c:	40020428 	.word	0x40020428
 8001f30:	40020440 	.word	0x40020440
 8001f34:	40020458 	.word	0x40020458
 8001f38:	40020470 	.word	0x40020470
 8001f3c:	40020488 	.word	0x40020488
 8001f40:	400204a0 	.word	0x400204a0
 8001f44:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f023 020e 	bic.w	r2, r3, #14
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f042 020a 	orr.w	r2, r2, #10
 8001f5a:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d007      	beq.n	8001f74 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f042 0204 	orr.w	r2, r2, #4
 8001f72:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a83      	ldr	r2, [pc, #524]	@ (8002188 <HAL_DMA_Start_IT+0x474>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d072      	beq.n	8002064 <HAL_DMA_Start_IT+0x350>
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a82      	ldr	r2, [pc, #520]	@ (800218c <HAL_DMA_Start_IT+0x478>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d06d      	beq.n	8002064 <HAL_DMA_Start_IT+0x350>
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a80      	ldr	r2, [pc, #512]	@ (8002190 <HAL_DMA_Start_IT+0x47c>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d068      	beq.n	8002064 <HAL_DMA_Start_IT+0x350>
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a7f      	ldr	r2, [pc, #508]	@ (8002194 <HAL_DMA_Start_IT+0x480>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d063      	beq.n	8002064 <HAL_DMA_Start_IT+0x350>
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a7d      	ldr	r2, [pc, #500]	@ (8002198 <HAL_DMA_Start_IT+0x484>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d05e      	beq.n	8002064 <HAL_DMA_Start_IT+0x350>
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a7c      	ldr	r2, [pc, #496]	@ (800219c <HAL_DMA_Start_IT+0x488>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d059      	beq.n	8002064 <HAL_DMA_Start_IT+0x350>
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a7a      	ldr	r2, [pc, #488]	@ (80021a0 <HAL_DMA_Start_IT+0x48c>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d054      	beq.n	8002064 <HAL_DMA_Start_IT+0x350>
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4a79      	ldr	r2, [pc, #484]	@ (80021a4 <HAL_DMA_Start_IT+0x490>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d04f      	beq.n	8002064 <HAL_DMA_Start_IT+0x350>
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a77      	ldr	r2, [pc, #476]	@ (80021a8 <HAL_DMA_Start_IT+0x494>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d04a      	beq.n	8002064 <HAL_DMA_Start_IT+0x350>
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a76      	ldr	r2, [pc, #472]	@ (80021ac <HAL_DMA_Start_IT+0x498>)
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d045      	beq.n	8002064 <HAL_DMA_Start_IT+0x350>
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a74      	ldr	r2, [pc, #464]	@ (80021b0 <HAL_DMA_Start_IT+0x49c>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d040      	beq.n	8002064 <HAL_DMA_Start_IT+0x350>
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4a73      	ldr	r2, [pc, #460]	@ (80021b4 <HAL_DMA_Start_IT+0x4a0>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d03b      	beq.n	8002064 <HAL_DMA_Start_IT+0x350>
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a71      	ldr	r2, [pc, #452]	@ (80021b8 <HAL_DMA_Start_IT+0x4a4>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d036      	beq.n	8002064 <HAL_DMA_Start_IT+0x350>
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a70      	ldr	r2, [pc, #448]	@ (80021bc <HAL_DMA_Start_IT+0x4a8>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d031      	beq.n	8002064 <HAL_DMA_Start_IT+0x350>
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a6e      	ldr	r2, [pc, #440]	@ (80021c0 <HAL_DMA_Start_IT+0x4ac>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d02c      	beq.n	8002064 <HAL_DMA_Start_IT+0x350>
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4a6d      	ldr	r2, [pc, #436]	@ (80021c4 <HAL_DMA_Start_IT+0x4b0>)
 8002010:	4293      	cmp	r3, r2
 8002012:	d027      	beq.n	8002064 <HAL_DMA_Start_IT+0x350>
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a6b      	ldr	r2, [pc, #428]	@ (80021c8 <HAL_DMA_Start_IT+0x4b4>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d022      	beq.n	8002064 <HAL_DMA_Start_IT+0x350>
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a6a      	ldr	r2, [pc, #424]	@ (80021cc <HAL_DMA_Start_IT+0x4b8>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d01d      	beq.n	8002064 <HAL_DMA_Start_IT+0x350>
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a68      	ldr	r2, [pc, #416]	@ (80021d0 <HAL_DMA_Start_IT+0x4bc>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d018      	beq.n	8002064 <HAL_DMA_Start_IT+0x350>
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a67      	ldr	r2, [pc, #412]	@ (80021d4 <HAL_DMA_Start_IT+0x4c0>)
 8002038:	4293      	cmp	r3, r2
 800203a:	d013      	beq.n	8002064 <HAL_DMA_Start_IT+0x350>
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4a65      	ldr	r2, [pc, #404]	@ (80021d8 <HAL_DMA_Start_IT+0x4c4>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d00e      	beq.n	8002064 <HAL_DMA_Start_IT+0x350>
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4a64      	ldr	r2, [pc, #400]	@ (80021dc <HAL_DMA_Start_IT+0x4c8>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d009      	beq.n	8002064 <HAL_DMA_Start_IT+0x350>
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a62      	ldr	r2, [pc, #392]	@ (80021e0 <HAL_DMA_Start_IT+0x4cc>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d004      	beq.n	8002064 <HAL_DMA_Start_IT+0x350>
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a61      	ldr	r2, [pc, #388]	@ (80021e4 <HAL_DMA_Start_IT+0x4d0>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d101      	bne.n	8002068 <HAL_DMA_Start_IT+0x354>
 8002064:	2301      	movs	r3, #1
 8002066:	e000      	b.n	800206a <HAL_DMA_Start_IT+0x356>
 8002068:	2300      	movs	r3, #0
 800206a:	2b00      	cmp	r3, #0
 800206c:	d01a      	beq.n	80020a4 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002078:	2b00      	cmp	r3, #0
 800207a:	d007      	beq.n	800208c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002080:	681a      	ldr	r2, [r3, #0]
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002086:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800208a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002090:	2b00      	cmp	r3, #0
 8002092:	d007      	beq.n	80020a4 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800209e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80020a2:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a37      	ldr	r2, [pc, #220]	@ (8002188 <HAL_DMA_Start_IT+0x474>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d04a      	beq.n	8002144 <HAL_DMA_Start_IT+0x430>
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4a36      	ldr	r2, [pc, #216]	@ (800218c <HAL_DMA_Start_IT+0x478>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d045      	beq.n	8002144 <HAL_DMA_Start_IT+0x430>
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a34      	ldr	r2, [pc, #208]	@ (8002190 <HAL_DMA_Start_IT+0x47c>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d040      	beq.n	8002144 <HAL_DMA_Start_IT+0x430>
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4a33      	ldr	r2, [pc, #204]	@ (8002194 <HAL_DMA_Start_IT+0x480>)
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d03b      	beq.n	8002144 <HAL_DMA_Start_IT+0x430>
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a31      	ldr	r2, [pc, #196]	@ (8002198 <HAL_DMA_Start_IT+0x484>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d036      	beq.n	8002144 <HAL_DMA_Start_IT+0x430>
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4a30      	ldr	r2, [pc, #192]	@ (800219c <HAL_DMA_Start_IT+0x488>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d031      	beq.n	8002144 <HAL_DMA_Start_IT+0x430>
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a2e      	ldr	r2, [pc, #184]	@ (80021a0 <HAL_DMA_Start_IT+0x48c>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d02c      	beq.n	8002144 <HAL_DMA_Start_IT+0x430>
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4a2d      	ldr	r2, [pc, #180]	@ (80021a4 <HAL_DMA_Start_IT+0x490>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d027      	beq.n	8002144 <HAL_DMA_Start_IT+0x430>
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a2b      	ldr	r2, [pc, #172]	@ (80021a8 <HAL_DMA_Start_IT+0x494>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d022      	beq.n	8002144 <HAL_DMA_Start_IT+0x430>
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4a2a      	ldr	r2, [pc, #168]	@ (80021ac <HAL_DMA_Start_IT+0x498>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d01d      	beq.n	8002144 <HAL_DMA_Start_IT+0x430>
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a28      	ldr	r2, [pc, #160]	@ (80021b0 <HAL_DMA_Start_IT+0x49c>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d018      	beq.n	8002144 <HAL_DMA_Start_IT+0x430>
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a27      	ldr	r2, [pc, #156]	@ (80021b4 <HAL_DMA_Start_IT+0x4a0>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d013      	beq.n	8002144 <HAL_DMA_Start_IT+0x430>
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a25      	ldr	r2, [pc, #148]	@ (80021b8 <HAL_DMA_Start_IT+0x4a4>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d00e      	beq.n	8002144 <HAL_DMA_Start_IT+0x430>
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a24      	ldr	r2, [pc, #144]	@ (80021bc <HAL_DMA_Start_IT+0x4a8>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d009      	beq.n	8002144 <HAL_DMA_Start_IT+0x430>
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a22      	ldr	r2, [pc, #136]	@ (80021c0 <HAL_DMA_Start_IT+0x4ac>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d004      	beq.n	8002144 <HAL_DMA_Start_IT+0x430>
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a21      	ldr	r2, [pc, #132]	@ (80021c4 <HAL_DMA_Start_IT+0x4b0>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d108      	bne.n	8002156 <HAL_DMA_Start_IT+0x442>
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f042 0201 	orr.w	r2, r2, #1
 8002152:	601a      	str	r2, [r3, #0]
 8002154:	e012      	b.n	800217c <HAL_DMA_Start_IT+0x468>
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f042 0201 	orr.w	r2, r2, #1
 8002164:	601a      	str	r2, [r3, #0]
 8002166:	e009      	b.n	800217c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800216e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	2200      	movs	r2, #0
 8002174:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8002178:	2301      	movs	r3, #1
 800217a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800217c:	7dfb      	ldrb	r3, [r7, #23]
}
 800217e:	4618      	mov	r0, r3
 8002180:	3718      	adds	r7, #24
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	40020010 	.word	0x40020010
 800218c:	40020028 	.word	0x40020028
 8002190:	40020040 	.word	0x40020040
 8002194:	40020058 	.word	0x40020058
 8002198:	40020070 	.word	0x40020070
 800219c:	40020088 	.word	0x40020088
 80021a0:	400200a0 	.word	0x400200a0
 80021a4:	400200b8 	.word	0x400200b8
 80021a8:	40020410 	.word	0x40020410
 80021ac:	40020428 	.word	0x40020428
 80021b0:	40020440 	.word	0x40020440
 80021b4:	40020458 	.word	0x40020458
 80021b8:	40020470 	.word	0x40020470
 80021bc:	40020488 	.word	0x40020488
 80021c0:	400204a0 	.word	0x400204a0
 80021c4:	400204b8 	.word	0x400204b8
 80021c8:	58025408 	.word	0x58025408
 80021cc:	5802541c 	.word	0x5802541c
 80021d0:	58025430 	.word	0x58025430
 80021d4:	58025444 	.word	0x58025444
 80021d8:	58025458 	.word	0x58025458
 80021dc:	5802546c 	.word	0x5802546c
 80021e0:	58025480 	.word	0x58025480
 80021e4:	58025494 	.word	0x58025494

080021e8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b08a      	sub	sp, #40	@ 0x28
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80021f0:	2300      	movs	r3, #0
 80021f2:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80021f4:	4b67      	ldr	r3, [pc, #412]	@ (8002394 <HAL_DMA_IRQHandler+0x1ac>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a67      	ldr	r2, [pc, #412]	@ (8002398 <HAL_DMA_IRQHandler+0x1b0>)
 80021fa:	fba2 2303 	umull	r2, r3, r2, r3
 80021fe:	0a9b      	lsrs	r3, r3, #10
 8002200:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002206:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800220c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800220e:	6a3b      	ldr	r3, [r7, #32]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8002214:	69fb      	ldr	r3, [r7, #28]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4a5f      	ldr	r2, [pc, #380]	@ (800239c <HAL_DMA_IRQHandler+0x1b4>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d04a      	beq.n	80022ba <HAL_DMA_IRQHandler+0xd2>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a5d      	ldr	r2, [pc, #372]	@ (80023a0 <HAL_DMA_IRQHandler+0x1b8>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d045      	beq.n	80022ba <HAL_DMA_IRQHandler+0xd2>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a5c      	ldr	r2, [pc, #368]	@ (80023a4 <HAL_DMA_IRQHandler+0x1bc>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d040      	beq.n	80022ba <HAL_DMA_IRQHandler+0xd2>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a5a      	ldr	r2, [pc, #360]	@ (80023a8 <HAL_DMA_IRQHandler+0x1c0>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d03b      	beq.n	80022ba <HAL_DMA_IRQHandler+0xd2>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4a59      	ldr	r2, [pc, #356]	@ (80023ac <HAL_DMA_IRQHandler+0x1c4>)
 8002248:	4293      	cmp	r3, r2
 800224a:	d036      	beq.n	80022ba <HAL_DMA_IRQHandler+0xd2>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a57      	ldr	r2, [pc, #348]	@ (80023b0 <HAL_DMA_IRQHandler+0x1c8>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d031      	beq.n	80022ba <HAL_DMA_IRQHandler+0xd2>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4a56      	ldr	r2, [pc, #344]	@ (80023b4 <HAL_DMA_IRQHandler+0x1cc>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d02c      	beq.n	80022ba <HAL_DMA_IRQHandler+0xd2>
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a54      	ldr	r2, [pc, #336]	@ (80023b8 <HAL_DMA_IRQHandler+0x1d0>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d027      	beq.n	80022ba <HAL_DMA_IRQHandler+0xd2>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4a53      	ldr	r2, [pc, #332]	@ (80023bc <HAL_DMA_IRQHandler+0x1d4>)
 8002270:	4293      	cmp	r3, r2
 8002272:	d022      	beq.n	80022ba <HAL_DMA_IRQHandler+0xd2>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a51      	ldr	r2, [pc, #324]	@ (80023c0 <HAL_DMA_IRQHandler+0x1d8>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d01d      	beq.n	80022ba <HAL_DMA_IRQHandler+0xd2>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a50      	ldr	r2, [pc, #320]	@ (80023c4 <HAL_DMA_IRQHandler+0x1dc>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d018      	beq.n	80022ba <HAL_DMA_IRQHandler+0xd2>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a4e      	ldr	r2, [pc, #312]	@ (80023c8 <HAL_DMA_IRQHandler+0x1e0>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d013      	beq.n	80022ba <HAL_DMA_IRQHandler+0xd2>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4a4d      	ldr	r2, [pc, #308]	@ (80023cc <HAL_DMA_IRQHandler+0x1e4>)
 8002298:	4293      	cmp	r3, r2
 800229a:	d00e      	beq.n	80022ba <HAL_DMA_IRQHandler+0xd2>
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a4b      	ldr	r2, [pc, #300]	@ (80023d0 <HAL_DMA_IRQHandler+0x1e8>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d009      	beq.n	80022ba <HAL_DMA_IRQHandler+0xd2>
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a4a      	ldr	r2, [pc, #296]	@ (80023d4 <HAL_DMA_IRQHandler+0x1ec>)
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d004      	beq.n	80022ba <HAL_DMA_IRQHandler+0xd2>
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a48      	ldr	r2, [pc, #288]	@ (80023d8 <HAL_DMA_IRQHandler+0x1f0>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d101      	bne.n	80022be <HAL_DMA_IRQHandler+0xd6>
 80022ba:	2301      	movs	r3, #1
 80022bc:	e000      	b.n	80022c0 <HAL_DMA_IRQHandler+0xd8>
 80022be:	2300      	movs	r3, #0
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	f000 842b 	beq.w	8002b1c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022ca:	f003 031f 	and.w	r3, r3, #31
 80022ce:	2208      	movs	r2, #8
 80022d0:	409a      	lsls	r2, r3
 80022d2:	69bb      	ldr	r3, [r7, #24]
 80022d4:	4013      	ands	r3, r2
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	f000 80a2 	beq.w	8002420 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a2e      	ldr	r2, [pc, #184]	@ (800239c <HAL_DMA_IRQHandler+0x1b4>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d04a      	beq.n	800237c <HAL_DMA_IRQHandler+0x194>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a2d      	ldr	r2, [pc, #180]	@ (80023a0 <HAL_DMA_IRQHandler+0x1b8>)
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d045      	beq.n	800237c <HAL_DMA_IRQHandler+0x194>
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4a2b      	ldr	r2, [pc, #172]	@ (80023a4 <HAL_DMA_IRQHandler+0x1bc>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d040      	beq.n	800237c <HAL_DMA_IRQHandler+0x194>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4a2a      	ldr	r2, [pc, #168]	@ (80023a8 <HAL_DMA_IRQHandler+0x1c0>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d03b      	beq.n	800237c <HAL_DMA_IRQHandler+0x194>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a28      	ldr	r2, [pc, #160]	@ (80023ac <HAL_DMA_IRQHandler+0x1c4>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d036      	beq.n	800237c <HAL_DMA_IRQHandler+0x194>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4a27      	ldr	r2, [pc, #156]	@ (80023b0 <HAL_DMA_IRQHandler+0x1c8>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d031      	beq.n	800237c <HAL_DMA_IRQHandler+0x194>
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a25      	ldr	r2, [pc, #148]	@ (80023b4 <HAL_DMA_IRQHandler+0x1cc>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d02c      	beq.n	800237c <HAL_DMA_IRQHandler+0x194>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4a24      	ldr	r2, [pc, #144]	@ (80023b8 <HAL_DMA_IRQHandler+0x1d0>)
 8002328:	4293      	cmp	r3, r2
 800232a:	d027      	beq.n	800237c <HAL_DMA_IRQHandler+0x194>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a22      	ldr	r2, [pc, #136]	@ (80023bc <HAL_DMA_IRQHandler+0x1d4>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d022      	beq.n	800237c <HAL_DMA_IRQHandler+0x194>
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a21      	ldr	r2, [pc, #132]	@ (80023c0 <HAL_DMA_IRQHandler+0x1d8>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d01d      	beq.n	800237c <HAL_DMA_IRQHandler+0x194>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a1f      	ldr	r2, [pc, #124]	@ (80023c4 <HAL_DMA_IRQHandler+0x1dc>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d018      	beq.n	800237c <HAL_DMA_IRQHandler+0x194>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4a1e      	ldr	r2, [pc, #120]	@ (80023c8 <HAL_DMA_IRQHandler+0x1e0>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d013      	beq.n	800237c <HAL_DMA_IRQHandler+0x194>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a1c      	ldr	r2, [pc, #112]	@ (80023cc <HAL_DMA_IRQHandler+0x1e4>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d00e      	beq.n	800237c <HAL_DMA_IRQHandler+0x194>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4a1b      	ldr	r2, [pc, #108]	@ (80023d0 <HAL_DMA_IRQHandler+0x1e8>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d009      	beq.n	800237c <HAL_DMA_IRQHandler+0x194>
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a19      	ldr	r2, [pc, #100]	@ (80023d4 <HAL_DMA_IRQHandler+0x1ec>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d004      	beq.n	800237c <HAL_DMA_IRQHandler+0x194>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a18      	ldr	r2, [pc, #96]	@ (80023d8 <HAL_DMA_IRQHandler+0x1f0>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d12f      	bne.n	80023dc <HAL_DMA_IRQHandler+0x1f4>
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f003 0304 	and.w	r3, r3, #4
 8002386:	2b00      	cmp	r3, #0
 8002388:	bf14      	ite	ne
 800238a:	2301      	movne	r3, #1
 800238c:	2300      	moveq	r3, #0
 800238e:	b2db      	uxtb	r3, r3
 8002390:	e02e      	b.n	80023f0 <HAL_DMA_IRQHandler+0x208>
 8002392:	bf00      	nop
 8002394:	24000004 	.word	0x24000004
 8002398:	1b4e81b5 	.word	0x1b4e81b5
 800239c:	40020010 	.word	0x40020010
 80023a0:	40020028 	.word	0x40020028
 80023a4:	40020040 	.word	0x40020040
 80023a8:	40020058 	.word	0x40020058
 80023ac:	40020070 	.word	0x40020070
 80023b0:	40020088 	.word	0x40020088
 80023b4:	400200a0 	.word	0x400200a0
 80023b8:	400200b8 	.word	0x400200b8
 80023bc:	40020410 	.word	0x40020410
 80023c0:	40020428 	.word	0x40020428
 80023c4:	40020440 	.word	0x40020440
 80023c8:	40020458 	.word	0x40020458
 80023cc:	40020470 	.word	0x40020470
 80023d0:	40020488 	.word	0x40020488
 80023d4:	400204a0 	.word	0x400204a0
 80023d8:	400204b8 	.word	0x400204b8
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f003 0308 	and.w	r3, r3, #8
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	bf14      	ite	ne
 80023ea:	2301      	movne	r3, #1
 80023ec:	2300      	moveq	r3, #0
 80023ee:	b2db      	uxtb	r3, r3
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d015      	beq.n	8002420 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f022 0204 	bic.w	r2, r2, #4
 8002402:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002408:	f003 031f 	and.w	r3, r3, #31
 800240c:	2208      	movs	r2, #8
 800240e:	409a      	lsls	r2, r3
 8002410:	6a3b      	ldr	r3, [r7, #32]
 8002412:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002418:	f043 0201 	orr.w	r2, r3, #1
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002424:	f003 031f 	and.w	r3, r3, #31
 8002428:	69ba      	ldr	r2, [r7, #24]
 800242a:	fa22 f303 	lsr.w	r3, r2, r3
 800242e:	f003 0301 	and.w	r3, r3, #1
 8002432:	2b00      	cmp	r3, #0
 8002434:	d06e      	beq.n	8002514 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a69      	ldr	r2, [pc, #420]	@ (80025e0 <HAL_DMA_IRQHandler+0x3f8>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d04a      	beq.n	80024d6 <HAL_DMA_IRQHandler+0x2ee>
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a67      	ldr	r2, [pc, #412]	@ (80025e4 <HAL_DMA_IRQHandler+0x3fc>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d045      	beq.n	80024d6 <HAL_DMA_IRQHandler+0x2ee>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a66      	ldr	r2, [pc, #408]	@ (80025e8 <HAL_DMA_IRQHandler+0x400>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d040      	beq.n	80024d6 <HAL_DMA_IRQHandler+0x2ee>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a64      	ldr	r2, [pc, #400]	@ (80025ec <HAL_DMA_IRQHandler+0x404>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d03b      	beq.n	80024d6 <HAL_DMA_IRQHandler+0x2ee>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4a63      	ldr	r2, [pc, #396]	@ (80025f0 <HAL_DMA_IRQHandler+0x408>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d036      	beq.n	80024d6 <HAL_DMA_IRQHandler+0x2ee>
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a61      	ldr	r2, [pc, #388]	@ (80025f4 <HAL_DMA_IRQHandler+0x40c>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d031      	beq.n	80024d6 <HAL_DMA_IRQHandler+0x2ee>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a60      	ldr	r2, [pc, #384]	@ (80025f8 <HAL_DMA_IRQHandler+0x410>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d02c      	beq.n	80024d6 <HAL_DMA_IRQHandler+0x2ee>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a5e      	ldr	r2, [pc, #376]	@ (80025fc <HAL_DMA_IRQHandler+0x414>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d027      	beq.n	80024d6 <HAL_DMA_IRQHandler+0x2ee>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a5d      	ldr	r2, [pc, #372]	@ (8002600 <HAL_DMA_IRQHandler+0x418>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d022      	beq.n	80024d6 <HAL_DMA_IRQHandler+0x2ee>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a5b      	ldr	r2, [pc, #364]	@ (8002604 <HAL_DMA_IRQHandler+0x41c>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d01d      	beq.n	80024d6 <HAL_DMA_IRQHandler+0x2ee>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a5a      	ldr	r2, [pc, #360]	@ (8002608 <HAL_DMA_IRQHandler+0x420>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d018      	beq.n	80024d6 <HAL_DMA_IRQHandler+0x2ee>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a58      	ldr	r2, [pc, #352]	@ (800260c <HAL_DMA_IRQHandler+0x424>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d013      	beq.n	80024d6 <HAL_DMA_IRQHandler+0x2ee>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a57      	ldr	r2, [pc, #348]	@ (8002610 <HAL_DMA_IRQHandler+0x428>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d00e      	beq.n	80024d6 <HAL_DMA_IRQHandler+0x2ee>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a55      	ldr	r2, [pc, #340]	@ (8002614 <HAL_DMA_IRQHandler+0x42c>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d009      	beq.n	80024d6 <HAL_DMA_IRQHandler+0x2ee>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a54      	ldr	r2, [pc, #336]	@ (8002618 <HAL_DMA_IRQHandler+0x430>)
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d004      	beq.n	80024d6 <HAL_DMA_IRQHandler+0x2ee>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a52      	ldr	r2, [pc, #328]	@ (800261c <HAL_DMA_IRQHandler+0x434>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d10a      	bne.n	80024ec <HAL_DMA_IRQHandler+0x304>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	695b      	ldr	r3, [r3, #20]
 80024dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	bf14      	ite	ne
 80024e4:	2301      	movne	r3, #1
 80024e6:	2300      	moveq	r3, #0
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	e003      	b.n	80024f4 <HAL_DMA_IRQHandler+0x30c>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	2300      	movs	r3, #0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d00d      	beq.n	8002514 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024fc:	f003 031f 	and.w	r3, r3, #31
 8002500:	2201      	movs	r2, #1
 8002502:	409a      	lsls	r2, r3
 8002504:	6a3b      	ldr	r3, [r7, #32]
 8002506:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800250c:	f043 0202 	orr.w	r2, r3, #2
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002518:	f003 031f 	and.w	r3, r3, #31
 800251c:	2204      	movs	r2, #4
 800251e:	409a      	lsls	r2, r3
 8002520:	69bb      	ldr	r3, [r7, #24]
 8002522:	4013      	ands	r3, r2
 8002524:	2b00      	cmp	r3, #0
 8002526:	f000 808f 	beq.w	8002648 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4a2c      	ldr	r2, [pc, #176]	@ (80025e0 <HAL_DMA_IRQHandler+0x3f8>)
 8002530:	4293      	cmp	r3, r2
 8002532:	d04a      	beq.n	80025ca <HAL_DMA_IRQHandler+0x3e2>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a2a      	ldr	r2, [pc, #168]	@ (80025e4 <HAL_DMA_IRQHandler+0x3fc>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d045      	beq.n	80025ca <HAL_DMA_IRQHandler+0x3e2>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a29      	ldr	r2, [pc, #164]	@ (80025e8 <HAL_DMA_IRQHandler+0x400>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d040      	beq.n	80025ca <HAL_DMA_IRQHandler+0x3e2>
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a27      	ldr	r2, [pc, #156]	@ (80025ec <HAL_DMA_IRQHandler+0x404>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d03b      	beq.n	80025ca <HAL_DMA_IRQHandler+0x3e2>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a26      	ldr	r2, [pc, #152]	@ (80025f0 <HAL_DMA_IRQHandler+0x408>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d036      	beq.n	80025ca <HAL_DMA_IRQHandler+0x3e2>
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a24      	ldr	r2, [pc, #144]	@ (80025f4 <HAL_DMA_IRQHandler+0x40c>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d031      	beq.n	80025ca <HAL_DMA_IRQHandler+0x3e2>
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a23      	ldr	r2, [pc, #140]	@ (80025f8 <HAL_DMA_IRQHandler+0x410>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d02c      	beq.n	80025ca <HAL_DMA_IRQHandler+0x3e2>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a21      	ldr	r2, [pc, #132]	@ (80025fc <HAL_DMA_IRQHandler+0x414>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d027      	beq.n	80025ca <HAL_DMA_IRQHandler+0x3e2>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a20      	ldr	r2, [pc, #128]	@ (8002600 <HAL_DMA_IRQHandler+0x418>)
 8002580:	4293      	cmp	r3, r2
 8002582:	d022      	beq.n	80025ca <HAL_DMA_IRQHandler+0x3e2>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4a1e      	ldr	r2, [pc, #120]	@ (8002604 <HAL_DMA_IRQHandler+0x41c>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d01d      	beq.n	80025ca <HAL_DMA_IRQHandler+0x3e2>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4a1d      	ldr	r2, [pc, #116]	@ (8002608 <HAL_DMA_IRQHandler+0x420>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d018      	beq.n	80025ca <HAL_DMA_IRQHandler+0x3e2>
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a1b      	ldr	r2, [pc, #108]	@ (800260c <HAL_DMA_IRQHandler+0x424>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d013      	beq.n	80025ca <HAL_DMA_IRQHandler+0x3e2>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a1a      	ldr	r2, [pc, #104]	@ (8002610 <HAL_DMA_IRQHandler+0x428>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d00e      	beq.n	80025ca <HAL_DMA_IRQHandler+0x3e2>
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a18      	ldr	r2, [pc, #96]	@ (8002614 <HAL_DMA_IRQHandler+0x42c>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d009      	beq.n	80025ca <HAL_DMA_IRQHandler+0x3e2>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a17      	ldr	r2, [pc, #92]	@ (8002618 <HAL_DMA_IRQHandler+0x430>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d004      	beq.n	80025ca <HAL_DMA_IRQHandler+0x3e2>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a15      	ldr	r2, [pc, #84]	@ (800261c <HAL_DMA_IRQHandler+0x434>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d12a      	bne.n	8002620 <HAL_DMA_IRQHandler+0x438>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f003 0302 	and.w	r3, r3, #2
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	bf14      	ite	ne
 80025d8:	2301      	movne	r3, #1
 80025da:	2300      	moveq	r3, #0
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	e023      	b.n	8002628 <HAL_DMA_IRQHandler+0x440>
 80025e0:	40020010 	.word	0x40020010
 80025e4:	40020028 	.word	0x40020028
 80025e8:	40020040 	.word	0x40020040
 80025ec:	40020058 	.word	0x40020058
 80025f0:	40020070 	.word	0x40020070
 80025f4:	40020088 	.word	0x40020088
 80025f8:	400200a0 	.word	0x400200a0
 80025fc:	400200b8 	.word	0x400200b8
 8002600:	40020410 	.word	0x40020410
 8002604:	40020428 	.word	0x40020428
 8002608:	40020440 	.word	0x40020440
 800260c:	40020458 	.word	0x40020458
 8002610:	40020470 	.word	0x40020470
 8002614:	40020488 	.word	0x40020488
 8002618:	400204a0 	.word	0x400204a0
 800261c:	400204b8 	.word	0x400204b8
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	2300      	movs	r3, #0
 8002628:	2b00      	cmp	r3, #0
 800262a:	d00d      	beq.n	8002648 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002630:	f003 031f 	and.w	r3, r3, #31
 8002634:	2204      	movs	r2, #4
 8002636:	409a      	lsls	r2, r3
 8002638:	6a3b      	ldr	r3, [r7, #32]
 800263a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002640:	f043 0204 	orr.w	r2, r3, #4
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800264c:	f003 031f 	and.w	r3, r3, #31
 8002650:	2210      	movs	r2, #16
 8002652:	409a      	lsls	r2, r3
 8002654:	69bb      	ldr	r3, [r7, #24]
 8002656:	4013      	ands	r3, r2
 8002658:	2b00      	cmp	r3, #0
 800265a:	f000 80a6 	beq.w	80027aa <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a85      	ldr	r2, [pc, #532]	@ (8002878 <HAL_DMA_IRQHandler+0x690>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d04a      	beq.n	80026fe <HAL_DMA_IRQHandler+0x516>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a83      	ldr	r2, [pc, #524]	@ (800287c <HAL_DMA_IRQHandler+0x694>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d045      	beq.n	80026fe <HAL_DMA_IRQHandler+0x516>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a82      	ldr	r2, [pc, #520]	@ (8002880 <HAL_DMA_IRQHandler+0x698>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d040      	beq.n	80026fe <HAL_DMA_IRQHandler+0x516>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a80      	ldr	r2, [pc, #512]	@ (8002884 <HAL_DMA_IRQHandler+0x69c>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d03b      	beq.n	80026fe <HAL_DMA_IRQHandler+0x516>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a7f      	ldr	r2, [pc, #508]	@ (8002888 <HAL_DMA_IRQHandler+0x6a0>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d036      	beq.n	80026fe <HAL_DMA_IRQHandler+0x516>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a7d      	ldr	r2, [pc, #500]	@ (800288c <HAL_DMA_IRQHandler+0x6a4>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d031      	beq.n	80026fe <HAL_DMA_IRQHandler+0x516>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4a7c      	ldr	r2, [pc, #496]	@ (8002890 <HAL_DMA_IRQHandler+0x6a8>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d02c      	beq.n	80026fe <HAL_DMA_IRQHandler+0x516>
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a7a      	ldr	r2, [pc, #488]	@ (8002894 <HAL_DMA_IRQHandler+0x6ac>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d027      	beq.n	80026fe <HAL_DMA_IRQHandler+0x516>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a79      	ldr	r2, [pc, #484]	@ (8002898 <HAL_DMA_IRQHandler+0x6b0>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d022      	beq.n	80026fe <HAL_DMA_IRQHandler+0x516>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a77      	ldr	r2, [pc, #476]	@ (800289c <HAL_DMA_IRQHandler+0x6b4>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d01d      	beq.n	80026fe <HAL_DMA_IRQHandler+0x516>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4a76      	ldr	r2, [pc, #472]	@ (80028a0 <HAL_DMA_IRQHandler+0x6b8>)
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d018      	beq.n	80026fe <HAL_DMA_IRQHandler+0x516>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a74      	ldr	r2, [pc, #464]	@ (80028a4 <HAL_DMA_IRQHandler+0x6bc>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d013      	beq.n	80026fe <HAL_DMA_IRQHandler+0x516>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a73      	ldr	r2, [pc, #460]	@ (80028a8 <HAL_DMA_IRQHandler+0x6c0>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d00e      	beq.n	80026fe <HAL_DMA_IRQHandler+0x516>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a71      	ldr	r2, [pc, #452]	@ (80028ac <HAL_DMA_IRQHandler+0x6c4>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d009      	beq.n	80026fe <HAL_DMA_IRQHandler+0x516>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a70      	ldr	r2, [pc, #448]	@ (80028b0 <HAL_DMA_IRQHandler+0x6c8>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d004      	beq.n	80026fe <HAL_DMA_IRQHandler+0x516>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a6e      	ldr	r2, [pc, #440]	@ (80028b4 <HAL_DMA_IRQHandler+0x6cc>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d10a      	bne.n	8002714 <HAL_DMA_IRQHandler+0x52c>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f003 0308 	and.w	r3, r3, #8
 8002708:	2b00      	cmp	r3, #0
 800270a:	bf14      	ite	ne
 800270c:	2301      	movne	r3, #1
 800270e:	2300      	moveq	r3, #0
 8002710:	b2db      	uxtb	r3, r3
 8002712:	e009      	b.n	8002728 <HAL_DMA_IRQHandler+0x540>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 0304 	and.w	r3, r3, #4
 800271e:	2b00      	cmp	r3, #0
 8002720:	bf14      	ite	ne
 8002722:	2301      	movne	r3, #1
 8002724:	2300      	moveq	r3, #0
 8002726:	b2db      	uxtb	r3, r3
 8002728:	2b00      	cmp	r3, #0
 800272a:	d03e      	beq.n	80027aa <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002730:	f003 031f 	and.w	r3, r3, #31
 8002734:	2210      	movs	r2, #16
 8002736:	409a      	lsls	r2, r3
 8002738:	6a3b      	ldr	r3, [r7, #32]
 800273a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002746:	2b00      	cmp	r3, #0
 8002748:	d018      	beq.n	800277c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002754:	2b00      	cmp	r3, #0
 8002756:	d108      	bne.n	800276a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800275c:	2b00      	cmp	r3, #0
 800275e:	d024      	beq.n	80027aa <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002764:	6878      	ldr	r0, [r7, #4]
 8002766:	4798      	blx	r3
 8002768:	e01f      	b.n	80027aa <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800276e:	2b00      	cmp	r3, #0
 8002770:	d01b      	beq.n	80027aa <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	4798      	blx	r3
 800277a:	e016      	b.n	80027aa <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002786:	2b00      	cmp	r3, #0
 8002788:	d107      	bne.n	800279a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	681a      	ldr	r2, [r3, #0]
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f022 0208 	bic.w	r2, r2, #8
 8002798:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d003      	beq.n	80027aa <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027ae:	f003 031f 	and.w	r3, r3, #31
 80027b2:	2220      	movs	r2, #32
 80027b4:	409a      	lsls	r2, r3
 80027b6:	69bb      	ldr	r3, [r7, #24]
 80027b8:	4013      	ands	r3, r2
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	f000 8110 	beq.w	80029e0 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a2c      	ldr	r2, [pc, #176]	@ (8002878 <HAL_DMA_IRQHandler+0x690>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d04a      	beq.n	8002860 <HAL_DMA_IRQHandler+0x678>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a2b      	ldr	r2, [pc, #172]	@ (800287c <HAL_DMA_IRQHandler+0x694>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d045      	beq.n	8002860 <HAL_DMA_IRQHandler+0x678>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a29      	ldr	r2, [pc, #164]	@ (8002880 <HAL_DMA_IRQHandler+0x698>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d040      	beq.n	8002860 <HAL_DMA_IRQHandler+0x678>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a28      	ldr	r2, [pc, #160]	@ (8002884 <HAL_DMA_IRQHandler+0x69c>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d03b      	beq.n	8002860 <HAL_DMA_IRQHandler+0x678>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a26      	ldr	r2, [pc, #152]	@ (8002888 <HAL_DMA_IRQHandler+0x6a0>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d036      	beq.n	8002860 <HAL_DMA_IRQHandler+0x678>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a25      	ldr	r2, [pc, #148]	@ (800288c <HAL_DMA_IRQHandler+0x6a4>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d031      	beq.n	8002860 <HAL_DMA_IRQHandler+0x678>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a23      	ldr	r2, [pc, #140]	@ (8002890 <HAL_DMA_IRQHandler+0x6a8>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d02c      	beq.n	8002860 <HAL_DMA_IRQHandler+0x678>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a22      	ldr	r2, [pc, #136]	@ (8002894 <HAL_DMA_IRQHandler+0x6ac>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d027      	beq.n	8002860 <HAL_DMA_IRQHandler+0x678>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a20      	ldr	r2, [pc, #128]	@ (8002898 <HAL_DMA_IRQHandler+0x6b0>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d022      	beq.n	8002860 <HAL_DMA_IRQHandler+0x678>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a1f      	ldr	r2, [pc, #124]	@ (800289c <HAL_DMA_IRQHandler+0x6b4>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d01d      	beq.n	8002860 <HAL_DMA_IRQHandler+0x678>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a1d      	ldr	r2, [pc, #116]	@ (80028a0 <HAL_DMA_IRQHandler+0x6b8>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d018      	beq.n	8002860 <HAL_DMA_IRQHandler+0x678>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a1c      	ldr	r2, [pc, #112]	@ (80028a4 <HAL_DMA_IRQHandler+0x6bc>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d013      	beq.n	8002860 <HAL_DMA_IRQHandler+0x678>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a1a      	ldr	r2, [pc, #104]	@ (80028a8 <HAL_DMA_IRQHandler+0x6c0>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d00e      	beq.n	8002860 <HAL_DMA_IRQHandler+0x678>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a19      	ldr	r2, [pc, #100]	@ (80028ac <HAL_DMA_IRQHandler+0x6c4>)
 8002848:	4293      	cmp	r3, r2
 800284a:	d009      	beq.n	8002860 <HAL_DMA_IRQHandler+0x678>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a17      	ldr	r2, [pc, #92]	@ (80028b0 <HAL_DMA_IRQHandler+0x6c8>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d004      	beq.n	8002860 <HAL_DMA_IRQHandler+0x678>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4a16      	ldr	r2, [pc, #88]	@ (80028b4 <HAL_DMA_IRQHandler+0x6cc>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d12b      	bne.n	80028b8 <HAL_DMA_IRQHandler+0x6d0>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f003 0310 	and.w	r3, r3, #16
 800286a:	2b00      	cmp	r3, #0
 800286c:	bf14      	ite	ne
 800286e:	2301      	movne	r3, #1
 8002870:	2300      	moveq	r3, #0
 8002872:	b2db      	uxtb	r3, r3
 8002874:	e02a      	b.n	80028cc <HAL_DMA_IRQHandler+0x6e4>
 8002876:	bf00      	nop
 8002878:	40020010 	.word	0x40020010
 800287c:	40020028 	.word	0x40020028
 8002880:	40020040 	.word	0x40020040
 8002884:	40020058 	.word	0x40020058
 8002888:	40020070 	.word	0x40020070
 800288c:	40020088 	.word	0x40020088
 8002890:	400200a0 	.word	0x400200a0
 8002894:	400200b8 	.word	0x400200b8
 8002898:	40020410 	.word	0x40020410
 800289c:	40020428 	.word	0x40020428
 80028a0:	40020440 	.word	0x40020440
 80028a4:	40020458 	.word	0x40020458
 80028a8:	40020470 	.word	0x40020470
 80028ac:	40020488 	.word	0x40020488
 80028b0:	400204a0 	.word	0x400204a0
 80028b4:	400204b8 	.word	0x400204b8
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f003 0302 	and.w	r3, r3, #2
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	bf14      	ite	ne
 80028c6:	2301      	movne	r3, #1
 80028c8:	2300      	moveq	r3, #0
 80028ca:	b2db      	uxtb	r3, r3
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	f000 8087 	beq.w	80029e0 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028d6:	f003 031f 	and.w	r3, r3, #31
 80028da:	2220      	movs	r2, #32
 80028dc:	409a      	lsls	r2, r3
 80028de:	6a3b      	ldr	r3, [r7, #32]
 80028e0:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	2b04      	cmp	r3, #4
 80028ec:	d139      	bne.n	8002962 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f022 0216 	bic.w	r2, r2, #22
 80028fc:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	695a      	ldr	r2, [r3, #20]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800290c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002912:	2b00      	cmp	r3, #0
 8002914:	d103      	bne.n	800291e <HAL_DMA_IRQHandler+0x736>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800291a:	2b00      	cmp	r3, #0
 800291c:	d007      	beq.n	800292e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	681a      	ldr	r2, [r3, #0]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f022 0208 	bic.w	r2, r2, #8
 800292c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002932:	f003 031f 	and.w	r3, r3, #31
 8002936:	223f      	movs	r2, #63	@ 0x3f
 8002938:	409a      	lsls	r2, r3
 800293a:	6a3b      	ldr	r3, [r7, #32]
 800293c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2201      	movs	r2, #1
 8002942:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2200      	movs	r2, #0
 800294a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002952:	2b00      	cmp	r3, #0
 8002954:	f000 834a 	beq.w	8002fec <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800295c:	6878      	ldr	r0, [r7, #4]
 800295e:	4798      	blx	r3
          }
          return;
 8002960:	e344      	b.n	8002fec <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800296c:	2b00      	cmp	r3, #0
 800296e:	d018      	beq.n	80029a2 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800297a:	2b00      	cmp	r3, #0
 800297c:	d108      	bne.n	8002990 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002982:	2b00      	cmp	r3, #0
 8002984:	d02c      	beq.n	80029e0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800298a:	6878      	ldr	r0, [r7, #4]
 800298c:	4798      	blx	r3
 800298e:	e027      	b.n	80029e0 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002994:	2b00      	cmp	r3, #0
 8002996:	d023      	beq.n	80029e0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800299c:	6878      	ldr	r0, [r7, #4]
 800299e:	4798      	blx	r3
 80029a0:	e01e      	b.n	80029e0 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d10f      	bne.n	80029d0 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f022 0210 	bic.w	r2, r2, #16
 80029be:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2201      	movs	r2, #1
 80029c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2200      	movs	r2, #0
 80029cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d003      	beq.n	80029e0 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029dc:	6878      	ldr	r0, [r7, #4]
 80029de:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	f000 8306 	beq.w	8002ff6 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029ee:	f003 0301 	and.w	r3, r3, #1
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	f000 8088 	beq.w	8002b08 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2204      	movs	r2, #4
 80029fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a7a      	ldr	r2, [pc, #488]	@ (8002bf0 <HAL_DMA_IRQHandler+0xa08>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d04a      	beq.n	8002aa0 <HAL_DMA_IRQHandler+0x8b8>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a79      	ldr	r2, [pc, #484]	@ (8002bf4 <HAL_DMA_IRQHandler+0xa0c>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d045      	beq.n	8002aa0 <HAL_DMA_IRQHandler+0x8b8>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a77      	ldr	r2, [pc, #476]	@ (8002bf8 <HAL_DMA_IRQHandler+0xa10>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d040      	beq.n	8002aa0 <HAL_DMA_IRQHandler+0x8b8>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a76      	ldr	r2, [pc, #472]	@ (8002bfc <HAL_DMA_IRQHandler+0xa14>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d03b      	beq.n	8002aa0 <HAL_DMA_IRQHandler+0x8b8>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a74      	ldr	r2, [pc, #464]	@ (8002c00 <HAL_DMA_IRQHandler+0xa18>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d036      	beq.n	8002aa0 <HAL_DMA_IRQHandler+0x8b8>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a73      	ldr	r2, [pc, #460]	@ (8002c04 <HAL_DMA_IRQHandler+0xa1c>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d031      	beq.n	8002aa0 <HAL_DMA_IRQHandler+0x8b8>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a71      	ldr	r2, [pc, #452]	@ (8002c08 <HAL_DMA_IRQHandler+0xa20>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d02c      	beq.n	8002aa0 <HAL_DMA_IRQHandler+0x8b8>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a70      	ldr	r2, [pc, #448]	@ (8002c0c <HAL_DMA_IRQHandler+0xa24>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d027      	beq.n	8002aa0 <HAL_DMA_IRQHandler+0x8b8>
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a6e      	ldr	r2, [pc, #440]	@ (8002c10 <HAL_DMA_IRQHandler+0xa28>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d022      	beq.n	8002aa0 <HAL_DMA_IRQHandler+0x8b8>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a6d      	ldr	r2, [pc, #436]	@ (8002c14 <HAL_DMA_IRQHandler+0xa2c>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d01d      	beq.n	8002aa0 <HAL_DMA_IRQHandler+0x8b8>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a6b      	ldr	r2, [pc, #428]	@ (8002c18 <HAL_DMA_IRQHandler+0xa30>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d018      	beq.n	8002aa0 <HAL_DMA_IRQHandler+0x8b8>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a6a      	ldr	r2, [pc, #424]	@ (8002c1c <HAL_DMA_IRQHandler+0xa34>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d013      	beq.n	8002aa0 <HAL_DMA_IRQHandler+0x8b8>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a68      	ldr	r2, [pc, #416]	@ (8002c20 <HAL_DMA_IRQHandler+0xa38>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d00e      	beq.n	8002aa0 <HAL_DMA_IRQHandler+0x8b8>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a67      	ldr	r2, [pc, #412]	@ (8002c24 <HAL_DMA_IRQHandler+0xa3c>)
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d009      	beq.n	8002aa0 <HAL_DMA_IRQHandler+0x8b8>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a65      	ldr	r2, [pc, #404]	@ (8002c28 <HAL_DMA_IRQHandler+0xa40>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d004      	beq.n	8002aa0 <HAL_DMA_IRQHandler+0x8b8>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a64      	ldr	r2, [pc, #400]	@ (8002c2c <HAL_DMA_IRQHandler+0xa44>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d108      	bne.n	8002ab2 <HAL_DMA_IRQHandler+0x8ca>
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	681a      	ldr	r2, [r3, #0]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f022 0201 	bic.w	r2, r2, #1
 8002aae:	601a      	str	r2, [r3, #0]
 8002ab0:	e007      	b.n	8002ac2 <HAL_DMA_IRQHandler+0x8da>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	681a      	ldr	r2, [r3, #0]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f022 0201 	bic.w	r2, r2, #1
 8002ac0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	3301      	adds	r3, #1
 8002ac6:	60fb      	str	r3, [r7, #12]
 8002ac8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002aca:	429a      	cmp	r2, r3
 8002acc:	d307      	bcc.n	8002ade <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 0301 	and.w	r3, r3, #1
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d1f2      	bne.n	8002ac2 <HAL_DMA_IRQHandler+0x8da>
 8002adc:	e000      	b.n	8002ae0 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8002ade:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f003 0301 	and.w	r3, r3, #1
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d004      	beq.n	8002af8 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2203      	movs	r2, #3
 8002af2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8002af6:	e003      	b.n	8002b00 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2201      	movs	r2, #1
 8002afc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2200      	movs	r2, #0
 8002b04:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	f000 8272 	beq.w	8002ff6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b16:	6878      	ldr	r0, [r7, #4]
 8002b18:	4798      	blx	r3
 8002b1a:	e26c      	b.n	8002ff6 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a43      	ldr	r2, [pc, #268]	@ (8002c30 <HAL_DMA_IRQHandler+0xa48>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d022      	beq.n	8002b6c <HAL_DMA_IRQHandler+0x984>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a42      	ldr	r2, [pc, #264]	@ (8002c34 <HAL_DMA_IRQHandler+0xa4c>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d01d      	beq.n	8002b6c <HAL_DMA_IRQHandler+0x984>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a40      	ldr	r2, [pc, #256]	@ (8002c38 <HAL_DMA_IRQHandler+0xa50>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d018      	beq.n	8002b6c <HAL_DMA_IRQHandler+0x984>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a3f      	ldr	r2, [pc, #252]	@ (8002c3c <HAL_DMA_IRQHandler+0xa54>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d013      	beq.n	8002b6c <HAL_DMA_IRQHandler+0x984>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a3d      	ldr	r2, [pc, #244]	@ (8002c40 <HAL_DMA_IRQHandler+0xa58>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d00e      	beq.n	8002b6c <HAL_DMA_IRQHandler+0x984>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a3c      	ldr	r2, [pc, #240]	@ (8002c44 <HAL_DMA_IRQHandler+0xa5c>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d009      	beq.n	8002b6c <HAL_DMA_IRQHandler+0x984>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a3a      	ldr	r2, [pc, #232]	@ (8002c48 <HAL_DMA_IRQHandler+0xa60>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d004      	beq.n	8002b6c <HAL_DMA_IRQHandler+0x984>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a39      	ldr	r2, [pc, #228]	@ (8002c4c <HAL_DMA_IRQHandler+0xa64>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d101      	bne.n	8002b70 <HAL_DMA_IRQHandler+0x988>
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	e000      	b.n	8002b72 <HAL_DMA_IRQHandler+0x98a>
 8002b70:	2300      	movs	r3, #0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	f000 823f 	beq.w	8002ff6 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b84:	f003 031f 	and.w	r3, r3, #31
 8002b88:	2204      	movs	r2, #4
 8002b8a:	409a      	lsls	r2, r3
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	4013      	ands	r3, r2
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	f000 80cd 	beq.w	8002d30 <HAL_DMA_IRQHandler+0xb48>
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	f003 0304 	and.w	r3, r3, #4
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	f000 80c7 	beq.w	8002d30 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ba6:	f003 031f 	and.w	r3, r3, #31
 8002baa:	2204      	movs	r2, #4
 8002bac:	409a      	lsls	r2, r3
 8002bae:	69fb      	ldr	r3, [r7, #28]
 8002bb0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002bb2:	693b      	ldr	r3, [r7, #16]
 8002bb4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d049      	beq.n	8002c50 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002bbc:	693b      	ldr	r3, [r7, #16]
 8002bbe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d109      	bne.n	8002bda <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	f000 8210 	beq.w	8002ff0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002bd8:	e20a      	b.n	8002ff0 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	f000 8206 	beq.w	8002ff0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002be8:	6878      	ldr	r0, [r7, #4]
 8002bea:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002bec:	e200      	b.n	8002ff0 <HAL_DMA_IRQHandler+0xe08>
 8002bee:	bf00      	nop
 8002bf0:	40020010 	.word	0x40020010
 8002bf4:	40020028 	.word	0x40020028
 8002bf8:	40020040 	.word	0x40020040
 8002bfc:	40020058 	.word	0x40020058
 8002c00:	40020070 	.word	0x40020070
 8002c04:	40020088 	.word	0x40020088
 8002c08:	400200a0 	.word	0x400200a0
 8002c0c:	400200b8 	.word	0x400200b8
 8002c10:	40020410 	.word	0x40020410
 8002c14:	40020428 	.word	0x40020428
 8002c18:	40020440 	.word	0x40020440
 8002c1c:	40020458 	.word	0x40020458
 8002c20:	40020470 	.word	0x40020470
 8002c24:	40020488 	.word	0x40020488
 8002c28:	400204a0 	.word	0x400204a0
 8002c2c:	400204b8 	.word	0x400204b8
 8002c30:	58025408 	.word	0x58025408
 8002c34:	5802541c 	.word	0x5802541c
 8002c38:	58025430 	.word	0x58025430
 8002c3c:	58025444 	.word	0x58025444
 8002c40:	58025458 	.word	0x58025458
 8002c44:	5802546c 	.word	0x5802546c
 8002c48:	58025480 	.word	0x58025480
 8002c4c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	f003 0320 	and.w	r3, r3, #32
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d160      	bne.n	8002d1c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a7f      	ldr	r2, [pc, #508]	@ (8002e5c <HAL_DMA_IRQHandler+0xc74>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d04a      	beq.n	8002cfa <HAL_DMA_IRQHandler+0xb12>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a7d      	ldr	r2, [pc, #500]	@ (8002e60 <HAL_DMA_IRQHandler+0xc78>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d045      	beq.n	8002cfa <HAL_DMA_IRQHandler+0xb12>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a7c      	ldr	r2, [pc, #496]	@ (8002e64 <HAL_DMA_IRQHandler+0xc7c>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d040      	beq.n	8002cfa <HAL_DMA_IRQHandler+0xb12>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a7a      	ldr	r2, [pc, #488]	@ (8002e68 <HAL_DMA_IRQHandler+0xc80>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d03b      	beq.n	8002cfa <HAL_DMA_IRQHandler+0xb12>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a79      	ldr	r2, [pc, #484]	@ (8002e6c <HAL_DMA_IRQHandler+0xc84>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d036      	beq.n	8002cfa <HAL_DMA_IRQHandler+0xb12>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a77      	ldr	r2, [pc, #476]	@ (8002e70 <HAL_DMA_IRQHandler+0xc88>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d031      	beq.n	8002cfa <HAL_DMA_IRQHandler+0xb12>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a76      	ldr	r2, [pc, #472]	@ (8002e74 <HAL_DMA_IRQHandler+0xc8c>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d02c      	beq.n	8002cfa <HAL_DMA_IRQHandler+0xb12>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a74      	ldr	r2, [pc, #464]	@ (8002e78 <HAL_DMA_IRQHandler+0xc90>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d027      	beq.n	8002cfa <HAL_DMA_IRQHandler+0xb12>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4a73      	ldr	r2, [pc, #460]	@ (8002e7c <HAL_DMA_IRQHandler+0xc94>)
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d022      	beq.n	8002cfa <HAL_DMA_IRQHandler+0xb12>
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a71      	ldr	r2, [pc, #452]	@ (8002e80 <HAL_DMA_IRQHandler+0xc98>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d01d      	beq.n	8002cfa <HAL_DMA_IRQHandler+0xb12>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a70      	ldr	r2, [pc, #448]	@ (8002e84 <HAL_DMA_IRQHandler+0xc9c>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d018      	beq.n	8002cfa <HAL_DMA_IRQHandler+0xb12>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a6e      	ldr	r2, [pc, #440]	@ (8002e88 <HAL_DMA_IRQHandler+0xca0>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d013      	beq.n	8002cfa <HAL_DMA_IRQHandler+0xb12>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a6d      	ldr	r2, [pc, #436]	@ (8002e8c <HAL_DMA_IRQHandler+0xca4>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d00e      	beq.n	8002cfa <HAL_DMA_IRQHandler+0xb12>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a6b      	ldr	r2, [pc, #428]	@ (8002e90 <HAL_DMA_IRQHandler+0xca8>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d009      	beq.n	8002cfa <HAL_DMA_IRQHandler+0xb12>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a6a      	ldr	r2, [pc, #424]	@ (8002e94 <HAL_DMA_IRQHandler+0xcac>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d004      	beq.n	8002cfa <HAL_DMA_IRQHandler+0xb12>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a68      	ldr	r2, [pc, #416]	@ (8002e98 <HAL_DMA_IRQHandler+0xcb0>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d108      	bne.n	8002d0c <HAL_DMA_IRQHandler+0xb24>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f022 0208 	bic.w	r2, r2, #8
 8002d08:	601a      	str	r2, [r3, #0]
 8002d0a:	e007      	b.n	8002d1c <HAL_DMA_IRQHandler+0xb34>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f022 0204 	bic.w	r2, r2, #4
 8002d1a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	f000 8165 	beq.w	8002ff0 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d2a:	6878      	ldr	r0, [r7, #4]
 8002d2c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002d2e:	e15f      	b.n	8002ff0 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d34:	f003 031f 	and.w	r3, r3, #31
 8002d38:	2202      	movs	r2, #2
 8002d3a:	409a      	lsls	r2, r3
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	4013      	ands	r3, r2
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	f000 80c5 	beq.w	8002ed0 <HAL_DMA_IRQHandler+0xce8>
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	f003 0302 	and.w	r3, r3, #2
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	f000 80bf 	beq.w	8002ed0 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d56:	f003 031f 	and.w	r3, r3, #31
 8002d5a:	2202      	movs	r2, #2
 8002d5c:	409a      	lsls	r2, r3
 8002d5e:	69fb      	ldr	r3, [r7, #28]
 8002d60:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d018      	beq.n	8002d9e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d109      	bne.n	8002d8a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	f000 813a 	beq.w	8002ff4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d84:	6878      	ldr	r0, [r7, #4]
 8002d86:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002d88:	e134      	b.n	8002ff4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	f000 8130 	beq.w	8002ff4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d98:	6878      	ldr	r0, [r7, #4]
 8002d9a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002d9c:	e12a      	b.n	8002ff4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	f003 0320 	and.w	r3, r3, #32
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	f040 8089 	bne.w	8002ebc <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a2b      	ldr	r2, [pc, #172]	@ (8002e5c <HAL_DMA_IRQHandler+0xc74>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d04a      	beq.n	8002e4a <HAL_DMA_IRQHandler+0xc62>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a29      	ldr	r2, [pc, #164]	@ (8002e60 <HAL_DMA_IRQHandler+0xc78>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d045      	beq.n	8002e4a <HAL_DMA_IRQHandler+0xc62>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a28      	ldr	r2, [pc, #160]	@ (8002e64 <HAL_DMA_IRQHandler+0xc7c>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d040      	beq.n	8002e4a <HAL_DMA_IRQHandler+0xc62>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a26      	ldr	r2, [pc, #152]	@ (8002e68 <HAL_DMA_IRQHandler+0xc80>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d03b      	beq.n	8002e4a <HAL_DMA_IRQHandler+0xc62>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a25      	ldr	r2, [pc, #148]	@ (8002e6c <HAL_DMA_IRQHandler+0xc84>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d036      	beq.n	8002e4a <HAL_DMA_IRQHandler+0xc62>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a23      	ldr	r2, [pc, #140]	@ (8002e70 <HAL_DMA_IRQHandler+0xc88>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d031      	beq.n	8002e4a <HAL_DMA_IRQHandler+0xc62>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a22      	ldr	r2, [pc, #136]	@ (8002e74 <HAL_DMA_IRQHandler+0xc8c>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d02c      	beq.n	8002e4a <HAL_DMA_IRQHandler+0xc62>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a20      	ldr	r2, [pc, #128]	@ (8002e78 <HAL_DMA_IRQHandler+0xc90>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d027      	beq.n	8002e4a <HAL_DMA_IRQHandler+0xc62>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a1f      	ldr	r2, [pc, #124]	@ (8002e7c <HAL_DMA_IRQHandler+0xc94>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d022      	beq.n	8002e4a <HAL_DMA_IRQHandler+0xc62>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a1d      	ldr	r2, [pc, #116]	@ (8002e80 <HAL_DMA_IRQHandler+0xc98>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d01d      	beq.n	8002e4a <HAL_DMA_IRQHandler+0xc62>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a1c      	ldr	r2, [pc, #112]	@ (8002e84 <HAL_DMA_IRQHandler+0xc9c>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d018      	beq.n	8002e4a <HAL_DMA_IRQHandler+0xc62>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a1a      	ldr	r2, [pc, #104]	@ (8002e88 <HAL_DMA_IRQHandler+0xca0>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d013      	beq.n	8002e4a <HAL_DMA_IRQHandler+0xc62>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a19      	ldr	r2, [pc, #100]	@ (8002e8c <HAL_DMA_IRQHandler+0xca4>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d00e      	beq.n	8002e4a <HAL_DMA_IRQHandler+0xc62>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a17      	ldr	r2, [pc, #92]	@ (8002e90 <HAL_DMA_IRQHandler+0xca8>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d009      	beq.n	8002e4a <HAL_DMA_IRQHandler+0xc62>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a16      	ldr	r2, [pc, #88]	@ (8002e94 <HAL_DMA_IRQHandler+0xcac>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d004      	beq.n	8002e4a <HAL_DMA_IRQHandler+0xc62>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a14      	ldr	r2, [pc, #80]	@ (8002e98 <HAL_DMA_IRQHandler+0xcb0>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d128      	bne.n	8002e9c <HAL_DMA_IRQHandler+0xcb4>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	681a      	ldr	r2, [r3, #0]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f022 0214 	bic.w	r2, r2, #20
 8002e58:	601a      	str	r2, [r3, #0]
 8002e5a:	e027      	b.n	8002eac <HAL_DMA_IRQHandler+0xcc4>
 8002e5c:	40020010 	.word	0x40020010
 8002e60:	40020028 	.word	0x40020028
 8002e64:	40020040 	.word	0x40020040
 8002e68:	40020058 	.word	0x40020058
 8002e6c:	40020070 	.word	0x40020070
 8002e70:	40020088 	.word	0x40020088
 8002e74:	400200a0 	.word	0x400200a0
 8002e78:	400200b8 	.word	0x400200b8
 8002e7c:	40020410 	.word	0x40020410
 8002e80:	40020428 	.word	0x40020428
 8002e84:	40020440 	.word	0x40020440
 8002e88:	40020458 	.word	0x40020458
 8002e8c:	40020470 	.word	0x40020470
 8002e90:	40020488 	.word	0x40020488
 8002e94:	400204a0 	.word	0x400204a0
 8002e98:	400204b8 	.word	0x400204b8
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	681a      	ldr	r2, [r3, #0]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f022 020a 	bic.w	r2, r2, #10
 8002eaa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2201      	movs	r2, #1
 8002eb0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	f000 8097 	beq.w	8002ff4 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002eca:	6878      	ldr	r0, [r7, #4]
 8002ecc:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002ece:	e091      	b.n	8002ff4 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ed4:	f003 031f 	and.w	r3, r3, #31
 8002ed8:	2208      	movs	r2, #8
 8002eda:	409a      	lsls	r2, r3
 8002edc:	697b      	ldr	r3, [r7, #20]
 8002ede:	4013      	ands	r3, r2
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	f000 8088 	beq.w	8002ff6 <HAL_DMA_IRQHandler+0xe0e>
 8002ee6:	693b      	ldr	r3, [r7, #16]
 8002ee8:	f003 0308 	and.w	r3, r3, #8
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	f000 8082 	beq.w	8002ff6 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a41      	ldr	r2, [pc, #260]	@ (8002ffc <HAL_DMA_IRQHandler+0xe14>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d04a      	beq.n	8002f92 <HAL_DMA_IRQHandler+0xdaa>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a3f      	ldr	r2, [pc, #252]	@ (8003000 <HAL_DMA_IRQHandler+0xe18>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d045      	beq.n	8002f92 <HAL_DMA_IRQHandler+0xdaa>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4a3e      	ldr	r2, [pc, #248]	@ (8003004 <HAL_DMA_IRQHandler+0xe1c>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d040      	beq.n	8002f92 <HAL_DMA_IRQHandler+0xdaa>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a3c      	ldr	r2, [pc, #240]	@ (8003008 <HAL_DMA_IRQHandler+0xe20>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d03b      	beq.n	8002f92 <HAL_DMA_IRQHandler+0xdaa>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a3b      	ldr	r2, [pc, #236]	@ (800300c <HAL_DMA_IRQHandler+0xe24>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d036      	beq.n	8002f92 <HAL_DMA_IRQHandler+0xdaa>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a39      	ldr	r2, [pc, #228]	@ (8003010 <HAL_DMA_IRQHandler+0xe28>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d031      	beq.n	8002f92 <HAL_DMA_IRQHandler+0xdaa>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a38      	ldr	r2, [pc, #224]	@ (8003014 <HAL_DMA_IRQHandler+0xe2c>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d02c      	beq.n	8002f92 <HAL_DMA_IRQHandler+0xdaa>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a36      	ldr	r2, [pc, #216]	@ (8003018 <HAL_DMA_IRQHandler+0xe30>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d027      	beq.n	8002f92 <HAL_DMA_IRQHandler+0xdaa>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a35      	ldr	r2, [pc, #212]	@ (800301c <HAL_DMA_IRQHandler+0xe34>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d022      	beq.n	8002f92 <HAL_DMA_IRQHandler+0xdaa>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a33      	ldr	r2, [pc, #204]	@ (8003020 <HAL_DMA_IRQHandler+0xe38>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d01d      	beq.n	8002f92 <HAL_DMA_IRQHandler+0xdaa>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4a32      	ldr	r2, [pc, #200]	@ (8003024 <HAL_DMA_IRQHandler+0xe3c>)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d018      	beq.n	8002f92 <HAL_DMA_IRQHandler+0xdaa>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a30      	ldr	r2, [pc, #192]	@ (8003028 <HAL_DMA_IRQHandler+0xe40>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d013      	beq.n	8002f92 <HAL_DMA_IRQHandler+0xdaa>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a2f      	ldr	r2, [pc, #188]	@ (800302c <HAL_DMA_IRQHandler+0xe44>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d00e      	beq.n	8002f92 <HAL_DMA_IRQHandler+0xdaa>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a2d      	ldr	r2, [pc, #180]	@ (8003030 <HAL_DMA_IRQHandler+0xe48>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d009      	beq.n	8002f92 <HAL_DMA_IRQHandler+0xdaa>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a2c      	ldr	r2, [pc, #176]	@ (8003034 <HAL_DMA_IRQHandler+0xe4c>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d004      	beq.n	8002f92 <HAL_DMA_IRQHandler+0xdaa>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a2a      	ldr	r2, [pc, #168]	@ (8003038 <HAL_DMA_IRQHandler+0xe50>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d108      	bne.n	8002fa4 <HAL_DMA_IRQHandler+0xdbc>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	681a      	ldr	r2, [r3, #0]
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f022 021c 	bic.w	r2, r2, #28
 8002fa0:	601a      	str	r2, [r3, #0]
 8002fa2:	e007      	b.n	8002fb4 <HAL_DMA_IRQHandler+0xdcc>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	681a      	ldr	r2, [r3, #0]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f022 020e 	bic.w	r2, r2, #14
 8002fb2:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fb8:	f003 031f 	and.w	r3, r3, #31
 8002fbc:	2201      	movs	r2, #1
 8002fbe:	409a      	lsls	r2, r3
 8002fc0:	69fb      	ldr	r3, [r7, #28]
 8002fc2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2201      	movs	r2, #1
 8002fc8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2201      	movs	r2, #1
 8002fce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d009      	beq.n	8002ff6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fe6:	6878      	ldr	r0, [r7, #4]
 8002fe8:	4798      	blx	r3
 8002fea:	e004      	b.n	8002ff6 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8002fec:	bf00      	nop
 8002fee:	e002      	b.n	8002ff6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002ff0:	bf00      	nop
 8002ff2:	e000      	b.n	8002ff6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002ff4:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8002ff6:	3728      	adds	r7, #40	@ 0x28
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}
 8002ffc:	40020010 	.word	0x40020010
 8003000:	40020028 	.word	0x40020028
 8003004:	40020040 	.word	0x40020040
 8003008:	40020058 	.word	0x40020058
 800300c:	40020070 	.word	0x40020070
 8003010:	40020088 	.word	0x40020088
 8003014:	400200a0 	.word	0x400200a0
 8003018:	400200b8 	.word	0x400200b8
 800301c:	40020410 	.word	0x40020410
 8003020:	40020428 	.word	0x40020428
 8003024:	40020440 	.word	0x40020440
 8003028:	40020458 	.word	0x40020458
 800302c:	40020470 	.word	0x40020470
 8003030:	40020488 	.word	0x40020488
 8003034:	400204a0 	.word	0x400204a0
 8003038:	400204b8 	.word	0x400204b8

0800303c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800303c:	b480      	push	{r7}
 800303e:	b087      	sub	sp, #28
 8003040:	af00      	add	r7, sp, #0
 8003042:	60f8      	str	r0, [r7, #12]
 8003044:	60b9      	str	r1, [r7, #8]
 8003046:	607a      	str	r2, [r7, #4]
 8003048:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800304e:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003054:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a7f      	ldr	r2, [pc, #508]	@ (8003258 <DMA_SetConfig+0x21c>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d072      	beq.n	8003146 <DMA_SetConfig+0x10a>
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a7d      	ldr	r2, [pc, #500]	@ (800325c <DMA_SetConfig+0x220>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d06d      	beq.n	8003146 <DMA_SetConfig+0x10a>
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a7c      	ldr	r2, [pc, #496]	@ (8003260 <DMA_SetConfig+0x224>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d068      	beq.n	8003146 <DMA_SetConfig+0x10a>
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a7a      	ldr	r2, [pc, #488]	@ (8003264 <DMA_SetConfig+0x228>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d063      	beq.n	8003146 <DMA_SetConfig+0x10a>
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a79      	ldr	r2, [pc, #484]	@ (8003268 <DMA_SetConfig+0x22c>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d05e      	beq.n	8003146 <DMA_SetConfig+0x10a>
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a77      	ldr	r2, [pc, #476]	@ (800326c <DMA_SetConfig+0x230>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d059      	beq.n	8003146 <DMA_SetConfig+0x10a>
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a76      	ldr	r2, [pc, #472]	@ (8003270 <DMA_SetConfig+0x234>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d054      	beq.n	8003146 <DMA_SetConfig+0x10a>
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a74      	ldr	r2, [pc, #464]	@ (8003274 <DMA_SetConfig+0x238>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d04f      	beq.n	8003146 <DMA_SetConfig+0x10a>
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a73      	ldr	r2, [pc, #460]	@ (8003278 <DMA_SetConfig+0x23c>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d04a      	beq.n	8003146 <DMA_SetConfig+0x10a>
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a71      	ldr	r2, [pc, #452]	@ (800327c <DMA_SetConfig+0x240>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d045      	beq.n	8003146 <DMA_SetConfig+0x10a>
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a70      	ldr	r2, [pc, #448]	@ (8003280 <DMA_SetConfig+0x244>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d040      	beq.n	8003146 <DMA_SetConfig+0x10a>
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a6e      	ldr	r2, [pc, #440]	@ (8003284 <DMA_SetConfig+0x248>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d03b      	beq.n	8003146 <DMA_SetConfig+0x10a>
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a6d      	ldr	r2, [pc, #436]	@ (8003288 <DMA_SetConfig+0x24c>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d036      	beq.n	8003146 <DMA_SetConfig+0x10a>
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a6b      	ldr	r2, [pc, #428]	@ (800328c <DMA_SetConfig+0x250>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d031      	beq.n	8003146 <DMA_SetConfig+0x10a>
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4a6a      	ldr	r2, [pc, #424]	@ (8003290 <DMA_SetConfig+0x254>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d02c      	beq.n	8003146 <DMA_SetConfig+0x10a>
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a68      	ldr	r2, [pc, #416]	@ (8003294 <DMA_SetConfig+0x258>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d027      	beq.n	8003146 <DMA_SetConfig+0x10a>
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a67      	ldr	r2, [pc, #412]	@ (8003298 <DMA_SetConfig+0x25c>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d022      	beq.n	8003146 <DMA_SetConfig+0x10a>
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a65      	ldr	r2, [pc, #404]	@ (800329c <DMA_SetConfig+0x260>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d01d      	beq.n	8003146 <DMA_SetConfig+0x10a>
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a64      	ldr	r2, [pc, #400]	@ (80032a0 <DMA_SetConfig+0x264>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d018      	beq.n	8003146 <DMA_SetConfig+0x10a>
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a62      	ldr	r2, [pc, #392]	@ (80032a4 <DMA_SetConfig+0x268>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d013      	beq.n	8003146 <DMA_SetConfig+0x10a>
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4a61      	ldr	r2, [pc, #388]	@ (80032a8 <DMA_SetConfig+0x26c>)
 8003124:	4293      	cmp	r3, r2
 8003126:	d00e      	beq.n	8003146 <DMA_SetConfig+0x10a>
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a5f      	ldr	r2, [pc, #380]	@ (80032ac <DMA_SetConfig+0x270>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d009      	beq.n	8003146 <DMA_SetConfig+0x10a>
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a5e      	ldr	r2, [pc, #376]	@ (80032b0 <DMA_SetConfig+0x274>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d004      	beq.n	8003146 <DMA_SetConfig+0x10a>
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a5c      	ldr	r2, [pc, #368]	@ (80032b4 <DMA_SetConfig+0x278>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d101      	bne.n	800314a <DMA_SetConfig+0x10e>
 8003146:	2301      	movs	r3, #1
 8003148:	e000      	b.n	800314c <DMA_SetConfig+0x110>
 800314a:	2300      	movs	r3, #0
 800314c:	2b00      	cmp	r3, #0
 800314e:	d00d      	beq.n	800316c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003154:	68fa      	ldr	r2, [r7, #12]
 8003156:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003158:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800315e:	2b00      	cmp	r3, #0
 8003160:	d004      	beq.n	800316c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003166:	68fa      	ldr	r2, [r7, #12]
 8003168:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800316a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a39      	ldr	r2, [pc, #228]	@ (8003258 <DMA_SetConfig+0x21c>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d04a      	beq.n	800320c <DMA_SetConfig+0x1d0>
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4a38      	ldr	r2, [pc, #224]	@ (800325c <DMA_SetConfig+0x220>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d045      	beq.n	800320c <DMA_SetConfig+0x1d0>
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a36      	ldr	r2, [pc, #216]	@ (8003260 <DMA_SetConfig+0x224>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d040      	beq.n	800320c <DMA_SetConfig+0x1d0>
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a35      	ldr	r2, [pc, #212]	@ (8003264 <DMA_SetConfig+0x228>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d03b      	beq.n	800320c <DMA_SetConfig+0x1d0>
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a33      	ldr	r2, [pc, #204]	@ (8003268 <DMA_SetConfig+0x22c>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d036      	beq.n	800320c <DMA_SetConfig+0x1d0>
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4a32      	ldr	r2, [pc, #200]	@ (800326c <DMA_SetConfig+0x230>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d031      	beq.n	800320c <DMA_SetConfig+0x1d0>
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a30      	ldr	r2, [pc, #192]	@ (8003270 <DMA_SetConfig+0x234>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d02c      	beq.n	800320c <DMA_SetConfig+0x1d0>
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a2f      	ldr	r2, [pc, #188]	@ (8003274 <DMA_SetConfig+0x238>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d027      	beq.n	800320c <DMA_SetConfig+0x1d0>
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a2d      	ldr	r2, [pc, #180]	@ (8003278 <DMA_SetConfig+0x23c>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d022      	beq.n	800320c <DMA_SetConfig+0x1d0>
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a2c      	ldr	r2, [pc, #176]	@ (800327c <DMA_SetConfig+0x240>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d01d      	beq.n	800320c <DMA_SetConfig+0x1d0>
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a2a      	ldr	r2, [pc, #168]	@ (8003280 <DMA_SetConfig+0x244>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d018      	beq.n	800320c <DMA_SetConfig+0x1d0>
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a29      	ldr	r2, [pc, #164]	@ (8003284 <DMA_SetConfig+0x248>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d013      	beq.n	800320c <DMA_SetConfig+0x1d0>
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a27      	ldr	r2, [pc, #156]	@ (8003288 <DMA_SetConfig+0x24c>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d00e      	beq.n	800320c <DMA_SetConfig+0x1d0>
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a26      	ldr	r2, [pc, #152]	@ (800328c <DMA_SetConfig+0x250>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d009      	beq.n	800320c <DMA_SetConfig+0x1d0>
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a24      	ldr	r2, [pc, #144]	@ (8003290 <DMA_SetConfig+0x254>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d004      	beq.n	800320c <DMA_SetConfig+0x1d0>
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a23      	ldr	r2, [pc, #140]	@ (8003294 <DMA_SetConfig+0x258>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d101      	bne.n	8003210 <DMA_SetConfig+0x1d4>
 800320c:	2301      	movs	r3, #1
 800320e:	e000      	b.n	8003212 <DMA_SetConfig+0x1d6>
 8003210:	2300      	movs	r3, #0
 8003212:	2b00      	cmp	r3, #0
 8003214:	d059      	beq.n	80032ca <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800321a:	f003 031f 	and.w	r3, r3, #31
 800321e:	223f      	movs	r2, #63	@ 0x3f
 8003220:	409a      	lsls	r2, r3
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003234:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	683a      	ldr	r2, [r7, #0]
 800323c:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	689b      	ldr	r3, [r3, #8]
 8003242:	2b40      	cmp	r3, #64	@ 0x40
 8003244:	d138      	bne.n	80032b8 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	687a      	ldr	r2, [r7, #4]
 800324c:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	68ba      	ldr	r2, [r7, #8]
 8003254:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003256:	e086      	b.n	8003366 <DMA_SetConfig+0x32a>
 8003258:	40020010 	.word	0x40020010
 800325c:	40020028 	.word	0x40020028
 8003260:	40020040 	.word	0x40020040
 8003264:	40020058 	.word	0x40020058
 8003268:	40020070 	.word	0x40020070
 800326c:	40020088 	.word	0x40020088
 8003270:	400200a0 	.word	0x400200a0
 8003274:	400200b8 	.word	0x400200b8
 8003278:	40020410 	.word	0x40020410
 800327c:	40020428 	.word	0x40020428
 8003280:	40020440 	.word	0x40020440
 8003284:	40020458 	.word	0x40020458
 8003288:	40020470 	.word	0x40020470
 800328c:	40020488 	.word	0x40020488
 8003290:	400204a0 	.word	0x400204a0
 8003294:	400204b8 	.word	0x400204b8
 8003298:	58025408 	.word	0x58025408
 800329c:	5802541c 	.word	0x5802541c
 80032a0:	58025430 	.word	0x58025430
 80032a4:	58025444 	.word	0x58025444
 80032a8:	58025458 	.word	0x58025458
 80032ac:	5802546c 	.word	0x5802546c
 80032b0:	58025480 	.word	0x58025480
 80032b4:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	68ba      	ldr	r2, [r7, #8]
 80032be:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	687a      	ldr	r2, [r7, #4]
 80032c6:	60da      	str	r2, [r3, #12]
}
 80032c8:	e04d      	b.n	8003366 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a29      	ldr	r2, [pc, #164]	@ (8003374 <DMA_SetConfig+0x338>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d022      	beq.n	800331a <DMA_SetConfig+0x2de>
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a27      	ldr	r2, [pc, #156]	@ (8003378 <DMA_SetConfig+0x33c>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d01d      	beq.n	800331a <DMA_SetConfig+0x2de>
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4a26      	ldr	r2, [pc, #152]	@ (800337c <DMA_SetConfig+0x340>)
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d018      	beq.n	800331a <DMA_SetConfig+0x2de>
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a24      	ldr	r2, [pc, #144]	@ (8003380 <DMA_SetConfig+0x344>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d013      	beq.n	800331a <DMA_SetConfig+0x2de>
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a23      	ldr	r2, [pc, #140]	@ (8003384 <DMA_SetConfig+0x348>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d00e      	beq.n	800331a <DMA_SetConfig+0x2de>
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a21      	ldr	r2, [pc, #132]	@ (8003388 <DMA_SetConfig+0x34c>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d009      	beq.n	800331a <DMA_SetConfig+0x2de>
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4a20      	ldr	r2, [pc, #128]	@ (800338c <DMA_SetConfig+0x350>)
 800330c:	4293      	cmp	r3, r2
 800330e:	d004      	beq.n	800331a <DMA_SetConfig+0x2de>
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a1e      	ldr	r2, [pc, #120]	@ (8003390 <DMA_SetConfig+0x354>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d101      	bne.n	800331e <DMA_SetConfig+0x2e2>
 800331a:	2301      	movs	r3, #1
 800331c:	e000      	b.n	8003320 <DMA_SetConfig+0x2e4>
 800331e:	2300      	movs	r3, #0
 8003320:	2b00      	cmp	r3, #0
 8003322:	d020      	beq.n	8003366 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003328:	f003 031f 	and.w	r3, r3, #31
 800332c:	2201      	movs	r2, #1
 800332e:	409a      	lsls	r2, r3
 8003330:	693b      	ldr	r3, [r7, #16]
 8003332:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	683a      	ldr	r2, [r7, #0]
 800333a:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	689b      	ldr	r3, [r3, #8]
 8003340:	2b40      	cmp	r3, #64	@ 0x40
 8003342:	d108      	bne.n	8003356 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	687a      	ldr	r2, [r7, #4]
 800334a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	68ba      	ldr	r2, [r7, #8]
 8003352:	60da      	str	r2, [r3, #12]
}
 8003354:	e007      	b.n	8003366 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	68ba      	ldr	r2, [r7, #8]
 800335c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	687a      	ldr	r2, [r7, #4]
 8003364:	60da      	str	r2, [r3, #12]
}
 8003366:	bf00      	nop
 8003368:	371c      	adds	r7, #28
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr
 8003372:	bf00      	nop
 8003374:	58025408 	.word	0x58025408
 8003378:	5802541c 	.word	0x5802541c
 800337c:	58025430 	.word	0x58025430
 8003380:	58025444 	.word	0x58025444
 8003384:	58025458 	.word	0x58025458
 8003388:	5802546c 	.word	0x5802546c
 800338c:	58025480 	.word	0x58025480
 8003390:	58025494 	.word	0x58025494

08003394 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003394:	b480      	push	{r7}
 8003396:	b085      	sub	sp, #20
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a42      	ldr	r2, [pc, #264]	@ (80034ac <DMA_CalcBaseAndBitshift+0x118>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d04a      	beq.n	800343c <DMA_CalcBaseAndBitshift+0xa8>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a41      	ldr	r2, [pc, #260]	@ (80034b0 <DMA_CalcBaseAndBitshift+0x11c>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d045      	beq.n	800343c <DMA_CalcBaseAndBitshift+0xa8>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a3f      	ldr	r2, [pc, #252]	@ (80034b4 <DMA_CalcBaseAndBitshift+0x120>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d040      	beq.n	800343c <DMA_CalcBaseAndBitshift+0xa8>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4a3e      	ldr	r2, [pc, #248]	@ (80034b8 <DMA_CalcBaseAndBitshift+0x124>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d03b      	beq.n	800343c <DMA_CalcBaseAndBitshift+0xa8>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a3c      	ldr	r2, [pc, #240]	@ (80034bc <DMA_CalcBaseAndBitshift+0x128>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d036      	beq.n	800343c <DMA_CalcBaseAndBitshift+0xa8>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a3b      	ldr	r2, [pc, #236]	@ (80034c0 <DMA_CalcBaseAndBitshift+0x12c>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d031      	beq.n	800343c <DMA_CalcBaseAndBitshift+0xa8>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a39      	ldr	r2, [pc, #228]	@ (80034c4 <DMA_CalcBaseAndBitshift+0x130>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d02c      	beq.n	800343c <DMA_CalcBaseAndBitshift+0xa8>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a38      	ldr	r2, [pc, #224]	@ (80034c8 <DMA_CalcBaseAndBitshift+0x134>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d027      	beq.n	800343c <DMA_CalcBaseAndBitshift+0xa8>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a36      	ldr	r2, [pc, #216]	@ (80034cc <DMA_CalcBaseAndBitshift+0x138>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d022      	beq.n	800343c <DMA_CalcBaseAndBitshift+0xa8>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a35      	ldr	r2, [pc, #212]	@ (80034d0 <DMA_CalcBaseAndBitshift+0x13c>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d01d      	beq.n	800343c <DMA_CalcBaseAndBitshift+0xa8>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a33      	ldr	r2, [pc, #204]	@ (80034d4 <DMA_CalcBaseAndBitshift+0x140>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d018      	beq.n	800343c <DMA_CalcBaseAndBitshift+0xa8>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a32      	ldr	r2, [pc, #200]	@ (80034d8 <DMA_CalcBaseAndBitshift+0x144>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d013      	beq.n	800343c <DMA_CalcBaseAndBitshift+0xa8>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a30      	ldr	r2, [pc, #192]	@ (80034dc <DMA_CalcBaseAndBitshift+0x148>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d00e      	beq.n	800343c <DMA_CalcBaseAndBitshift+0xa8>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a2f      	ldr	r2, [pc, #188]	@ (80034e0 <DMA_CalcBaseAndBitshift+0x14c>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d009      	beq.n	800343c <DMA_CalcBaseAndBitshift+0xa8>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a2d      	ldr	r2, [pc, #180]	@ (80034e4 <DMA_CalcBaseAndBitshift+0x150>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d004      	beq.n	800343c <DMA_CalcBaseAndBitshift+0xa8>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a2c      	ldr	r2, [pc, #176]	@ (80034e8 <DMA_CalcBaseAndBitshift+0x154>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d101      	bne.n	8003440 <DMA_CalcBaseAndBitshift+0xac>
 800343c:	2301      	movs	r3, #1
 800343e:	e000      	b.n	8003442 <DMA_CalcBaseAndBitshift+0xae>
 8003440:	2300      	movs	r3, #0
 8003442:	2b00      	cmp	r3, #0
 8003444:	d024      	beq.n	8003490 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	b2db      	uxtb	r3, r3
 800344c:	3b10      	subs	r3, #16
 800344e:	4a27      	ldr	r2, [pc, #156]	@ (80034ec <DMA_CalcBaseAndBitshift+0x158>)
 8003450:	fba2 2303 	umull	r2, r3, r2, r3
 8003454:	091b      	lsrs	r3, r3, #4
 8003456:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	f003 0307 	and.w	r3, r3, #7
 800345e:	4a24      	ldr	r2, [pc, #144]	@ (80034f0 <DMA_CalcBaseAndBitshift+0x15c>)
 8003460:	5cd3      	ldrb	r3, [r2, r3]
 8003462:	461a      	mov	r2, r3
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2b03      	cmp	r3, #3
 800346c:	d908      	bls.n	8003480 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	461a      	mov	r2, r3
 8003474:	4b1f      	ldr	r3, [pc, #124]	@ (80034f4 <DMA_CalcBaseAndBitshift+0x160>)
 8003476:	4013      	ands	r3, r2
 8003478:	1d1a      	adds	r2, r3, #4
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	659a      	str	r2, [r3, #88]	@ 0x58
 800347e:	e00d      	b.n	800349c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	461a      	mov	r2, r3
 8003486:	4b1b      	ldr	r3, [pc, #108]	@ (80034f4 <DMA_CalcBaseAndBitshift+0x160>)
 8003488:	4013      	ands	r3, r2
 800348a:	687a      	ldr	r2, [r7, #4]
 800348c:	6593      	str	r3, [r2, #88]	@ 0x58
 800348e:	e005      	b.n	800349c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80034a0:	4618      	mov	r0, r3
 80034a2:	3714      	adds	r7, #20
 80034a4:	46bd      	mov	sp, r7
 80034a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034aa:	4770      	bx	lr
 80034ac:	40020010 	.word	0x40020010
 80034b0:	40020028 	.word	0x40020028
 80034b4:	40020040 	.word	0x40020040
 80034b8:	40020058 	.word	0x40020058
 80034bc:	40020070 	.word	0x40020070
 80034c0:	40020088 	.word	0x40020088
 80034c4:	400200a0 	.word	0x400200a0
 80034c8:	400200b8 	.word	0x400200b8
 80034cc:	40020410 	.word	0x40020410
 80034d0:	40020428 	.word	0x40020428
 80034d4:	40020440 	.word	0x40020440
 80034d8:	40020458 	.word	0x40020458
 80034dc:	40020470 	.word	0x40020470
 80034e0:	40020488 	.word	0x40020488
 80034e4:	400204a0 	.word	0x400204a0
 80034e8:	400204b8 	.word	0x400204b8
 80034ec:	aaaaaaab 	.word	0xaaaaaaab
 80034f0:	0800a77c 	.word	0x0800a77c
 80034f4:	fffffc00 	.word	0xfffffc00

080034f8 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b085      	sub	sp, #20
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003500:	2300      	movs	r3, #0
 8003502:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	699b      	ldr	r3, [r3, #24]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d120      	bne.n	800354e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003510:	2b03      	cmp	r3, #3
 8003512:	d858      	bhi.n	80035c6 <DMA_CheckFifoParam+0xce>
 8003514:	a201      	add	r2, pc, #4	@ (adr r2, 800351c <DMA_CheckFifoParam+0x24>)
 8003516:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800351a:	bf00      	nop
 800351c:	0800352d 	.word	0x0800352d
 8003520:	0800353f 	.word	0x0800353f
 8003524:	0800352d 	.word	0x0800352d
 8003528:	080035c7 	.word	0x080035c7
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003530:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003534:	2b00      	cmp	r3, #0
 8003536:	d048      	beq.n	80035ca <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8003538:	2301      	movs	r3, #1
 800353a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800353c:	e045      	b.n	80035ca <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003542:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003546:	d142      	bne.n	80035ce <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8003548:	2301      	movs	r3, #1
 800354a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800354c:	e03f      	b.n	80035ce <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	699b      	ldr	r3, [r3, #24]
 8003552:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003556:	d123      	bne.n	80035a0 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800355c:	2b03      	cmp	r3, #3
 800355e:	d838      	bhi.n	80035d2 <DMA_CheckFifoParam+0xda>
 8003560:	a201      	add	r2, pc, #4	@ (adr r2, 8003568 <DMA_CheckFifoParam+0x70>)
 8003562:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003566:	bf00      	nop
 8003568:	08003579 	.word	0x08003579
 800356c:	0800357f 	.word	0x0800357f
 8003570:	08003579 	.word	0x08003579
 8003574:	08003591 	.word	0x08003591
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8003578:	2301      	movs	r3, #1
 800357a:	73fb      	strb	r3, [r7, #15]
        break;
 800357c:	e030      	b.n	80035e0 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003582:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003586:	2b00      	cmp	r3, #0
 8003588:	d025      	beq.n	80035d6 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800358a:	2301      	movs	r3, #1
 800358c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800358e:	e022      	b.n	80035d6 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003594:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003598:	d11f      	bne.n	80035da <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800359e:	e01c      	b.n	80035da <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035a4:	2b02      	cmp	r3, #2
 80035a6:	d902      	bls.n	80035ae <DMA_CheckFifoParam+0xb6>
 80035a8:	2b03      	cmp	r3, #3
 80035aa:	d003      	beq.n	80035b4 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80035ac:	e018      	b.n	80035e0 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	73fb      	strb	r3, [r7, #15]
        break;
 80035b2:	e015      	b.n	80035e0 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035b8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d00e      	beq.n	80035de <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	73fb      	strb	r3, [r7, #15]
    break;
 80035c4:	e00b      	b.n	80035de <DMA_CheckFifoParam+0xe6>
        break;
 80035c6:	bf00      	nop
 80035c8:	e00a      	b.n	80035e0 <DMA_CheckFifoParam+0xe8>
        break;
 80035ca:	bf00      	nop
 80035cc:	e008      	b.n	80035e0 <DMA_CheckFifoParam+0xe8>
        break;
 80035ce:	bf00      	nop
 80035d0:	e006      	b.n	80035e0 <DMA_CheckFifoParam+0xe8>
        break;
 80035d2:	bf00      	nop
 80035d4:	e004      	b.n	80035e0 <DMA_CheckFifoParam+0xe8>
        break;
 80035d6:	bf00      	nop
 80035d8:	e002      	b.n	80035e0 <DMA_CheckFifoParam+0xe8>
        break;
 80035da:	bf00      	nop
 80035dc:	e000      	b.n	80035e0 <DMA_CheckFifoParam+0xe8>
    break;
 80035de:	bf00      	nop
    }
  }

  return status;
 80035e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	3714      	adds	r7, #20
 80035e6:	46bd      	mov	sp, r7
 80035e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ec:	4770      	bx	lr
 80035ee:	bf00      	nop

080035f0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b085      	sub	sp, #20
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a38      	ldr	r2, [pc, #224]	@ (80036e4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d022      	beq.n	800364e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a36      	ldr	r2, [pc, #216]	@ (80036e8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d01d      	beq.n	800364e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a35      	ldr	r2, [pc, #212]	@ (80036ec <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d018      	beq.n	800364e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a33      	ldr	r2, [pc, #204]	@ (80036f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d013      	beq.n	800364e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a32      	ldr	r2, [pc, #200]	@ (80036f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d00e      	beq.n	800364e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a30      	ldr	r2, [pc, #192]	@ (80036f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d009      	beq.n	800364e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a2f      	ldr	r2, [pc, #188]	@ (80036fc <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d004      	beq.n	800364e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a2d      	ldr	r2, [pc, #180]	@ (8003700 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d101      	bne.n	8003652 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800364e:	2301      	movs	r3, #1
 8003650:	e000      	b.n	8003654 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8003652:	2300      	movs	r3, #0
 8003654:	2b00      	cmp	r3, #0
 8003656:	d01a      	beq.n	800368e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	b2db      	uxtb	r3, r3
 800365e:	3b08      	subs	r3, #8
 8003660:	4a28      	ldr	r2, [pc, #160]	@ (8003704 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8003662:	fba2 2303 	umull	r2, r3, r2, r3
 8003666:	091b      	lsrs	r3, r3, #4
 8003668:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800366a:	68fa      	ldr	r2, [r7, #12]
 800366c:	4b26      	ldr	r3, [pc, #152]	@ (8003708 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800366e:	4413      	add	r3, r2
 8003670:	009b      	lsls	r3, r3, #2
 8003672:	461a      	mov	r2, r3
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	4a24      	ldr	r2, [pc, #144]	@ (800370c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800367c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	f003 031f 	and.w	r3, r3, #31
 8003684:	2201      	movs	r2, #1
 8003686:	409a      	lsls	r2, r3
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800368c:	e024      	b.n	80036d8 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	b2db      	uxtb	r3, r3
 8003694:	3b10      	subs	r3, #16
 8003696:	4a1e      	ldr	r2, [pc, #120]	@ (8003710 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8003698:	fba2 2303 	umull	r2, r3, r2, r3
 800369c:	091b      	lsrs	r3, r3, #4
 800369e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80036a0:	68bb      	ldr	r3, [r7, #8]
 80036a2:	4a1c      	ldr	r2, [pc, #112]	@ (8003714 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d806      	bhi.n	80036b6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	4a1b      	ldr	r2, [pc, #108]	@ (8003718 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d902      	bls.n	80036b6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	3308      	adds	r3, #8
 80036b4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80036b6:	68fa      	ldr	r2, [r7, #12]
 80036b8:	4b18      	ldr	r3, [pc, #96]	@ (800371c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80036ba:	4413      	add	r3, r2
 80036bc:	009b      	lsls	r3, r3, #2
 80036be:	461a      	mov	r2, r3
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	4a16      	ldr	r2, [pc, #88]	@ (8003720 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80036c8:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	f003 031f 	and.w	r3, r3, #31
 80036d0:	2201      	movs	r2, #1
 80036d2:	409a      	lsls	r2, r3
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80036d8:	bf00      	nop
 80036da:	3714      	adds	r7, #20
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr
 80036e4:	58025408 	.word	0x58025408
 80036e8:	5802541c 	.word	0x5802541c
 80036ec:	58025430 	.word	0x58025430
 80036f0:	58025444 	.word	0x58025444
 80036f4:	58025458 	.word	0x58025458
 80036f8:	5802546c 	.word	0x5802546c
 80036fc:	58025480 	.word	0x58025480
 8003700:	58025494 	.word	0x58025494
 8003704:	cccccccd 	.word	0xcccccccd
 8003708:	16009600 	.word	0x16009600
 800370c:	58025880 	.word	0x58025880
 8003710:	aaaaaaab 	.word	0xaaaaaaab
 8003714:	400204b8 	.word	0x400204b8
 8003718:	4002040f 	.word	0x4002040f
 800371c:	10008200 	.word	0x10008200
 8003720:	40020880 	.word	0x40020880

08003724 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003724:	b480      	push	{r7}
 8003726:	b085      	sub	sp, #20
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	b2db      	uxtb	r3, r3
 8003732:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d04a      	beq.n	80037d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	2b08      	cmp	r3, #8
 800373e:	d847      	bhi.n	80037d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a25      	ldr	r2, [pc, #148]	@ (80037dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d022      	beq.n	8003790 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a24      	ldr	r2, [pc, #144]	@ (80037e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d01d      	beq.n	8003790 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a22      	ldr	r2, [pc, #136]	@ (80037e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d018      	beq.n	8003790 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a21      	ldr	r2, [pc, #132]	@ (80037e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d013      	beq.n	8003790 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a1f      	ldr	r2, [pc, #124]	@ (80037ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d00e      	beq.n	8003790 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a1e      	ldr	r2, [pc, #120]	@ (80037f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d009      	beq.n	8003790 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a1c      	ldr	r2, [pc, #112]	@ (80037f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d004      	beq.n	8003790 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a1b      	ldr	r2, [pc, #108]	@ (80037f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d101      	bne.n	8003794 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8003790:	2301      	movs	r3, #1
 8003792:	e000      	b.n	8003796 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8003794:	2300      	movs	r3, #0
 8003796:	2b00      	cmp	r3, #0
 8003798:	d00a      	beq.n	80037b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800379a:	68fa      	ldr	r2, [r7, #12]
 800379c:	4b17      	ldr	r3, [pc, #92]	@ (80037fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800379e:	4413      	add	r3, r2
 80037a0:	009b      	lsls	r3, r3, #2
 80037a2:	461a      	mov	r2, r3
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	4a15      	ldr	r2, [pc, #84]	@ (8003800 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80037ac:	671a      	str	r2, [r3, #112]	@ 0x70
 80037ae:	e009      	b.n	80037c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80037b0:	68fa      	ldr	r2, [r7, #12]
 80037b2:	4b14      	ldr	r3, [pc, #80]	@ (8003804 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80037b4:	4413      	add	r3, r2
 80037b6:	009b      	lsls	r3, r3, #2
 80037b8:	461a      	mov	r2, r3
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	4a11      	ldr	r2, [pc, #68]	@ (8003808 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80037c2:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	3b01      	subs	r3, #1
 80037c8:	2201      	movs	r2, #1
 80037ca:	409a      	lsls	r2, r3
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80037d0:	bf00      	nop
 80037d2:	3714      	adds	r7, #20
 80037d4:	46bd      	mov	sp, r7
 80037d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037da:	4770      	bx	lr
 80037dc:	58025408 	.word	0x58025408
 80037e0:	5802541c 	.word	0x5802541c
 80037e4:	58025430 	.word	0x58025430
 80037e8:	58025444 	.word	0x58025444
 80037ec:	58025458 	.word	0x58025458
 80037f0:	5802546c 	.word	0x5802546c
 80037f4:	58025480 	.word	0x58025480
 80037f8:	58025494 	.word	0x58025494
 80037fc:	1600963f 	.word	0x1600963f
 8003800:	58025940 	.word	0x58025940
 8003804:	1000823f 	.word	0x1000823f
 8003808:	40020940 	.word	0x40020940

0800380c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800380c:	b480      	push	{r7}
 800380e:	b089      	sub	sp, #36	@ 0x24
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
 8003814:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003816:	2300      	movs	r3, #0
 8003818:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800381a:	4b89      	ldr	r3, [pc, #548]	@ (8003a40 <HAL_GPIO_Init+0x234>)
 800381c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800381e:	e194      	b.n	8003b4a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	681a      	ldr	r2, [r3, #0]
 8003824:	2101      	movs	r1, #1
 8003826:	69fb      	ldr	r3, [r7, #28]
 8003828:	fa01 f303 	lsl.w	r3, r1, r3
 800382c:	4013      	ands	r3, r2
 800382e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003830:	693b      	ldr	r3, [r7, #16]
 8003832:	2b00      	cmp	r3, #0
 8003834:	f000 8186 	beq.w	8003b44 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	685b      	ldr	r3, [r3, #4]
 800383c:	f003 0303 	and.w	r3, r3, #3
 8003840:	2b01      	cmp	r3, #1
 8003842:	d005      	beq.n	8003850 <HAL_GPIO_Init+0x44>
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	f003 0303 	and.w	r3, r3, #3
 800384c:	2b02      	cmp	r3, #2
 800384e:	d130      	bne.n	80038b2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	689b      	ldr	r3, [r3, #8]
 8003854:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003856:	69fb      	ldr	r3, [r7, #28]
 8003858:	005b      	lsls	r3, r3, #1
 800385a:	2203      	movs	r2, #3
 800385c:	fa02 f303 	lsl.w	r3, r2, r3
 8003860:	43db      	mvns	r3, r3
 8003862:	69ba      	ldr	r2, [r7, #24]
 8003864:	4013      	ands	r3, r2
 8003866:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	68da      	ldr	r2, [r3, #12]
 800386c:	69fb      	ldr	r3, [r7, #28]
 800386e:	005b      	lsls	r3, r3, #1
 8003870:	fa02 f303 	lsl.w	r3, r2, r3
 8003874:	69ba      	ldr	r2, [r7, #24]
 8003876:	4313      	orrs	r3, r2
 8003878:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	69ba      	ldr	r2, [r7, #24]
 800387e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003886:	2201      	movs	r2, #1
 8003888:	69fb      	ldr	r3, [r7, #28]
 800388a:	fa02 f303 	lsl.w	r3, r2, r3
 800388e:	43db      	mvns	r3, r3
 8003890:	69ba      	ldr	r2, [r7, #24]
 8003892:	4013      	ands	r3, r2
 8003894:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	091b      	lsrs	r3, r3, #4
 800389c:	f003 0201 	and.w	r2, r3, #1
 80038a0:	69fb      	ldr	r3, [r7, #28]
 80038a2:	fa02 f303 	lsl.w	r3, r2, r3
 80038a6:	69ba      	ldr	r2, [r7, #24]
 80038a8:	4313      	orrs	r3, r2
 80038aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	69ba      	ldr	r2, [r7, #24]
 80038b0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	f003 0303 	and.w	r3, r3, #3
 80038ba:	2b03      	cmp	r3, #3
 80038bc:	d017      	beq.n	80038ee <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	68db      	ldr	r3, [r3, #12]
 80038c2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80038c4:	69fb      	ldr	r3, [r7, #28]
 80038c6:	005b      	lsls	r3, r3, #1
 80038c8:	2203      	movs	r2, #3
 80038ca:	fa02 f303 	lsl.w	r3, r2, r3
 80038ce:	43db      	mvns	r3, r3
 80038d0:	69ba      	ldr	r2, [r7, #24]
 80038d2:	4013      	ands	r3, r2
 80038d4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	689a      	ldr	r2, [r3, #8]
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	005b      	lsls	r3, r3, #1
 80038de:	fa02 f303 	lsl.w	r3, r2, r3
 80038e2:	69ba      	ldr	r2, [r7, #24]
 80038e4:	4313      	orrs	r3, r2
 80038e6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	69ba      	ldr	r2, [r7, #24]
 80038ec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	f003 0303 	and.w	r3, r3, #3
 80038f6:	2b02      	cmp	r3, #2
 80038f8:	d123      	bne.n	8003942 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80038fa:	69fb      	ldr	r3, [r7, #28]
 80038fc:	08da      	lsrs	r2, r3, #3
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	3208      	adds	r2, #8
 8003902:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003906:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003908:	69fb      	ldr	r3, [r7, #28]
 800390a:	f003 0307 	and.w	r3, r3, #7
 800390e:	009b      	lsls	r3, r3, #2
 8003910:	220f      	movs	r2, #15
 8003912:	fa02 f303 	lsl.w	r3, r2, r3
 8003916:	43db      	mvns	r3, r3
 8003918:	69ba      	ldr	r2, [r7, #24]
 800391a:	4013      	ands	r3, r2
 800391c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	691a      	ldr	r2, [r3, #16]
 8003922:	69fb      	ldr	r3, [r7, #28]
 8003924:	f003 0307 	and.w	r3, r3, #7
 8003928:	009b      	lsls	r3, r3, #2
 800392a:	fa02 f303 	lsl.w	r3, r2, r3
 800392e:	69ba      	ldr	r2, [r7, #24]
 8003930:	4313      	orrs	r3, r2
 8003932:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003934:	69fb      	ldr	r3, [r7, #28]
 8003936:	08da      	lsrs	r2, r3, #3
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	3208      	adds	r2, #8
 800393c:	69b9      	ldr	r1, [r7, #24]
 800393e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003948:	69fb      	ldr	r3, [r7, #28]
 800394a:	005b      	lsls	r3, r3, #1
 800394c:	2203      	movs	r2, #3
 800394e:	fa02 f303 	lsl.w	r3, r2, r3
 8003952:	43db      	mvns	r3, r3
 8003954:	69ba      	ldr	r2, [r7, #24]
 8003956:	4013      	ands	r3, r2
 8003958:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	f003 0203 	and.w	r2, r3, #3
 8003962:	69fb      	ldr	r3, [r7, #28]
 8003964:	005b      	lsls	r3, r3, #1
 8003966:	fa02 f303 	lsl.w	r3, r2, r3
 800396a:	69ba      	ldr	r2, [r7, #24]
 800396c:	4313      	orrs	r3, r2
 800396e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	69ba      	ldr	r2, [r7, #24]
 8003974:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800397e:	2b00      	cmp	r3, #0
 8003980:	f000 80e0 	beq.w	8003b44 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003984:	4b2f      	ldr	r3, [pc, #188]	@ (8003a44 <HAL_GPIO_Init+0x238>)
 8003986:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800398a:	4a2e      	ldr	r2, [pc, #184]	@ (8003a44 <HAL_GPIO_Init+0x238>)
 800398c:	f043 0302 	orr.w	r3, r3, #2
 8003990:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003994:	4b2b      	ldr	r3, [pc, #172]	@ (8003a44 <HAL_GPIO_Init+0x238>)
 8003996:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800399a:	f003 0302 	and.w	r3, r3, #2
 800399e:	60fb      	str	r3, [r7, #12]
 80039a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80039a2:	4a29      	ldr	r2, [pc, #164]	@ (8003a48 <HAL_GPIO_Init+0x23c>)
 80039a4:	69fb      	ldr	r3, [r7, #28]
 80039a6:	089b      	lsrs	r3, r3, #2
 80039a8:	3302      	adds	r3, #2
 80039aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80039b0:	69fb      	ldr	r3, [r7, #28]
 80039b2:	f003 0303 	and.w	r3, r3, #3
 80039b6:	009b      	lsls	r3, r3, #2
 80039b8:	220f      	movs	r2, #15
 80039ba:	fa02 f303 	lsl.w	r3, r2, r3
 80039be:	43db      	mvns	r3, r3
 80039c0:	69ba      	ldr	r2, [r7, #24]
 80039c2:	4013      	ands	r3, r2
 80039c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	4a20      	ldr	r2, [pc, #128]	@ (8003a4c <HAL_GPIO_Init+0x240>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d052      	beq.n	8003a74 <HAL_GPIO_Init+0x268>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	4a1f      	ldr	r2, [pc, #124]	@ (8003a50 <HAL_GPIO_Init+0x244>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d031      	beq.n	8003a3a <HAL_GPIO_Init+0x22e>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	4a1e      	ldr	r2, [pc, #120]	@ (8003a54 <HAL_GPIO_Init+0x248>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d02b      	beq.n	8003a36 <HAL_GPIO_Init+0x22a>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	4a1d      	ldr	r2, [pc, #116]	@ (8003a58 <HAL_GPIO_Init+0x24c>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d025      	beq.n	8003a32 <HAL_GPIO_Init+0x226>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	4a1c      	ldr	r2, [pc, #112]	@ (8003a5c <HAL_GPIO_Init+0x250>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d01f      	beq.n	8003a2e <HAL_GPIO_Init+0x222>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	4a1b      	ldr	r2, [pc, #108]	@ (8003a60 <HAL_GPIO_Init+0x254>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d019      	beq.n	8003a2a <HAL_GPIO_Init+0x21e>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	4a1a      	ldr	r2, [pc, #104]	@ (8003a64 <HAL_GPIO_Init+0x258>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d013      	beq.n	8003a26 <HAL_GPIO_Init+0x21a>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	4a19      	ldr	r2, [pc, #100]	@ (8003a68 <HAL_GPIO_Init+0x25c>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d00d      	beq.n	8003a22 <HAL_GPIO_Init+0x216>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	4a18      	ldr	r2, [pc, #96]	@ (8003a6c <HAL_GPIO_Init+0x260>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d007      	beq.n	8003a1e <HAL_GPIO_Init+0x212>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	4a17      	ldr	r2, [pc, #92]	@ (8003a70 <HAL_GPIO_Init+0x264>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d101      	bne.n	8003a1a <HAL_GPIO_Init+0x20e>
 8003a16:	2309      	movs	r3, #9
 8003a18:	e02d      	b.n	8003a76 <HAL_GPIO_Init+0x26a>
 8003a1a:	230a      	movs	r3, #10
 8003a1c:	e02b      	b.n	8003a76 <HAL_GPIO_Init+0x26a>
 8003a1e:	2308      	movs	r3, #8
 8003a20:	e029      	b.n	8003a76 <HAL_GPIO_Init+0x26a>
 8003a22:	2307      	movs	r3, #7
 8003a24:	e027      	b.n	8003a76 <HAL_GPIO_Init+0x26a>
 8003a26:	2306      	movs	r3, #6
 8003a28:	e025      	b.n	8003a76 <HAL_GPIO_Init+0x26a>
 8003a2a:	2305      	movs	r3, #5
 8003a2c:	e023      	b.n	8003a76 <HAL_GPIO_Init+0x26a>
 8003a2e:	2304      	movs	r3, #4
 8003a30:	e021      	b.n	8003a76 <HAL_GPIO_Init+0x26a>
 8003a32:	2303      	movs	r3, #3
 8003a34:	e01f      	b.n	8003a76 <HAL_GPIO_Init+0x26a>
 8003a36:	2302      	movs	r3, #2
 8003a38:	e01d      	b.n	8003a76 <HAL_GPIO_Init+0x26a>
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	e01b      	b.n	8003a76 <HAL_GPIO_Init+0x26a>
 8003a3e:	bf00      	nop
 8003a40:	58000080 	.word	0x58000080
 8003a44:	58024400 	.word	0x58024400
 8003a48:	58000400 	.word	0x58000400
 8003a4c:	58020000 	.word	0x58020000
 8003a50:	58020400 	.word	0x58020400
 8003a54:	58020800 	.word	0x58020800
 8003a58:	58020c00 	.word	0x58020c00
 8003a5c:	58021000 	.word	0x58021000
 8003a60:	58021400 	.word	0x58021400
 8003a64:	58021800 	.word	0x58021800
 8003a68:	58021c00 	.word	0x58021c00
 8003a6c:	58022000 	.word	0x58022000
 8003a70:	58022400 	.word	0x58022400
 8003a74:	2300      	movs	r3, #0
 8003a76:	69fa      	ldr	r2, [r7, #28]
 8003a78:	f002 0203 	and.w	r2, r2, #3
 8003a7c:	0092      	lsls	r2, r2, #2
 8003a7e:	4093      	lsls	r3, r2
 8003a80:	69ba      	ldr	r2, [r7, #24]
 8003a82:	4313      	orrs	r3, r2
 8003a84:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a86:	4938      	ldr	r1, [pc, #224]	@ (8003b68 <HAL_GPIO_Init+0x35c>)
 8003a88:	69fb      	ldr	r3, [r7, #28]
 8003a8a:	089b      	lsrs	r3, r3, #2
 8003a8c:	3302      	adds	r3, #2
 8003a8e:	69ba      	ldr	r2, [r7, #24]
 8003a90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003a94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003a9c:	693b      	ldr	r3, [r7, #16]
 8003a9e:	43db      	mvns	r3, r3
 8003aa0:	69ba      	ldr	r2, [r7, #24]
 8003aa2:	4013      	ands	r3, r2
 8003aa4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d003      	beq.n	8003aba <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003ab2:	69ba      	ldr	r2, [r7, #24]
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003aba:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003abe:	69bb      	ldr	r3, [r7, #24]
 8003ac0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003ac2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	43db      	mvns	r3, r3
 8003ace:	69ba      	ldr	r2, [r7, #24]
 8003ad0:	4013      	ands	r3, r2
 8003ad2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d003      	beq.n	8003ae8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003ae0:	69ba      	ldr	r2, [r7, #24]
 8003ae2:	693b      	ldr	r3, [r7, #16]
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003ae8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003aec:	69bb      	ldr	r3, [r7, #24]
 8003aee:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003af0:	697b      	ldr	r3, [r7, #20]
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	43db      	mvns	r3, r3
 8003afa:	69ba      	ldr	r2, [r7, #24]
 8003afc:	4013      	ands	r3, r2
 8003afe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d003      	beq.n	8003b14 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003b0c:	69ba      	ldr	r2, [r7, #24]
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	4313      	orrs	r3, r2
 8003b12:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	69ba      	ldr	r2, [r7, #24]
 8003b18:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003b20:	693b      	ldr	r3, [r7, #16]
 8003b22:	43db      	mvns	r3, r3
 8003b24:	69ba      	ldr	r2, [r7, #24]
 8003b26:	4013      	ands	r3, r2
 8003b28:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d003      	beq.n	8003b3e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003b36:	69ba      	ldr	r2, [r7, #24]
 8003b38:	693b      	ldr	r3, [r7, #16]
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003b3e:	697b      	ldr	r3, [r7, #20]
 8003b40:	69ba      	ldr	r2, [r7, #24]
 8003b42:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003b44:	69fb      	ldr	r3, [r7, #28]
 8003b46:	3301      	adds	r3, #1
 8003b48:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	681a      	ldr	r2, [r3, #0]
 8003b4e:	69fb      	ldr	r3, [r7, #28]
 8003b50:	fa22 f303 	lsr.w	r3, r2, r3
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	f47f ae63 	bne.w	8003820 <HAL_GPIO_Init+0x14>
  }
}
 8003b5a:	bf00      	nop
 8003b5c:	bf00      	nop
 8003b5e:	3724      	adds	r7, #36	@ 0x24
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr
 8003b68:	58000400 	.word	0x58000400

08003b6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b083      	sub	sp, #12
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
 8003b74:	460b      	mov	r3, r1
 8003b76:	807b      	strh	r3, [r7, #2]
 8003b78:	4613      	mov	r3, r2
 8003b7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003b7c:	787b      	ldrb	r3, [r7, #1]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d003      	beq.n	8003b8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b82:	887a      	ldrh	r2, [r7, #2]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003b88:	e003      	b.n	8003b92 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003b8a:	887b      	ldrh	r3, [r7, #2]
 8003b8c:	041a      	lsls	r2, r3, #16
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	619a      	str	r2, [r3, #24]
}
 8003b92:	bf00      	nop
 8003b94:	370c      	adds	r7, #12
 8003b96:	46bd      	mov	sp, r7
 8003b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9c:	4770      	bx	lr
	...

08003ba0 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b088      	sub	sp, #32
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t i2sclk;
  uint32_t ispcm;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d101      	bne.n	8003bb2 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e10d      	b.n	8003dce <HAL_I2S_Init+0x22e>
  assert_param(IS_I2S_FIRST_BIT(hi2s->Init.FirstBit));
  assert_param(IS_I2S_WS_INVERSION(hi2s->Init.WSInversion));
  assert_param(IS_I2S_DATA_24BIT_ALIGNMENT(hi2s->Init.Data24BitAlignment));
  assert_param(IS_I2S_MASTER_KEEP_IO_STATE(hi2s->Init.MasterKeepIOState));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8003bb8:	b2db      	uxtb	r3, r3
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d106      	bne.n	8003bcc <HAL_I2S_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003bc6:	6878      	ldr	r0, [r7, #4]
 8003bc8:	f7fc fe5e 	bl	8000888 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2202      	movs	r2, #2
 8003bd0:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  /* Disable the selected I2S peripheral */
  if ((hi2s->Instance->CR1 & SPI_CR1_SPE) == SPI_CR1_SPE)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f003 0301 	and.w	r3, r3, #1
 8003bde:	2b01      	cmp	r3, #1
 8003be0:	d107      	bne.n	8003bf2 <HAL_I2S_Init+0x52>
  {
    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f022 0201 	bic.w	r2, r2, #1
 8003bf0:	601a      	str	r2, [r3, #0]
  }

  /* Clear I2S configuration register */
  CLEAR_REG(hi2s->Instance->I2SCFGR);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	651a      	str	r2, [r3, #80]	@ 0x50

  if (IS_I2S_MASTER(hi2s->Init.Mode))
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	2b04      	cmp	r3, #4
 8003c00:	d008      	beq.n	8003c14 <HAL_I2S_Init+0x74>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	2b06      	cmp	r3, #6
 8003c08:	d004      	beq.n	8003c14 <HAL_I2S_Init+0x74>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	2b0a      	cmp	r3, #10
 8003c10:	f040 8087 	bne.w	8003d22 <HAL_I2S_Init+0x182>
  {
    /*------------------------- I2SDIV and ODD Calculation ---------------------*/
    /* If the requested audio frequency is not the default, compute the prescaler */
    if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	695b      	ldr	r3, [r3, #20]
 8003c18:	2b02      	cmp	r3, #2
 8003c1a:	d05a      	beq.n	8003cd2 <HAL_I2S_Init+0x132>
    {
      /* Check the frame length (For the Prescaler computing) ********************/
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	68db      	ldr	r3, [r3, #12]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d002      	beq.n	8003c2a <HAL_I2S_Init+0x8a>
      {
        /* Channel length is 32 bits */
        packetlength = 2UL;
 8003c24:	2302      	movs	r3, #2
 8003c26:	617b      	str	r3, [r7, #20]
 8003c28:	e001      	b.n	8003c2e <HAL_I2S_Init+0x8e>
      }
      else
      {
        /* Channel length is 16 bits */
        packetlength = 1UL;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	617b      	str	r3, [r7, #20]
      }

      /* Check if PCM standard is used */
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	2b30      	cmp	r3, #48	@ 0x30
 8003c34:	d003      	beq.n	8003c3e <HAL_I2S_Init+0x9e>
          (hi2s->Init.Standard == I2S_STANDARD_PCM_LONG))
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	689b      	ldr	r3, [r3, #8]
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 8003c3a:	2bb0      	cmp	r3, #176	@ 0xb0
 8003c3c:	d102      	bne.n	8003c44 <HAL_I2S_Init+0xa4>
      {
        ispcm = 1UL;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	60fb      	str	r3, [r7, #12]
 8003c42:	e001      	b.n	8003c48 <HAL_I2S_Init+0xa8>
      }
      else
      {
        ispcm = 0UL;
 8003c44:	2300      	movs	r3, #0
 8003c46:	60fb      	str	r3, [r7, #12]
        /* SPI1,SPI2 and SPI3 share the same source clock */
        i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
      }
#else
      /* SPI1,SPI2 and SPI3 share the same source clock */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
 8003c48:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003c4c:	f04f 0100 	mov.w	r1, #0
 8003c50:	f002 fbf2 	bl	8006438 <HAL_RCCEx_GetPeriphCLKFreq>
 8003c54:	60b8      	str	r0, [r7, #8]
#endif  /* SPI_SPI6I2S_SUPPORT */

      /* Compute the Real divider depending on the MCLK output state, with a floating point */
      if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	691b      	ldr	r3, [r3, #16]
 8003c5a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003c5e:	d113      	bne.n	8003c88 <HAL_I2S_Init+0xe8>
      {
        /* MCLK output is enabled */
        tmp = (uint32_t)((((i2sclk / (256UL >> ispcm)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 8003c60:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	fa22 f303 	lsr.w	r3, r2, r3
 8003c6a:	68ba      	ldr	r2, [r7, #8]
 8003c6c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c70:	4613      	mov	r3, r2
 8003c72:	009b      	lsls	r3, r3, #2
 8003c74:	4413      	add	r3, r2
 8003c76:	005b      	lsls	r3, r3, #1
 8003c78:	461a      	mov	r2, r3
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	695b      	ldr	r3, [r3, #20]
 8003c7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c82:	3305      	adds	r3, #5
 8003c84:	613b      	str	r3, [r7, #16]
 8003c86:	e014      	b.n	8003cb2 <HAL_I2S_Init+0x112>
      }
      else
      {
        /* MCLK output is disabled */
        tmp = (uint32_t)((((i2sclk / ((32UL >> ispcm) * packetlength)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 8003c88:	2220      	movs	r2, #32
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	fa22 f303 	lsr.w	r3, r2, r3
 8003c90:	697a      	ldr	r2, [r7, #20]
 8003c92:	fb02 f303 	mul.w	r3, r2, r3
 8003c96:	68ba      	ldr	r2, [r7, #8]
 8003c98:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c9c:	4613      	mov	r3, r2
 8003c9e:	009b      	lsls	r3, r3, #2
 8003ca0:	4413      	add	r3, r2
 8003ca2:	005b      	lsls	r3, r3, #1
 8003ca4:	461a      	mov	r2, r3
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	695b      	ldr	r3, [r3, #20]
 8003caa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cae:	3305      	adds	r3, #5
 8003cb0:	613b      	str	r3, [r7, #16]
      }

      /* Remove the flatting point */
      tmp = tmp / 10UL;
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	4a48      	ldr	r2, [pc, #288]	@ (8003dd8 <HAL_I2S_Init+0x238>)
 8003cb6:	fba2 2303 	umull	r2, r3, r2, r3
 8003cba:	08db      	lsrs	r3, r3, #3
 8003cbc:	613b      	str	r3, [r7, #16]

      /* Check the parity of the divider */
      i2sodd = (uint32_t)(tmp & (uint32_t)1UL);
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	f003 0301 	and.w	r3, r3, #1
 8003cc4:	61bb      	str	r3, [r7, #24]

      /* Compute the i2sdiv prescaler */
      i2sdiv = (uint32_t)((tmp - i2sodd) / 2UL);
 8003cc6:	693a      	ldr	r2, [r7, #16]
 8003cc8:	69bb      	ldr	r3, [r7, #24]
 8003cca:	1ad3      	subs	r3, r2, r3
 8003ccc:	085b      	lsrs	r3, r3, #1
 8003cce:	61fb      	str	r3, [r7, #28]
 8003cd0:	e003      	b.n	8003cda <HAL_I2S_Init+0x13a>
    }
    else
    {
      /* Set the default values */
      i2sdiv = 2UL;
 8003cd2:	2302      	movs	r3, #2
 8003cd4:	61fb      	str	r3, [r7, #28]
      i2sodd = 0UL;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	61bb      	str	r3, [r7, #24]
    }

    /* Test if the obtain values are forbidden or out of range */
    if (((i2sodd == 1UL) && (i2sdiv == 1UL)) || (i2sdiv > 0xFFUL))
 8003cda:	69bb      	ldr	r3, [r7, #24]
 8003cdc:	2b01      	cmp	r3, #1
 8003cde:	d102      	bne.n	8003ce6 <HAL_I2S_Init+0x146>
 8003ce0:	69fb      	ldr	r3, [r7, #28]
 8003ce2:	2b01      	cmp	r3, #1
 8003ce4:	d002      	beq.n	8003cec <HAL_I2S_Init+0x14c>
 8003ce6:	69fb      	ldr	r3, [r7, #28]
 8003ce8:	2bff      	cmp	r3, #255	@ 0xff
 8003cea:	d907      	bls.n	8003cfc <HAL_I2S_Init+0x15c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cf0:	f043 0210 	orr.w	r2, r3, #16
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	651a      	str	r2, [r3, #80]	@ 0x50
      return  HAL_ERROR;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	e068      	b.n	8003dce <HAL_I2S_Init+0x22e>
    }

    /* Force i2smod to 1 just to be sure that (2xi2sdiv + i2sodd) is always higher than 0 */
    if (i2sdiv == 0UL)
 8003cfc:	69fb      	ldr	r3, [r7, #28]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d101      	bne.n	8003d06 <HAL_I2S_Init+0x166>
    {
      i2sodd = 1UL;
 8003d02:	2301      	movs	r3, #1
 8003d04:	61bb      	str	r3, [r7, #24]
    }

    MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SDIV                 | SPI_I2SCFGR_ODD),
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003d0c:	4b33      	ldr	r3, [pc, #204]	@ (8003ddc <HAL_I2S_Init+0x23c>)
 8003d0e:	4013      	ands	r3, r2
 8003d10:	69fa      	ldr	r2, [r7, #28]
 8003d12:	0411      	lsls	r1, r2, #16
 8003d14:	69ba      	ldr	r2, [r7, #24]
 8003d16:	0612      	lsls	r2, r2, #24
 8003d18:	4311      	orrs	r1, r2
 8003d1a:	687a      	ldr	r2, [r7, #4]
 8003d1c:	6812      	ldr	r2, [r2, #0]
 8003d1e:	430b      	orrs	r3, r1
 8003d20:	6513      	str	r3, [r2, #80]	@ 0x50
  }

  /*-------------------------- I2Sx I2SCFGR Configuration --------------------*/
  /* Configure I2SMOD, I2SCFG, I2SSTD, PCMSYNC, DATLEN ,CHLEN ,CKPOL, WSINV, DATAFMT, I2SDIV, ODD and MCKOE bits bits */
  /* And configure the I2S with the I2S_InitStruct values */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SMOD   | SPI_I2SCFGR_I2SCFG     | \
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003d28:	4b2d      	ldr	r3, [pc, #180]	@ (8003de0 <HAL_I2S_Init+0x240>)
 8003d2a:	4013      	ands	r3, r2
 8003d2c:	687a      	ldr	r2, [r7, #4]
 8003d2e:	6851      	ldr	r1, [r2, #4]
 8003d30:	687a      	ldr	r2, [r7, #4]
 8003d32:	6892      	ldr	r2, [r2, #8]
 8003d34:	4311      	orrs	r1, r2
 8003d36:	687a      	ldr	r2, [r7, #4]
 8003d38:	68d2      	ldr	r2, [r2, #12]
 8003d3a:	4311      	orrs	r1, r2
 8003d3c:	687a      	ldr	r2, [r7, #4]
 8003d3e:	6992      	ldr	r2, [r2, #24]
 8003d40:	4311      	orrs	r1, r2
 8003d42:	687a      	ldr	r2, [r7, #4]
 8003d44:	6a12      	ldr	r2, [r2, #32]
 8003d46:	4311      	orrs	r1, r2
 8003d48:	687a      	ldr	r2, [r7, #4]
 8003d4a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003d4c:	4311      	orrs	r1, r2
 8003d4e:	687a      	ldr	r2, [r7, #4]
 8003d50:	6912      	ldr	r2, [r2, #16]
 8003d52:	430a      	orrs	r2, r1
 8003d54:	431a      	orrs	r2, r3
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f042 0201 	orr.w	r2, r2, #1
 8003d5e:	651a      	str	r2, [r3, #80]	@ 0x50
             (SPI_I2SCFGR_I2SMOD   | hi2s->Init.Mode        | \
              hi2s->Init.Standard  | hi2s->Init.DataFormat  | \
              hi2s->Init.CPOL      | hi2s->Init.WSInversion | \
              hi2s->Init.Data24BitAlignment | hi2s->Init.MCLKOutput));
  /*Clear status register*/
  WRITE_REG(hi2s->Instance->IFCR, 0x0FF8);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f640 72f8 	movw	r2, #4088	@ 0xff8
 8003d68:	619a      	str	r2, [r3, #24]

  /*---------------------------- I2Sx CFG2 Configuration ----------------------*/

  /* Unlock the AF configuration to configure CFG2 register*/
  CLEAR_BIT(hi2s->Instance->CR1, SPI_CR1_IOLOCK);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003d78:	601a      	str	r2, [r3, #0]

  MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_LSBFRST, hi2s->Init.FirstBit);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	68db      	ldr	r3, [r3, #12]
 8003d80:	f423 0100 	bic.w	r1, r3, #8388608	@ 0x800000
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	69da      	ldr	r2, [r3, #28]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	430a      	orrs	r2, r1
 8003d8e:	60da      	str	r2, [r3, #12]

  /* Insure that AFCNTR is managed only by Master */
  if (IS_I2S_MASTER(hi2s->Init.Mode))
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	2b04      	cmp	r3, #4
 8003d96:	d007      	beq.n	8003da8 <HAL_I2S_Init+0x208>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	2b06      	cmp	r3, #6
 8003d9e:	d003      	beq.n	8003da8 <HAL_I2S_Init+0x208>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	2b0a      	cmp	r3, #10
 8003da6:	d10a      	bne.n	8003dbe <HAL_I2S_Init+0x21e>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_AFCNTR, (hi2s->Init.MasterKeepIOState));
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	68db      	ldr	r3, [r3, #12]
 8003dae:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	430a      	orrs	r2, r1
 8003dbc:	60da      	str	r2, [r3, #12]
  }

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	651a      	str	r2, [r3, #80]	@ 0x50
  hi2s->State     = HAL_I2S_STATE_READY;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  return HAL_OK;
 8003dcc:	2300      	movs	r3, #0
}
 8003dce:	4618      	mov	r0, r3
 8003dd0:	3720      	adds	r7, #32
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	bd80      	pop	{r7, pc}
 8003dd6:	bf00      	nop
 8003dd8:	cccccccd 	.word	0xcccccccd
 8003ddc:	fe00ffff 	.word	0xfe00ffff
 8003de0:	fdff9040 	.word	0xfdff9040

08003de4 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b086      	sub	sp, #24
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	60f8      	str	r0, [r7, #12]
 8003dec:	60b9      	str	r1, [r7, #8]
 8003dee:	4613      	mov	r3, r2
 8003df0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003df2:	2300      	movs	r3, #0
 8003df4:	75fb      	strb	r3, [r7, #23]

  if ((pData == NULL) || (Size == 0UL))
 8003df6:	68bb      	ldr	r3, [r7, #8]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d002      	beq.n	8003e02 <HAL_I2S_Receive_DMA+0x1e>
 8003dfc:	88fb      	ldrh	r3, [r7, #6]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d101      	bne.n	8003e06 <HAL_I2S_Receive_DMA+0x22>
  {
    return HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	e086      	b.n	8003f14 <HAL_I2S_Receive_DMA+0x130>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8003e0c:	b2db      	uxtb	r3, r3
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	d001      	beq.n	8003e16 <HAL_I2S_Receive_DMA+0x32>
  {
    return HAL_BUSY;
 8003e12:	2302      	movs	r3, #2
 8003e14:	e07e      	b.n	8003f14 <HAL_I2S_Receive_DMA+0x130>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8003e1c:	b2db      	uxtb	r3, r3
 8003e1e:	2b01      	cmp	r3, #1
 8003e20:	d101      	bne.n	8003e26 <HAL_I2S_Receive_DMA+0x42>
 8003e22:	2302      	movs	r3, #2
 8003e24:	e076      	b.n	8003f14 <HAL_I2S_Receive_DMA+0x130>
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2201      	movs	r2, #1
 8003e2a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Set state and reset error code */
  hi2s->State       = HAL_I2S_STATE_BUSY_RX;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	2204      	movs	r2, #4
 8003e32:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
  hi2s->ErrorCode   = HAL_I2S_ERROR_NONE;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	651a      	str	r2, [r3, #80]	@ 0x50
  hi2s->pRxBuffPtr  = pData;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	68ba      	ldr	r2, [r7, #8]
 8003e40:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2s->RxXferSize  = Size;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	88fa      	ldrh	r2, [r7, #6]
 8003e46:	871a      	strh	r2, [r3, #56]	@ 0x38
  hi2s->RxXferCount = Size;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	88fa      	ldrh	r2, [r7, #6]
 8003e4c:	875a      	strh	r2, [r3, #58]	@ 0x3a

  /* Init field not used in handle to zero */
  hi2s->pTxBuffPtr  = NULL;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	2200      	movs	r2, #0
 8003e52:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->TxXferSize  = (uint16_t)0UL;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2200      	movs	r2, #0
 8003e58:	861a      	strh	r2, [r3, #48]	@ 0x30
  hi2s->TxXferCount = (uint16_t)0UL;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	865a      	strh	r2, [r3, #50]	@ 0x32


  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e64:	4a2d      	ldr	r2, [pc, #180]	@ (8003f1c <HAL_I2S_Receive_DMA+0x138>)
 8003e66:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e6c:	4a2c      	ldr	r2, [pc, #176]	@ (8003f20 <HAL_I2S_Receive_DMA+0x13c>)
 8003e6e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e74:	4a2b      	ldr	r2, [pc, #172]	@ (8003f24 <HAL_I2S_Receive_DMA+0x140>)
 8003e76:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->RXDR, (uint32_t)hi2s->pRxBuffPtr,
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	3330      	adds	r3, #48	@ 0x30
 8003e82:	4619      	mov	r1, r3
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e88:	461a      	mov	r2, r3
                                 hi2s->RxXferCount))
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8003e8e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->RXDR, (uint32_t)hi2s->pRxBuffPtr,
 8003e90:	f7fd ff40 	bl	8001d14 <HAL_DMA_Start_IT>
 8003e94:	4603      	mov	r3, r0
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d011      	beq.n	8003ebe <HAL_I2S_Receive_DMA+0xda>
  {
    /* Update I2S error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e9e:	f043 0208 	orr.w	r2, r3, #8
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	651a      	str	r2, [r3, #80]	@ 0x50
    hi2s->State = HAL_I2S_STATE_READY;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2201      	movs	r2, #1
 8003eaa:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
    errorcode = HAL_ERROR;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	75fb      	strb	r3, [r7, #23]
    __HAL_UNLOCK(hi2s);
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return errorcode;
 8003eba:	7dfb      	ldrb	r3, [r7, #23]
 8003ebc:	e02a      	b.n	8003f14 <HAL_I2S_Receive_DMA+0x130>
  }

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN))
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	689b      	ldr	r3, [r3, #8]
 8003ec4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d107      	bne.n	8003edc <HAL_I2S_Receive_DMA+0xf8>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	689a      	ldr	r2, [r3, #8]
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003eda:	609a      	str	r2, [r3, #8]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR1, SPI_CR1_SPE))
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f003 0301 	and.w	r3, r3, #1
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d107      	bne.n	8003efa <HAL_I2S_Receive_DMA+0x116>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	681a      	ldr	r2, [r3, #0]
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f042 0201 	orr.w	r2, r2, #1
 8003ef8:	601a      	str	r2, [r3, #0]
  }

  /* Start the transfer */
  SET_BIT(hi2s->Instance->CR1, SPI_CR1_CSTART);
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	681a      	ldr	r2, [r3, #0]
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f08:	601a      	str	r2, [r3, #0]

  __HAL_UNLOCK(hi2s);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  return errorcode;
 8003f12:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	3718      	adds	r7, #24
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}
 8003f1c:	08003fa7 	.word	0x08003fa7
 8003f20:	08003f65 	.word	0x08003f65
 8003f24:	08003fc3 	.word	0x08003fc3

08003f28 <HAL_I2S_RxHalfCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	b083      	sub	sp, #12
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxHalfCpltCallback could be implemented in the user file
   */
}
 8003f30:	bf00      	nop
 8003f32:	370c      	adds	r7, #12
 8003f34:	46bd      	mov	sp, r7
 8003f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3a:	4770      	bx	lr

08003f3c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b083      	sub	sp, #12
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003f44:	bf00      	nop
 8003f46:	370c      	adds	r7, #12
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4e:	4770      	bx	lr

08003f50 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003f50:	b480      	push	{r7}
 8003f52:	b083      	sub	sp, #12
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003f58:	bf00      	nop
 8003f5a:	370c      	adds	r7, #12
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f62:	4770      	bx	lr

08003f64 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *         the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b084      	sub	sp, #16
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f70:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	69db      	ldr	r3, [r3, #28]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d10e      	bne.n	8003f98 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN);
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	689a      	ldr	r2, [r3, #8]
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003f88:	609a      	str	r2, [r3, #8]
    hi2s->RxXferCount = (uint16_t)0UL;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	875a      	strh	r2, [r3, #58]	@ 0x3a
    hi2s->State = HAL_I2S_STATE_READY;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2201      	movs	r2, #1
 8003f94:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 8003f98:	68f8      	ldr	r0, [r7, #12]
 8003f9a:	f7ff ffcf 	bl	8003f3c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003f9e:	bf00      	nop
 8003fa0:	3710      	adds	r7, #16
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bd80      	pop	{r7, pc}

08003fa6 <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *         the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003fa6:	b580      	push	{r7, lr}
 8003fa8:	b084      	sub	sp, #16
 8003faa:	af00      	add	r7, sp, #0
 8003fac:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fb2:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 8003fb4:	68f8      	ldr	r0, [r7, #12]
 8003fb6:	f7ff ffb7 	bl	8003f28 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003fba:	bf00      	nop
 8003fbc:	3710      	adds	r7, #16
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}

08003fc2 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *         the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8003fc2:	b580      	push	{r7, lr}
 8003fc4:	b084      	sub	sp, #16
 8003fc6:	af00      	add	r7, sp, #0
 8003fc8:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fce:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CFG1, (SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN));
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	689a      	ldr	r2, [r3, #8]
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8003fde:	609a      	str	r2, [r3, #8]
  hi2s->TxXferCount = (uint16_t) 0UL;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	865a      	strh	r2, [r3, #50]	@ 0x32
  hi2s->RxXferCount = (uint16_t) 0UL;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	875a      	strh	r2, [r3, #58]	@ 0x3a

  hi2s->State = HAL_I2S_STATE_READY;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2201      	movs	r2, #1
 8003ff0:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ff8:	f043 0208 	orr.w	r2, r3, #8
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8004000:	68f8      	ldr	r0, [r7, #12]
 8004002:	f7ff ffa5 	bl	8003f50 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004006:	bf00      	nop
 8004008:	3710      	adds	r7, #16
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}
	...

08004010 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b084      	sub	sp, #16
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8004018:	4b19      	ldr	r3, [pc, #100]	@ (8004080 <HAL_PWREx_ConfigSupply+0x70>)
 800401a:	68db      	ldr	r3, [r3, #12]
 800401c:	f003 0304 	and.w	r3, r3, #4
 8004020:	2b04      	cmp	r3, #4
 8004022:	d00a      	beq.n	800403a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004024:	4b16      	ldr	r3, [pc, #88]	@ (8004080 <HAL_PWREx_ConfigSupply+0x70>)
 8004026:	68db      	ldr	r3, [r3, #12]
 8004028:	f003 0307 	and.w	r3, r3, #7
 800402c:	687a      	ldr	r2, [r7, #4]
 800402e:	429a      	cmp	r2, r3
 8004030:	d001      	beq.n	8004036 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e01f      	b.n	8004076 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8004036:	2300      	movs	r3, #0
 8004038:	e01d      	b.n	8004076 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800403a:	4b11      	ldr	r3, [pc, #68]	@ (8004080 <HAL_PWREx_ConfigSupply+0x70>)
 800403c:	68db      	ldr	r3, [r3, #12]
 800403e:	f023 0207 	bic.w	r2, r3, #7
 8004042:	490f      	ldr	r1, [pc, #60]	@ (8004080 <HAL_PWREx_ConfigSupply+0x70>)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	4313      	orrs	r3, r2
 8004048:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800404a:	f7fd f943 	bl	80012d4 <HAL_GetTick>
 800404e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004050:	e009      	b.n	8004066 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004052:	f7fd f93f 	bl	80012d4 <HAL_GetTick>
 8004056:	4602      	mov	r2, r0
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	1ad3      	subs	r3, r2, r3
 800405c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004060:	d901      	bls.n	8004066 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e007      	b.n	8004076 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004066:	4b06      	ldr	r3, [pc, #24]	@ (8004080 <HAL_PWREx_ConfigSupply+0x70>)
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800406e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004072:	d1ee      	bne.n	8004052 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8004074:	2300      	movs	r3, #0
}
 8004076:	4618      	mov	r0, r3
 8004078:	3710      	adds	r7, #16
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}
 800407e:	bf00      	nop
 8004080:	58024800 	.word	0x58024800

08004084 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b08c      	sub	sp, #48	@ 0x30
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d102      	bne.n	8004098 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004092:	2301      	movs	r3, #1
 8004094:	f000 bc48 	b.w	8004928 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f003 0301 	and.w	r3, r3, #1
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	f000 8088 	beq.w	80041b6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80040a6:	4b99      	ldr	r3, [pc, #612]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 80040a8:	691b      	ldr	r3, [r3, #16]
 80040aa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80040ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80040b0:	4b96      	ldr	r3, [pc, #600]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 80040b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80040b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040b8:	2b10      	cmp	r3, #16
 80040ba:	d007      	beq.n	80040cc <HAL_RCC_OscConfig+0x48>
 80040bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040be:	2b18      	cmp	r3, #24
 80040c0:	d111      	bne.n	80040e6 <HAL_RCC_OscConfig+0x62>
 80040c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040c4:	f003 0303 	and.w	r3, r3, #3
 80040c8:	2b02      	cmp	r3, #2
 80040ca:	d10c      	bne.n	80040e6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040cc:	4b8f      	ldr	r3, [pc, #572]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d06d      	beq.n	80041b4 <HAL_RCC_OscConfig+0x130>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d169      	bne.n	80041b4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80040e0:	2301      	movs	r3, #1
 80040e2:	f000 bc21 	b.w	8004928 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040ee:	d106      	bne.n	80040fe <HAL_RCC_OscConfig+0x7a>
 80040f0:	4b86      	ldr	r3, [pc, #536]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a85      	ldr	r2, [pc, #532]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 80040f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040fa:	6013      	str	r3, [r2, #0]
 80040fc:	e02e      	b.n	800415c <HAL_RCC_OscConfig+0xd8>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d10c      	bne.n	8004120 <HAL_RCC_OscConfig+0x9c>
 8004106:	4b81      	ldr	r3, [pc, #516]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a80      	ldr	r2, [pc, #512]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 800410c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004110:	6013      	str	r3, [r2, #0]
 8004112:	4b7e      	ldr	r3, [pc, #504]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4a7d      	ldr	r2, [pc, #500]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 8004118:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800411c:	6013      	str	r3, [r2, #0]
 800411e:	e01d      	b.n	800415c <HAL_RCC_OscConfig+0xd8>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004128:	d10c      	bne.n	8004144 <HAL_RCC_OscConfig+0xc0>
 800412a:	4b78      	ldr	r3, [pc, #480]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a77      	ldr	r2, [pc, #476]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 8004130:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004134:	6013      	str	r3, [r2, #0]
 8004136:	4b75      	ldr	r3, [pc, #468]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a74      	ldr	r2, [pc, #464]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 800413c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004140:	6013      	str	r3, [r2, #0]
 8004142:	e00b      	b.n	800415c <HAL_RCC_OscConfig+0xd8>
 8004144:	4b71      	ldr	r3, [pc, #452]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a70      	ldr	r2, [pc, #448]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 800414a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800414e:	6013      	str	r3, [r2, #0]
 8004150:	4b6e      	ldr	r3, [pc, #440]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a6d      	ldr	r2, [pc, #436]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 8004156:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800415a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d013      	beq.n	800418c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004164:	f7fd f8b6 	bl	80012d4 <HAL_GetTick>
 8004168:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800416a:	e008      	b.n	800417e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800416c:	f7fd f8b2 	bl	80012d4 <HAL_GetTick>
 8004170:	4602      	mov	r2, r0
 8004172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004174:	1ad3      	subs	r3, r2, r3
 8004176:	2b64      	cmp	r3, #100	@ 0x64
 8004178:	d901      	bls.n	800417e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800417a:	2303      	movs	r3, #3
 800417c:	e3d4      	b.n	8004928 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800417e:	4b63      	ldr	r3, [pc, #396]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004186:	2b00      	cmp	r3, #0
 8004188:	d0f0      	beq.n	800416c <HAL_RCC_OscConfig+0xe8>
 800418a:	e014      	b.n	80041b6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800418c:	f7fd f8a2 	bl	80012d4 <HAL_GetTick>
 8004190:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004192:	e008      	b.n	80041a6 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004194:	f7fd f89e 	bl	80012d4 <HAL_GetTick>
 8004198:	4602      	mov	r2, r0
 800419a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800419c:	1ad3      	subs	r3, r2, r3
 800419e:	2b64      	cmp	r3, #100	@ 0x64
 80041a0:	d901      	bls.n	80041a6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80041a2:	2303      	movs	r3, #3
 80041a4:	e3c0      	b.n	8004928 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80041a6:	4b59      	ldr	r3, [pc, #356]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d1f0      	bne.n	8004194 <HAL_RCC_OscConfig+0x110>
 80041b2:	e000      	b.n	80041b6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f003 0302 	and.w	r3, r3, #2
 80041be:	2b00      	cmp	r3, #0
 80041c0:	f000 80ca 	beq.w	8004358 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80041c4:	4b51      	ldr	r3, [pc, #324]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 80041c6:	691b      	ldr	r3, [r3, #16]
 80041c8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80041cc:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80041ce:	4b4f      	ldr	r3, [pc, #316]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 80041d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041d2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80041d4:	6a3b      	ldr	r3, [r7, #32]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d007      	beq.n	80041ea <HAL_RCC_OscConfig+0x166>
 80041da:	6a3b      	ldr	r3, [r7, #32]
 80041dc:	2b18      	cmp	r3, #24
 80041de:	d156      	bne.n	800428e <HAL_RCC_OscConfig+0x20a>
 80041e0:	69fb      	ldr	r3, [r7, #28]
 80041e2:	f003 0303 	and.w	r3, r3, #3
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d151      	bne.n	800428e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80041ea:	4b48      	ldr	r3, [pc, #288]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f003 0304 	and.w	r3, r3, #4
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d005      	beq.n	8004202 <HAL_RCC_OscConfig+0x17e>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	68db      	ldr	r3, [r3, #12]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d101      	bne.n	8004202 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80041fe:	2301      	movs	r3, #1
 8004200:	e392      	b.n	8004928 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004202:	4b42      	ldr	r3, [pc, #264]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f023 0219 	bic.w	r2, r3, #25
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	68db      	ldr	r3, [r3, #12]
 800420e:	493f      	ldr	r1, [pc, #252]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 8004210:	4313      	orrs	r3, r2
 8004212:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004214:	f7fd f85e 	bl	80012d4 <HAL_GetTick>
 8004218:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800421a:	e008      	b.n	800422e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800421c:	f7fd f85a 	bl	80012d4 <HAL_GetTick>
 8004220:	4602      	mov	r2, r0
 8004222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004224:	1ad3      	subs	r3, r2, r3
 8004226:	2b02      	cmp	r3, #2
 8004228:	d901      	bls.n	800422e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800422a:	2303      	movs	r3, #3
 800422c:	e37c      	b.n	8004928 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800422e:	4b37      	ldr	r3, [pc, #220]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f003 0304 	and.w	r3, r3, #4
 8004236:	2b00      	cmp	r3, #0
 8004238:	d0f0      	beq.n	800421c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800423a:	f7fd f87b 	bl	8001334 <HAL_GetREVID>
 800423e:	4603      	mov	r3, r0
 8004240:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004244:	4293      	cmp	r3, r2
 8004246:	d817      	bhi.n	8004278 <HAL_RCC_OscConfig+0x1f4>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	691b      	ldr	r3, [r3, #16]
 800424c:	2b40      	cmp	r3, #64	@ 0x40
 800424e:	d108      	bne.n	8004262 <HAL_RCC_OscConfig+0x1de>
 8004250:	4b2e      	ldr	r3, [pc, #184]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004258:	4a2c      	ldr	r2, [pc, #176]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 800425a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800425e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004260:	e07a      	b.n	8004358 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004262:	4b2a      	ldr	r3, [pc, #168]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	691b      	ldr	r3, [r3, #16]
 800426e:	031b      	lsls	r3, r3, #12
 8004270:	4926      	ldr	r1, [pc, #152]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 8004272:	4313      	orrs	r3, r2
 8004274:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004276:	e06f      	b.n	8004358 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004278:	4b24      	ldr	r3, [pc, #144]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	691b      	ldr	r3, [r3, #16]
 8004284:	061b      	lsls	r3, r3, #24
 8004286:	4921      	ldr	r1, [pc, #132]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 8004288:	4313      	orrs	r3, r2
 800428a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800428c:	e064      	b.n	8004358 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	68db      	ldr	r3, [r3, #12]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d047      	beq.n	8004326 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004296:	4b1d      	ldr	r3, [pc, #116]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f023 0219 	bic.w	r2, r3, #25
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	68db      	ldr	r3, [r3, #12]
 80042a2:	491a      	ldr	r1, [pc, #104]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 80042a4:	4313      	orrs	r3, r2
 80042a6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042a8:	f7fd f814 	bl	80012d4 <HAL_GetTick>
 80042ac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80042ae:	e008      	b.n	80042c2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042b0:	f7fd f810 	bl	80012d4 <HAL_GetTick>
 80042b4:	4602      	mov	r2, r0
 80042b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042b8:	1ad3      	subs	r3, r2, r3
 80042ba:	2b02      	cmp	r3, #2
 80042bc:	d901      	bls.n	80042c2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80042be:	2303      	movs	r3, #3
 80042c0:	e332      	b.n	8004928 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80042c2:	4b12      	ldr	r3, [pc, #72]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f003 0304 	and.w	r3, r3, #4
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d0f0      	beq.n	80042b0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042ce:	f7fd f831 	bl	8001334 <HAL_GetREVID>
 80042d2:	4603      	mov	r3, r0
 80042d4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80042d8:	4293      	cmp	r3, r2
 80042da:	d819      	bhi.n	8004310 <HAL_RCC_OscConfig+0x28c>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	691b      	ldr	r3, [r3, #16]
 80042e0:	2b40      	cmp	r3, #64	@ 0x40
 80042e2:	d108      	bne.n	80042f6 <HAL_RCC_OscConfig+0x272>
 80042e4:	4b09      	ldr	r3, [pc, #36]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 80042e6:	685b      	ldr	r3, [r3, #4]
 80042e8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80042ec:	4a07      	ldr	r2, [pc, #28]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 80042ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042f2:	6053      	str	r3, [r2, #4]
 80042f4:	e030      	b.n	8004358 <HAL_RCC_OscConfig+0x2d4>
 80042f6:	4b05      	ldr	r3, [pc, #20]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	691b      	ldr	r3, [r3, #16]
 8004302:	031b      	lsls	r3, r3, #12
 8004304:	4901      	ldr	r1, [pc, #4]	@ (800430c <HAL_RCC_OscConfig+0x288>)
 8004306:	4313      	orrs	r3, r2
 8004308:	604b      	str	r3, [r1, #4]
 800430a:	e025      	b.n	8004358 <HAL_RCC_OscConfig+0x2d4>
 800430c:	58024400 	.word	0x58024400
 8004310:	4b9a      	ldr	r3, [pc, #616]	@ (800457c <HAL_RCC_OscConfig+0x4f8>)
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	691b      	ldr	r3, [r3, #16]
 800431c:	061b      	lsls	r3, r3, #24
 800431e:	4997      	ldr	r1, [pc, #604]	@ (800457c <HAL_RCC_OscConfig+0x4f8>)
 8004320:	4313      	orrs	r3, r2
 8004322:	604b      	str	r3, [r1, #4]
 8004324:	e018      	b.n	8004358 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004326:	4b95      	ldr	r3, [pc, #596]	@ (800457c <HAL_RCC_OscConfig+0x4f8>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4a94      	ldr	r2, [pc, #592]	@ (800457c <HAL_RCC_OscConfig+0x4f8>)
 800432c:	f023 0301 	bic.w	r3, r3, #1
 8004330:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004332:	f7fc ffcf 	bl	80012d4 <HAL_GetTick>
 8004336:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004338:	e008      	b.n	800434c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800433a:	f7fc ffcb 	bl	80012d4 <HAL_GetTick>
 800433e:	4602      	mov	r2, r0
 8004340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004342:	1ad3      	subs	r3, r2, r3
 8004344:	2b02      	cmp	r3, #2
 8004346:	d901      	bls.n	800434c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8004348:	2303      	movs	r3, #3
 800434a:	e2ed      	b.n	8004928 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800434c:	4b8b      	ldr	r3, [pc, #556]	@ (800457c <HAL_RCC_OscConfig+0x4f8>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f003 0304 	and.w	r3, r3, #4
 8004354:	2b00      	cmp	r3, #0
 8004356:	d1f0      	bne.n	800433a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f003 0310 	and.w	r3, r3, #16
 8004360:	2b00      	cmp	r3, #0
 8004362:	f000 80a9 	beq.w	80044b8 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004366:	4b85      	ldr	r3, [pc, #532]	@ (800457c <HAL_RCC_OscConfig+0x4f8>)
 8004368:	691b      	ldr	r3, [r3, #16]
 800436a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800436e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004370:	4b82      	ldr	r3, [pc, #520]	@ (800457c <HAL_RCC_OscConfig+0x4f8>)
 8004372:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004374:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004376:	69bb      	ldr	r3, [r7, #24]
 8004378:	2b08      	cmp	r3, #8
 800437a:	d007      	beq.n	800438c <HAL_RCC_OscConfig+0x308>
 800437c:	69bb      	ldr	r3, [r7, #24]
 800437e:	2b18      	cmp	r3, #24
 8004380:	d13a      	bne.n	80043f8 <HAL_RCC_OscConfig+0x374>
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	f003 0303 	and.w	r3, r3, #3
 8004388:	2b01      	cmp	r3, #1
 800438a:	d135      	bne.n	80043f8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800438c:	4b7b      	ldr	r3, [pc, #492]	@ (800457c <HAL_RCC_OscConfig+0x4f8>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004394:	2b00      	cmp	r3, #0
 8004396:	d005      	beq.n	80043a4 <HAL_RCC_OscConfig+0x320>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	69db      	ldr	r3, [r3, #28]
 800439c:	2b80      	cmp	r3, #128	@ 0x80
 800439e:	d001      	beq.n	80043a4 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	e2c1      	b.n	8004928 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80043a4:	f7fc ffc6 	bl	8001334 <HAL_GetREVID>
 80043a8:	4603      	mov	r3, r0
 80043aa:	f241 0203 	movw	r2, #4099	@ 0x1003
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d817      	bhi.n	80043e2 <HAL_RCC_OscConfig+0x35e>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6a1b      	ldr	r3, [r3, #32]
 80043b6:	2b20      	cmp	r3, #32
 80043b8:	d108      	bne.n	80043cc <HAL_RCC_OscConfig+0x348>
 80043ba:	4b70      	ldr	r3, [pc, #448]	@ (800457c <HAL_RCC_OscConfig+0x4f8>)
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80043c2:	4a6e      	ldr	r2, [pc, #440]	@ (800457c <HAL_RCC_OscConfig+0x4f8>)
 80043c4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80043c8:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80043ca:	e075      	b.n	80044b8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80043cc:	4b6b      	ldr	r3, [pc, #428]	@ (800457c <HAL_RCC_OscConfig+0x4f8>)
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6a1b      	ldr	r3, [r3, #32]
 80043d8:	069b      	lsls	r3, r3, #26
 80043da:	4968      	ldr	r1, [pc, #416]	@ (800457c <HAL_RCC_OscConfig+0x4f8>)
 80043dc:	4313      	orrs	r3, r2
 80043de:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80043e0:	e06a      	b.n	80044b8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80043e2:	4b66      	ldr	r3, [pc, #408]	@ (800457c <HAL_RCC_OscConfig+0x4f8>)
 80043e4:	68db      	ldr	r3, [r3, #12]
 80043e6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6a1b      	ldr	r3, [r3, #32]
 80043ee:	061b      	lsls	r3, r3, #24
 80043f0:	4962      	ldr	r1, [pc, #392]	@ (800457c <HAL_RCC_OscConfig+0x4f8>)
 80043f2:	4313      	orrs	r3, r2
 80043f4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80043f6:	e05f      	b.n	80044b8 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	69db      	ldr	r3, [r3, #28]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d042      	beq.n	8004486 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004400:	4b5e      	ldr	r3, [pc, #376]	@ (800457c <HAL_RCC_OscConfig+0x4f8>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a5d      	ldr	r2, [pc, #372]	@ (800457c <HAL_RCC_OscConfig+0x4f8>)
 8004406:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800440a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800440c:	f7fc ff62 	bl	80012d4 <HAL_GetTick>
 8004410:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004412:	e008      	b.n	8004426 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004414:	f7fc ff5e 	bl	80012d4 <HAL_GetTick>
 8004418:	4602      	mov	r2, r0
 800441a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800441c:	1ad3      	subs	r3, r2, r3
 800441e:	2b02      	cmp	r3, #2
 8004420:	d901      	bls.n	8004426 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8004422:	2303      	movs	r3, #3
 8004424:	e280      	b.n	8004928 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004426:	4b55      	ldr	r3, [pc, #340]	@ (800457c <HAL_RCC_OscConfig+0x4f8>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800442e:	2b00      	cmp	r3, #0
 8004430:	d0f0      	beq.n	8004414 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004432:	f7fc ff7f 	bl	8001334 <HAL_GetREVID>
 8004436:	4603      	mov	r3, r0
 8004438:	f241 0203 	movw	r2, #4099	@ 0x1003
 800443c:	4293      	cmp	r3, r2
 800443e:	d817      	bhi.n	8004470 <HAL_RCC_OscConfig+0x3ec>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6a1b      	ldr	r3, [r3, #32]
 8004444:	2b20      	cmp	r3, #32
 8004446:	d108      	bne.n	800445a <HAL_RCC_OscConfig+0x3d6>
 8004448:	4b4c      	ldr	r3, [pc, #304]	@ (800457c <HAL_RCC_OscConfig+0x4f8>)
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004450:	4a4a      	ldr	r2, [pc, #296]	@ (800457c <HAL_RCC_OscConfig+0x4f8>)
 8004452:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004456:	6053      	str	r3, [r2, #4]
 8004458:	e02e      	b.n	80044b8 <HAL_RCC_OscConfig+0x434>
 800445a:	4b48      	ldr	r3, [pc, #288]	@ (800457c <HAL_RCC_OscConfig+0x4f8>)
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6a1b      	ldr	r3, [r3, #32]
 8004466:	069b      	lsls	r3, r3, #26
 8004468:	4944      	ldr	r1, [pc, #272]	@ (800457c <HAL_RCC_OscConfig+0x4f8>)
 800446a:	4313      	orrs	r3, r2
 800446c:	604b      	str	r3, [r1, #4]
 800446e:	e023      	b.n	80044b8 <HAL_RCC_OscConfig+0x434>
 8004470:	4b42      	ldr	r3, [pc, #264]	@ (800457c <HAL_RCC_OscConfig+0x4f8>)
 8004472:	68db      	ldr	r3, [r3, #12]
 8004474:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6a1b      	ldr	r3, [r3, #32]
 800447c:	061b      	lsls	r3, r3, #24
 800447e:	493f      	ldr	r1, [pc, #252]	@ (800457c <HAL_RCC_OscConfig+0x4f8>)
 8004480:	4313      	orrs	r3, r2
 8004482:	60cb      	str	r3, [r1, #12]
 8004484:	e018      	b.n	80044b8 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004486:	4b3d      	ldr	r3, [pc, #244]	@ (800457c <HAL_RCC_OscConfig+0x4f8>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a3c      	ldr	r2, [pc, #240]	@ (800457c <HAL_RCC_OscConfig+0x4f8>)
 800448c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004490:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004492:	f7fc ff1f 	bl	80012d4 <HAL_GetTick>
 8004496:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004498:	e008      	b.n	80044ac <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800449a:	f7fc ff1b 	bl	80012d4 <HAL_GetTick>
 800449e:	4602      	mov	r2, r0
 80044a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044a2:	1ad3      	subs	r3, r2, r3
 80044a4:	2b02      	cmp	r3, #2
 80044a6:	d901      	bls.n	80044ac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80044a8:	2303      	movs	r3, #3
 80044aa:	e23d      	b.n	8004928 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80044ac:	4b33      	ldr	r3, [pc, #204]	@ (800457c <HAL_RCC_OscConfig+0x4f8>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d1f0      	bne.n	800449a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f003 0308 	and.w	r3, r3, #8
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d036      	beq.n	8004532 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	695b      	ldr	r3, [r3, #20]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d019      	beq.n	8004500 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80044cc:	4b2b      	ldr	r3, [pc, #172]	@ (800457c <HAL_RCC_OscConfig+0x4f8>)
 80044ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044d0:	4a2a      	ldr	r2, [pc, #168]	@ (800457c <HAL_RCC_OscConfig+0x4f8>)
 80044d2:	f043 0301 	orr.w	r3, r3, #1
 80044d6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044d8:	f7fc fefc 	bl	80012d4 <HAL_GetTick>
 80044dc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80044de:	e008      	b.n	80044f2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044e0:	f7fc fef8 	bl	80012d4 <HAL_GetTick>
 80044e4:	4602      	mov	r2, r0
 80044e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044e8:	1ad3      	subs	r3, r2, r3
 80044ea:	2b02      	cmp	r3, #2
 80044ec:	d901      	bls.n	80044f2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80044ee:	2303      	movs	r3, #3
 80044f0:	e21a      	b.n	8004928 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80044f2:	4b22      	ldr	r3, [pc, #136]	@ (800457c <HAL_RCC_OscConfig+0x4f8>)
 80044f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044f6:	f003 0302 	and.w	r3, r3, #2
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d0f0      	beq.n	80044e0 <HAL_RCC_OscConfig+0x45c>
 80044fe:	e018      	b.n	8004532 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004500:	4b1e      	ldr	r3, [pc, #120]	@ (800457c <HAL_RCC_OscConfig+0x4f8>)
 8004502:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004504:	4a1d      	ldr	r2, [pc, #116]	@ (800457c <HAL_RCC_OscConfig+0x4f8>)
 8004506:	f023 0301 	bic.w	r3, r3, #1
 800450a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800450c:	f7fc fee2 	bl	80012d4 <HAL_GetTick>
 8004510:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004512:	e008      	b.n	8004526 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004514:	f7fc fede 	bl	80012d4 <HAL_GetTick>
 8004518:	4602      	mov	r2, r0
 800451a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800451c:	1ad3      	subs	r3, r2, r3
 800451e:	2b02      	cmp	r3, #2
 8004520:	d901      	bls.n	8004526 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8004522:	2303      	movs	r3, #3
 8004524:	e200      	b.n	8004928 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004526:	4b15      	ldr	r3, [pc, #84]	@ (800457c <HAL_RCC_OscConfig+0x4f8>)
 8004528:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800452a:	f003 0302 	and.w	r3, r3, #2
 800452e:	2b00      	cmp	r3, #0
 8004530:	d1f0      	bne.n	8004514 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f003 0320 	and.w	r3, r3, #32
 800453a:	2b00      	cmp	r3, #0
 800453c:	d039      	beq.n	80045b2 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	699b      	ldr	r3, [r3, #24]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d01c      	beq.n	8004580 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004546:	4b0d      	ldr	r3, [pc, #52]	@ (800457c <HAL_RCC_OscConfig+0x4f8>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a0c      	ldr	r2, [pc, #48]	@ (800457c <HAL_RCC_OscConfig+0x4f8>)
 800454c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004550:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004552:	f7fc febf 	bl	80012d4 <HAL_GetTick>
 8004556:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004558:	e008      	b.n	800456c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800455a:	f7fc febb 	bl	80012d4 <HAL_GetTick>
 800455e:	4602      	mov	r2, r0
 8004560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004562:	1ad3      	subs	r3, r2, r3
 8004564:	2b02      	cmp	r3, #2
 8004566:	d901      	bls.n	800456c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8004568:	2303      	movs	r3, #3
 800456a:	e1dd      	b.n	8004928 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800456c:	4b03      	ldr	r3, [pc, #12]	@ (800457c <HAL_RCC_OscConfig+0x4f8>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004574:	2b00      	cmp	r3, #0
 8004576:	d0f0      	beq.n	800455a <HAL_RCC_OscConfig+0x4d6>
 8004578:	e01b      	b.n	80045b2 <HAL_RCC_OscConfig+0x52e>
 800457a:	bf00      	nop
 800457c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004580:	4b9b      	ldr	r3, [pc, #620]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a9a      	ldr	r2, [pc, #616]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 8004586:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800458a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800458c:	f7fc fea2 	bl	80012d4 <HAL_GetTick>
 8004590:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004592:	e008      	b.n	80045a6 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004594:	f7fc fe9e 	bl	80012d4 <HAL_GetTick>
 8004598:	4602      	mov	r2, r0
 800459a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800459c:	1ad3      	subs	r3, r2, r3
 800459e:	2b02      	cmp	r3, #2
 80045a0:	d901      	bls.n	80045a6 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80045a2:	2303      	movs	r3, #3
 80045a4:	e1c0      	b.n	8004928 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80045a6:	4b92      	ldr	r3, [pc, #584]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d1f0      	bne.n	8004594 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f003 0304 	and.w	r3, r3, #4
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	f000 8081 	beq.w	80046c2 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80045c0:	4b8c      	ldr	r3, [pc, #560]	@ (80047f4 <HAL_RCC_OscConfig+0x770>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a8b      	ldr	r2, [pc, #556]	@ (80047f4 <HAL_RCC_OscConfig+0x770>)
 80045c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045ca:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80045cc:	f7fc fe82 	bl	80012d4 <HAL_GetTick>
 80045d0:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80045d2:	e008      	b.n	80045e6 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045d4:	f7fc fe7e 	bl	80012d4 <HAL_GetTick>
 80045d8:	4602      	mov	r2, r0
 80045da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045dc:	1ad3      	subs	r3, r2, r3
 80045de:	2b64      	cmp	r3, #100	@ 0x64
 80045e0:	d901      	bls.n	80045e6 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80045e2:	2303      	movs	r3, #3
 80045e4:	e1a0      	b.n	8004928 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80045e6:	4b83      	ldr	r3, [pc, #524]	@ (80047f4 <HAL_RCC_OscConfig+0x770>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d0f0      	beq.n	80045d4 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	689b      	ldr	r3, [r3, #8]
 80045f6:	2b01      	cmp	r3, #1
 80045f8:	d106      	bne.n	8004608 <HAL_RCC_OscConfig+0x584>
 80045fa:	4b7d      	ldr	r3, [pc, #500]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 80045fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045fe:	4a7c      	ldr	r2, [pc, #496]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 8004600:	f043 0301 	orr.w	r3, r3, #1
 8004604:	6713      	str	r3, [r2, #112]	@ 0x70
 8004606:	e02d      	b.n	8004664 <HAL_RCC_OscConfig+0x5e0>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	689b      	ldr	r3, [r3, #8]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d10c      	bne.n	800462a <HAL_RCC_OscConfig+0x5a6>
 8004610:	4b77      	ldr	r3, [pc, #476]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 8004612:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004614:	4a76      	ldr	r2, [pc, #472]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 8004616:	f023 0301 	bic.w	r3, r3, #1
 800461a:	6713      	str	r3, [r2, #112]	@ 0x70
 800461c:	4b74      	ldr	r3, [pc, #464]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 800461e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004620:	4a73      	ldr	r2, [pc, #460]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 8004622:	f023 0304 	bic.w	r3, r3, #4
 8004626:	6713      	str	r3, [r2, #112]	@ 0x70
 8004628:	e01c      	b.n	8004664 <HAL_RCC_OscConfig+0x5e0>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	689b      	ldr	r3, [r3, #8]
 800462e:	2b05      	cmp	r3, #5
 8004630:	d10c      	bne.n	800464c <HAL_RCC_OscConfig+0x5c8>
 8004632:	4b6f      	ldr	r3, [pc, #444]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 8004634:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004636:	4a6e      	ldr	r2, [pc, #440]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 8004638:	f043 0304 	orr.w	r3, r3, #4
 800463c:	6713      	str	r3, [r2, #112]	@ 0x70
 800463e:	4b6c      	ldr	r3, [pc, #432]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 8004640:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004642:	4a6b      	ldr	r2, [pc, #428]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 8004644:	f043 0301 	orr.w	r3, r3, #1
 8004648:	6713      	str	r3, [r2, #112]	@ 0x70
 800464a:	e00b      	b.n	8004664 <HAL_RCC_OscConfig+0x5e0>
 800464c:	4b68      	ldr	r3, [pc, #416]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 800464e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004650:	4a67      	ldr	r2, [pc, #412]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 8004652:	f023 0301 	bic.w	r3, r3, #1
 8004656:	6713      	str	r3, [r2, #112]	@ 0x70
 8004658:	4b65      	ldr	r3, [pc, #404]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 800465a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800465c:	4a64      	ldr	r2, [pc, #400]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 800465e:	f023 0304 	bic.w	r3, r3, #4
 8004662:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d015      	beq.n	8004698 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800466c:	f7fc fe32 	bl	80012d4 <HAL_GetTick>
 8004670:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004672:	e00a      	b.n	800468a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004674:	f7fc fe2e 	bl	80012d4 <HAL_GetTick>
 8004678:	4602      	mov	r2, r0
 800467a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800467c:	1ad3      	subs	r3, r2, r3
 800467e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004682:	4293      	cmp	r3, r2
 8004684:	d901      	bls.n	800468a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8004686:	2303      	movs	r3, #3
 8004688:	e14e      	b.n	8004928 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800468a:	4b59      	ldr	r3, [pc, #356]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 800468c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800468e:	f003 0302 	and.w	r3, r3, #2
 8004692:	2b00      	cmp	r3, #0
 8004694:	d0ee      	beq.n	8004674 <HAL_RCC_OscConfig+0x5f0>
 8004696:	e014      	b.n	80046c2 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004698:	f7fc fe1c 	bl	80012d4 <HAL_GetTick>
 800469c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800469e:	e00a      	b.n	80046b6 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046a0:	f7fc fe18 	bl	80012d4 <HAL_GetTick>
 80046a4:	4602      	mov	r2, r0
 80046a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046a8:	1ad3      	subs	r3, r2, r3
 80046aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d901      	bls.n	80046b6 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80046b2:	2303      	movs	r3, #3
 80046b4:	e138      	b.n	8004928 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80046b6:	4b4e      	ldr	r3, [pc, #312]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 80046b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046ba:	f003 0302 	and.w	r3, r3, #2
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d1ee      	bne.n	80046a0 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	f000 812d 	beq.w	8004926 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80046cc:	4b48      	ldr	r3, [pc, #288]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 80046ce:	691b      	ldr	r3, [r3, #16]
 80046d0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80046d4:	2b18      	cmp	r3, #24
 80046d6:	f000 80bd 	beq.w	8004854 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046de:	2b02      	cmp	r3, #2
 80046e0:	f040 809e 	bne.w	8004820 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046e4:	4b42      	ldr	r3, [pc, #264]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4a41      	ldr	r2, [pc, #260]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 80046ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80046ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046f0:	f7fc fdf0 	bl	80012d4 <HAL_GetTick>
 80046f4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80046f6:	e008      	b.n	800470a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046f8:	f7fc fdec 	bl	80012d4 <HAL_GetTick>
 80046fc:	4602      	mov	r2, r0
 80046fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004700:	1ad3      	subs	r3, r2, r3
 8004702:	2b02      	cmp	r3, #2
 8004704:	d901      	bls.n	800470a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8004706:	2303      	movs	r3, #3
 8004708:	e10e      	b.n	8004928 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800470a:	4b39      	ldr	r3, [pc, #228]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004712:	2b00      	cmp	r3, #0
 8004714:	d1f0      	bne.n	80046f8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004716:	4b36      	ldr	r3, [pc, #216]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 8004718:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800471a:	4b37      	ldr	r3, [pc, #220]	@ (80047f8 <HAL_RCC_OscConfig+0x774>)
 800471c:	4013      	ands	r3, r2
 800471e:	687a      	ldr	r2, [r7, #4]
 8004720:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8004722:	687a      	ldr	r2, [r7, #4]
 8004724:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004726:	0112      	lsls	r2, r2, #4
 8004728:	430a      	orrs	r2, r1
 800472a:	4931      	ldr	r1, [pc, #196]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 800472c:	4313      	orrs	r3, r2
 800472e:	628b      	str	r3, [r1, #40]	@ 0x28
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004734:	3b01      	subs	r3, #1
 8004736:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800473e:	3b01      	subs	r3, #1
 8004740:	025b      	lsls	r3, r3, #9
 8004742:	b29b      	uxth	r3, r3
 8004744:	431a      	orrs	r2, r3
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800474a:	3b01      	subs	r3, #1
 800474c:	041b      	lsls	r3, r3, #16
 800474e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004752:	431a      	orrs	r2, r3
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004758:	3b01      	subs	r3, #1
 800475a:	061b      	lsls	r3, r3, #24
 800475c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004760:	4923      	ldr	r1, [pc, #140]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 8004762:	4313      	orrs	r3, r2
 8004764:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8004766:	4b22      	ldr	r3, [pc, #136]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 8004768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800476a:	4a21      	ldr	r2, [pc, #132]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 800476c:	f023 0301 	bic.w	r3, r3, #1
 8004770:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004772:	4b1f      	ldr	r3, [pc, #124]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 8004774:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004776:	4b21      	ldr	r3, [pc, #132]	@ (80047fc <HAL_RCC_OscConfig+0x778>)
 8004778:	4013      	ands	r3, r2
 800477a:	687a      	ldr	r2, [r7, #4]
 800477c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800477e:	00d2      	lsls	r2, r2, #3
 8004780:	491b      	ldr	r1, [pc, #108]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 8004782:	4313      	orrs	r3, r2
 8004784:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004786:	4b1a      	ldr	r3, [pc, #104]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 8004788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800478a:	f023 020c 	bic.w	r2, r3, #12
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004792:	4917      	ldr	r1, [pc, #92]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 8004794:	4313      	orrs	r3, r2
 8004796:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004798:	4b15      	ldr	r3, [pc, #84]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 800479a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800479c:	f023 0202 	bic.w	r2, r3, #2
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047a4:	4912      	ldr	r1, [pc, #72]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 80047a6:	4313      	orrs	r3, r2
 80047a8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80047aa:	4b11      	ldr	r3, [pc, #68]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 80047ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047ae:	4a10      	ldr	r2, [pc, #64]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 80047b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80047b6:	4b0e      	ldr	r3, [pc, #56]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 80047b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047ba:	4a0d      	ldr	r2, [pc, #52]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 80047bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80047c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80047c2:	4b0b      	ldr	r3, [pc, #44]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 80047c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047c6:	4a0a      	ldr	r2, [pc, #40]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 80047c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80047cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80047ce:	4b08      	ldr	r3, [pc, #32]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 80047d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047d2:	4a07      	ldr	r2, [pc, #28]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 80047d4:	f043 0301 	orr.w	r3, r3, #1
 80047d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80047da:	4b05      	ldr	r3, [pc, #20]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4a04      	ldr	r2, [pc, #16]	@ (80047f0 <HAL_RCC_OscConfig+0x76c>)
 80047e0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80047e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047e6:	f7fc fd75 	bl	80012d4 <HAL_GetTick>
 80047ea:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80047ec:	e011      	b.n	8004812 <HAL_RCC_OscConfig+0x78e>
 80047ee:	bf00      	nop
 80047f0:	58024400 	.word	0x58024400
 80047f4:	58024800 	.word	0x58024800
 80047f8:	fffffc0c 	.word	0xfffffc0c
 80047fc:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004800:	f7fc fd68 	bl	80012d4 <HAL_GetTick>
 8004804:	4602      	mov	r2, r0
 8004806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004808:	1ad3      	subs	r3, r2, r3
 800480a:	2b02      	cmp	r3, #2
 800480c:	d901      	bls.n	8004812 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800480e:	2303      	movs	r3, #3
 8004810:	e08a      	b.n	8004928 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004812:	4b47      	ldr	r3, [pc, #284]	@ (8004930 <HAL_RCC_OscConfig+0x8ac>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800481a:	2b00      	cmp	r3, #0
 800481c:	d0f0      	beq.n	8004800 <HAL_RCC_OscConfig+0x77c>
 800481e:	e082      	b.n	8004926 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004820:	4b43      	ldr	r3, [pc, #268]	@ (8004930 <HAL_RCC_OscConfig+0x8ac>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a42      	ldr	r2, [pc, #264]	@ (8004930 <HAL_RCC_OscConfig+0x8ac>)
 8004826:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800482a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800482c:	f7fc fd52 	bl	80012d4 <HAL_GetTick>
 8004830:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004832:	e008      	b.n	8004846 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004834:	f7fc fd4e 	bl	80012d4 <HAL_GetTick>
 8004838:	4602      	mov	r2, r0
 800483a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800483c:	1ad3      	subs	r3, r2, r3
 800483e:	2b02      	cmp	r3, #2
 8004840:	d901      	bls.n	8004846 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8004842:	2303      	movs	r3, #3
 8004844:	e070      	b.n	8004928 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004846:	4b3a      	ldr	r3, [pc, #232]	@ (8004930 <HAL_RCC_OscConfig+0x8ac>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800484e:	2b00      	cmp	r3, #0
 8004850:	d1f0      	bne.n	8004834 <HAL_RCC_OscConfig+0x7b0>
 8004852:	e068      	b.n	8004926 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004854:	4b36      	ldr	r3, [pc, #216]	@ (8004930 <HAL_RCC_OscConfig+0x8ac>)
 8004856:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004858:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800485a:	4b35      	ldr	r3, [pc, #212]	@ (8004930 <HAL_RCC_OscConfig+0x8ac>)
 800485c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800485e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004864:	2b01      	cmp	r3, #1
 8004866:	d031      	beq.n	80048cc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004868:	693b      	ldr	r3, [r7, #16]
 800486a:	f003 0203 	and.w	r2, r3, #3
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004872:	429a      	cmp	r2, r3
 8004874:	d12a      	bne.n	80048cc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004876:	693b      	ldr	r3, [r7, #16]
 8004878:	091b      	lsrs	r3, r3, #4
 800487a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004882:	429a      	cmp	r2, r3
 8004884:	d122      	bne.n	80048cc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004890:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004892:	429a      	cmp	r2, r3
 8004894:	d11a      	bne.n	80048cc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	0a5b      	lsrs	r3, r3, #9
 800489a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048a2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d111      	bne.n	80048cc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	0c1b      	lsrs	r3, r3, #16
 80048ac:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048b4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80048b6:	429a      	cmp	r2, r3
 80048b8:	d108      	bne.n	80048cc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	0e1b      	lsrs	r3, r3, #24
 80048be:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048c6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80048c8:	429a      	cmp	r2, r3
 80048ca:	d001      	beq.n	80048d0 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80048cc:	2301      	movs	r3, #1
 80048ce:	e02b      	b.n	8004928 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80048d0:	4b17      	ldr	r3, [pc, #92]	@ (8004930 <HAL_RCC_OscConfig+0x8ac>)
 80048d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048d4:	08db      	lsrs	r3, r3, #3
 80048d6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80048da:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048e0:	693a      	ldr	r2, [r7, #16]
 80048e2:	429a      	cmp	r2, r3
 80048e4:	d01f      	beq.n	8004926 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80048e6:	4b12      	ldr	r3, [pc, #72]	@ (8004930 <HAL_RCC_OscConfig+0x8ac>)
 80048e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048ea:	4a11      	ldr	r2, [pc, #68]	@ (8004930 <HAL_RCC_OscConfig+0x8ac>)
 80048ec:	f023 0301 	bic.w	r3, r3, #1
 80048f0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80048f2:	f7fc fcef 	bl	80012d4 <HAL_GetTick>
 80048f6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80048f8:	bf00      	nop
 80048fa:	f7fc fceb 	bl	80012d4 <HAL_GetTick>
 80048fe:	4602      	mov	r2, r0
 8004900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004902:	4293      	cmp	r3, r2
 8004904:	d0f9      	beq.n	80048fa <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004906:	4b0a      	ldr	r3, [pc, #40]	@ (8004930 <HAL_RCC_OscConfig+0x8ac>)
 8004908:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800490a:	4b0a      	ldr	r3, [pc, #40]	@ (8004934 <HAL_RCC_OscConfig+0x8b0>)
 800490c:	4013      	ands	r3, r2
 800490e:	687a      	ldr	r2, [r7, #4]
 8004910:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004912:	00d2      	lsls	r2, r2, #3
 8004914:	4906      	ldr	r1, [pc, #24]	@ (8004930 <HAL_RCC_OscConfig+0x8ac>)
 8004916:	4313      	orrs	r3, r2
 8004918:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800491a:	4b05      	ldr	r3, [pc, #20]	@ (8004930 <HAL_RCC_OscConfig+0x8ac>)
 800491c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800491e:	4a04      	ldr	r2, [pc, #16]	@ (8004930 <HAL_RCC_OscConfig+0x8ac>)
 8004920:	f043 0301 	orr.w	r3, r3, #1
 8004924:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8004926:	2300      	movs	r3, #0
}
 8004928:	4618      	mov	r0, r3
 800492a:	3730      	adds	r7, #48	@ 0x30
 800492c:	46bd      	mov	sp, r7
 800492e:	bd80      	pop	{r7, pc}
 8004930:	58024400 	.word	0x58024400
 8004934:	ffff0007 	.word	0xffff0007

08004938 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b086      	sub	sp, #24
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
 8004940:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d101      	bne.n	800494c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004948:	2301      	movs	r3, #1
 800494a:	e19c      	b.n	8004c86 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800494c:	4b8a      	ldr	r3, [pc, #552]	@ (8004b78 <HAL_RCC_ClockConfig+0x240>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f003 030f 	and.w	r3, r3, #15
 8004954:	683a      	ldr	r2, [r7, #0]
 8004956:	429a      	cmp	r2, r3
 8004958:	d910      	bls.n	800497c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800495a:	4b87      	ldr	r3, [pc, #540]	@ (8004b78 <HAL_RCC_ClockConfig+0x240>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f023 020f 	bic.w	r2, r3, #15
 8004962:	4985      	ldr	r1, [pc, #532]	@ (8004b78 <HAL_RCC_ClockConfig+0x240>)
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	4313      	orrs	r3, r2
 8004968:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800496a:	4b83      	ldr	r3, [pc, #524]	@ (8004b78 <HAL_RCC_ClockConfig+0x240>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f003 030f 	and.w	r3, r3, #15
 8004972:	683a      	ldr	r2, [r7, #0]
 8004974:	429a      	cmp	r2, r3
 8004976:	d001      	beq.n	800497c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	e184      	b.n	8004c86 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 0304 	and.w	r3, r3, #4
 8004984:	2b00      	cmp	r3, #0
 8004986:	d010      	beq.n	80049aa <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	691a      	ldr	r2, [r3, #16]
 800498c:	4b7b      	ldr	r3, [pc, #492]	@ (8004b7c <HAL_RCC_ClockConfig+0x244>)
 800498e:	699b      	ldr	r3, [r3, #24]
 8004990:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004994:	429a      	cmp	r2, r3
 8004996:	d908      	bls.n	80049aa <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004998:	4b78      	ldr	r3, [pc, #480]	@ (8004b7c <HAL_RCC_ClockConfig+0x244>)
 800499a:	699b      	ldr	r3, [r3, #24]
 800499c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	691b      	ldr	r3, [r3, #16]
 80049a4:	4975      	ldr	r1, [pc, #468]	@ (8004b7c <HAL_RCC_ClockConfig+0x244>)
 80049a6:	4313      	orrs	r3, r2
 80049a8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f003 0308 	and.w	r3, r3, #8
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d010      	beq.n	80049d8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	695a      	ldr	r2, [r3, #20]
 80049ba:	4b70      	ldr	r3, [pc, #448]	@ (8004b7c <HAL_RCC_ClockConfig+0x244>)
 80049bc:	69db      	ldr	r3, [r3, #28]
 80049be:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80049c2:	429a      	cmp	r2, r3
 80049c4:	d908      	bls.n	80049d8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80049c6:	4b6d      	ldr	r3, [pc, #436]	@ (8004b7c <HAL_RCC_ClockConfig+0x244>)
 80049c8:	69db      	ldr	r3, [r3, #28]
 80049ca:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	695b      	ldr	r3, [r3, #20]
 80049d2:	496a      	ldr	r1, [pc, #424]	@ (8004b7c <HAL_RCC_ClockConfig+0x244>)
 80049d4:	4313      	orrs	r3, r2
 80049d6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f003 0310 	and.w	r3, r3, #16
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d010      	beq.n	8004a06 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	699a      	ldr	r2, [r3, #24]
 80049e8:	4b64      	ldr	r3, [pc, #400]	@ (8004b7c <HAL_RCC_ClockConfig+0x244>)
 80049ea:	69db      	ldr	r3, [r3, #28]
 80049ec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80049f0:	429a      	cmp	r2, r3
 80049f2:	d908      	bls.n	8004a06 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80049f4:	4b61      	ldr	r3, [pc, #388]	@ (8004b7c <HAL_RCC_ClockConfig+0x244>)
 80049f6:	69db      	ldr	r3, [r3, #28]
 80049f8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	699b      	ldr	r3, [r3, #24]
 8004a00:	495e      	ldr	r1, [pc, #376]	@ (8004b7c <HAL_RCC_ClockConfig+0x244>)
 8004a02:	4313      	orrs	r3, r2
 8004a04:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f003 0320 	and.w	r3, r3, #32
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d010      	beq.n	8004a34 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	69da      	ldr	r2, [r3, #28]
 8004a16:	4b59      	ldr	r3, [pc, #356]	@ (8004b7c <HAL_RCC_ClockConfig+0x244>)
 8004a18:	6a1b      	ldr	r3, [r3, #32]
 8004a1a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004a1e:	429a      	cmp	r2, r3
 8004a20:	d908      	bls.n	8004a34 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004a22:	4b56      	ldr	r3, [pc, #344]	@ (8004b7c <HAL_RCC_ClockConfig+0x244>)
 8004a24:	6a1b      	ldr	r3, [r3, #32]
 8004a26:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	69db      	ldr	r3, [r3, #28]
 8004a2e:	4953      	ldr	r1, [pc, #332]	@ (8004b7c <HAL_RCC_ClockConfig+0x244>)
 8004a30:	4313      	orrs	r3, r2
 8004a32:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f003 0302 	and.w	r3, r3, #2
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d010      	beq.n	8004a62 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	68da      	ldr	r2, [r3, #12]
 8004a44:	4b4d      	ldr	r3, [pc, #308]	@ (8004b7c <HAL_RCC_ClockConfig+0x244>)
 8004a46:	699b      	ldr	r3, [r3, #24]
 8004a48:	f003 030f 	and.w	r3, r3, #15
 8004a4c:	429a      	cmp	r2, r3
 8004a4e:	d908      	bls.n	8004a62 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a50:	4b4a      	ldr	r3, [pc, #296]	@ (8004b7c <HAL_RCC_ClockConfig+0x244>)
 8004a52:	699b      	ldr	r3, [r3, #24]
 8004a54:	f023 020f 	bic.w	r2, r3, #15
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	68db      	ldr	r3, [r3, #12]
 8004a5c:	4947      	ldr	r1, [pc, #284]	@ (8004b7c <HAL_RCC_ClockConfig+0x244>)
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f003 0301 	and.w	r3, r3, #1
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d055      	beq.n	8004b1a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004a6e:	4b43      	ldr	r3, [pc, #268]	@ (8004b7c <HAL_RCC_ClockConfig+0x244>)
 8004a70:	699b      	ldr	r3, [r3, #24]
 8004a72:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	689b      	ldr	r3, [r3, #8]
 8004a7a:	4940      	ldr	r1, [pc, #256]	@ (8004b7c <HAL_RCC_ClockConfig+0x244>)
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	2b02      	cmp	r3, #2
 8004a86:	d107      	bne.n	8004a98 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004a88:	4b3c      	ldr	r3, [pc, #240]	@ (8004b7c <HAL_RCC_ClockConfig+0x244>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d121      	bne.n	8004ad8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004a94:	2301      	movs	r3, #1
 8004a96:	e0f6      	b.n	8004c86 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	2b03      	cmp	r3, #3
 8004a9e:	d107      	bne.n	8004ab0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004aa0:	4b36      	ldr	r3, [pc, #216]	@ (8004b7c <HAL_RCC_ClockConfig+0x244>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d115      	bne.n	8004ad8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004aac:	2301      	movs	r3, #1
 8004aae:	e0ea      	b.n	8004c86 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	2b01      	cmp	r3, #1
 8004ab6:	d107      	bne.n	8004ac8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004ab8:	4b30      	ldr	r3, [pc, #192]	@ (8004b7c <HAL_RCC_ClockConfig+0x244>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d109      	bne.n	8004ad8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	e0de      	b.n	8004c86 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004ac8:	4b2c      	ldr	r3, [pc, #176]	@ (8004b7c <HAL_RCC_ClockConfig+0x244>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f003 0304 	and.w	r3, r3, #4
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d101      	bne.n	8004ad8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	e0d6      	b.n	8004c86 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004ad8:	4b28      	ldr	r3, [pc, #160]	@ (8004b7c <HAL_RCC_ClockConfig+0x244>)
 8004ada:	691b      	ldr	r3, [r3, #16]
 8004adc:	f023 0207 	bic.w	r2, r3, #7
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	4925      	ldr	r1, [pc, #148]	@ (8004b7c <HAL_RCC_ClockConfig+0x244>)
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004aea:	f7fc fbf3 	bl	80012d4 <HAL_GetTick>
 8004aee:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004af0:	e00a      	b.n	8004b08 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004af2:	f7fc fbef 	bl	80012d4 <HAL_GetTick>
 8004af6:	4602      	mov	r2, r0
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	1ad3      	subs	r3, r2, r3
 8004afc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d901      	bls.n	8004b08 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004b04:	2303      	movs	r3, #3
 8004b06:	e0be      	b.n	8004c86 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b08:	4b1c      	ldr	r3, [pc, #112]	@ (8004b7c <HAL_RCC_ClockConfig+0x244>)
 8004b0a:	691b      	ldr	r3, [r3, #16]
 8004b0c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	00db      	lsls	r3, r3, #3
 8004b16:	429a      	cmp	r2, r3
 8004b18:	d1eb      	bne.n	8004af2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f003 0302 	and.w	r3, r3, #2
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d010      	beq.n	8004b48 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	68da      	ldr	r2, [r3, #12]
 8004b2a:	4b14      	ldr	r3, [pc, #80]	@ (8004b7c <HAL_RCC_ClockConfig+0x244>)
 8004b2c:	699b      	ldr	r3, [r3, #24]
 8004b2e:	f003 030f 	and.w	r3, r3, #15
 8004b32:	429a      	cmp	r2, r3
 8004b34:	d208      	bcs.n	8004b48 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b36:	4b11      	ldr	r3, [pc, #68]	@ (8004b7c <HAL_RCC_ClockConfig+0x244>)
 8004b38:	699b      	ldr	r3, [r3, #24]
 8004b3a:	f023 020f 	bic.w	r2, r3, #15
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	68db      	ldr	r3, [r3, #12]
 8004b42:	490e      	ldr	r1, [pc, #56]	@ (8004b7c <HAL_RCC_ClockConfig+0x244>)
 8004b44:	4313      	orrs	r3, r2
 8004b46:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004b48:	4b0b      	ldr	r3, [pc, #44]	@ (8004b78 <HAL_RCC_ClockConfig+0x240>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f003 030f 	and.w	r3, r3, #15
 8004b50:	683a      	ldr	r2, [r7, #0]
 8004b52:	429a      	cmp	r2, r3
 8004b54:	d214      	bcs.n	8004b80 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b56:	4b08      	ldr	r3, [pc, #32]	@ (8004b78 <HAL_RCC_ClockConfig+0x240>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f023 020f 	bic.w	r2, r3, #15
 8004b5e:	4906      	ldr	r1, [pc, #24]	@ (8004b78 <HAL_RCC_ClockConfig+0x240>)
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	4313      	orrs	r3, r2
 8004b64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b66:	4b04      	ldr	r3, [pc, #16]	@ (8004b78 <HAL_RCC_ClockConfig+0x240>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f003 030f 	and.w	r3, r3, #15
 8004b6e:	683a      	ldr	r2, [r7, #0]
 8004b70:	429a      	cmp	r2, r3
 8004b72:	d005      	beq.n	8004b80 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	e086      	b.n	8004c86 <HAL_RCC_ClockConfig+0x34e>
 8004b78:	52002000 	.word	0x52002000
 8004b7c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f003 0304 	and.w	r3, r3, #4
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d010      	beq.n	8004bae <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	691a      	ldr	r2, [r3, #16]
 8004b90:	4b3f      	ldr	r3, [pc, #252]	@ (8004c90 <HAL_RCC_ClockConfig+0x358>)
 8004b92:	699b      	ldr	r3, [r3, #24]
 8004b94:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004b98:	429a      	cmp	r2, r3
 8004b9a:	d208      	bcs.n	8004bae <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004b9c:	4b3c      	ldr	r3, [pc, #240]	@ (8004c90 <HAL_RCC_ClockConfig+0x358>)
 8004b9e:	699b      	ldr	r3, [r3, #24]
 8004ba0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	691b      	ldr	r3, [r3, #16]
 8004ba8:	4939      	ldr	r1, [pc, #228]	@ (8004c90 <HAL_RCC_ClockConfig+0x358>)
 8004baa:	4313      	orrs	r3, r2
 8004bac:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f003 0308 	and.w	r3, r3, #8
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d010      	beq.n	8004bdc <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	695a      	ldr	r2, [r3, #20]
 8004bbe:	4b34      	ldr	r3, [pc, #208]	@ (8004c90 <HAL_RCC_ClockConfig+0x358>)
 8004bc0:	69db      	ldr	r3, [r3, #28]
 8004bc2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004bc6:	429a      	cmp	r2, r3
 8004bc8:	d208      	bcs.n	8004bdc <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004bca:	4b31      	ldr	r3, [pc, #196]	@ (8004c90 <HAL_RCC_ClockConfig+0x358>)
 8004bcc:	69db      	ldr	r3, [r3, #28]
 8004bce:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	695b      	ldr	r3, [r3, #20]
 8004bd6:	492e      	ldr	r1, [pc, #184]	@ (8004c90 <HAL_RCC_ClockConfig+0x358>)
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f003 0310 	and.w	r3, r3, #16
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d010      	beq.n	8004c0a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	699a      	ldr	r2, [r3, #24]
 8004bec:	4b28      	ldr	r3, [pc, #160]	@ (8004c90 <HAL_RCC_ClockConfig+0x358>)
 8004bee:	69db      	ldr	r3, [r3, #28]
 8004bf0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004bf4:	429a      	cmp	r2, r3
 8004bf6:	d208      	bcs.n	8004c0a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004bf8:	4b25      	ldr	r3, [pc, #148]	@ (8004c90 <HAL_RCC_ClockConfig+0x358>)
 8004bfa:	69db      	ldr	r3, [r3, #28]
 8004bfc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	699b      	ldr	r3, [r3, #24]
 8004c04:	4922      	ldr	r1, [pc, #136]	@ (8004c90 <HAL_RCC_ClockConfig+0x358>)
 8004c06:	4313      	orrs	r3, r2
 8004c08:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f003 0320 	and.w	r3, r3, #32
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d010      	beq.n	8004c38 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	69da      	ldr	r2, [r3, #28]
 8004c1a:	4b1d      	ldr	r3, [pc, #116]	@ (8004c90 <HAL_RCC_ClockConfig+0x358>)
 8004c1c:	6a1b      	ldr	r3, [r3, #32]
 8004c1e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004c22:	429a      	cmp	r2, r3
 8004c24:	d208      	bcs.n	8004c38 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004c26:	4b1a      	ldr	r3, [pc, #104]	@ (8004c90 <HAL_RCC_ClockConfig+0x358>)
 8004c28:	6a1b      	ldr	r3, [r3, #32]
 8004c2a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	69db      	ldr	r3, [r3, #28]
 8004c32:	4917      	ldr	r1, [pc, #92]	@ (8004c90 <HAL_RCC_ClockConfig+0x358>)
 8004c34:	4313      	orrs	r3, r2
 8004c36:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004c38:	f000 f834 	bl	8004ca4 <HAL_RCC_GetSysClockFreq>
 8004c3c:	4602      	mov	r2, r0
 8004c3e:	4b14      	ldr	r3, [pc, #80]	@ (8004c90 <HAL_RCC_ClockConfig+0x358>)
 8004c40:	699b      	ldr	r3, [r3, #24]
 8004c42:	0a1b      	lsrs	r3, r3, #8
 8004c44:	f003 030f 	and.w	r3, r3, #15
 8004c48:	4912      	ldr	r1, [pc, #72]	@ (8004c94 <HAL_RCC_ClockConfig+0x35c>)
 8004c4a:	5ccb      	ldrb	r3, [r1, r3]
 8004c4c:	f003 031f 	and.w	r3, r3, #31
 8004c50:	fa22 f303 	lsr.w	r3, r2, r3
 8004c54:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004c56:	4b0e      	ldr	r3, [pc, #56]	@ (8004c90 <HAL_RCC_ClockConfig+0x358>)
 8004c58:	699b      	ldr	r3, [r3, #24]
 8004c5a:	f003 030f 	and.w	r3, r3, #15
 8004c5e:	4a0d      	ldr	r2, [pc, #52]	@ (8004c94 <HAL_RCC_ClockConfig+0x35c>)
 8004c60:	5cd3      	ldrb	r3, [r2, r3]
 8004c62:	f003 031f 	and.w	r3, r3, #31
 8004c66:	693a      	ldr	r2, [r7, #16]
 8004c68:	fa22 f303 	lsr.w	r3, r2, r3
 8004c6c:	4a0a      	ldr	r2, [pc, #40]	@ (8004c98 <HAL_RCC_ClockConfig+0x360>)
 8004c6e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004c70:	4a0a      	ldr	r2, [pc, #40]	@ (8004c9c <HAL_RCC_ClockConfig+0x364>)
 8004c72:	693b      	ldr	r3, [r7, #16]
 8004c74:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004c76:	4b0a      	ldr	r3, [pc, #40]	@ (8004ca0 <HAL_RCC_ClockConfig+0x368>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	f7fc fae0 	bl	8001240 <HAL_InitTick>
 8004c80:	4603      	mov	r3, r0
 8004c82:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004c84:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c86:	4618      	mov	r0, r3
 8004c88:	3718      	adds	r7, #24
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bd80      	pop	{r7, pc}
 8004c8e:	bf00      	nop
 8004c90:	58024400 	.word	0x58024400
 8004c94:	0800a76c 	.word	0x0800a76c
 8004c98:	24000008 	.word	0x24000008
 8004c9c:	24000004 	.word	0x24000004
 8004ca0:	2400000c 	.word	0x2400000c

08004ca4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	b089      	sub	sp, #36	@ 0x24
 8004ca8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004caa:	4bb3      	ldr	r3, [pc, #716]	@ (8004f78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004cac:	691b      	ldr	r3, [r3, #16]
 8004cae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004cb2:	2b18      	cmp	r3, #24
 8004cb4:	f200 8155 	bhi.w	8004f62 <HAL_RCC_GetSysClockFreq+0x2be>
 8004cb8:	a201      	add	r2, pc, #4	@ (adr r2, 8004cc0 <HAL_RCC_GetSysClockFreq+0x1c>)
 8004cba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cbe:	bf00      	nop
 8004cc0:	08004d25 	.word	0x08004d25
 8004cc4:	08004f63 	.word	0x08004f63
 8004cc8:	08004f63 	.word	0x08004f63
 8004ccc:	08004f63 	.word	0x08004f63
 8004cd0:	08004f63 	.word	0x08004f63
 8004cd4:	08004f63 	.word	0x08004f63
 8004cd8:	08004f63 	.word	0x08004f63
 8004cdc:	08004f63 	.word	0x08004f63
 8004ce0:	08004d4b 	.word	0x08004d4b
 8004ce4:	08004f63 	.word	0x08004f63
 8004ce8:	08004f63 	.word	0x08004f63
 8004cec:	08004f63 	.word	0x08004f63
 8004cf0:	08004f63 	.word	0x08004f63
 8004cf4:	08004f63 	.word	0x08004f63
 8004cf8:	08004f63 	.word	0x08004f63
 8004cfc:	08004f63 	.word	0x08004f63
 8004d00:	08004d51 	.word	0x08004d51
 8004d04:	08004f63 	.word	0x08004f63
 8004d08:	08004f63 	.word	0x08004f63
 8004d0c:	08004f63 	.word	0x08004f63
 8004d10:	08004f63 	.word	0x08004f63
 8004d14:	08004f63 	.word	0x08004f63
 8004d18:	08004f63 	.word	0x08004f63
 8004d1c:	08004f63 	.word	0x08004f63
 8004d20:	08004d57 	.word	0x08004d57
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004d24:	4b94      	ldr	r3, [pc, #592]	@ (8004f78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f003 0320 	and.w	r3, r3, #32
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d009      	beq.n	8004d44 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004d30:	4b91      	ldr	r3, [pc, #580]	@ (8004f78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	08db      	lsrs	r3, r3, #3
 8004d36:	f003 0303 	and.w	r3, r3, #3
 8004d3a:	4a90      	ldr	r2, [pc, #576]	@ (8004f7c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004d3c:	fa22 f303 	lsr.w	r3, r2, r3
 8004d40:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004d42:	e111      	b.n	8004f68 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004d44:	4b8d      	ldr	r3, [pc, #564]	@ (8004f7c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004d46:	61bb      	str	r3, [r7, #24]
      break;
 8004d48:	e10e      	b.n	8004f68 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8004d4a:	4b8d      	ldr	r3, [pc, #564]	@ (8004f80 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004d4c:	61bb      	str	r3, [r7, #24]
      break;
 8004d4e:	e10b      	b.n	8004f68 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004d50:	4b8c      	ldr	r3, [pc, #560]	@ (8004f84 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004d52:	61bb      	str	r3, [r7, #24]
      break;
 8004d54:	e108      	b.n	8004f68 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004d56:	4b88      	ldr	r3, [pc, #544]	@ (8004f78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d5a:	f003 0303 	and.w	r3, r3, #3
 8004d5e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004d60:	4b85      	ldr	r3, [pc, #532]	@ (8004f78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d64:	091b      	lsrs	r3, r3, #4
 8004d66:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004d6a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004d6c:	4b82      	ldr	r3, [pc, #520]	@ (8004f78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d70:	f003 0301 	and.w	r3, r3, #1
 8004d74:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004d76:	4b80      	ldr	r3, [pc, #512]	@ (8004f78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d7a:	08db      	lsrs	r3, r3, #3
 8004d7c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004d80:	68fa      	ldr	r2, [r7, #12]
 8004d82:	fb02 f303 	mul.w	r3, r2, r3
 8004d86:	ee07 3a90 	vmov	s15, r3
 8004d8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d8e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8004d92:	693b      	ldr	r3, [r7, #16]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	f000 80e1 	beq.w	8004f5c <HAL_RCC_GetSysClockFreq+0x2b8>
 8004d9a:	697b      	ldr	r3, [r7, #20]
 8004d9c:	2b02      	cmp	r3, #2
 8004d9e:	f000 8083 	beq.w	8004ea8 <HAL_RCC_GetSysClockFreq+0x204>
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	2b02      	cmp	r3, #2
 8004da6:	f200 80a1 	bhi.w	8004eec <HAL_RCC_GetSysClockFreq+0x248>
 8004daa:	697b      	ldr	r3, [r7, #20]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d003      	beq.n	8004db8 <HAL_RCC_GetSysClockFreq+0x114>
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	2b01      	cmp	r3, #1
 8004db4:	d056      	beq.n	8004e64 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004db6:	e099      	b.n	8004eec <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004db8:	4b6f      	ldr	r3, [pc, #444]	@ (8004f78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f003 0320 	and.w	r3, r3, #32
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d02d      	beq.n	8004e20 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004dc4:	4b6c      	ldr	r3, [pc, #432]	@ (8004f78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	08db      	lsrs	r3, r3, #3
 8004dca:	f003 0303 	and.w	r3, r3, #3
 8004dce:	4a6b      	ldr	r2, [pc, #428]	@ (8004f7c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004dd0:	fa22 f303 	lsr.w	r3, r2, r3
 8004dd4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	ee07 3a90 	vmov	s15, r3
 8004ddc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004de0:	693b      	ldr	r3, [r7, #16]
 8004de2:	ee07 3a90 	vmov	s15, r3
 8004de6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004dea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004dee:	4b62      	ldr	r3, [pc, #392]	@ (8004f78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004df2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004df6:	ee07 3a90 	vmov	s15, r3
 8004dfa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004dfe:	ed97 6a02 	vldr	s12, [r7, #8]
 8004e02:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004f88 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004e06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004e12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e1a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8004e1e:	e087      	b.n	8004f30 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004e20:	693b      	ldr	r3, [r7, #16]
 8004e22:	ee07 3a90 	vmov	s15, r3
 8004e26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e2a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004f8c <HAL_RCC_GetSysClockFreq+0x2e8>
 8004e2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e32:	4b51      	ldr	r3, [pc, #324]	@ (8004f78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e3a:	ee07 3a90 	vmov	s15, r3
 8004e3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e42:	ed97 6a02 	vldr	s12, [r7, #8]
 8004e46:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004f88 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004e4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004e56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e5e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004e62:	e065      	b.n	8004f30 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004e64:	693b      	ldr	r3, [r7, #16]
 8004e66:	ee07 3a90 	vmov	s15, r3
 8004e6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e6e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004f90 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004e72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e76:	4b40      	ldr	r3, [pc, #256]	@ (8004f78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e7e:	ee07 3a90 	vmov	s15, r3
 8004e82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e86:	ed97 6a02 	vldr	s12, [r7, #8]
 8004e8a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004f88 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004e8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004e9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ea2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004ea6:	e043      	b.n	8004f30 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	ee07 3a90 	vmov	s15, r3
 8004eae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004eb2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004f94 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004eb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004eba:	4b2f      	ldr	r3, [pc, #188]	@ (8004f78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ebe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ec2:	ee07 3a90 	vmov	s15, r3
 8004ec6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004eca:	ed97 6a02 	vldr	s12, [r7, #8]
 8004ece:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004f88 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004ed2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ed6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004eda:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004ede:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ee2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ee6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004eea:	e021      	b.n	8004f30 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004eec:	693b      	ldr	r3, [r7, #16]
 8004eee:	ee07 3a90 	vmov	s15, r3
 8004ef2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ef6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004f90 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004efa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004efe:	4b1e      	ldr	r3, [pc, #120]	@ (8004f78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f06:	ee07 3a90 	vmov	s15, r3
 8004f0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f0e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004f12:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004f88 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004f16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004f1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f1e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004f22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f2a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004f2e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004f30:	4b11      	ldr	r3, [pc, #68]	@ (8004f78 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f34:	0a5b      	lsrs	r3, r3, #9
 8004f36:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f3a:	3301      	adds	r3, #1
 8004f3c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	ee07 3a90 	vmov	s15, r3
 8004f44:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004f48:	edd7 6a07 	vldr	s13, [r7, #28]
 8004f4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004f54:	ee17 3a90 	vmov	r3, s15
 8004f58:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004f5a:	e005      	b.n	8004f68 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	61bb      	str	r3, [r7, #24]
      break;
 8004f60:	e002      	b.n	8004f68 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8004f62:	4b07      	ldr	r3, [pc, #28]	@ (8004f80 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004f64:	61bb      	str	r3, [r7, #24]
      break;
 8004f66:	bf00      	nop
  }

  return sysclockfreq;
 8004f68:	69bb      	ldr	r3, [r7, #24]
}
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	3724      	adds	r7, #36	@ 0x24
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f74:	4770      	bx	lr
 8004f76:	bf00      	nop
 8004f78:	58024400 	.word	0x58024400
 8004f7c:	03d09000 	.word	0x03d09000
 8004f80:	003d0900 	.word	0x003d0900
 8004f84:	017d7840 	.word	0x017d7840
 8004f88:	46000000 	.word	0x46000000
 8004f8c:	4c742400 	.word	0x4c742400
 8004f90:	4a742400 	.word	0x4a742400
 8004f94:	4bbebc20 	.word	0x4bbebc20

08004f98 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b082      	sub	sp, #8
 8004f9c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004f9e:	f7ff fe81 	bl	8004ca4 <HAL_RCC_GetSysClockFreq>
 8004fa2:	4602      	mov	r2, r0
 8004fa4:	4b10      	ldr	r3, [pc, #64]	@ (8004fe8 <HAL_RCC_GetHCLKFreq+0x50>)
 8004fa6:	699b      	ldr	r3, [r3, #24]
 8004fa8:	0a1b      	lsrs	r3, r3, #8
 8004faa:	f003 030f 	and.w	r3, r3, #15
 8004fae:	490f      	ldr	r1, [pc, #60]	@ (8004fec <HAL_RCC_GetHCLKFreq+0x54>)
 8004fb0:	5ccb      	ldrb	r3, [r1, r3]
 8004fb2:	f003 031f 	and.w	r3, r3, #31
 8004fb6:	fa22 f303 	lsr.w	r3, r2, r3
 8004fba:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004fbc:	4b0a      	ldr	r3, [pc, #40]	@ (8004fe8 <HAL_RCC_GetHCLKFreq+0x50>)
 8004fbe:	699b      	ldr	r3, [r3, #24]
 8004fc0:	f003 030f 	and.w	r3, r3, #15
 8004fc4:	4a09      	ldr	r2, [pc, #36]	@ (8004fec <HAL_RCC_GetHCLKFreq+0x54>)
 8004fc6:	5cd3      	ldrb	r3, [r2, r3]
 8004fc8:	f003 031f 	and.w	r3, r3, #31
 8004fcc:	687a      	ldr	r2, [r7, #4]
 8004fce:	fa22 f303 	lsr.w	r3, r2, r3
 8004fd2:	4a07      	ldr	r2, [pc, #28]	@ (8004ff0 <HAL_RCC_GetHCLKFreq+0x58>)
 8004fd4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004fd6:	4a07      	ldr	r2, [pc, #28]	@ (8004ff4 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004fdc:	4b04      	ldr	r3, [pc, #16]	@ (8004ff0 <HAL_RCC_GetHCLKFreq+0x58>)
 8004fde:	681b      	ldr	r3, [r3, #0]
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	3708      	adds	r7, #8
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}
 8004fe8:	58024400 	.word	0x58024400
 8004fec:	0800a76c 	.word	0x0800a76c
 8004ff0:	24000008 	.word	0x24000008
 8004ff4:	24000004 	.word	0x24000004

08004ff8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004ffc:	f7ff ffcc 	bl	8004f98 <HAL_RCC_GetHCLKFreq>
 8005000:	4602      	mov	r2, r0
 8005002:	4b06      	ldr	r3, [pc, #24]	@ (800501c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005004:	69db      	ldr	r3, [r3, #28]
 8005006:	091b      	lsrs	r3, r3, #4
 8005008:	f003 0307 	and.w	r3, r3, #7
 800500c:	4904      	ldr	r1, [pc, #16]	@ (8005020 <HAL_RCC_GetPCLK1Freq+0x28>)
 800500e:	5ccb      	ldrb	r3, [r1, r3]
 8005010:	f003 031f 	and.w	r3, r3, #31
 8005014:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8005018:	4618      	mov	r0, r3
 800501a:	bd80      	pop	{r7, pc}
 800501c:	58024400 	.word	0x58024400
 8005020:	0800a76c 	.word	0x0800a76c

08005024 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005024:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005028:	b0ca      	sub	sp, #296	@ 0x128
 800502a:	af00      	add	r7, sp, #0
 800502c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005030:	2300      	movs	r3, #0
 8005032:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005036:	2300      	movs	r3, #0
 8005038:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800503c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005044:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8005048:	2500      	movs	r5, #0
 800504a:	ea54 0305 	orrs.w	r3, r4, r5
 800504e:	d049      	beq.n	80050e4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8005050:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005054:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005056:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800505a:	d02f      	beq.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0x98>
 800505c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005060:	d828      	bhi.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8005062:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005066:	d01a      	beq.n	800509e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005068:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800506c:	d822      	bhi.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800506e:	2b00      	cmp	r3, #0
 8005070:	d003      	beq.n	800507a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8005072:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005076:	d007      	beq.n	8005088 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005078:	e01c      	b.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800507a:	4bb8      	ldr	r3, [pc, #736]	@ (800535c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800507c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800507e:	4ab7      	ldr	r2, [pc, #732]	@ (800535c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005080:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005084:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005086:	e01a      	b.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005088:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800508c:	3308      	adds	r3, #8
 800508e:	2102      	movs	r1, #2
 8005090:	4618      	mov	r0, r3
 8005092:	f002 fb61 	bl	8007758 <RCCEx_PLL2_Config>
 8005096:	4603      	mov	r3, r0
 8005098:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800509c:	e00f      	b.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800509e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050a2:	3328      	adds	r3, #40	@ 0x28
 80050a4:	2102      	movs	r1, #2
 80050a6:	4618      	mov	r0, r3
 80050a8:	f002 fc08 	bl	80078bc <RCCEx_PLL3_Config>
 80050ac:	4603      	mov	r3, r0
 80050ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80050b2:	e004      	b.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050b4:	2301      	movs	r3, #1
 80050b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80050ba:	e000      	b.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80050bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d10a      	bne.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80050c6:	4ba5      	ldr	r3, [pc, #660]	@ (800535c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80050c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050ca:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80050ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050d2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80050d4:	4aa1      	ldr	r2, [pc, #644]	@ (800535c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80050d6:	430b      	orrs	r3, r1
 80050d8:	6513      	str	r3, [r2, #80]	@ 0x50
 80050da:	e003      	b.n	80050e4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80050e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050ec:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80050f0:	f04f 0900 	mov.w	r9, #0
 80050f4:	ea58 0309 	orrs.w	r3, r8, r9
 80050f8:	d047      	beq.n	800518a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80050fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005100:	2b04      	cmp	r3, #4
 8005102:	d82a      	bhi.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8005104:	a201      	add	r2, pc, #4	@ (adr r2, 800510c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8005106:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800510a:	bf00      	nop
 800510c:	08005121 	.word	0x08005121
 8005110:	0800512f 	.word	0x0800512f
 8005114:	08005145 	.word	0x08005145
 8005118:	08005163 	.word	0x08005163
 800511c:	08005163 	.word	0x08005163
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005120:	4b8e      	ldr	r3, [pc, #568]	@ (800535c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005122:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005124:	4a8d      	ldr	r2, [pc, #564]	@ (800535c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005126:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800512a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800512c:	e01a      	b.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800512e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005132:	3308      	adds	r3, #8
 8005134:	2100      	movs	r1, #0
 8005136:	4618      	mov	r0, r3
 8005138:	f002 fb0e 	bl	8007758 <RCCEx_PLL2_Config>
 800513c:	4603      	mov	r3, r0
 800513e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005142:	e00f      	b.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005144:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005148:	3328      	adds	r3, #40	@ 0x28
 800514a:	2100      	movs	r1, #0
 800514c:	4618      	mov	r0, r3
 800514e:	f002 fbb5 	bl	80078bc <RCCEx_PLL3_Config>
 8005152:	4603      	mov	r3, r0
 8005154:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005158:	e004      	b.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005160:	e000      	b.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8005162:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005164:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005168:	2b00      	cmp	r3, #0
 800516a:	d10a      	bne.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800516c:	4b7b      	ldr	r3, [pc, #492]	@ (800535c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800516e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005170:	f023 0107 	bic.w	r1, r3, #7
 8005174:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005178:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800517a:	4a78      	ldr	r2, [pc, #480]	@ (800535c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800517c:	430b      	orrs	r3, r1
 800517e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005180:	e003      	b.n	800518a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005182:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005186:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800518a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800518e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005192:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8005196:	f04f 0b00 	mov.w	fp, #0
 800519a:	ea5a 030b 	orrs.w	r3, sl, fp
 800519e:	d04c      	beq.n	800523a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80051a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051aa:	d030      	beq.n	800520e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80051ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051b0:	d829      	bhi.n	8005206 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80051b2:	2bc0      	cmp	r3, #192	@ 0xc0
 80051b4:	d02d      	beq.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80051b6:	2bc0      	cmp	r3, #192	@ 0xc0
 80051b8:	d825      	bhi.n	8005206 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80051ba:	2b80      	cmp	r3, #128	@ 0x80
 80051bc:	d018      	beq.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80051be:	2b80      	cmp	r3, #128	@ 0x80
 80051c0:	d821      	bhi.n	8005206 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d002      	beq.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80051c6:	2b40      	cmp	r3, #64	@ 0x40
 80051c8:	d007      	beq.n	80051da <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80051ca:	e01c      	b.n	8005206 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80051cc:	4b63      	ldr	r3, [pc, #396]	@ (800535c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80051ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051d0:	4a62      	ldr	r2, [pc, #392]	@ (800535c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80051d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80051d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80051d8:	e01c      	b.n	8005214 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80051da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051de:	3308      	adds	r3, #8
 80051e0:	2100      	movs	r1, #0
 80051e2:	4618      	mov	r0, r3
 80051e4:	f002 fab8 	bl	8007758 <RCCEx_PLL2_Config>
 80051e8:	4603      	mov	r3, r0
 80051ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80051ee:	e011      	b.n	8005214 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80051f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051f4:	3328      	adds	r3, #40	@ 0x28
 80051f6:	2100      	movs	r1, #0
 80051f8:	4618      	mov	r0, r3
 80051fa:	f002 fb5f 	bl	80078bc <RCCEx_PLL3_Config>
 80051fe:	4603      	mov	r3, r0
 8005200:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005204:	e006      	b.n	8005214 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005206:	2301      	movs	r3, #1
 8005208:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800520c:	e002      	b.n	8005214 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800520e:	bf00      	nop
 8005210:	e000      	b.n	8005214 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8005212:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005214:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005218:	2b00      	cmp	r3, #0
 800521a:	d10a      	bne.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800521c:	4b4f      	ldr	r3, [pc, #316]	@ (800535c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800521e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005220:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8005224:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005228:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800522a:	4a4c      	ldr	r2, [pc, #304]	@ (800535c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800522c:	430b      	orrs	r3, r1
 800522e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005230:	e003      	b.n	800523a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005232:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005236:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800523a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800523e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005242:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8005246:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800524a:	2300      	movs	r3, #0
 800524c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8005250:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8005254:	460b      	mov	r3, r1
 8005256:	4313      	orrs	r3, r2
 8005258:	d053      	beq.n	8005302 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800525a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800525e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005262:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005266:	d035      	beq.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8005268:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800526c:	d82e      	bhi.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800526e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005272:	d031      	beq.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8005274:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005278:	d828      	bhi.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800527a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800527e:	d01a      	beq.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8005280:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005284:	d822      	bhi.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005286:	2b00      	cmp	r3, #0
 8005288:	d003      	beq.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800528a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800528e:	d007      	beq.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8005290:	e01c      	b.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005292:	4b32      	ldr	r3, [pc, #200]	@ (800535c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005294:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005296:	4a31      	ldr	r2, [pc, #196]	@ (800535c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005298:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800529c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800529e:	e01c      	b.n	80052da <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80052a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052a4:	3308      	adds	r3, #8
 80052a6:	2100      	movs	r1, #0
 80052a8:	4618      	mov	r0, r3
 80052aa:	f002 fa55 	bl	8007758 <RCCEx_PLL2_Config>
 80052ae:	4603      	mov	r3, r0
 80052b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80052b4:	e011      	b.n	80052da <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80052b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052ba:	3328      	adds	r3, #40	@ 0x28
 80052bc:	2100      	movs	r1, #0
 80052be:	4618      	mov	r0, r3
 80052c0:	f002 fafc 	bl	80078bc <RCCEx_PLL3_Config>
 80052c4:	4603      	mov	r3, r0
 80052c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80052ca:	e006      	b.n	80052da <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80052cc:	2301      	movs	r3, #1
 80052ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80052d2:	e002      	b.n	80052da <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80052d4:	bf00      	nop
 80052d6:	e000      	b.n	80052da <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80052d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d10b      	bne.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80052e2:	4b1e      	ldr	r3, [pc, #120]	@ (800535c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80052e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052e6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80052ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052ee:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80052f2:	4a1a      	ldr	r2, [pc, #104]	@ (800535c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80052f4:	430b      	orrs	r3, r1
 80052f6:	6593      	str	r3, [r2, #88]	@ 0x58
 80052f8:	e003      	b.n	8005302 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005302:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800530a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800530e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005312:	2300      	movs	r3, #0
 8005314:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005318:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800531c:	460b      	mov	r3, r1
 800531e:	4313      	orrs	r3, r2
 8005320:	d056      	beq.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8005322:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005326:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800532a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800532e:	d038      	beq.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8005330:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005334:	d831      	bhi.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005336:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800533a:	d034      	beq.n	80053a6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800533c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005340:	d82b      	bhi.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005342:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005346:	d01d      	beq.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8005348:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800534c:	d825      	bhi.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800534e:	2b00      	cmp	r3, #0
 8005350:	d006      	beq.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8005352:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005356:	d00a      	beq.n	800536e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005358:	e01f      	b.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800535a:	bf00      	nop
 800535c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005360:	4ba2      	ldr	r3, [pc, #648]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005364:	4aa1      	ldr	r2, [pc, #644]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005366:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800536a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800536c:	e01c      	b.n	80053a8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800536e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005372:	3308      	adds	r3, #8
 8005374:	2100      	movs	r1, #0
 8005376:	4618      	mov	r0, r3
 8005378:	f002 f9ee 	bl	8007758 <RCCEx_PLL2_Config>
 800537c:	4603      	mov	r3, r0
 800537e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8005382:	e011      	b.n	80053a8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005384:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005388:	3328      	adds	r3, #40	@ 0x28
 800538a:	2100      	movs	r1, #0
 800538c:	4618      	mov	r0, r3
 800538e:	f002 fa95 	bl	80078bc <RCCEx_PLL3_Config>
 8005392:	4603      	mov	r3, r0
 8005394:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005398:	e006      	b.n	80053a8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800539a:	2301      	movs	r3, #1
 800539c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80053a0:	e002      	b.n	80053a8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80053a2:	bf00      	nop
 80053a4:	e000      	b.n	80053a8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80053a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d10b      	bne.n	80053c8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80053b0:	4b8e      	ldr	r3, [pc, #568]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80053b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053b4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80053b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053bc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80053c0:	4a8a      	ldr	r2, [pc, #552]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80053c2:	430b      	orrs	r3, r1
 80053c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80053c6:	e003      	b.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80053d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053d8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80053dc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80053e0:	2300      	movs	r3, #0
 80053e2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80053e6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80053ea:	460b      	mov	r3, r1
 80053ec:	4313      	orrs	r3, r2
 80053ee:	d03a      	beq.n	8005466 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80053f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053f6:	2b30      	cmp	r3, #48	@ 0x30
 80053f8:	d01f      	beq.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x416>
 80053fa:	2b30      	cmp	r3, #48	@ 0x30
 80053fc:	d819      	bhi.n	8005432 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80053fe:	2b20      	cmp	r3, #32
 8005400:	d00c      	beq.n	800541c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8005402:	2b20      	cmp	r3, #32
 8005404:	d815      	bhi.n	8005432 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005406:	2b00      	cmp	r3, #0
 8005408:	d019      	beq.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800540a:	2b10      	cmp	r3, #16
 800540c:	d111      	bne.n	8005432 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800540e:	4b77      	ldr	r3, [pc, #476]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005410:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005412:	4a76      	ldr	r2, [pc, #472]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005414:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005418:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800541a:	e011      	b.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800541c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005420:	3308      	adds	r3, #8
 8005422:	2102      	movs	r1, #2
 8005424:	4618      	mov	r0, r3
 8005426:	f002 f997 	bl	8007758 <RCCEx_PLL2_Config>
 800542a:	4603      	mov	r3, r0
 800542c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005430:	e006      	b.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005432:	2301      	movs	r3, #1
 8005434:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005438:	e002      	b.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800543a:	bf00      	nop
 800543c:	e000      	b.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800543e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005440:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005444:	2b00      	cmp	r3, #0
 8005446:	d10a      	bne.n	800545e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005448:	4b68      	ldr	r3, [pc, #416]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800544a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800544c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005450:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005454:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005456:	4a65      	ldr	r2, [pc, #404]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005458:	430b      	orrs	r3, r1
 800545a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800545c:	e003      	b.n	8005466 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800545e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005462:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005466:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800546a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800546e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8005472:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005476:	2300      	movs	r3, #0
 8005478:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800547c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8005480:	460b      	mov	r3, r1
 8005482:	4313      	orrs	r3, r2
 8005484:	d051      	beq.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8005486:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800548a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800548c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005490:	d035      	beq.n	80054fe <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8005492:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005496:	d82e      	bhi.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005498:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800549c:	d031      	beq.n	8005502 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800549e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80054a2:	d828      	bhi.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80054a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80054a8:	d01a      	beq.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80054aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80054ae:	d822      	bhi.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d003      	beq.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0x498>
 80054b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054b8:	d007      	beq.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80054ba:	e01c      	b.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80054bc:	4b4b      	ldr	r3, [pc, #300]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80054be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054c0:	4a4a      	ldr	r2, [pc, #296]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80054c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80054c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80054c8:	e01c      	b.n	8005504 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80054ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054ce:	3308      	adds	r3, #8
 80054d0:	2100      	movs	r1, #0
 80054d2:	4618      	mov	r0, r3
 80054d4:	f002 f940 	bl	8007758 <RCCEx_PLL2_Config>
 80054d8:	4603      	mov	r3, r0
 80054da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80054de:	e011      	b.n	8005504 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80054e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054e4:	3328      	adds	r3, #40	@ 0x28
 80054e6:	2100      	movs	r1, #0
 80054e8:	4618      	mov	r0, r3
 80054ea:	f002 f9e7 	bl	80078bc <RCCEx_PLL3_Config>
 80054ee:	4603      	mov	r3, r0
 80054f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80054f4:	e006      	b.n	8005504 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80054f6:	2301      	movs	r3, #1
 80054f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80054fc:	e002      	b.n	8005504 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80054fe:	bf00      	nop
 8005500:	e000      	b.n	8005504 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005502:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005504:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005508:	2b00      	cmp	r3, #0
 800550a:	d10a      	bne.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800550c:	4b37      	ldr	r3, [pc, #220]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800550e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005510:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005514:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005518:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800551a:	4a34      	ldr	r2, [pc, #208]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800551c:	430b      	orrs	r3, r1
 800551e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005520:	e003      	b.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005522:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005526:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800552a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800552e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005532:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005536:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800553a:	2300      	movs	r3, #0
 800553c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005540:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8005544:	460b      	mov	r3, r1
 8005546:	4313      	orrs	r3, r2
 8005548:	d056      	beq.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800554a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800554e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005550:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005554:	d033      	beq.n	80055be <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8005556:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800555a:	d82c      	bhi.n	80055b6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800555c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005560:	d02f      	beq.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8005562:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005566:	d826      	bhi.n	80055b6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005568:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800556c:	d02b      	beq.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800556e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005572:	d820      	bhi.n	80055b6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005574:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005578:	d012      	beq.n	80055a0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800557a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800557e:	d81a      	bhi.n	80055b6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005580:	2b00      	cmp	r3, #0
 8005582:	d022      	beq.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8005584:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005588:	d115      	bne.n	80055b6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800558a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800558e:	3308      	adds	r3, #8
 8005590:	2101      	movs	r1, #1
 8005592:	4618      	mov	r0, r3
 8005594:	f002 f8e0 	bl	8007758 <RCCEx_PLL2_Config>
 8005598:	4603      	mov	r3, r0
 800559a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800559e:	e015      	b.n	80055cc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80055a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055a4:	3328      	adds	r3, #40	@ 0x28
 80055a6:	2101      	movs	r1, #1
 80055a8:	4618      	mov	r0, r3
 80055aa:	f002 f987 	bl	80078bc <RCCEx_PLL3_Config>
 80055ae:	4603      	mov	r3, r0
 80055b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80055b4:	e00a      	b.n	80055cc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80055b6:	2301      	movs	r3, #1
 80055b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80055bc:	e006      	b.n	80055cc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80055be:	bf00      	nop
 80055c0:	e004      	b.n	80055cc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80055c2:	bf00      	nop
 80055c4:	e002      	b.n	80055cc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80055c6:	bf00      	nop
 80055c8:	e000      	b.n	80055cc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80055ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d10d      	bne.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80055d4:	4b05      	ldr	r3, [pc, #20]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80055d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055d8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80055dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80055e2:	4a02      	ldr	r2, [pc, #8]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80055e4:	430b      	orrs	r3, r1
 80055e6:	6513      	str	r3, [r2, #80]	@ 0x50
 80055e8:	e006      	b.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80055ea:	bf00      	nop
 80055ec:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80055f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005600:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005604:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005608:	2300      	movs	r3, #0
 800560a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800560e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8005612:	460b      	mov	r3, r1
 8005614:	4313      	orrs	r3, r2
 8005616:	d055      	beq.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005618:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800561c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005620:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005624:	d033      	beq.n	800568e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8005626:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800562a:	d82c      	bhi.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800562c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005630:	d02f      	beq.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8005632:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005636:	d826      	bhi.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005638:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800563c:	d02b      	beq.n	8005696 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800563e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005642:	d820      	bhi.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005644:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005648:	d012      	beq.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800564a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800564e:	d81a      	bhi.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005650:	2b00      	cmp	r3, #0
 8005652:	d022      	beq.n	800569a <HAL_RCCEx_PeriphCLKConfig+0x676>
 8005654:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005658:	d115      	bne.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800565a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800565e:	3308      	adds	r3, #8
 8005660:	2101      	movs	r1, #1
 8005662:	4618      	mov	r0, r3
 8005664:	f002 f878 	bl	8007758 <RCCEx_PLL2_Config>
 8005668:	4603      	mov	r3, r0
 800566a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800566e:	e015      	b.n	800569c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005670:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005674:	3328      	adds	r3, #40	@ 0x28
 8005676:	2101      	movs	r1, #1
 8005678:	4618      	mov	r0, r3
 800567a:	f002 f91f 	bl	80078bc <RCCEx_PLL3_Config>
 800567e:	4603      	mov	r3, r0
 8005680:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005684:	e00a      	b.n	800569c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800568c:	e006      	b.n	800569c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800568e:	bf00      	nop
 8005690:	e004      	b.n	800569c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005692:	bf00      	nop
 8005694:	e002      	b.n	800569c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005696:	bf00      	nop
 8005698:	e000      	b.n	800569c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800569a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800569c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d10b      	bne.n	80056bc <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80056a4:	4ba3      	ldr	r3, [pc, #652]	@ (8005934 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80056a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056a8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80056ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056b0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80056b4:	4a9f      	ldr	r2, [pc, #636]	@ (8005934 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80056b6:	430b      	orrs	r3, r1
 80056b8:	6593      	str	r3, [r2, #88]	@ 0x58
 80056ba:	e003      	b.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80056c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056cc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80056d0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80056d4:	2300      	movs	r3, #0
 80056d6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80056da:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80056de:	460b      	mov	r3, r1
 80056e0:	4313      	orrs	r3, r2
 80056e2:	d037      	beq.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80056e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80056ee:	d00e      	beq.n	800570e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80056f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80056f4:	d816      	bhi.n	8005724 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d018      	beq.n	800572c <HAL_RCCEx_PeriphCLKConfig+0x708>
 80056fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80056fe:	d111      	bne.n	8005724 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005700:	4b8c      	ldr	r3, [pc, #560]	@ (8005934 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005704:	4a8b      	ldr	r2, [pc, #556]	@ (8005934 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005706:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800570a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800570c:	e00f      	b.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800570e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005712:	3308      	adds	r3, #8
 8005714:	2101      	movs	r1, #1
 8005716:	4618      	mov	r0, r3
 8005718:	f002 f81e 	bl	8007758 <RCCEx_PLL2_Config>
 800571c:	4603      	mov	r3, r0
 800571e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005722:	e004      	b.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005724:	2301      	movs	r3, #1
 8005726:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800572a:	e000      	b.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800572c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800572e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005732:	2b00      	cmp	r3, #0
 8005734:	d10a      	bne.n	800574c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005736:	4b7f      	ldr	r3, [pc, #508]	@ (8005934 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005738:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800573a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800573e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005742:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005744:	4a7b      	ldr	r2, [pc, #492]	@ (8005934 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005746:	430b      	orrs	r3, r1
 8005748:	6513      	str	r3, [r2, #80]	@ 0x50
 800574a:	e003      	b.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800574c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005750:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005754:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800575c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005760:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005764:	2300      	movs	r3, #0
 8005766:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800576a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800576e:	460b      	mov	r3, r1
 8005770:	4313      	orrs	r3, r2
 8005772:	d039      	beq.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8005774:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005778:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800577a:	2b03      	cmp	r3, #3
 800577c:	d81c      	bhi.n	80057b8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800577e:	a201      	add	r2, pc, #4	@ (adr r2, 8005784 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8005780:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005784:	080057c1 	.word	0x080057c1
 8005788:	08005795 	.word	0x08005795
 800578c:	080057a3 	.word	0x080057a3
 8005790:	080057c1 	.word	0x080057c1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005794:	4b67      	ldr	r3, [pc, #412]	@ (8005934 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005798:	4a66      	ldr	r2, [pc, #408]	@ (8005934 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800579a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800579e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80057a0:	e00f      	b.n	80057c2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80057a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057a6:	3308      	adds	r3, #8
 80057a8:	2102      	movs	r1, #2
 80057aa:	4618      	mov	r0, r3
 80057ac:	f001 ffd4 	bl	8007758 <RCCEx_PLL2_Config>
 80057b0:	4603      	mov	r3, r0
 80057b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80057b6:	e004      	b.n	80057c2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80057b8:	2301      	movs	r3, #1
 80057ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80057be:	e000      	b.n	80057c2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80057c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d10a      	bne.n	80057e0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80057ca:	4b5a      	ldr	r3, [pc, #360]	@ (8005934 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80057cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057ce:	f023 0103 	bic.w	r1, r3, #3
 80057d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057d8:	4a56      	ldr	r2, [pc, #344]	@ (8005934 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80057da:	430b      	orrs	r3, r1
 80057dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80057de:	e003      	b.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057e4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80057e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057f0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80057f4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80057f8:	2300      	movs	r3, #0
 80057fa:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80057fe:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8005802:	460b      	mov	r3, r1
 8005804:	4313      	orrs	r3, r2
 8005806:	f000 809f 	beq.w	8005948 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800580a:	4b4b      	ldr	r3, [pc, #300]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4a4a      	ldr	r2, [pc, #296]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005810:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005814:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005816:	f7fb fd5d 	bl	80012d4 <HAL_GetTick>
 800581a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800581e:	e00b      	b.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005820:	f7fb fd58 	bl	80012d4 <HAL_GetTick>
 8005824:	4602      	mov	r2, r0
 8005826:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800582a:	1ad3      	subs	r3, r2, r3
 800582c:	2b64      	cmp	r3, #100	@ 0x64
 800582e:	d903      	bls.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8005830:	2303      	movs	r3, #3
 8005832:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005836:	e005      	b.n	8005844 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005838:	4b3f      	ldr	r3, [pc, #252]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005840:	2b00      	cmp	r3, #0
 8005842:	d0ed      	beq.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8005844:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005848:	2b00      	cmp	r3, #0
 800584a:	d179      	bne.n	8005940 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800584c:	4b39      	ldr	r3, [pc, #228]	@ (8005934 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800584e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005850:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005854:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005858:	4053      	eors	r3, r2
 800585a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800585e:	2b00      	cmp	r3, #0
 8005860:	d015      	beq.n	800588e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005862:	4b34      	ldr	r3, [pc, #208]	@ (8005934 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005864:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005866:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800586a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800586e:	4b31      	ldr	r3, [pc, #196]	@ (8005934 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005870:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005872:	4a30      	ldr	r2, [pc, #192]	@ (8005934 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005874:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005878:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800587a:	4b2e      	ldr	r3, [pc, #184]	@ (8005934 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800587c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800587e:	4a2d      	ldr	r2, [pc, #180]	@ (8005934 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005880:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005884:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8005886:	4a2b      	ldr	r2, [pc, #172]	@ (8005934 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005888:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800588c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800588e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005892:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005896:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800589a:	d118      	bne.n	80058ce <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800589c:	f7fb fd1a 	bl	80012d4 <HAL_GetTick>
 80058a0:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80058a4:	e00d      	b.n	80058c2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058a6:	f7fb fd15 	bl	80012d4 <HAL_GetTick>
 80058aa:	4602      	mov	r2, r0
 80058ac:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80058b0:	1ad2      	subs	r2, r2, r3
 80058b2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80058b6:	429a      	cmp	r2, r3
 80058b8:	d903      	bls.n	80058c2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80058ba:	2303      	movs	r3, #3
 80058bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80058c0:	e005      	b.n	80058ce <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80058c2:	4b1c      	ldr	r3, [pc, #112]	@ (8005934 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80058c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058c6:	f003 0302 	and.w	r3, r3, #2
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d0eb      	beq.n	80058a6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80058ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d129      	bne.n	800592a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80058d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058da:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80058de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80058e2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80058e6:	d10e      	bne.n	8005906 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80058e8:	4b12      	ldr	r3, [pc, #72]	@ (8005934 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80058ea:	691b      	ldr	r3, [r3, #16]
 80058ec:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80058f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058f4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80058f8:	091a      	lsrs	r2, r3, #4
 80058fa:	4b10      	ldr	r3, [pc, #64]	@ (800593c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80058fc:	4013      	ands	r3, r2
 80058fe:	4a0d      	ldr	r2, [pc, #52]	@ (8005934 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005900:	430b      	orrs	r3, r1
 8005902:	6113      	str	r3, [r2, #16]
 8005904:	e005      	b.n	8005912 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8005906:	4b0b      	ldr	r3, [pc, #44]	@ (8005934 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005908:	691b      	ldr	r3, [r3, #16]
 800590a:	4a0a      	ldr	r2, [pc, #40]	@ (8005934 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800590c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005910:	6113      	str	r3, [r2, #16]
 8005912:	4b08      	ldr	r3, [pc, #32]	@ (8005934 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005914:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005916:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800591a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800591e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005922:	4a04      	ldr	r2, [pc, #16]	@ (8005934 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005924:	430b      	orrs	r3, r1
 8005926:	6713      	str	r3, [r2, #112]	@ 0x70
 8005928:	e00e      	b.n	8005948 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800592a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800592e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8005932:	e009      	b.n	8005948 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8005934:	58024400 	.word	0x58024400
 8005938:	58024800 	.word	0x58024800
 800593c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005940:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005944:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005948:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800594c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005950:	f002 0301 	and.w	r3, r2, #1
 8005954:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005958:	2300      	movs	r3, #0
 800595a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800595e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005962:	460b      	mov	r3, r1
 8005964:	4313      	orrs	r3, r2
 8005966:	f000 8089 	beq.w	8005a7c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800596a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800596e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005970:	2b28      	cmp	r3, #40	@ 0x28
 8005972:	d86b      	bhi.n	8005a4c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8005974:	a201      	add	r2, pc, #4	@ (adr r2, 800597c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005976:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800597a:	bf00      	nop
 800597c:	08005a55 	.word	0x08005a55
 8005980:	08005a4d 	.word	0x08005a4d
 8005984:	08005a4d 	.word	0x08005a4d
 8005988:	08005a4d 	.word	0x08005a4d
 800598c:	08005a4d 	.word	0x08005a4d
 8005990:	08005a4d 	.word	0x08005a4d
 8005994:	08005a4d 	.word	0x08005a4d
 8005998:	08005a4d 	.word	0x08005a4d
 800599c:	08005a21 	.word	0x08005a21
 80059a0:	08005a4d 	.word	0x08005a4d
 80059a4:	08005a4d 	.word	0x08005a4d
 80059a8:	08005a4d 	.word	0x08005a4d
 80059ac:	08005a4d 	.word	0x08005a4d
 80059b0:	08005a4d 	.word	0x08005a4d
 80059b4:	08005a4d 	.word	0x08005a4d
 80059b8:	08005a4d 	.word	0x08005a4d
 80059bc:	08005a37 	.word	0x08005a37
 80059c0:	08005a4d 	.word	0x08005a4d
 80059c4:	08005a4d 	.word	0x08005a4d
 80059c8:	08005a4d 	.word	0x08005a4d
 80059cc:	08005a4d 	.word	0x08005a4d
 80059d0:	08005a4d 	.word	0x08005a4d
 80059d4:	08005a4d 	.word	0x08005a4d
 80059d8:	08005a4d 	.word	0x08005a4d
 80059dc:	08005a55 	.word	0x08005a55
 80059e0:	08005a4d 	.word	0x08005a4d
 80059e4:	08005a4d 	.word	0x08005a4d
 80059e8:	08005a4d 	.word	0x08005a4d
 80059ec:	08005a4d 	.word	0x08005a4d
 80059f0:	08005a4d 	.word	0x08005a4d
 80059f4:	08005a4d 	.word	0x08005a4d
 80059f8:	08005a4d 	.word	0x08005a4d
 80059fc:	08005a55 	.word	0x08005a55
 8005a00:	08005a4d 	.word	0x08005a4d
 8005a04:	08005a4d 	.word	0x08005a4d
 8005a08:	08005a4d 	.word	0x08005a4d
 8005a0c:	08005a4d 	.word	0x08005a4d
 8005a10:	08005a4d 	.word	0x08005a4d
 8005a14:	08005a4d 	.word	0x08005a4d
 8005a18:	08005a4d 	.word	0x08005a4d
 8005a1c:	08005a55 	.word	0x08005a55
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005a20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a24:	3308      	adds	r3, #8
 8005a26:	2101      	movs	r1, #1
 8005a28:	4618      	mov	r0, r3
 8005a2a:	f001 fe95 	bl	8007758 <RCCEx_PLL2_Config>
 8005a2e:	4603      	mov	r3, r0
 8005a30:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005a34:	e00f      	b.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005a36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a3a:	3328      	adds	r3, #40	@ 0x28
 8005a3c:	2101      	movs	r1, #1
 8005a3e:	4618      	mov	r0, r3
 8005a40:	f001 ff3c 	bl	80078bc <RCCEx_PLL3_Config>
 8005a44:	4603      	mov	r3, r0
 8005a46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005a4a:	e004      	b.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a4c:	2301      	movs	r3, #1
 8005a4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a52:	e000      	b.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8005a54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d10a      	bne.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005a5e:	4bbf      	ldr	r3, [pc, #764]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005a60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a62:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8005a66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a6a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005a6c:	4abb      	ldr	r2, [pc, #748]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005a6e:	430b      	orrs	r3, r1
 8005a70:	6553      	str	r3, [r2, #84]	@ 0x54
 8005a72:	e003      	b.n	8005a7c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005a7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a84:	f002 0302 	and.w	r3, r2, #2
 8005a88:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005a92:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005a96:	460b      	mov	r3, r1
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	d041      	beq.n	8005b20 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005a9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005aa0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005aa2:	2b05      	cmp	r3, #5
 8005aa4:	d824      	bhi.n	8005af0 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8005aa6:	a201      	add	r2, pc, #4	@ (adr r2, 8005aac <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8005aa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005aac:	08005af9 	.word	0x08005af9
 8005ab0:	08005ac5 	.word	0x08005ac5
 8005ab4:	08005adb 	.word	0x08005adb
 8005ab8:	08005af9 	.word	0x08005af9
 8005abc:	08005af9 	.word	0x08005af9
 8005ac0:	08005af9 	.word	0x08005af9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005ac4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ac8:	3308      	adds	r3, #8
 8005aca:	2101      	movs	r1, #1
 8005acc:	4618      	mov	r0, r3
 8005ace:	f001 fe43 	bl	8007758 <RCCEx_PLL2_Config>
 8005ad2:	4603      	mov	r3, r0
 8005ad4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005ad8:	e00f      	b.n	8005afa <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005ada:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ade:	3328      	adds	r3, #40	@ 0x28
 8005ae0:	2101      	movs	r1, #1
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	f001 feea 	bl	80078bc <RCCEx_PLL3_Config>
 8005ae8:	4603      	mov	r3, r0
 8005aea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005aee:	e004      	b.n	8005afa <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005af0:	2301      	movs	r3, #1
 8005af2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005af6:	e000      	b.n	8005afa <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8005af8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005afa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d10a      	bne.n	8005b18 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005b02:	4b96      	ldr	r3, [pc, #600]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005b04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b06:	f023 0107 	bic.w	r1, r3, #7
 8005b0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b0e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005b10:	4a92      	ldr	r2, [pc, #584]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005b12:	430b      	orrs	r3, r1
 8005b14:	6553      	str	r3, [r2, #84]	@ 0x54
 8005b16:	e003      	b.n	8005b20 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b1c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005b20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b28:	f002 0304 	and.w	r3, r2, #4
 8005b2c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005b30:	2300      	movs	r3, #0
 8005b32:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005b36:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005b3a:	460b      	mov	r3, r1
 8005b3c:	4313      	orrs	r3, r2
 8005b3e:	d044      	beq.n	8005bca <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005b40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b44:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005b48:	2b05      	cmp	r3, #5
 8005b4a:	d825      	bhi.n	8005b98 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8005b4c:	a201      	add	r2, pc, #4	@ (adr r2, 8005b54 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8005b4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b52:	bf00      	nop
 8005b54:	08005ba1 	.word	0x08005ba1
 8005b58:	08005b6d 	.word	0x08005b6d
 8005b5c:	08005b83 	.word	0x08005b83
 8005b60:	08005ba1 	.word	0x08005ba1
 8005b64:	08005ba1 	.word	0x08005ba1
 8005b68:	08005ba1 	.word	0x08005ba1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005b6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b70:	3308      	adds	r3, #8
 8005b72:	2101      	movs	r1, #1
 8005b74:	4618      	mov	r0, r3
 8005b76:	f001 fdef 	bl	8007758 <RCCEx_PLL2_Config>
 8005b7a:	4603      	mov	r3, r0
 8005b7c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005b80:	e00f      	b.n	8005ba2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005b82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b86:	3328      	adds	r3, #40	@ 0x28
 8005b88:	2101      	movs	r1, #1
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	f001 fe96 	bl	80078bc <RCCEx_PLL3_Config>
 8005b90:	4603      	mov	r3, r0
 8005b92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005b96:	e004      	b.n	8005ba2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b98:	2301      	movs	r3, #1
 8005b9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005b9e:	e000      	b.n	8005ba2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8005ba0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ba2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d10b      	bne.n	8005bc2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005baa:	4b6c      	ldr	r3, [pc, #432]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005bac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bae:	f023 0107 	bic.w	r1, r3, #7
 8005bb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005bba:	4a68      	ldr	r2, [pc, #416]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005bbc:	430b      	orrs	r3, r1
 8005bbe:	6593      	str	r3, [r2, #88]	@ 0x58
 8005bc0:	e003      	b.n	8005bca <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005bc6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005bca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bd2:	f002 0320 	and.w	r3, r2, #32
 8005bd6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005bda:	2300      	movs	r3, #0
 8005bdc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005be0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005be4:	460b      	mov	r3, r1
 8005be6:	4313      	orrs	r3, r2
 8005be8:	d055      	beq.n	8005c96 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005bea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bf2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005bf6:	d033      	beq.n	8005c60 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8005bf8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005bfc:	d82c      	bhi.n	8005c58 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005bfe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c02:	d02f      	beq.n	8005c64 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8005c04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c08:	d826      	bhi.n	8005c58 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005c0a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005c0e:	d02b      	beq.n	8005c68 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8005c10:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005c14:	d820      	bhi.n	8005c58 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005c16:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005c1a:	d012      	beq.n	8005c42 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8005c1c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005c20:	d81a      	bhi.n	8005c58 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d022      	beq.n	8005c6c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8005c26:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005c2a:	d115      	bne.n	8005c58 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005c2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c30:	3308      	adds	r3, #8
 8005c32:	2100      	movs	r1, #0
 8005c34:	4618      	mov	r0, r3
 8005c36:	f001 fd8f 	bl	8007758 <RCCEx_PLL2_Config>
 8005c3a:	4603      	mov	r3, r0
 8005c3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005c40:	e015      	b.n	8005c6e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005c42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c46:	3328      	adds	r3, #40	@ 0x28
 8005c48:	2102      	movs	r1, #2
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	f001 fe36 	bl	80078bc <RCCEx_PLL3_Config>
 8005c50:	4603      	mov	r3, r0
 8005c52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005c56:	e00a      	b.n	8005c6e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c58:	2301      	movs	r3, #1
 8005c5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005c5e:	e006      	b.n	8005c6e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005c60:	bf00      	nop
 8005c62:	e004      	b.n	8005c6e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005c64:	bf00      	nop
 8005c66:	e002      	b.n	8005c6e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005c68:	bf00      	nop
 8005c6a:	e000      	b.n	8005c6e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005c6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d10b      	bne.n	8005c8e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005c76:	4b39      	ldr	r3, [pc, #228]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005c78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c7a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005c7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c86:	4a35      	ldr	r2, [pc, #212]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005c88:	430b      	orrs	r3, r1
 8005c8a:	6553      	str	r3, [r2, #84]	@ 0x54
 8005c8c:	e003      	b.n	8005c96 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c92:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005c96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c9e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8005ca2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005cac:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005cb0:	460b      	mov	r3, r1
 8005cb2:	4313      	orrs	r3, r2
 8005cb4:	d058      	beq.n	8005d68 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005cb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005cbe:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005cc2:	d033      	beq.n	8005d2c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8005cc4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005cc8:	d82c      	bhi.n	8005d24 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005cca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005cce:	d02f      	beq.n	8005d30 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8005cd0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005cd4:	d826      	bhi.n	8005d24 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005cd6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005cda:	d02b      	beq.n	8005d34 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005cdc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005ce0:	d820      	bhi.n	8005d24 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005ce2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ce6:	d012      	beq.n	8005d0e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8005ce8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005cec:	d81a      	bhi.n	8005d24 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d022      	beq.n	8005d38 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8005cf2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005cf6:	d115      	bne.n	8005d24 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005cf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cfc:	3308      	adds	r3, #8
 8005cfe:	2100      	movs	r1, #0
 8005d00:	4618      	mov	r0, r3
 8005d02:	f001 fd29 	bl	8007758 <RCCEx_PLL2_Config>
 8005d06:	4603      	mov	r3, r0
 8005d08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005d0c:	e015      	b.n	8005d3a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005d0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d12:	3328      	adds	r3, #40	@ 0x28
 8005d14:	2102      	movs	r1, #2
 8005d16:	4618      	mov	r0, r3
 8005d18:	f001 fdd0 	bl	80078bc <RCCEx_PLL3_Config>
 8005d1c:	4603      	mov	r3, r0
 8005d1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005d22:	e00a      	b.n	8005d3a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d24:	2301      	movs	r3, #1
 8005d26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005d2a:	e006      	b.n	8005d3a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005d2c:	bf00      	nop
 8005d2e:	e004      	b.n	8005d3a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005d30:	bf00      	nop
 8005d32:	e002      	b.n	8005d3a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005d34:	bf00      	nop
 8005d36:	e000      	b.n	8005d3a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005d38:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d10e      	bne.n	8005d60 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005d42:	4b06      	ldr	r3, [pc, #24]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005d44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d46:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8005d4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d4e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005d52:	4a02      	ldr	r2, [pc, #8]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005d54:	430b      	orrs	r3, r1
 8005d56:	6593      	str	r3, [r2, #88]	@ 0x58
 8005d58:	e006      	b.n	8005d68 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8005d5a:	bf00      	nop
 8005d5c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d60:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d64:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005d68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d70:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005d74:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005d78:	2300      	movs	r3, #0
 8005d7a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005d7e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005d82:	460b      	mov	r3, r1
 8005d84:	4313      	orrs	r3, r2
 8005d86:	d055      	beq.n	8005e34 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005d88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d8c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005d90:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005d94:	d033      	beq.n	8005dfe <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8005d96:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005d9a:	d82c      	bhi.n	8005df6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005d9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005da0:	d02f      	beq.n	8005e02 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8005da2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005da6:	d826      	bhi.n	8005df6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005da8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005dac:	d02b      	beq.n	8005e06 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8005dae:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005db2:	d820      	bhi.n	8005df6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005db4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005db8:	d012      	beq.n	8005de0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8005dba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005dbe:	d81a      	bhi.n	8005df6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d022      	beq.n	8005e0a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8005dc4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005dc8:	d115      	bne.n	8005df6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005dca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dce:	3308      	adds	r3, #8
 8005dd0:	2100      	movs	r1, #0
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	f001 fcc0 	bl	8007758 <RCCEx_PLL2_Config>
 8005dd8:	4603      	mov	r3, r0
 8005dda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005dde:	e015      	b.n	8005e0c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005de0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005de4:	3328      	adds	r3, #40	@ 0x28
 8005de6:	2102      	movs	r1, #2
 8005de8:	4618      	mov	r0, r3
 8005dea:	f001 fd67 	bl	80078bc <RCCEx_PLL3_Config>
 8005dee:	4603      	mov	r3, r0
 8005df0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005df4:	e00a      	b.n	8005e0c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005df6:	2301      	movs	r3, #1
 8005df8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005dfc:	e006      	b.n	8005e0c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005dfe:	bf00      	nop
 8005e00:	e004      	b.n	8005e0c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005e02:	bf00      	nop
 8005e04:	e002      	b.n	8005e0c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005e06:	bf00      	nop
 8005e08:	e000      	b.n	8005e0c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005e0a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d10b      	bne.n	8005e2c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005e14:	4ba1      	ldr	r3, [pc, #644]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005e16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e18:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005e1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e20:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005e24:	4a9d      	ldr	r2, [pc, #628]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005e26:	430b      	orrs	r3, r1
 8005e28:	6593      	str	r3, [r2, #88]	@ 0x58
 8005e2a:	e003      	b.n	8005e34 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e30:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005e34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e3c:	f002 0308 	and.w	r3, r2, #8
 8005e40:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005e44:	2300      	movs	r3, #0
 8005e46:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005e4a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005e4e:	460b      	mov	r3, r1
 8005e50:	4313      	orrs	r3, r2
 8005e52:	d01e      	beq.n	8005e92 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8005e54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e5c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e60:	d10c      	bne.n	8005e7c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005e62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e66:	3328      	adds	r3, #40	@ 0x28
 8005e68:	2102      	movs	r1, #2
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	f001 fd26 	bl	80078bc <RCCEx_PLL3_Config>
 8005e70:	4603      	mov	r3, r0
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d002      	beq.n	8005e7c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8005e76:	2301      	movs	r3, #1
 8005e78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005e7c:	4b87      	ldr	r3, [pc, #540]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005e7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e80:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005e84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e88:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e8c:	4a83      	ldr	r2, [pc, #524]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005e8e:	430b      	orrs	r3, r1
 8005e90:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005e92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e9a:	f002 0310 	and.w	r3, r2, #16
 8005e9e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005ea8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005eac:	460b      	mov	r3, r1
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	d01e      	beq.n	8005ef0 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8005eb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005eb6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005eba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ebe:	d10c      	bne.n	8005eda <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005ec0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ec4:	3328      	adds	r3, #40	@ 0x28
 8005ec6:	2102      	movs	r1, #2
 8005ec8:	4618      	mov	r0, r3
 8005eca:	f001 fcf7 	bl	80078bc <RCCEx_PLL3_Config>
 8005ece:	4603      	mov	r3, r0
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d002      	beq.n	8005eda <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005eda:	4b70      	ldr	r3, [pc, #448]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005edc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ede:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005ee2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ee6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005eea:	4a6c      	ldr	r2, [pc, #432]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005eec:	430b      	orrs	r3, r1
 8005eee:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005ef0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ef8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005efc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005f00:	2300      	movs	r3, #0
 8005f02:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005f06:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005f0a:	460b      	mov	r3, r1
 8005f0c:	4313      	orrs	r3, r2
 8005f0e:	d03e      	beq.n	8005f8e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005f10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f14:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005f18:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f1c:	d022      	beq.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8005f1e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f22:	d81b      	bhi.n	8005f5c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d003      	beq.n	8005f30 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005f28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f2c:	d00b      	beq.n	8005f46 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8005f2e:	e015      	b.n	8005f5c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005f30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f34:	3308      	adds	r3, #8
 8005f36:	2100      	movs	r1, #0
 8005f38:	4618      	mov	r0, r3
 8005f3a:	f001 fc0d 	bl	8007758 <RCCEx_PLL2_Config>
 8005f3e:	4603      	mov	r3, r0
 8005f40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005f44:	e00f      	b.n	8005f66 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005f46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f4a:	3328      	adds	r3, #40	@ 0x28
 8005f4c:	2102      	movs	r1, #2
 8005f4e:	4618      	mov	r0, r3
 8005f50:	f001 fcb4 	bl	80078bc <RCCEx_PLL3_Config>
 8005f54:	4603      	mov	r3, r0
 8005f56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005f5a:	e004      	b.n	8005f66 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005f62:	e000      	b.n	8005f66 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8005f64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d10b      	bne.n	8005f86 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005f6e:	4b4b      	ldr	r3, [pc, #300]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005f70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f72:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005f76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f7a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005f7e:	4a47      	ldr	r2, [pc, #284]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005f80:	430b      	orrs	r3, r1
 8005f82:	6593      	str	r3, [r2, #88]	@ 0x58
 8005f84:	e003      	b.n	8005f8e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f8a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005f8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f96:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005f9a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005fa0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005fa4:	460b      	mov	r3, r1
 8005fa6:	4313      	orrs	r3, r2
 8005fa8:	d03b      	beq.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005faa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fb2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005fb6:	d01f      	beq.n	8005ff8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005fb8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005fbc:	d818      	bhi.n	8005ff0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8005fbe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005fc2:	d003      	beq.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8005fc4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005fc8:	d007      	beq.n	8005fda <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8005fca:	e011      	b.n	8005ff0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005fcc:	4b33      	ldr	r3, [pc, #204]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005fce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fd0:	4a32      	ldr	r2, [pc, #200]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005fd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005fd6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005fd8:	e00f      	b.n	8005ffa <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005fda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fde:	3328      	adds	r3, #40	@ 0x28
 8005fe0:	2101      	movs	r1, #1
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	f001 fc6a 	bl	80078bc <RCCEx_PLL3_Config>
 8005fe8:	4603      	mov	r3, r0
 8005fea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8005fee:	e004      	b.n	8005ffa <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005ff6:	e000      	b.n	8005ffa <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8005ff8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ffa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d10b      	bne.n	800601a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006002:	4b26      	ldr	r3, [pc, #152]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006004:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006006:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800600a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800600e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006012:	4a22      	ldr	r2, [pc, #136]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006014:	430b      	orrs	r3, r1
 8006016:	6553      	str	r3, [r2, #84]	@ 0x54
 8006018:	e003      	b.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800601a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800601e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8006022:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800602a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800602e:	673b      	str	r3, [r7, #112]	@ 0x70
 8006030:	2300      	movs	r3, #0
 8006032:	677b      	str	r3, [r7, #116]	@ 0x74
 8006034:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006038:	460b      	mov	r3, r1
 800603a:	4313      	orrs	r3, r2
 800603c:	d034      	beq.n	80060a8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800603e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006042:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006044:	2b00      	cmp	r3, #0
 8006046:	d003      	beq.n	8006050 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8006048:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800604c:	d007      	beq.n	800605e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800604e:	e011      	b.n	8006074 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006050:	4b12      	ldr	r3, [pc, #72]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006052:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006054:	4a11      	ldr	r2, [pc, #68]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006056:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800605a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800605c:	e00e      	b.n	800607c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800605e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006062:	3308      	adds	r3, #8
 8006064:	2102      	movs	r1, #2
 8006066:	4618      	mov	r0, r3
 8006068:	f001 fb76 	bl	8007758 <RCCEx_PLL2_Config>
 800606c:	4603      	mov	r3, r0
 800606e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006072:	e003      	b.n	800607c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8006074:	2301      	movs	r3, #1
 8006076:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800607a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800607c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006080:	2b00      	cmp	r3, #0
 8006082:	d10d      	bne.n	80060a0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8006084:	4b05      	ldr	r3, [pc, #20]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006086:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006088:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800608c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006090:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006092:	4a02      	ldr	r2, [pc, #8]	@ (800609c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006094:	430b      	orrs	r3, r1
 8006096:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006098:	e006      	b.n	80060a8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800609a:	bf00      	nop
 800609c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80060a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060b0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80060b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80060b6:	2300      	movs	r3, #0
 80060b8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80060ba:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80060be:	460b      	mov	r3, r1
 80060c0:	4313      	orrs	r3, r2
 80060c2:	d00c      	beq.n	80060de <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80060c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060c8:	3328      	adds	r3, #40	@ 0x28
 80060ca:	2102      	movs	r1, #2
 80060cc:	4618      	mov	r0, r3
 80060ce:	f001 fbf5 	bl	80078bc <RCCEx_PLL3_Config>
 80060d2:	4603      	mov	r3, r0
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d002      	beq.n	80060de <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80060d8:	2301      	movs	r3, #1
 80060da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80060de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060e6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80060ea:	663b      	str	r3, [r7, #96]	@ 0x60
 80060ec:	2300      	movs	r3, #0
 80060ee:	667b      	str	r3, [r7, #100]	@ 0x64
 80060f0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80060f4:	460b      	mov	r3, r1
 80060f6:	4313      	orrs	r3, r2
 80060f8:	d038      	beq.n	800616c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80060fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006102:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006106:	d018      	beq.n	800613a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8006108:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800610c:	d811      	bhi.n	8006132 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800610e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006112:	d014      	beq.n	800613e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8006114:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006118:	d80b      	bhi.n	8006132 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800611a:	2b00      	cmp	r3, #0
 800611c:	d011      	beq.n	8006142 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800611e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006122:	d106      	bne.n	8006132 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006124:	4bc3      	ldr	r3, [pc, #780]	@ (8006434 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006126:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006128:	4ac2      	ldr	r2, [pc, #776]	@ (8006434 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800612a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800612e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8006130:	e008      	b.n	8006144 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006132:	2301      	movs	r3, #1
 8006134:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006138:	e004      	b.n	8006144 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800613a:	bf00      	nop
 800613c:	e002      	b.n	8006144 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800613e:	bf00      	nop
 8006140:	e000      	b.n	8006144 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006142:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006144:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006148:	2b00      	cmp	r3, #0
 800614a:	d10b      	bne.n	8006164 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800614c:	4bb9      	ldr	r3, [pc, #740]	@ (8006434 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800614e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006150:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006154:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006158:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800615c:	4ab5      	ldr	r2, [pc, #724]	@ (8006434 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800615e:	430b      	orrs	r3, r1
 8006160:	6553      	str	r3, [r2, #84]	@ 0x54
 8006162:	e003      	b.n	800616c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006164:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006168:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800616c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006174:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8006178:	65bb      	str	r3, [r7, #88]	@ 0x58
 800617a:	2300      	movs	r3, #0
 800617c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800617e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8006182:	460b      	mov	r3, r1
 8006184:	4313      	orrs	r3, r2
 8006186:	d009      	beq.n	800619c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006188:	4baa      	ldr	r3, [pc, #680]	@ (8006434 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800618a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800618c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006190:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006194:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006196:	4aa7      	ldr	r2, [pc, #668]	@ (8006434 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006198:	430b      	orrs	r3, r1
 800619a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800619c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061a4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80061a8:	653b      	str	r3, [r7, #80]	@ 0x50
 80061aa:	2300      	movs	r3, #0
 80061ac:	657b      	str	r3, [r7, #84]	@ 0x54
 80061ae:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80061b2:	460b      	mov	r3, r1
 80061b4:	4313      	orrs	r3, r2
 80061b6:	d00a      	beq.n	80061ce <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80061b8:	4b9e      	ldr	r3, [pc, #632]	@ (8006434 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80061ba:	691b      	ldr	r3, [r3, #16]
 80061bc:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80061c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061c4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80061c8:	4a9a      	ldr	r2, [pc, #616]	@ (8006434 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80061ca:	430b      	orrs	r3, r1
 80061cc:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80061ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061d6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80061da:	64bb      	str	r3, [r7, #72]	@ 0x48
 80061dc:	2300      	movs	r3, #0
 80061de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80061e0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80061e4:	460b      	mov	r3, r1
 80061e6:	4313      	orrs	r3, r2
 80061e8:	d009      	beq.n	80061fe <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80061ea:	4b92      	ldr	r3, [pc, #584]	@ (8006434 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80061ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061ee:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80061f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80061f8:	4a8e      	ldr	r2, [pc, #568]	@ (8006434 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80061fa:	430b      	orrs	r3, r1
 80061fc:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80061fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006206:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800620a:	643b      	str	r3, [r7, #64]	@ 0x40
 800620c:	2300      	movs	r3, #0
 800620e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006210:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006214:	460b      	mov	r3, r1
 8006216:	4313      	orrs	r3, r2
 8006218:	d00e      	beq.n	8006238 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800621a:	4b86      	ldr	r3, [pc, #536]	@ (8006434 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800621c:	691b      	ldr	r3, [r3, #16]
 800621e:	4a85      	ldr	r2, [pc, #532]	@ (8006434 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006220:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006224:	6113      	str	r3, [r2, #16]
 8006226:	4b83      	ldr	r3, [pc, #524]	@ (8006434 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006228:	6919      	ldr	r1, [r3, #16]
 800622a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800622e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006232:	4a80      	ldr	r2, [pc, #512]	@ (8006434 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006234:	430b      	orrs	r3, r1
 8006236:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006238:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800623c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006240:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8006244:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006246:	2300      	movs	r3, #0
 8006248:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800624a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800624e:	460b      	mov	r3, r1
 8006250:	4313      	orrs	r3, r2
 8006252:	d009      	beq.n	8006268 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006254:	4b77      	ldr	r3, [pc, #476]	@ (8006434 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006256:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006258:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800625c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006260:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006262:	4a74      	ldr	r2, [pc, #464]	@ (8006434 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006264:	430b      	orrs	r3, r1
 8006266:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006268:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800626c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006270:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8006274:	633b      	str	r3, [r7, #48]	@ 0x30
 8006276:	2300      	movs	r3, #0
 8006278:	637b      	str	r3, [r7, #52]	@ 0x34
 800627a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800627e:	460b      	mov	r3, r1
 8006280:	4313      	orrs	r3, r2
 8006282:	d00a      	beq.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006284:	4b6b      	ldr	r3, [pc, #428]	@ (8006434 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006286:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006288:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800628c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006290:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006294:	4a67      	ldr	r2, [pc, #412]	@ (8006434 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006296:	430b      	orrs	r3, r1
 8006298:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800629a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800629e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062a2:	2100      	movs	r1, #0
 80062a4:	62b9      	str	r1, [r7, #40]	@ 0x28
 80062a6:	f003 0301 	and.w	r3, r3, #1
 80062aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80062ac:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80062b0:	460b      	mov	r3, r1
 80062b2:	4313      	orrs	r3, r2
 80062b4:	d011      	beq.n	80062da <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80062b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062ba:	3308      	adds	r3, #8
 80062bc:	2100      	movs	r1, #0
 80062be:	4618      	mov	r0, r3
 80062c0:	f001 fa4a 	bl	8007758 <RCCEx_PLL2_Config>
 80062c4:	4603      	mov	r3, r0
 80062c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80062ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d003      	beq.n	80062da <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80062da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062e2:	2100      	movs	r1, #0
 80062e4:	6239      	str	r1, [r7, #32]
 80062e6:	f003 0302 	and.w	r3, r3, #2
 80062ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80062ec:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80062f0:	460b      	mov	r3, r1
 80062f2:	4313      	orrs	r3, r2
 80062f4:	d011      	beq.n	800631a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80062f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062fa:	3308      	adds	r3, #8
 80062fc:	2101      	movs	r1, #1
 80062fe:	4618      	mov	r0, r3
 8006300:	f001 fa2a 	bl	8007758 <RCCEx_PLL2_Config>
 8006304:	4603      	mov	r3, r0
 8006306:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800630a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800630e:	2b00      	cmp	r3, #0
 8006310:	d003      	beq.n	800631a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006312:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006316:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800631a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800631e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006322:	2100      	movs	r1, #0
 8006324:	61b9      	str	r1, [r7, #24]
 8006326:	f003 0304 	and.w	r3, r3, #4
 800632a:	61fb      	str	r3, [r7, #28]
 800632c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006330:	460b      	mov	r3, r1
 8006332:	4313      	orrs	r3, r2
 8006334:	d011      	beq.n	800635a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006336:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800633a:	3308      	adds	r3, #8
 800633c:	2102      	movs	r1, #2
 800633e:	4618      	mov	r0, r3
 8006340:	f001 fa0a 	bl	8007758 <RCCEx_PLL2_Config>
 8006344:	4603      	mov	r3, r0
 8006346:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800634a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800634e:	2b00      	cmp	r3, #0
 8006350:	d003      	beq.n	800635a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006352:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006356:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800635a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800635e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006362:	2100      	movs	r1, #0
 8006364:	6139      	str	r1, [r7, #16]
 8006366:	f003 0308 	and.w	r3, r3, #8
 800636a:	617b      	str	r3, [r7, #20]
 800636c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8006370:	460b      	mov	r3, r1
 8006372:	4313      	orrs	r3, r2
 8006374:	d011      	beq.n	800639a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006376:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800637a:	3328      	adds	r3, #40	@ 0x28
 800637c:	2100      	movs	r1, #0
 800637e:	4618      	mov	r0, r3
 8006380:	f001 fa9c 	bl	80078bc <RCCEx_PLL3_Config>
 8006384:	4603      	mov	r3, r0
 8006386:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800638a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800638e:	2b00      	cmp	r3, #0
 8006390:	d003      	beq.n	800639a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006392:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006396:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800639a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800639e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063a2:	2100      	movs	r1, #0
 80063a4:	60b9      	str	r1, [r7, #8]
 80063a6:	f003 0310 	and.w	r3, r3, #16
 80063aa:	60fb      	str	r3, [r7, #12]
 80063ac:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80063b0:	460b      	mov	r3, r1
 80063b2:	4313      	orrs	r3, r2
 80063b4:	d011      	beq.n	80063da <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80063b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063ba:	3328      	adds	r3, #40	@ 0x28
 80063bc:	2101      	movs	r1, #1
 80063be:	4618      	mov	r0, r3
 80063c0:	f001 fa7c 	bl	80078bc <RCCEx_PLL3_Config>
 80063c4:	4603      	mov	r3, r0
 80063c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80063ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d003      	beq.n	80063da <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80063d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80063da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063e2:	2100      	movs	r1, #0
 80063e4:	6039      	str	r1, [r7, #0]
 80063e6:	f003 0320 	and.w	r3, r3, #32
 80063ea:	607b      	str	r3, [r7, #4]
 80063ec:	e9d7 1200 	ldrd	r1, r2, [r7]
 80063f0:	460b      	mov	r3, r1
 80063f2:	4313      	orrs	r3, r2
 80063f4:	d011      	beq.n	800641a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80063f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063fa:	3328      	adds	r3, #40	@ 0x28
 80063fc:	2102      	movs	r1, #2
 80063fe:	4618      	mov	r0, r3
 8006400:	f001 fa5c 	bl	80078bc <RCCEx_PLL3_Config>
 8006404:	4603      	mov	r3, r0
 8006406:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800640a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800640e:	2b00      	cmp	r3, #0
 8006410:	d003      	beq.n	800641a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006412:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006416:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800641a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800641e:	2b00      	cmp	r3, #0
 8006420:	d101      	bne.n	8006426 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8006422:	2300      	movs	r3, #0
 8006424:	e000      	b.n	8006428 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8006426:	2301      	movs	r3, #1
}
 8006428:	4618      	mov	r0, r3
 800642a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800642e:	46bd      	mov	sp, r7
 8006430:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006434:	58024400 	.word	0x58024400

08006438 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8006438:	b580      	push	{r7, lr}
 800643a:	b090      	sub	sp, #64	@ 0x40
 800643c:	af00      	add	r7, sp, #0
 800643e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8006442:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006446:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800644a:	430b      	orrs	r3, r1
 800644c:	f040 8094 	bne.w	8006578 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8006450:	4b9e      	ldr	r3, [pc, #632]	@ (80066cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006452:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006454:	f003 0307 	and.w	r3, r3, #7
 8006458:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800645a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800645c:	2b04      	cmp	r3, #4
 800645e:	f200 8087 	bhi.w	8006570 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8006462:	a201      	add	r2, pc, #4	@ (adr r2, 8006468 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8006464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006468:	0800647d 	.word	0x0800647d
 800646c:	080064a5 	.word	0x080064a5
 8006470:	080064cd 	.word	0x080064cd
 8006474:	08006569 	.word	0x08006569
 8006478:	080064f5 	.word	0x080064f5
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800647c:	4b93      	ldr	r3, [pc, #588]	@ (80066cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006484:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006488:	d108      	bne.n	800649c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800648a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800648e:	4618      	mov	r0, r3
 8006490:	f001 f810 	bl	80074b4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006496:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006498:	f000 bd45 	b.w	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800649c:	2300      	movs	r3, #0
 800649e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80064a0:	f000 bd41 	b.w	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80064a4:	4b89      	ldr	r3, [pc, #548]	@ (80066cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80064ac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80064b0:	d108      	bne.n	80064c4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80064b2:	f107 0318 	add.w	r3, r7, #24
 80064b6:	4618      	mov	r0, r3
 80064b8:	f000 fd54 	bl	8006f64 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80064bc:	69bb      	ldr	r3, [r7, #24]
 80064be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80064c0:	f000 bd31 	b.w	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80064c4:	2300      	movs	r3, #0
 80064c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80064c8:	f000 bd2d 	b.w	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80064cc:	4b7f      	ldr	r3, [pc, #508]	@ (80066cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80064d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80064d8:	d108      	bne.n	80064ec <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80064da:	f107 030c 	add.w	r3, r7, #12
 80064de:	4618      	mov	r0, r3
 80064e0:	f000 fe94 	bl	800720c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80064e8:	f000 bd1d 	b.w	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80064ec:	2300      	movs	r3, #0
 80064ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80064f0:	f000 bd19 	b.w	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80064f4:	4b75      	ldr	r3, [pc, #468]	@ (80066cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80064f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064f8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80064fc:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80064fe:	4b73      	ldr	r3, [pc, #460]	@ (80066cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f003 0304 	and.w	r3, r3, #4
 8006506:	2b04      	cmp	r3, #4
 8006508:	d10c      	bne.n	8006524 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800650a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800650c:	2b00      	cmp	r3, #0
 800650e:	d109      	bne.n	8006524 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006510:	4b6e      	ldr	r3, [pc, #440]	@ (80066cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	08db      	lsrs	r3, r3, #3
 8006516:	f003 0303 	and.w	r3, r3, #3
 800651a:	4a6d      	ldr	r2, [pc, #436]	@ (80066d0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800651c:	fa22 f303 	lsr.w	r3, r2, r3
 8006520:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006522:	e01f      	b.n	8006564 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006524:	4b69      	ldr	r3, [pc, #420]	@ (80066cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800652c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006530:	d106      	bne.n	8006540 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8006532:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006534:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006538:	d102      	bne.n	8006540 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800653a:	4b66      	ldr	r3, [pc, #408]	@ (80066d4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800653c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800653e:	e011      	b.n	8006564 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006540:	4b62      	ldr	r3, [pc, #392]	@ (80066cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006548:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800654c:	d106      	bne.n	800655c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800654e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006550:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006554:	d102      	bne.n	800655c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006556:	4b60      	ldr	r3, [pc, #384]	@ (80066d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8006558:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800655a:	e003      	b.n	8006564 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800655c:	2300      	movs	r3, #0
 800655e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006560:	f000 bce1 	b.w	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006564:	f000 bcdf 	b.w	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006568:	4b5c      	ldr	r3, [pc, #368]	@ (80066dc <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800656a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800656c:	f000 bcdb 	b.w	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006570:	2300      	movs	r3, #0
 8006572:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006574:	f000 bcd7 	b.w	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8006578:	e9d7 2300 	ldrd	r2, r3, [r7]
 800657c:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8006580:	430b      	orrs	r3, r1
 8006582:	f040 80ad 	bne.w	80066e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8006586:	4b51      	ldr	r3, [pc, #324]	@ (80066cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006588:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800658a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800658e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006590:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006592:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006596:	d056      	beq.n	8006646 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8006598:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800659a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800659e:	f200 8090 	bhi.w	80066c2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80065a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065a4:	2bc0      	cmp	r3, #192	@ 0xc0
 80065a6:	f000 8088 	beq.w	80066ba <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 80065aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065ac:	2bc0      	cmp	r3, #192	@ 0xc0
 80065ae:	f200 8088 	bhi.w	80066c2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80065b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065b4:	2b80      	cmp	r3, #128	@ 0x80
 80065b6:	d032      	beq.n	800661e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 80065b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065ba:	2b80      	cmp	r3, #128	@ 0x80
 80065bc:	f200 8081 	bhi.w	80066c2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80065c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d003      	beq.n	80065ce <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 80065c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065c8:	2b40      	cmp	r3, #64	@ 0x40
 80065ca:	d014      	beq.n	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 80065cc:	e079      	b.n	80066c2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80065ce:	4b3f      	ldr	r3, [pc, #252]	@ (80066cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065d6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80065da:	d108      	bne.n	80065ee <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80065dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80065e0:	4618      	mov	r0, r3
 80065e2:	f000 ff67 	bl	80074b4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80065e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80065ea:	f000 bc9c 	b.w	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80065ee:	2300      	movs	r3, #0
 80065f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065f2:	f000 bc98 	b.w	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80065f6:	4b35      	ldr	r3, [pc, #212]	@ (80066cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80065fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006602:	d108      	bne.n	8006616 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006604:	f107 0318 	add.w	r3, r7, #24
 8006608:	4618      	mov	r0, r3
 800660a:	f000 fcab 	bl	8006f64 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800660e:	69bb      	ldr	r3, [r7, #24]
 8006610:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006612:	f000 bc88 	b.w	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006616:	2300      	movs	r3, #0
 8006618:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800661a:	f000 bc84 	b.w	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800661e:	4b2b      	ldr	r3, [pc, #172]	@ (80066cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006626:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800662a:	d108      	bne.n	800663e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800662c:	f107 030c 	add.w	r3, r7, #12
 8006630:	4618      	mov	r0, r3
 8006632:	f000 fdeb 	bl	800720c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800663a:	f000 bc74 	b.w	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800663e:	2300      	movs	r3, #0
 8006640:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006642:	f000 bc70 	b.w	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006646:	4b21      	ldr	r3, [pc, #132]	@ (80066cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800664a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800664e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006650:	4b1e      	ldr	r3, [pc, #120]	@ (80066cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f003 0304 	and.w	r3, r3, #4
 8006658:	2b04      	cmp	r3, #4
 800665a:	d10c      	bne.n	8006676 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800665c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800665e:	2b00      	cmp	r3, #0
 8006660:	d109      	bne.n	8006676 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006662:	4b1a      	ldr	r3, [pc, #104]	@ (80066cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	08db      	lsrs	r3, r3, #3
 8006668:	f003 0303 	and.w	r3, r3, #3
 800666c:	4a18      	ldr	r2, [pc, #96]	@ (80066d0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800666e:	fa22 f303 	lsr.w	r3, r2, r3
 8006672:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006674:	e01f      	b.n	80066b6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006676:	4b15      	ldr	r3, [pc, #84]	@ (80066cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800667e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006682:	d106      	bne.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8006684:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006686:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800668a:	d102      	bne.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800668c:	4b11      	ldr	r3, [pc, #68]	@ (80066d4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800668e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006690:	e011      	b.n	80066b6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006692:	4b0e      	ldr	r3, [pc, #56]	@ (80066cc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800669a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800669e:	d106      	bne.n	80066ae <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 80066a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80066a6:	d102      	bne.n	80066ae <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80066a8:	4b0b      	ldr	r3, [pc, #44]	@ (80066d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80066aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80066ac:	e003      	b.n	80066b6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80066ae:	2300      	movs	r3, #0
 80066b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80066b2:	f000 bc38 	b.w	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80066b6:	f000 bc36 	b.w	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80066ba:	4b08      	ldr	r3, [pc, #32]	@ (80066dc <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80066bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066be:	f000 bc32 	b.w	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80066c2:	2300      	movs	r3, #0
 80066c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066c6:	f000 bc2e 	b.w	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80066ca:	bf00      	nop
 80066cc:	58024400 	.word	0x58024400
 80066d0:	03d09000 	.word	0x03d09000
 80066d4:	003d0900 	.word	0x003d0900
 80066d8:	017d7840 	.word	0x017d7840
 80066dc:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80066e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80066e4:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 80066e8:	430b      	orrs	r3, r1
 80066ea:	f040 809c 	bne.w	8006826 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 80066ee:	4b9e      	ldr	r3, [pc, #632]	@ (8006968 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80066f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066f2:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 80066f6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80066f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066fa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80066fe:	d054      	beq.n	80067aa <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8006700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006702:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006706:	f200 808b 	bhi.w	8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800670a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800670c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006710:	f000 8083 	beq.w	800681a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8006714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006716:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800671a:	f200 8081 	bhi.w	8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800671e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006720:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006724:	d02f      	beq.n	8006786 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8006726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006728:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800672c:	d878      	bhi.n	8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800672e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006730:	2b00      	cmp	r3, #0
 8006732:	d004      	beq.n	800673e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8006734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006736:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800673a:	d012      	beq.n	8006762 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800673c:	e070      	b.n	8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800673e:	4b8a      	ldr	r3, [pc, #552]	@ (8006968 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006746:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800674a:	d107      	bne.n	800675c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800674c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006750:	4618      	mov	r0, r3
 8006752:	f000 feaf 	bl	80074b4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006756:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006758:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800675a:	e3e4      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800675c:	2300      	movs	r3, #0
 800675e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006760:	e3e1      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006762:	4b81      	ldr	r3, [pc, #516]	@ (8006968 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800676a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800676e:	d107      	bne.n	8006780 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006770:	f107 0318 	add.w	r3, r7, #24
 8006774:	4618      	mov	r0, r3
 8006776:	f000 fbf5 	bl	8006f64 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800677a:	69bb      	ldr	r3, [r7, #24]
 800677c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800677e:	e3d2      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006780:	2300      	movs	r3, #0
 8006782:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006784:	e3cf      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006786:	4b78      	ldr	r3, [pc, #480]	@ (8006968 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800678e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006792:	d107      	bne.n	80067a4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006794:	f107 030c 	add.w	r3, r7, #12
 8006798:	4618      	mov	r0, r3
 800679a:	f000 fd37 	bl	800720c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80067a2:	e3c0      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80067a4:	2300      	movs	r3, #0
 80067a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80067a8:	e3bd      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80067aa:	4b6f      	ldr	r3, [pc, #444]	@ (8006968 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80067ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067ae:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80067b2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80067b4:	4b6c      	ldr	r3, [pc, #432]	@ (8006968 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f003 0304 	and.w	r3, r3, #4
 80067bc:	2b04      	cmp	r3, #4
 80067be:	d10c      	bne.n	80067da <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 80067c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d109      	bne.n	80067da <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80067c6:	4b68      	ldr	r3, [pc, #416]	@ (8006968 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	08db      	lsrs	r3, r3, #3
 80067cc:	f003 0303 	and.w	r3, r3, #3
 80067d0:	4a66      	ldr	r2, [pc, #408]	@ (800696c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80067d2:	fa22 f303 	lsr.w	r3, r2, r3
 80067d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80067d8:	e01e      	b.n	8006818 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80067da:	4b63      	ldr	r3, [pc, #396]	@ (8006968 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80067e6:	d106      	bne.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 80067e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80067ee:	d102      	bne.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80067f0:	4b5f      	ldr	r3, [pc, #380]	@ (8006970 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80067f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80067f4:	e010      	b.n	8006818 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80067f6:	4b5c      	ldr	r3, [pc, #368]	@ (8006968 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067fe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006802:	d106      	bne.n	8006812 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8006804:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006806:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800680a:	d102      	bne.n	8006812 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800680c:	4b59      	ldr	r3, [pc, #356]	@ (8006974 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800680e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006810:	e002      	b.n	8006818 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006812:	2300      	movs	r3, #0
 8006814:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006816:	e386      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006818:	e385      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800681a:	4b57      	ldr	r3, [pc, #348]	@ (8006978 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800681c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800681e:	e382      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8006820:	2300      	movs	r3, #0
 8006822:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006824:	e37f      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8006826:	e9d7 2300 	ldrd	r2, r3, [r7]
 800682a:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800682e:	430b      	orrs	r3, r1
 8006830:	f040 80a7 	bne.w	8006982 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8006834:	4b4c      	ldr	r3, [pc, #304]	@ (8006968 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006836:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006838:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800683c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800683e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006840:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006844:	d055      	beq.n	80068f2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8006846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006848:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800684c:	f200 8096 	bhi.w	800697c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8006850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006852:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006856:	f000 8084 	beq.w	8006962 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800685a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800685c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006860:	f200 808c 	bhi.w	800697c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8006864:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006866:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800686a:	d030      	beq.n	80068ce <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800686c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800686e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006872:	f200 8083 	bhi.w	800697c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8006876:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006878:	2b00      	cmp	r3, #0
 800687a:	d004      	beq.n	8006886 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800687c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800687e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006882:	d012      	beq.n	80068aa <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8006884:	e07a      	b.n	800697c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006886:	4b38      	ldr	r3, [pc, #224]	@ (8006968 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800688e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006892:	d107      	bne.n	80068a4 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006894:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006898:	4618      	mov	r0, r3
 800689a:	f000 fe0b 	bl	80074b4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800689e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80068a2:	e340      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80068a4:	2300      	movs	r3, #0
 80068a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068a8:	e33d      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80068aa:	4b2f      	ldr	r3, [pc, #188]	@ (8006968 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80068b2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80068b6:	d107      	bne.n	80068c8 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80068b8:	f107 0318 	add.w	r3, r7, #24
 80068bc:	4618      	mov	r0, r3
 80068be:	f000 fb51 	bl	8006f64 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80068c2:	69bb      	ldr	r3, [r7, #24]
 80068c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80068c6:	e32e      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80068c8:	2300      	movs	r3, #0
 80068ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068cc:	e32b      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80068ce:	4b26      	ldr	r3, [pc, #152]	@ (8006968 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80068d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80068da:	d107      	bne.n	80068ec <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80068dc:	f107 030c 	add.w	r3, r7, #12
 80068e0:	4618      	mov	r0, r3
 80068e2:	f000 fc93 	bl	800720c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80068ea:	e31c      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80068ec:	2300      	movs	r3, #0
 80068ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068f0:	e319      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80068f2:	4b1d      	ldr	r3, [pc, #116]	@ (8006968 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80068f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068f6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80068fa:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80068fc:	4b1a      	ldr	r3, [pc, #104]	@ (8006968 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f003 0304 	and.w	r3, r3, #4
 8006904:	2b04      	cmp	r3, #4
 8006906:	d10c      	bne.n	8006922 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8006908:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800690a:	2b00      	cmp	r3, #0
 800690c:	d109      	bne.n	8006922 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800690e:	4b16      	ldr	r3, [pc, #88]	@ (8006968 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	08db      	lsrs	r3, r3, #3
 8006914:	f003 0303 	and.w	r3, r3, #3
 8006918:	4a14      	ldr	r2, [pc, #80]	@ (800696c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800691a:	fa22 f303 	lsr.w	r3, r2, r3
 800691e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006920:	e01e      	b.n	8006960 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006922:	4b11      	ldr	r3, [pc, #68]	@ (8006968 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800692a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800692e:	d106      	bne.n	800693e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8006930:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006932:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006936:	d102      	bne.n	800693e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006938:	4b0d      	ldr	r3, [pc, #52]	@ (8006970 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800693a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800693c:	e010      	b.n	8006960 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800693e:	4b0a      	ldr	r3, [pc, #40]	@ (8006968 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006946:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800694a:	d106      	bne.n	800695a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800694c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800694e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006952:	d102      	bne.n	800695a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006954:	4b07      	ldr	r3, [pc, #28]	@ (8006974 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8006956:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006958:	e002      	b.n	8006960 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800695a:	2300      	movs	r3, #0
 800695c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800695e:	e2e2      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006960:	e2e1      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006962:	4b05      	ldr	r3, [pc, #20]	@ (8006978 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8006964:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006966:	e2de      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006968:	58024400 	.word	0x58024400
 800696c:	03d09000 	.word	0x03d09000
 8006970:	003d0900 	.word	0x003d0900
 8006974:	017d7840 	.word	0x017d7840
 8006978:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800697c:	2300      	movs	r3, #0
 800697e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006980:	e2d1      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8006982:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006986:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800698a:	430b      	orrs	r3, r1
 800698c:	f040 809c 	bne.w	8006ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8006990:	4b93      	ldr	r3, [pc, #588]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006992:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006994:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8006998:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800699a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800699c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80069a0:	d054      	beq.n	8006a4c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80069a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069a4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80069a8:	f200 808b 	bhi.w	8006ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80069ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069ae:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80069b2:	f000 8083 	beq.w	8006abc <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 80069b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069b8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80069bc:	f200 8081 	bhi.w	8006ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80069c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80069c6:	d02f      	beq.n	8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 80069c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80069ce:	d878      	bhi.n	8006ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80069d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d004      	beq.n	80069e0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 80069d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80069dc:	d012      	beq.n	8006a04 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 80069de:	e070      	b.n	8006ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80069e0:	4b7f      	ldr	r3, [pc, #508]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069e8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80069ec:	d107      	bne.n	80069fe <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80069ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80069f2:	4618      	mov	r0, r3
 80069f4:	f000 fd5e 	bl	80074b4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80069f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80069fc:	e293      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80069fe:	2300      	movs	r3, #0
 8006a00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a02:	e290      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006a04:	4b76      	ldr	r3, [pc, #472]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006a0c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006a10:	d107      	bne.n	8006a22 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006a12:	f107 0318 	add.w	r3, r7, #24
 8006a16:	4618      	mov	r0, r3
 8006a18:	f000 faa4 	bl	8006f64 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006a1c:	69bb      	ldr	r3, [r7, #24]
 8006a1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006a20:	e281      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006a22:	2300      	movs	r3, #0
 8006a24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a26:	e27e      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006a28:	4b6d      	ldr	r3, [pc, #436]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006a30:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006a34:	d107      	bne.n	8006a46 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006a36:	f107 030c 	add.w	r3, r7, #12
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	f000 fbe6 	bl	800720c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006a44:	e26f      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006a46:	2300      	movs	r3, #0
 8006a48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a4a:	e26c      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006a4c:	4b64      	ldr	r3, [pc, #400]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006a4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a50:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006a54:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006a56:	4b62      	ldr	r3, [pc, #392]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f003 0304 	and.w	r3, r3, #4
 8006a5e:	2b04      	cmp	r3, #4
 8006a60:	d10c      	bne.n	8006a7c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8006a62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d109      	bne.n	8006a7c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006a68:	4b5d      	ldr	r3, [pc, #372]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	08db      	lsrs	r3, r3, #3
 8006a6e:	f003 0303 	and.w	r3, r3, #3
 8006a72:	4a5c      	ldr	r2, [pc, #368]	@ (8006be4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8006a74:	fa22 f303 	lsr.w	r3, r2, r3
 8006a78:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006a7a:	e01e      	b.n	8006aba <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006a7c:	4b58      	ldr	r3, [pc, #352]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a88:	d106      	bne.n	8006a98 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8006a8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a8c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006a90:	d102      	bne.n	8006a98 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006a92:	4b55      	ldr	r3, [pc, #340]	@ (8006be8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8006a94:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006a96:	e010      	b.n	8006aba <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006a98:	4b51      	ldr	r3, [pc, #324]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006aa0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006aa4:	d106      	bne.n	8006ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8006aa6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006aa8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006aac:	d102      	bne.n	8006ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006aae:	4b4f      	ldr	r3, [pc, #316]	@ (8006bec <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8006ab0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006ab2:	e002      	b.n	8006aba <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006ab8:	e235      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006aba:	e234      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006abc:	4b4c      	ldr	r3, [pc, #304]	@ (8006bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8006abe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ac0:	e231      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ac6:	e22e      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8006ac8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006acc:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8006ad0:	430b      	orrs	r3, r1
 8006ad2:	f040 808f 	bne.w	8006bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8006ad6:	4b42      	ldr	r3, [pc, #264]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006ad8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ada:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8006ade:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8006ae0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ae2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006ae6:	d06b      	beq.n	8006bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8006ae8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aea:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006aee:	d874      	bhi.n	8006bda <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8006af0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006af2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006af6:	d056      	beq.n	8006ba6 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8006af8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006afa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006afe:	d86c      	bhi.n	8006bda <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8006b00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b02:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006b06:	d03b      	beq.n	8006b80 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8006b08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b0a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006b0e:	d864      	bhi.n	8006bda <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8006b10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b12:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006b16:	d021      	beq.n	8006b5c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8006b18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b1a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006b1e:	d85c      	bhi.n	8006bda <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8006b20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d004      	beq.n	8006b30 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8006b26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b2c:	d004      	beq.n	8006b38 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8006b2e:	e054      	b.n	8006bda <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8006b30:	f7fe fa62 	bl	8004ff8 <HAL_RCC_GetPCLK1Freq>
 8006b34:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006b36:	e1f6      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006b38:	4b29      	ldr	r3, [pc, #164]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b40:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006b44:	d107      	bne.n	8006b56 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006b46:	f107 0318 	add.w	r3, r7, #24
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	f000 fa0a 	bl	8006f64 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006b50:	69fb      	ldr	r3, [r7, #28]
 8006b52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006b54:	e1e7      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006b56:	2300      	movs	r3, #0
 8006b58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b5a:	e1e4      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006b5c:	4b20      	ldr	r3, [pc, #128]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006b64:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006b68:	d107      	bne.n	8006b7a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006b6a:	f107 030c 	add.w	r3, r7, #12
 8006b6e:	4618      	mov	r0, r3
 8006b70:	f000 fb4c 	bl	800720c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006b74:	693b      	ldr	r3, [r7, #16]
 8006b76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006b78:	e1d5      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b7e:	e1d2      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006b80:	4b17      	ldr	r3, [pc, #92]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f003 0304 	and.w	r3, r3, #4
 8006b88:	2b04      	cmp	r3, #4
 8006b8a:	d109      	bne.n	8006ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006b8c:	4b14      	ldr	r3, [pc, #80]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	08db      	lsrs	r3, r3, #3
 8006b92:	f003 0303 	and.w	r3, r3, #3
 8006b96:	4a13      	ldr	r2, [pc, #76]	@ (8006be4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8006b98:	fa22 f303 	lsr.w	r3, r2, r3
 8006b9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006b9e:	e1c2      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ba4:	e1bf      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8006ba6:	4b0e      	ldr	r3, [pc, #56]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006bb2:	d102      	bne.n	8006bba <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8006bb4:	4b0c      	ldr	r3, [pc, #48]	@ (8006be8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8006bb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006bb8:	e1b5      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006bba:	2300      	movs	r3, #0
 8006bbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006bbe:	e1b2      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006bc0:	4b07      	ldr	r3, [pc, #28]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006bc8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006bcc:	d102      	bne.n	8006bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8006bce:	4b07      	ldr	r3, [pc, #28]	@ (8006bec <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8006bd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006bd2:	e1a8      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006bd8:	e1a5      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006bda:	2300      	movs	r3, #0
 8006bdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006bde:	e1a2      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006be0:	58024400 	.word	0x58024400
 8006be4:	03d09000 	.word	0x03d09000
 8006be8:	003d0900 	.word	0x003d0900
 8006bec:	017d7840 	.word	0x017d7840
 8006bf0:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8006bf4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006bf8:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8006bfc:	430b      	orrs	r3, r1
 8006bfe:	d173      	bne.n	8006ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8006c00:	4b9c      	ldr	r3, [pc, #624]	@ (8006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006c02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c04:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006c08:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006c0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c0c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006c10:	d02f      	beq.n	8006c72 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8006c12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c14:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006c18:	d863      	bhi.n	8006ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8006c1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d004      	beq.n	8006c2a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8006c20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c22:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c26:	d012      	beq.n	8006c4e <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8006c28:	e05b      	b.n	8006ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006c2a:	4b92      	ldr	r3, [pc, #584]	@ (8006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c32:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006c36:	d107      	bne.n	8006c48 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006c38:	f107 0318 	add.w	r3, r7, #24
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	f000 f991 	bl	8006f64 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006c42:	69bb      	ldr	r3, [r7, #24]
 8006c44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006c46:	e16e      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006c48:	2300      	movs	r3, #0
 8006c4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c4c:	e16b      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006c4e:	4b89      	ldr	r3, [pc, #548]	@ (8006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006c56:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006c5a:	d107      	bne.n	8006c6c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006c5c:	f107 030c 	add.w	r3, r7, #12
 8006c60:	4618      	mov	r0, r3
 8006c62:	f000 fad3 	bl	800720c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8006c66:	697b      	ldr	r3, [r7, #20]
 8006c68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006c6a:	e15c      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c70:	e159      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006c72:	4b80      	ldr	r3, [pc, #512]	@ (8006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006c74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c76:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006c7a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006c7c:	4b7d      	ldr	r3, [pc, #500]	@ (8006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f003 0304 	and.w	r3, r3, #4
 8006c84:	2b04      	cmp	r3, #4
 8006c86:	d10c      	bne.n	8006ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8006c88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d109      	bne.n	8006ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006c8e:	4b79      	ldr	r3, [pc, #484]	@ (8006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	08db      	lsrs	r3, r3, #3
 8006c94:	f003 0303 	and.w	r3, r3, #3
 8006c98:	4a77      	ldr	r2, [pc, #476]	@ (8006e78 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8006c9a:	fa22 f303 	lsr.w	r3, r2, r3
 8006c9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006ca0:	e01e      	b.n	8006ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006ca2:	4b74      	ldr	r3, [pc, #464]	@ (8006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006caa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006cae:	d106      	bne.n	8006cbe <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8006cb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cb2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006cb6:	d102      	bne.n	8006cbe <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006cb8:	4b70      	ldr	r3, [pc, #448]	@ (8006e7c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8006cba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006cbc:	e010      	b.n	8006ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006cbe:	4b6d      	ldr	r3, [pc, #436]	@ (8006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cc6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006cca:	d106      	bne.n	8006cda <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8006ccc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006cd2:	d102      	bne.n	8006cda <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006cd4:	4b6a      	ldr	r3, [pc, #424]	@ (8006e80 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8006cd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006cd8:	e002      	b.n	8006ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006cda:	2300      	movs	r3, #0
 8006cdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006cde:	e122      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006ce0:	e121      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ce6:	e11e      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8006ce8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006cec:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8006cf0:	430b      	orrs	r3, r1
 8006cf2:	d133      	bne.n	8006d5c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8006cf4:	4b5f      	ldr	r3, [pc, #380]	@ (8006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006cf6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006cf8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006cfc:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006cfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d004      	beq.n	8006d0e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8006d04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d0a:	d012      	beq.n	8006d32 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8006d0c:	e023      	b.n	8006d56 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006d0e:	4b59      	ldr	r3, [pc, #356]	@ (8006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d16:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006d1a:	d107      	bne.n	8006d2c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006d1c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006d20:	4618      	mov	r0, r3
 8006d22:	f000 fbc7 	bl	80074b4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006d26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006d2a:	e0fc      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d30:	e0f9      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006d32:	4b50      	ldr	r3, [pc, #320]	@ (8006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006d3a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006d3e:	d107      	bne.n	8006d50 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006d40:	f107 0318 	add.w	r3, r7, #24
 8006d44:	4618      	mov	r0, r3
 8006d46:	f000 f90d 	bl	8006f64 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8006d4a:	6a3b      	ldr	r3, [r7, #32]
 8006d4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006d4e:	e0ea      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006d50:	2300      	movs	r3, #0
 8006d52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d54:	e0e7      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8006d56:	2300      	movs	r3, #0
 8006d58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d5a:	e0e4      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8006d5c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d60:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8006d64:	430b      	orrs	r3, r1
 8006d66:	f040 808d 	bne.w	8006e84 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8006d6a:	4b42      	ldr	r3, [pc, #264]	@ (8006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006d6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d6e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8006d72:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006d74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d76:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006d7a:	d06b      	beq.n	8006e54 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8006d7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d7e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006d82:	d874      	bhi.n	8006e6e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006d84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d8a:	d056      	beq.n	8006e3a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8006d8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d92:	d86c      	bhi.n	8006e6e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006d94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d96:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006d9a:	d03b      	beq.n	8006e14 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8006d9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d9e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006da2:	d864      	bhi.n	8006e6e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006da4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006da6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006daa:	d021      	beq.n	8006df0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8006dac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006db2:	d85c      	bhi.n	8006e6e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006db4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d004      	beq.n	8006dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8006dba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dbc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006dc0:	d004      	beq.n	8006dcc <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8006dc2:	e054      	b.n	8006e6e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8006dc4:	f000 f8b8 	bl	8006f38 <HAL_RCCEx_GetD3PCLK1Freq>
 8006dc8:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006dca:	e0ac      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006dcc:	4b29      	ldr	r3, [pc, #164]	@ (8006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006dd4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006dd8:	d107      	bne.n	8006dea <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006dda:	f107 0318 	add.w	r3, r7, #24
 8006dde:	4618      	mov	r0, r3
 8006de0:	f000 f8c0 	bl	8006f64 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006de4:	69fb      	ldr	r3, [r7, #28]
 8006de6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006de8:	e09d      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006dea:	2300      	movs	r3, #0
 8006dec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006dee:	e09a      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006df0:	4b20      	ldr	r3, [pc, #128]	@ (8006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006df8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006dfc:	d107      	bne.n	8006e0e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006dfe:	f107 030c 	add.w	r3, r7, #12
 8006e02:	4618      	mov	r0, r3
 8006e04:	f000 fa02 	bl	800720c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006e08:	693b      	ldr	r3, [r7, #16]
 8006e0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006e0c:	e08b      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006e0e:	2300      	movs	r3, #0
 8006e10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e12:	e088      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006e14:	4b17      	ldr	r3, [pc, #92]	@ (8006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f003 0304 	and.w	r3, r3, #4
 8006e1c:	2b04      	cmp	r3, #4
 8006e1e:	d109      	bne.n	8006e34 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006e20:	4b14      	ldr	r3, [pc, #80]	@ (8006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	08db      	lsrs	r3, r3, #3
 8006e26:	f003 0303 	and.w	r3, r3, #3
 8006e2a:	4a13      	ldr	r2, [pc, #76]	@ (8006e78 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8006e2c:	fa22 f303 	lsr.w	r3, r2, r3
 8006e30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006e32:	e078      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006e34:	2300      	movs	r3, #0
 8006e36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e38:	e075      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8006e3a:	4b0e      	ldr	r3, [pc, #56]	@ (8006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e46:	d102      	bne.n	8006e4e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8006e48:	4b0c      	ldr	r3, [pc, #48]	@ (8006e7c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8006e4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006e4c:	e06b      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006e4e:	2300      	movs	r3, #0
 8006e50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e52:	e068      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006e54:	4b07      	ldr	r3, [pc, #28]	@ (8006e74 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e5c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006e60:	d102      	bne.n	8006e68 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8006e62:	4b07      	ldr	r3, [pc, #28]	@ (8006e80 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8006e64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006e66:	e05e      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006e68:	2300      	movs	r3, #0
 8006e6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e6c:	e05b      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8006e6e:	2300      	movs	r3, #0
 8006e70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e72:	e058      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006e74:	58024400 	.word	0x58024400
 8006e78:	03d09000 	.word	0x03d09000
 8006e7c:	003d0900 	.word	0x003d0900
 8006e80:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8006e84:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e88:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8006e8c:	430b      	orrs	r3, r1
 8006e8e:	d148      	bne.n	8006f22 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8006e90:	4b27      	ldr	r3, [pc, #156]	@ (8006f30 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006e92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e94:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006e98:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006e9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ea0:	d02a      	beq.n	8006ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8006ea2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ea4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ea8:	d838      	bhi.n	8006f1c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8006eaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d004      	beq.n	8006eba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8006eb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006eb2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006eb6:	d00d      	beq.n	8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8006eb8:	e030      	b.n	8006f1c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006eba:	4b1d      	ldr	r3, [pc, #116]	@ (8006f30 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ec2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006ec6:	d102      	bne.n	8006ece <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8006ec8:	4b1a      	ldr	r3, [pc, #104]	@ (8006f34 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8006eca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006ecc:	e02b      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006ece:	2300      	movs	r3, #0
 8006ed0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ed2:	e028      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006ed4:	4b16      	ldr	r3, [pc, #88]	@ (8006f30 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006edc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006ee0:	d107      	bne.n	8006ef2 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006ee2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	f000 fae4 	bl	80074b4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006eec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006ef0:	e019      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ef6:	e016      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006ef8:	4b0d      	ldr	r3, [pc, #52]	@ (8006f30 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006f00:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006f04:	d107      	bne.n	8006f16 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006f06:	f107 0318 	add.w	r3, r7, #24
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	f000 f82a 	bl	8006f64 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006f10:	69fb      	ldr	r3, [r7, #28]
 8006f12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006f14:	e007      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006f16:	2300      	movs	r3, #0
 8006f18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f1a:	e004      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006f1c:	2300      	movs	r3, #0
 8006f1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f20:	e001      	b.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8006f22:	2300      	movs	r3, #0
 8006f24:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8006f26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006f28:	4618      	mov	r0, r3
 8006f2a:	3740      	adds	r7, #64	@ 0x40
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	bd80      	pop	{r7, pc}
 8006f30:	58024400 	.word	0x58024400
 8006f34:	017d7840 	.word	0x017d7840

08006f38 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006f3c:	f7fe f82c 	bl	8004f98 <HAL_RCC_GetHCLKFreq>
 8006f40:	4602      	mov	r2, r0
 8006f42:	4b06      	ldr	r3, [pc, #24]	@ (8006f5c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8006f44:	6a1b      	ldr	r3, [r3, #32]
 8006f46:	091b      	lsrs	r3, r3, #4
 8006f48:	f003 0307 	and.w	r3, r3, #7
 8006f4c:	4904      	ldr	r1, [pc, #16]	@ (8006f60 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8006f4e:	5ccb      	ldrb	r3, [r1, r3]
 8006f50:	f003 031f 	and.w	r3, r3, #31
 8006f54:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8006f58:	4618      	mov	r0, r3
 8006f5a:	bd80      	pop	{r7, pc}
 8006f5c:	58024400 	.word	0x58024400
 8006f60:	0800a76c 	.word	0x0800a76c

08006f64 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8006f64:	b480      	push	{r7}
 8006f66:	b089      	sub	sp, #36	@ 0x24
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006f6c:	4ba1      	ldr	r3, [pc, #644]	@ (80071f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006f6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f70:	f003 0303 	and.w	r3, r3, #3
 8006f74:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8006f76:	4b9f      	ldr	r3, [pc, #636]	@ (80071f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006f78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f7a:	0b1b      	lsrs	r3, r3, #12
 8006f7c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006f80:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8006f82:	4b9c      	ldr	r3, [pc, #624]	@ (80071f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006f84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f86:	091b      	lsrs	r3, r3, #4
 8006f88:	f003 0301 	and.w	r3, r3, #1
 8006f8c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006f8e:	4b99      	ldr	r3, [pc, #612]	@ (80071f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006f90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f92:	08db      	lsrs	r3, r3, #3
 8006f94:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006f98:	693a      	ldr	r2, [r7, #16]
 8006f9a:	fb02 f303 	mul.w	r3, r2, r3
 8006f9e:	ee07 3a90 	vmov	s15, r3
 8006fa2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fa6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006faa:	697b      	ldr	r3, [r7, #20]
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	f000 8111 	beq.w	80071d4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8006fb2:	69bb      	ldr	r3, [r7, #24]
 8006fb4:	2b02      	cmp	r3, #2
 8006fb6:	f000 8083 	beq.w	80070c0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8006fba:	69bb      	ldr	r3, [r7, #24]
 8006fbc:	2b02      	cmp	r3, #2
 8006fbe:	f200 80a1 	bhi.w	8007104 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8006fc2:	69bb      	ldr	r3, [r7, #24]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d003      	beq.n	8006fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006fc8:	69bb      	ldr	r3, [r7, #24]
 8006fca:	2b01      	cmp	r3, #1
 8006fcc:	d056      	beq.n	800707c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8006fce:	e099      	b.n	8007104 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006fd0:	4b88      	ldr	r3, [pc, #544]	@ (80071f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f003 0320 	and.w	r3, r3, #32
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d02d      	beq.n	8007038 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006fdc:	4b85      	ldr	r3, [pc, #532]	@ (80071f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	08db      	lsrs	r3, r3, #3
 8006fe2:	f003 0303 	and.w	r3, r3, #3
 8006fe6:	4a84      	ldr	r2, [pc, #528]	@ (80071f8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006fe8:	fa22 f303 	lsr.w	r3, r2, r3
 8006fec:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006fee:	68bb      	ldr	r3, [r7, #8]
 8006ff0:	ee07 3a90 	vmov	s15, r3
 8006ff4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ff8:	697b      	ldr	r3, [r7, #20]
 8006ffa:	ee07 3a90 	vmov	s15, r3
 8006ffe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007002:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007006:	4b7b      	ldr	r3, [pc, #492]	@ (80071f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007008:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800700a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800700e:	ee07 3a90 	vmov	s15, r3
 8007012:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007016:	ed97 6a03 	vldr	s12, [r7, #12]
 800701a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80071fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800701e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007022:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007026:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800702a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800702e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007032:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007036:	e087      	b.n	8007148 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007038:	697b      	ldr	r3, [r7, #20]
 800703a:	ee07 3a90 	vmov	s15, r3
 800703e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007042:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007200 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8007046:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800704a:	4b6a      	ldr	r3, [pc, #424]	@ (80071f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800704c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800704e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007052:	ee07 3a90 	vmov	s15, r3
 8007056:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800705a:	ed97 6a03 	vldr	s12, [r7, #12]
 800705e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80071fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007062:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007066:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800706a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800706e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007072:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007076:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800707a:	e065      	b.n	8007148 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800707c:	697b      	ldr	r3, [r7, #20]
 800707e:	ee07 3a90 	vmov	s15, r3
 8007082:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007086:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007204 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800708a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800708e:	4b59      	ldr	r3, [pc, #356]	@ (80071f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007090:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007092:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007096:	ee07 3a90 	vmov	s15, r3
 800709a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800709e:	ed97 6a03 	vldr	s12, [r7, #12]
 80070a2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80071fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80070a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80070aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80070ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80070b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80070b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80070be:	e043      	b.n	8007148 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80070c0:	697b      	ldr	r3, [r7, #20]
 80070c2:	ee07 3a90 	vmov	s15, r3
 80070c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070ca:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007208 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80070ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80070d2:	4b48      	ldr	r3, [pc, #288]	@ (80071f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80070d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070da:	ee07 3a90 	vmov	s15, r3
 80070de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80070e2:	ed97 6a03 	vldr	s12, [r7, #12]
 80070e6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80071fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80070ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80070ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80070f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80070f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80070fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007102:	e021      	b.n	8007148 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007104:	697b      	ldr	r3, [r7, #20]
 8007106:	ee07 3a90 	vmov	s15, r3
 800710a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800710e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007204 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007112:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007116:	4b37      	ldr	r3, [pc, #220]	@ (80071f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007118:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800711a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800711e:	ee07 3a90 	vmov	s15, r3
 8007122:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007126:	ed97 6a03 	vldr	s12, [r7, #12]
 800712a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80071fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800712e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007132:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007136:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800713a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800713e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007142:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007146:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8007148:	4b2a      	ldr	r3, [pc, #168]	@ (80071f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800714a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800714c:	0a5b      	lsrs	r3, r3, #9
 800714e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007152:	ee07 3a90 	vmov	s15, r3
 8007156:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800715a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800715e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007162:	edd7 6a07 	vldr	s13, [r7, #28]
 8007166:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800716a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800716e:	ee17 2a90 	vmov	r2, s15
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8007176:	4b1f      	ldr	r3, [pc, #124]	@ (80071f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007178:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800717a:	0c1b      	lsrs	r3, r3, #16
 800717c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007180:	ee07 3a90 	vmov	s15, r3
 8007184:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007188:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800718c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007190:	edd7 6a07 	vldr	s13, [r7, #28]
 8007194:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007198:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800719c:	ee17 2a90 	vmov	r2, s15
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80071a4:	4b13      	ldr	r3, [pc, #76]	@ (80071f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80071a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071a8:	0e1b      	lsrs	r3, r3, #24
 80071aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80071ae:	ee07 3a90 	vmov	s15, r3
 80071b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071b6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80071ba:	ee37 7a87 	vadd.f32	s14, s15, s14
 80071be:	edd7 6a07 	vldr	s13, [r7, #28]
 80071c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80071c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80071ca:	ee17 2a90 	vmov	r2, s15
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80071d2:	e008      	b.n	80071e6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2200      	movs	r2, #0
 80071d8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2200      	movs	r2, #0
 80071de:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2200      	movs	r2, #0
 80071e4:	609a      	str	r2, [r3, #8]
}
 80071e6:	bf00      	nop
 80071e8:	3724      	adds	r7, #36	@ 0x24
 80071ea:	46bd      	mov	sp, r7
 80071ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f0:	4770      	bx	lr
 80071f2:	bf00      	nop
 80071f4:	58024400 	.word	0x58024400
 80071f8:	03d09000 	.word	0x03d09000
 80071fc:	46000000 	.word	0x46000000
 8007200:	4c742400 	.word	0x4c742400
 8007204:	4a742400 	.word	0x4a742400
 8007208:	4bbebc20 	.word	0x4bbebc20

0800720c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800720c:	b480      	push	{r7}
 800720e:	b089      	sub	sp, #36	@ 0x24
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007214:	4ba1      	ldr	r3, [pc, #644]	@ (800749c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007216:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007218:	f003 0303 	and.w	r3, r3, #3
 800721c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800721e:	4b9f      	ldr	r3, [pc, #636]	@ (800749c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007220:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007222:	0d1b      	lsrs	r3, r3, #20
 8007224:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007228:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800722a:	4b9c      	ldr	r3, [pc, #624]	@ (800749c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800722c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800722e:	0a1b      	lsrs	r3, r3, #8
 8007230:	f003 0301 	and.w	r3, r3, #1
 8007234:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8007236:	4b99      	ldr	r3, [pc, #612]	@ (800749c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007238:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800723a:	08db      	lsrs	r3, r3, #3
 800723c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007240:	693a      	ldr	r2, [r7, #16]
 8007242:	fb02 f303 	mul.w	r3, r2, r3
 8007246:	ee07 3a90 	vmov	s15, r3
 800724a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800724e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007252:	697b      	ldr	r3, [r7, #20]
 8007254:	2b00      	cmp	r3, #0
 8007256:	f000 8111 	beq.w	800747c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800725a:	69bb      	ldr	r3, [r7, #24]
 800725c:	2b02      	cmp	r3, #2
 800725e:	f000 8083 	beq.w	8007368 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007262:	69bb      	ldr	r3, [r7, #24]
 8007264:	2b02      	cmp	r3, #2
 8007266:	f200 80a1 	bhi.w	80073ac <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800726a:	69bb      	ldr	r3, [r7, #24]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d003      	beq.n	8007278 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007270:	69bb      	ldr	r3, [r7, #24]
 8007272:	2b01      	cmp	r3, #1
 8007274:	d056      	beq.n	8007324 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007276:	e099      	b.n	80073ac <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007278:	4b88      	ldr	r3, [pc, #544]	@ (800749c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f003 0320 	and.w	r3, r3, #32
 8007280:	2b00      	cmp	r3, #0
 8007282:	d02d      	beq.n	80072e0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007284:	4b85      	ldr	r3, [pc, #532]	@ (800749c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	08db      	lsrs	r3, r3, #3
 800728a:	f003 0303 	and.w	r3, r3, #3
 800728e:	4a84      	ldr	r2, [pc, #528]	@ (80074a0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007290:	fa22 f303 	lsr.w	r3, r2, r3
 8007294:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007296:	68bb      	ldr	r3, [r7, #8]
 8007298:	ee07 3a90 	vmov	s15, r3
 800729c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80072a0:	697b      	ldr	r3, [r7, #20]
 80072a2:	ee07 3a90 	vmov	s15, r3
 80072a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80072ae:	4b7b      	ldr	r3, [pc, #492]	@ (800749c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80072b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072b6:	ee07 3a90 	vmov	s15, r3
 80072ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80072be:	ed97 6a03 	vldr	s12, [r7, #12]
 80072c2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80074a4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80072c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80072ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80072ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80072d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80072d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072da:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80072de:	e087      	b.n	80073f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80072e0:	697b      	ldr	r3, [r7, #20]
 80072e2:	ee07 3a90 	vmov	s15, r3
 80072e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072ea:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80074a8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80072ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80072f2:	4b6a      	ldr	r3, [pc, #424]	@ (800749c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80072f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072fa:	ee07 3a90 	vmov	s15, r3
 80072fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007302:	ed97 6a03 	vldr	s12, [r7, #12]
 8007306:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80074a4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800730a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800730e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007312:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007316:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800731a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800731e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007322:	e065      	b.n	80073f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007324:	697b      	ldr	r3, [r7, #20]
 8007326:	ee07 3a90 	vmov	s15, r3
 800732a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800732e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80074ac <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007332:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007336:	4b59      	ldr	r3, [pc, #356]	@ (800749c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800733a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800733e:	ee07 3a90 	vmov	s15, r3
 8007342:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007346:	ed97 6a03 	vldr	s12, [r7, #12]
 800734a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80074a4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800734e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007352:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007356:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800735a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800735e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007362:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007366:	e043      	b.n	80073f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007368:	697b      	ldr	r3, [r7, #20]
 800736a:	ee07 3a90 	vmov	s15, r3
 800736e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007372:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80074b0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007376:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800737a:	4b48      	ldr	r3, [pc, #288]	@ (800749c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800737c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800737e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007382:	ee07 3a90 	vmov	s15, r3
 8007386:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800738a:	ed97 6a03 	vldr	s12, [r7, #12]
 800738e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80074a4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007392:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007396:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800739a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800739e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80073a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80073a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80073aa:	e021      	b.n	80073f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80073ac:	697b      	ldr	r3, [r7, #20]
 80073ae:	ee07 3a90 	vmov	s15, r3
 80073b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073b6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80074ac <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80073ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80073be:	4b37      	ldr	r3, [pc, #220]	@ (800749c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80073c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80073c6:	ee07 3a90 	vmov	s15, r3
 80073ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80073ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80073d2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80074a4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80073d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80073da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80073de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80073e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80073e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80073ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80073ee:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80073f0:	4b2a      	ldr	r3, [pc, #168]	@ (800749c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80073f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073f4:	0a5b      	lsrs	r3, r3, #9
 80073f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80073fa:	ee07 3a90 	vmov	s15, r3
 80073fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007402:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007406:	ee37 7a87 	vadd.f32	s14, s15, s14
 800740a:	edd7 6a07 	vldr	s13, [r7, #28]
 800740e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007412:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007416:	ee17 2a90 	vmov	r2, s15
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800741e:	4b1f      	ldr	r3, [pc, #124]	@ (800749c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007422:	0c1b      	lsrs	r3, r3, #16
 8007424:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007428:	ee07 3a90 	vmov	s15, r3
 800742c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007430:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007434:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007438:	edd7 6a07 	vldr	s13, [r7, #28]
 800743c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007440:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007444:	ee17 2a90 	vmov	r2, s15
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800744c:	4b13      	ldr	r3, [pc, #76]	@ (800749c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800744e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007450:	0e1b      	lsrs	r3, r3, #24
 8007452:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007456:	ee07 3a90 	vmov	s15, r3
 800745a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800745e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007462:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007466:	edd7 6a07 	vldr	s13, [r7, #28]
 800746a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800746e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007472:	ee17 2a90 	vmov	r2, s15
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800747a:	e008      	b.n	800748e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2200      	movs	r2, #0
 8007480:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2200      	movs	r2, #0
 8007486:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2200      	movs	r2, #0
 800748c:	609a      	str	r2, [r3, #8]
}
 800748e:	bf00      	nop
 8007490:	3724      	adds	r7, #36	@ 0x24
 8007492:	46bd      	mov	sp, r7
 8007494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007498:	4770      	bx	lr
 800749a:	bf00      	nop
 800749c:	58024400 	.word	0x58024400
 80074a0:	03d09000 	.word	0x03d09000
 80074a4:	46000000 	.word	0x46000000
 80074a8:	4c742400 	.word	0x4c742400
 80074ac:	4a742400 	.word	0x4a742400
 80074b0:	4bbebc20 	.word	0x4bbebc20

080074b4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 80074b4:	b480      	push	{r7}
 80074b6:	b089      	sub	sp, #36	@ 0x24
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80074bc:	4ba0      	ldr	r3, [pc, #640]	@ (8007740 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80074be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074c0:	f003 0303 	and.w	r3, r3, #3
 80074c4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 80074c6:	4b9e      	ldr	r3, [pc, #632]	@ (8007740 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80074c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074ca:	091b      	lsrs	r3, r3, #4
 80074cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80074d0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80074d2:	4b9b      	ldr	r3, [pc, #620]	@ (8007740 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80074d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074d6:	f003 0301 	and.w	r3, r3, #1
 80074da:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80074dc:	4b98      	ldr	r3, [pc, #608]	@ (8007740 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80074de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80074e0:	08db      	lsrs	r3, r3, #3
 80074e2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80074e6:	693a      	ldr	r2, [r7, #16]
 80074e8:	fb02 f303 	mul.w	r3, r2, r3
 80074ec:	ee07 3a90 	vmov	s15, r3
 80074f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074f4:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 80074f8:	697b      	ldr	r3, [r7, #20]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	f000 8111 	beq.w	8007722 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8007500:	69bb      	ldr	r3, [r7, #24]
 8007502:	2b02      	cmp	r3, #2
 8007504:	f000 8083 	beq.w	800760e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8007508:	69bb      	ldr	r3, [r7, #24]
 800750a:	2b02      	cmp	r3, #2
 800750c:	f200 80a1 	bhi.w	8007652 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8007510:	69bb      	ldr	r3, [r7, #24]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d003      	beq.n	800751e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8007516:	69bb      	ldr	r3, [r7, #24]
 8007518:	2b01      	cmp	r3, #1
 800751a:	d056      	beq.n	80075ca <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800751c:	e099      	b.n	8007652 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800751e:	4b88      	ldr	r3, [pc, #544]	@ (8007740 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f003 0320 	and.w	r3, r3, #32
 8007526:	2b00      	cmp	r3, #0
 8007528:	d02d      	beq.n	8007586 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800752a:	4b85      	ldr	r3, [pc, #532]	@ (8007740 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	08db      	lsrs	r3, r3, #3
 8007530:	f003 0303 	and.w	r3, r3, #3
 8007534:	4a83      	ldr	r2, [pc, #524]	@ (8007744 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8007536:	fa22 f303 	lsr.w	r3, r2, r3
 800753a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800753c:	68bb      	ldr	r3, [r7, #8]
 800753e:	ee07 3a90 	vmov	s15, r3
 8007542:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007546:	697b      	ldr	r3, [r7, #20]
 8007548:	ee07 3a90 	vmov	s15, r3
 800754c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007550:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007554:	4b7a      	ldr	r3, [pc, #488]	@ (8007740 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007556:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007558:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800755c:	ee07 3a90 	vmov	s15, r3
 8007560:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007564:	ed97 6a03 	vldr	s12, [r7, #12]
 8007568:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8007748 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800756c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007570:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007574:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007578:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800757c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007580:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007584:	e087      	b.n	8007696 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007586:	697b      	ldr	r3, [r7, #20]
 8007588:	ee07 3a90 	vmov	s15, r3
 800758c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007590:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800774c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007594:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007598:	4b69      	ldr	r3, [pc, #420]	@ (8007740 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800759a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800759c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075a0:	ee07 3a90 	vmov	s15, r3
 80075a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80075a8:	ed97 6a03 	vldr	s12, [r7, #12]
 80075ac:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8007748 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80075b0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80075b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80075b8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80075bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80075c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80075c4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80075c8:	e065      	b.n	8007696 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80075ca:	697b      	ldr	r3, [r7, #20]
 80075cc:	ee07 3a90 	vmov	s15, r3
 80075d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075d4:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8007750 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 80075d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80075dc:	4b58      	ldr	r3, [pc, #352]	@ (8007740 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80075de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075e4:	ee07 3a90 	vmov	s15, r3
 80075e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80075ec:	ed97 6a03 	vldr	s12, [r7, #12]
 80075f0:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8007748 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80075f4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80075f8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80075fc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007600:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007604:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007608:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800760c:	e043      	b.n	8007696 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800760e:	697b      	ldr	r3, [r7, #20]
 8007610:	ee07 3a90 	vmov	s15, r3
 8007614:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007618:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8007754 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800761c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007620:	4b47      	ldr	r3, [pc, #284]	@ (8007740 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007622:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007624:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007628:	ee07 3a90 	vmov	s15, r3
 800762c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007630:	ed97 6a03 	vldr	s12, [r7, #12]
 8007634:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8007748 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007638:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800763c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007640:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007644:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007648:	ee67 7a27 	vmul.f32	s15, s14, s15
 800764c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007650:	e021      	b.n	8007696 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007652:	697b      	ldr	r3, [r7, #20]
 8007654:	ee07 3a90 	vmov	s15, r3
 8007658:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800765c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800774c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007660:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007664:	4b36      	ldr	r3, [pc, #216]	@ (8007740 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007666:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007668:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800766c:	ee07 3a90 	vmov	s15, r3
 8007670:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007674:	ed97 6a03 	vldr	s12, [r7, #12]
 8007678:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8007748 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800767c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007680:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007684:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007688:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800768c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007690:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007694:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8007696:	4b2a      	ldr	r3, [pc, #168]	@ (8007740 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800769a:	0a5b      	lsrs	r3, r3, #9
 800769c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80076a0:	ee07 3a90 	vmov	s15, r3
 80076a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076a8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80076ac:	ee37 7a87 	vadd.f32	s14, s15, s14
 80076b0:	edd7 6a07 	vldr	s13, [r7, #28]
 80076b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80076b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80076bc:	ee17 2a90 	vmov	r2, s15
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 80076c4:	4b1e      	ldr	r3, [pc, #120]	@ (8007740 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80076c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076c8:	0c1b      	lsrs	r3, r3, #16
 80076ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80076ce:	ee07 3a90 	vmov	s15, r3
 80076d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076d6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80076da:	ee37 7a87 	vadd.f32	s14, s15, s14
 80076de:	edd7 6a07 	vldr	s13, [r7, #28]
 80076e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80076e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80076ea:	ee17 2a90 	vmov	r2, s15
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 80076f2:	4b13      	ldr	r3, [pc, #76]	@ (8007740 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80076f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076f6:	0e1b      	lsrs	r3, r3, #24
 80076f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80076fc:	ee07 3a90 	vmov	s15, r3
 8007700:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007704:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007708:	ee37 7a87 	vadd.f32	s14, s15, s14
 800770c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007710:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007714:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007718:	ee17 2a90 	vmov	r2, s15
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8007720:	e008      	b.n	8007734 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2200      	movs	r2, #0
 8007726:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2200      	movs	r2, #0
 800772c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	2200      	movs	r2, #0
 8007732:	609a      	str	r2, [r3, #8]
}
 8007734:	bf00      	nop
 8007736:	3724      	adds	r7, #36	@ 0x24
 8007738:	46bd      	mov	sp, r7
 800773a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800773e:	4770      	bx	lr
 8007740:	58024400 	.word	0x58024400
 8007744:	03d09000 	.word	0x03d09000
 8007748:	46000000 	.word	0x46000000
 800774c:	4c742400 	.word	0x4c742400
 8007750:	4a742400 	.word	0x4a742400
 8007754:	4bbebc20 	.word	0x4bbebc20

08007758 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007758:	b580      	push	{r7, lr}
 800775a:	b084      	sub	sp, #16
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]
 8007760:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007762:	2300      	movs	r3, #0
 8007764:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007766:	4b53      	ldr	r3, [pc, #332]	@ (80078b4 <RCCEx_PLL2_Config+0x15c>)
 8007768:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800776a:	f003 0303 	and.w	r3, r3, #3
 800776e:	2b03      	cmp	r3, #3
 8007770:	d101      	bne.n	8007776 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8007772:	2301      	movs	r3, #1
 8007774:	e099      	b.n	80078aa <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007776:	4b4f      	ldr	r3, [pc, #316]	@ (80078b4 <RCCEx_PLL2_Config+0x15c>)
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	4a4e      	ldr	r2, [pc, #312]	@ (80078b4 <RCCEx_PLL2_Config+0x15c>)
 800777c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007780:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007782:	f7f9 fda7 	bl	80012d4 <HAL_GetTick>
 8007786:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007788:	e008      	b.n	800779c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800778a:	f7f9 fda3 	bl	80012d4 <HAL_GetTick>
 800778e:	4602      	mov	r2, r0
 8007790:	68bb      	ldr	r3, [r7, #8]
 8007792:	1ad3      	subs	r3, r2, r3
 8007794:	2b02      	cmp	r3, #2
 8007796:	d901      	bls.n	800779c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007798:	2303      	movs	r3, #3
 800779a:	e086      	b.n	80078aa <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800779c:	4b45      	ldr	r3, [pc, #276]	@ (80078b4 <RCCEx_PLL2_Config+0x15c>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d1f0      	bne.n	800778a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80077a8:	4b42      	ldr	r3, [pc, #264]	@ (80078b4 <RCCEx_PLL2_Config+0x15c>)
 80077aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077ac:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	031b      	lsls	r3, r3, #12
 80077b6:	493f      	ldr	r1, [pc, #252]	@ (80078b4 <RCCEx_PLL2_Config+0x15c>)
 80077b8:	4313      	orrs	r3, r2
 80077ba:	628b      	str	r3, [r1, #40]	@ 0x28
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	685b      	ldr	r3, [r3, #4]
 80077c0:	3b01      	subs	r3, #1
 80077c2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	689b      	ldr	r3, [r3, #8]
 80077ca:	3b01      	subs	r3, #1
 80077cc:	025b      	lsls	r3, r3, #9
 80077ce:	b29b      	uxth	r3, r3
 80077d0:	431a      	orrs	r2, r3
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	68db      	ldr	r3, [r3, #12]
 80077d6:	3b01      	subs	r3, #1
 80077d8:	041b      	lsls	r3, r3, #16
 80077da:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80077de:	431a      	orrs	r2, r3
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	691b      	ldr	r3, [r3, #16]
 80077e4:	3b01      	subs	r3, #1
 80077e6:	061b      	lsls	r3, r3, #24
 80077e8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80077ec:	4931      	ldr	r1, [pc, #196]	@ (80078b4 <RCCEx_PLL2_Config+0x15c>)
 80077ee:	4313      	orrs	r3, r2
 80077f0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80077f2:	4b30      	ldr	r3, [pc, #192]	@ (80078b4 <RCCEx_PLL2_Config+0x15c>)
 80077f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077f6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	695b      	ldr	r3, [r3, #20]
 80077fe:	492d      	ldr	r1, [pc, #180]	@ (80078b4 <RCCEx_PLL2_Config+0x15c>)
 8007800:	4313      	orrs	r3, r2
 8007802:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007804:	4b2b      	ldr	r3, [pc, #172]	@ (80078b4 <RCCEx_PLL2_Config+0x15c>)
 8007806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007808:	f023 0220 	bic.w	r2, r3, #32
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	699b      	ldr	r3, [r3, #24]
 8007810:	4928      	ldr	r1, [pc, #160]	@ (80078b4 <RCCEx_PLL2_Config+0x15c>)
 8007812:	4313      	orrs	r3, r2
 8007814:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007816:	4b27      	ldr	r3, [pc, #156]	@ (80078b4 <RCCEx_PLL2_Config+0x15c>)
 8007818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800781a:	4a26      	ldr	r2, [pc, #152]	@ (80078b4 <RCCEx_PLL2_Config+0x15c>)
 800781c:	f023 0310 	bic.w	r3, r3, #16
 8007820:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007822:	4b24      	ldr	r3, [pc, #144]	@ (80078b4 <RCCEx_PLL2_Config+0x15c>)
 8007824:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007826:	4b24      	ldr	r3, [pc, #144]	@ (80078b8 <RCCEx_PLL2_Config+0x160>)
 8007828:	4013      	ands	r3, r2
 800782a:	687a      	ldr	r2, [r7, #4]
 800782c:	69d2      	ldr	r2, [r2, #28]
 800782e:	00d2      	lsls	r2, r2, #3
 8007830:	4920      	ldr	r1, [pc, #128]	@ (80078b4 <RCCEx_PLL2_Config+0x15c>)
 8007832:	4313      	orrs	r3, r2
 8007834:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007836:	4b1f      	ldr	r3, [pc, #124]	@ (80078b4 <RCCEx_PLL2_Config+0x15c>)
 8007838:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800783a:	4a1e      	ldr	r2, [pc, #120]	@ (80078b4 <RCCEx_PLL2_Config+0x15c>)
 800783c:	f043 0310 	orr.w	r3, r3, #16
 8007840:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	2b00      	cmp	r3, #0
 8007846:	d106      	bne.n	8007856 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007848:	4b1a      	ldr	r3, [pc, #104]	@ (80078b4 <RCCEx_PLL2_Config+0x15c>)
 800784a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800784c:	4a19      	ldr	r2, [pc, #100]	@ (80078b4 <RCCEx_PLL2_Config+0x15c>)
 800784e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007852:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007854:	e00f      	b.n	8007876 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007856:	683b      	ldr	r3, [r7, #0]
 8007858:	2b01      	cmp	r3, #1
 800785a:	d106      	bne.n	800786a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800785c:	4b15      	ldr	r3, [pc, #84]	@ (80078b4 <RCCEx_PLL2_Config+0x15c>)
 800785e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007860:	4a14      	ldr	r2, [pc, #80]	@ (80078b4 <RCCEx_PLL2_Config+0x15c>)
 8007862:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007866:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007868:	e005      	b.n	8007876 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800786a:	4b12      	ldr	r3, [pc, #72]	@ (80078b4 <RCCEx_PLL2_Config+0x15c>)
 800786c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800786e:	4a11      	ldr	r2, [pc, #68]	@ (80078b4 <RCCEx_PLL2_Config+0x15c>)
 8007870:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007874:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007876:	4b0f      	ldr	r3, [pc, #60]	@ (80078b4 <RCCEx_PLL2_Config+0x15c>)
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	4a0e      	ldr	r2, [pc, #56]	@ (80078b4 <RCCEx_PLL2_Config+0x15c>)
 800787c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007880:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007882:	f7f9 fd27 	bl	80012d4 <HAL_GetTick>
 8007886:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007888:	e008      	b.n	800789c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800788a:	f7f9 fd23 	bl	80012d4 <HAL_GetTick>
 800788e:	4602      	mov	r2, r0
 8007890:	68bb      	ldr	r3, [r7, #8]
 8007892:	1ad3      	subs	r3, r2, r3
 8007894:	2b02      	cmp	r3, #2
 8007896:	d901      	bls.n	800789c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007898:	2303      	movs	r3, #3
 800789a:	e006      	b.n	80078aa <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800789c:	4b05      	ldr	r3, [pc, #20]	@ (80078b4 <RCCEx_PLL2_Config+0x15c>)
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d0f0      	beq.n	800788a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80078a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80078aa:	4618      	mov	r0, r3
 80078ac:	3710      	adds	r7, #16
 80078ae:	46bd      	mov	sp, r7
 80078b0:	bd80      	pop	{r7, pc}
 80078b2:	bf00      	nop
 80078b4:	58024400 	.word	0x58024400
 80078b8:	ffff0007 	.word	0xffff0007

080078bc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80078bc:	b580      	push	{r7, lr}
 80078be:	b084      	sub	sp, #16
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
 80078c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80078c6:	2300      	movs	r3, #0
 80078c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80078ca:	4b53      	ldr	r3, [pc, #332]	@ (8007a18 <RCCEx_PLL3_Config+0x15c>)
 80078cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078ce:	f003 0303 	and.w	r3, r3, #3
 80078d2:	2b03      	cmp	r3, #3
 80078d4:	d101      	bne.n	80078da <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80078d6:	2301      	movs	r3, #1
 80078d8:	e099      	b.n	8007a0e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80078da:	4b4f      	ldr	r3, [pc, #316]	@ (8007a18 <RCCEx_PLL3_Config+0x15c>)
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	4a4e      	ldr	r2, [pc, #312]	@ (8007a18 <RCCEx_PLL3_Config+0x15c>)
 80078e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80078e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80078e6:	f7f9 fcf5 	bl	80012d4 <HAL_GetTick>
 80078ea:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80078ec:	e008      	b.n	8007900 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80078ee:	f7f9 fcf1 	bl	80012d4 <HAL_GetTick>
 80078f2:	4602      	mov	r2, r0
 80078f4:	68bb      	ldr	r3, [r7, #8]
 80078f6:	1ad3      	subs	r3, r2, r3
 80078f8:	2b02      	cmp	r3, #2
 80078fa:	d901      	bls.n	8007900 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80078fc:	2303      	movs	r3, #3
 80078fe:	e086      	b.n	8007a0e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007900:	4b45      	ldr	r3, [pc, #276]	@ (8007a18 <RCCEx_PLL3_Config+0x15c>)
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007908:	2b00      	cmp	r3, #0
 800790a:	d1f0      	bne.n	80078ee <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800790c:	4b42      	ldr	r3, [pc, #264]	@ (8007a18 <RCCEx_PLL3_Config+0x15c>)
 800790e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007910:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	051b      	lsls	r3, r3, #20
 800791a:	493f      	ldr	r1, [pc, #252]	@ (8007a18 <RCCEx_PLL3_Config+0x15c>)
 800791c:	4313      	orrs	r3, r2
 800791e:	628b      	str	r3, [r1, #40]	@ 0x28
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	685b      	ldr	r3, [r3, #4]
 8007924:	3b01      	subs	r3, #1
 8007926:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	689b      	ldr	r3, [r3, #8]
 800792e:	3b01      	subs	r3, #1
 8007930:	025b      	lsls	r3, r3, #9
 8007932:	b29b      	uxth	r3, r3
 8007934:	431a      	orrs	r2, r3
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	68db      	ldr	r3, [r3, #12]
 800793a:	3b01      	subs	r3, #1
 800793c:	041b      	lsls	r3, r3, #16
 800793e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007942:	431a      	orrs	r2, r3
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	691b      	ldr	r3, [r3, #16]
 8007948:	3b01      	subs	r3, #1
 800794a:	061b      	lsls	r3, r3, #24
 800794c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007950:	4931      	ldr	r1, [pc, #196]	@ (8007a18 <RCCEx_PLL3_Config+0x15c>)
 8007952:	4313      	orrs	r3, r2
 8007954:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8007956:	4b30      	ldr	r3, [pc, #192]	@ (8007a18 <RCCEx_PLL3_Config+0x15c>)
 8007958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800795a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	695b      	ldr	r3, [r3, #20]
 8007962:	492d      	ldr	r1, [pc, #180]	@ (8007a18 <RCCEx_PLL3_Config+0x15c>)
 8007964:	4313      	orrs	r3, r2
 8007966:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007968:	4b2b      	ldr	r3, [pc, #172]	@ (8007a18 <RCCEx_PLL3_Config+0x15c>)
 800796a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800796c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	699b      	ldr	r3, [r3, #24]
 8007974:	4928      	ldr	r1, [pc, #160]	@ (8007a18 <RCCEx_PLL3_Config+0x15c>)
 8007976:	4313      	orrs	r3, r2
 8007978:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800797a:	4b27      	ldr	r3, [pc, #156]	@ (8007a18 <RCCEx_PLL3_Config+0x15c>)
 800797c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800797e:	4a26      	ldr	r2, [pc, #152]	@ (8007a18 <RCCEx_PLL3_Config+0x15c>)
 8007980:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007984:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007986:	4b24      	ldr	r3, [pc, #144]	@ (8007a18 <RCCEx_PLL3_Config+0x15c>)
 8007988:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800798a:	4b24      	ldr	r3, [pc, #144]	@ (8007a1c <RCCEx_PLL3_Config+0x160>)
 800798c:	4013      	ands	r3, r2
 800798e:	687a      	ldr	r2, [r7, #4]
 8007990:	69d2      	ldr	r2, [r2, #28]
 8007992:	00d2      	lsls	r2, r2, #3
 8007994:	4920      	ldr	r1, [pc, #128]	@ (8007a18 <RCCEx_PLL3_Config+0x15c>)
 8007996:	4313      	orrs	r3, r2
 8007998:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800799a:	4b1f      	ldr	r3, [pc, #124]	@ (8007a18 <RCCEx_PLL3_Config+0x15c>)
 800799c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800799e:	4a1e      	ldr	r2, [pc, #120]	@ (8007a18 <RCCEx_PLL3_Config+0x15c>)
 80079a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80079a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d106      	bne.n	80079ba <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80079ac:	4b1a      	ldr	r3, [pc, #104]	@ (8007a18 <RCCEx_PLL3_Config+0x15c>)
 80079ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079b0:	4a19      	ldr	r2, [pc, #100]	@ (8007a18 <RCCEx_PLL3_Config+0x15c>)
 80079b2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80079b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80079b8:	e00f      	b.n	80079da <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80079ba:	683b      	ldr	r3, [r7, #0]
 80079bc:	2b01      	cmp	r3, #1
 80079be:	d106      	bne.n	80079ce <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80079c0:	4b15      	ldr	r3, [pc, #84]	@ (8007a18 <RCCEx_PLL3_Config+0x15c>)
 80079c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079c4:	4a14      	ldr	r2, [pc, #80]	@ (8007a18 <RCCEx_PLL3_Config+0x15c>)
 80079c6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80079ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80079cc:	e005      	b.n	80079da <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80079ce:	4b12      	ldr	r3, [pc, #72]	@ (8007a18 <RCCEx_PLL3_Config+0x15c>)
 80079d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079d2:	4a11      	ldr	r2, [pc, #68]	@ (8007a18 <RCCEx_PLL3_Config+0x15c>)
 80079d4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80079d8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80079da:	4b0f      	ldr	r3, [pc, #60]	@ (8007a18 <RCCEx_PLL3_Config+0x15c>)
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	4a0e      	ldr	r2, [pc, #56]	@ (8007a18 <RCCEx_PLL3_Config+0x15c>)
 80079e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80079e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80079e6:	f7f9 fc75 	bl	80012d4 <HAL_GetTick>
 80079ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80079ec:	e008      	b.n	8007a00 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80079ee:	f7f9 fc71 	bl	80012d4 <HAL_GetTick>
 80079f2:	4602      	mov	r2, r0
 80079f4:	68bb      	ldr	r3, [r7, #8]
 80079f6:	1ad3      	subs	r3, r2, r3
 80079f8:	2b02      	cmp	r3, #2
 80079fa:	d901      	bls.n	8007a00 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80079fc:	2303      	movs	r3, #3
 80079fe:	e006      	b.n	8007a0e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007a00:	4b05      	ldr	r3, [pc, #20]	@ (8007a18 <RCCEx_PLL3_Config+0x15c>)
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d0f0      	beq.n	80079ee <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007a0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a0e:	4618      	mov	r0, r3
 8007a10:	3710      	adds	r7, #16
 8007a12:	46bd      	mov	sp, r7
 8007a14:	bd80      	pop	{r7, pc}
 8007a16:	bf00      	nop
 8007a18:	58024400 	.word	0x58024400
 8007a1c:	ffff0007 	.word	0xffff0007

08007a20 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b08a      	sub	sp, #40	@ 0x28
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d101      	bne.n	8007a32 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8007a2e:	2301      	movs	r3, #1
 8007a30:	e075      	b.n	8007b1e <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007a38:	b2db      	uxtb	r3, r3
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d105      	bne.n	8007a4a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	2200      	movs	r2, #0
 8007a42:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8007a44:	6878      	ldr	r0, [r7, #4]
 8007a46:	f7f8 ffbb 	bl	80009c0 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	2204      	movs	r2, #4
 8007a4e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8007a52:	6878      	ldr	r0, [r7, #4]
 8007a54:	f000 f868 	bl	8007b28 <HAL_SD_InitCard>
 8007a58:	4603      	mov	r3, r0
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d001      	beq.n	8007a62 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8007a5e:	2301      	movs	r3, #1
 8007a60:	e05d      	b.n	8007b1e <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 8007a62:	f107 0308 	add.w	r3, r7, #8
 8007a66:	4619      	mov	r1, r3
 8007a68:	6878      	ldr	r0, [r7, #4]
 8007a6a:	f000 fbed 	bl	8008248 <HAL_SD_GetCardStatus>
 8007a6e:	4603      	mov	r3, r0
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d001      	beq.n	8007a78 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 8007a74:	2301      	movs	r3, #1
 8007a76:	e052      	b.n	8007b1e <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 8007a78:	7e3b      	ldrb	r3, [r7, #24]
 8007a7a:	b2db      	uxtb	r3, r3
 8007a7c:	627b      	str	r3, [r7, #36]	@ 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 8007a7e:	7e7b      	ldrb	r3, [r7, #25]
 8007a80:	b2db      	uxtb	r3, r3
 8007a82:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a88:	2b01      	cmp	r3, #1
 8007a8a:	d10a      	bne.n	8007aa2 <HAL_SD_Init+0x82>
 8007a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d102      	bne.n	8007a98 <HAL_SD_Init+0x78>
 8007a92:	6a3b      	ldr	r3, [r7, #32]
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d004      	beq.n	8007aa2 <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007a9e:	659a      	str	r2, [r3, #88]	@ 0x58
 8007aa0:	e00b      	b.n	8007aba <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007aa6:	2b01      	cmp	r3, #1
 8007aa8:	d104      	bne.n	8007ab4 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007ab0:	659a      	str	r2, [r3, #88]	@ 0x58
 8007ab2:	e002      	b.n	8007aba <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	68db      	ldr	r3, [r3, #12]
 8007abe:	4619      	mov	r1, r3
 8007ac0:	6878      	ldr	r0, [r7, #4]
 8007ac2:	f000 fcab 	bl	800841c <HAL_SD_ConfigWideBusOperation>
 8007ac6:	4603      	mov	r3, r0
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d001      	beq.n	8007ad0 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 8007acc:	2301      	movs	r3, #1
 8007ace:	e026      	b.n	8007b1e <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 8007ad0:	f7f9 fc00 	bl	80012d4 <HAL_GetTick>
 8007ad4:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8007ad6:	e011      	b.n	8007afc <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8007ad8:	f7f9 fbfc 	bl	80012d4 <HAL_GetTick>
 8007adc:	4602      	mov	r2, r0
 8007ade:	69fb      	ldr	r3, [r7, #28]
 8007ae0:	1ad3      	subs	r3, r2, r3
 8007ae2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ae6:	d109      	bne.n	8007afc <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007aee:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2201      	movs	r2, #1
 8007af4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
 8007af8:	2303      	movs	r3, #3
 8007afa:	e010      	b.n	8007b1e <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8007afc:	6878      	ldr	r0, [r7, #4]
 8007afe:	f000 fd9f 	bl	8008640 <HAL_SD_GetCardState>
 8007b02:	4603      	mov	r3, r0
 8007b04:	2b04      	cmp	r3, #4
 8007b06:	d1e7      	bne.n	8007ad8 <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	2200      	movs	r2, #0
 8007b12:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2201      	movs	r2, #1
 8007b18:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 8007b1c:	2300      	movs	r3, #0
}
 8007b1e:	4618      	mov	r0, r3
 8007b20:	3728      	adds	r7, #40	@ 0x28
 8007b22:	46bd      	mov	sp, r7
 8007b24:	bd80      	pop	{r7, pc}
	...

08007b28 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007b28:	b590      	push	{r4, r7, lr}
 8007b2a:	b08d      	sub	sp, #52	@ 0x34
 8007b2c:	af02      	add	r7, sp, #8
 8007b2e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8007b30:	2300      	movs	r3, #0
 8007b32:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8007b34:	2300      	movs	r3, #0
 8007b36:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8007b38:	2300      	movs	r3, #0
 8007b3a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8007b40:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8007b44:	f04f 0100 	mov.w	r1, #0
 8007b48:	f7fe fc76 	bl	8006438 <HAL_RCCEx_GetPeriphCLKFreq>
 8007b4c:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
 8007b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d109      	bne.n	8007b68 <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2201      	movs	r2, #1
 8007b58:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8007b62:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8007b64:	2301      	movs	r3, #1
 8007b66:	e070      	b.n	8007c4a <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 8007b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b6a:	0a1b      	lsrs	r3, r3, #8
 8007b6c:	4a39      	ldr	r2, [pc, #228]	@ (8007c54 <HAL_SD_InitCard+0x12c>)
 8007b6e:	fba2 2303 	umull	r2, r3, r2, r3
 8007b72:	091b      	lsrs	r3, r3, #4
 8007b74:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681c      	ldr	r4, [r3, #0]
 8007b7a:	466a      	mov	r2, sp
 8007b7c:	f107 0318 	add.w	r3, r7, #24
 8007b80:	e893 0003 	ldmia.w	r3, {r0, r1}
 8007b84:	e882 0003 	stmia.w	r2, {r0, r1}
 8007b88:	f107 030c 	add.w	r3, r7, #12
 8007b8c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007b8e:	4620      	mov	r0, r4
 8007b90:	f001 ffd4 	bl	8009b3c <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	4618      	mov	r0, r3
 8007b9a:	f002 f806 	bl	8009baa <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 8007b9e:	69fb      	ldr	r3, [r7, #28]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d005      	beq.n	8007bb0 <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 8007ba4:	69fb      	ldr	r3, [r7, #28]
 8007ba6:	005b      	lsls	r3, r3, #1
 8007ba8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007baa:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bae:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
 8007bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d007      	beq.n	8007bc6 <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 8007bb6:	4a28      	ldr	r2, [pc, #160]	@ (8007c58 <HAL_SD_InitCard+0x130>)
 8007bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bba:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bbe:	3301      	adds	r3, #1
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	f7f9 fb93 	bl	80012ec <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8007bc6:	6878      	ldr	r0, [r7, #4]
 8007bc8:	f000 fe28 	bl	800881c <SD_PowerON>
 8007bcc:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8007bce:	6a3b      	ldr	r3, [r7, #32]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d00b      	beq.n	8007bec <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	2201      	movs	r2, #1
 8007bd8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007be0:	6a3b      	ldr	r3, [r7, #32]
 8007be2:	431a      	orrs	r2, r3
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8007be8:	2301      	movs	r3, #1
 8007bea:	e02e      	b.n	8007c4a <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8007bec:	6878      	ldr	r0, [r7, #4]
 8007bee:	f000 fd47 	bl	8008680 <SD_InitCard>
 8007bf2:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8007bf4:	6a3b      	ldr	r3, [r7, #32]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d00b      	beq.n	8007c12 <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	2201      	movs	r2, #1
 8007bfe:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007c06:	6a3b      	ldr	r3, [r7, #32]
 8007c08:	431a      	orrs	r2, r3
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8007c0e:	2301      	movs	r3, #1
 8007c10:	e01b      	b.n	8007c4a <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	f002 f85a 	bl	8009cd4 <SDMMC_CmdBlockLength>
 8007c20:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8007c22:	6a3b      	ldr	r3, [r7, #32]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d00f      	beq.n	8007c48 <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	4a0b      	ldr	r2, [pc, #44]	@ (8007c5c <HAL_SD_InitCard+0x134>)
 8007c2e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007c34:	6a3b      	ldr	r3, [r7, #32]
 8007c36:	431a      	orrs	r2, r3
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2201      	movs	r2, #1
 8007c40:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 8007c44:	2301      	movs	r3, #1
 8007c46:	e000      	b.n	8007c4a <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 8007c48:	2300      	movs	r3, #0
}
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	372c      	adds	r7, #44	@ 0x2c
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	bd90      	pop	{r4, r7, pc}
 8007c52:	bf00      	nop
 8007c54:	014f8b59 	.word	0x014f8b59
 8007c58:	00012110 	.word	0x00012110
 8007c5c:	1fe00fff 	.word	0x1fe00fff

08007c60 <HAL_SD_ReadBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd,
                                        uint32_t NumberOfBlocks)
{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	b08c      	sub	sp, #48	@ 0x30
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	60f8      	str	r0, [r7, #12]
 8007c68:	60b9      	str	r1, [r7, #8]
 8007c6a:	607a      	str	r2, [r7, #4]
 8007c6c:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (NULL == pData)
 8007c72:	68bb      	ldr	r3, [r7, #8]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d107      	bne.n	8007c88 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c7c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8007c84:	2301      	movs	r3, #1
 8007c86:	e08d      	b.n	8007da4 <HAL_SD_ReadBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007c8e:	b2db      	uxtb	r3, r3
 8007c90:	2b01      	cmp	r3, #1
 8007c92:	f040 8086 	bne.w	8007da2 <HAL_SD_ReadBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	2200      	movs	r2, #0
 8007c9a:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8007c9c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	441a      	add	r2, r3
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ca6:	429a      	cmp	r2, r3
 8007ca8:	d907      	bls.n	8007cba <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cae:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8007cb6:	2301      	movs	r3, #1
 8007cb8:	e074      	b.n	8007da4 <HAL_SD_ReadBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	2203      	movs	r2, #3
 8007cbe:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	62da      	str	r2, [r3, #44]	@ 0x2c

    hsd->pRxBuffPtr = pData;
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	68ba      	ldr	r2, [r7, #8]
 8007cce:	625a      	str	r2, [r3, #36]	@ 0x24
    hsd->RxXferSize = BLOCKSIZE * NumberOfBlocks;
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	025a      	lsls	r2, r3, #9
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	629a      	str	r2, [r3, #40]	@ 0x28

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cdc:	2b01      	cmp	r3, #1
 8007cde:	d002      	beq.n	8007ce6 <HAL_SD_ReadBlocks_DMA+0x86>
    {
      add *= BLOCKSIZE;
 8007ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ce2:	025b      	lsls	r3, r3, #9
 8007ce4:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007ce6:	f04f 33ff 	mov.w	r3, #4294967295
 8007cea:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8007cec:	683b      	ldr	r3, [r7, #0]
 8007cee:	025b      	lsls	r3, r3, #9
 8007cf0:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8007cf2:	2390      	movs	r3, #144	@ 0x90
 8007cf4:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8007cf6:	2302      	movs	r3, #2
 8007cf8:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8007cfe:	2300      	movs	r3, #0
 8007d00:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f107 0210 	add.w	r2, r7, #16
 8007d0a:	4611      	mov	r1, r2
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	f001 ffb5 	bl	8009c7c <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	68da      	ldr	r2, [r3, #12]
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007d20:	60da      	str	r2, [r3, #12]
    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	68ba      	ldr	r2, [r7, #8]
 8007d28:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	2201      	movs	r2, #1
 8007d30:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Read Blocks in DMA mode */
    if (NumberOfBlocks > 1U)
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	2b01      	cmp	r3, #1
 8007d36:	d90a      	bls.n	8007d4e <HAL_SD_ReadBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	2282      	movs	r2, #130	@ 0x82
 8007d3c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007d44:	4618      	mov	r0, r3
 8007d46:	f002 f80b 	bl	8009d60 <SDMMC_CmdReadMultiBlock>
 8007d4a:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8007d4c:	e009      	b.n	8007d62 <HAL_SD_ReadBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	2281      	movs	r2, #129	@ 0x81
 8007d52:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007d5a:	4618      	mov	r0, r3
 8007d5c:	f001 ffdd 	bl	8009d1a <SDMMC_CmdReadSingleBlock>
 8007d60:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 8007d62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d012      	beq.n	8007d8e <HAL_SD_ReadBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	4a0f      	ldr	r2, [pc, #60]	@ (8007dac <HAL_SD_ReadBlocks_DMA+0x14c>)
 8007d6e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007d74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d76:	431a      	orrs	r2, r3
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	2201      	movs	r2, #1
 8007d80:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	2200      	movs	r2, #0
 8007d88:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 8007d8a:	2301      	movs	r3, #1
 8007d8c:	e00a      	b.n	8007da4 <HAL_SD_ReadBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 8007d9c:	63da      	str	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007d9e:	2300      	movs	r3, #0
 8007da0:	e000      	b.n	8007da4 <HAL_SD_ReadBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 8007da2:	2302      	movs	r3, #2
  }
}
 8007da4:	4618      	mov	r0, r3
 8007da6:	3730      	adds	r7, #48	@ 0x30
 8007da8:	46bd      	mov	sp, r7
 8007daa:	bd80      	pop	{r7, pc}
 8007dac:	1fe00fff 	.word	0x1fe00fff

08007db0 <HAL_SD_WriteBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, const uint8_t *pData, uint32_t BlockAdd,
                                         uint32_t NumberOfBlocks)
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b08c      	sub	sp, #48	@ 0x30
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	60f8      	str	r0, [r7, #12]
 8007db8:	60b9      	str	r1, [r7, #8]
 8007dba:	607a      	str	r2, [r7, #4]
 8007dbc:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (NULL == pData)
 8007dc2:	68bb      	ldr	r3, [r7, #8]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d107      	bne.n	8007dd8 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007dcc:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8007dd4:	2301      	movs	r3, #1
 8007dd6:	e08d      	b.n	8007ef4 <HAL_SD_WriteBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007dde:	b2db      	uxtb	r3, r3
 8007de0:	2b01      	cmp	r3, #1
 8007de2:	f040 8086 	bne.w	8007ef2 <HAL_SD_WriteBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	2200      	movs	r2, #0
 8007dea:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8007dec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	441a      	add	r2, r3
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007df6:	429a      	cmp	r2, r3
 8007df8:	d907      	bls.n	8007e0a <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007dfe:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8007e06:	2301      	movs	r3, #1
 8007e08:	e074      	b.n	8007ef4 <HAL_SD_WriteBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	2203      	movs	r2, #3
 8007e0e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	2200      	movs	r2, #0
 8007e18:	62da      	str	r2, [r3, #44]	@ 0x2c

    hsd->pTxBuffPtr = pData;
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	68ba      	ldr	r2, [r7, #8]
 8007e1e:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize = BLOCKSIZE * NumberOfBlocks;
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	025a      	lsls	r2, r3, #9
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	621a      	str	r2, [r3, #32]

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e2c:	2b01      	cmp	r3, #1
 8007e2e:	d002      	beq.n	8007e36 <HAL_SD_WriteBlocks_DMA+0x86>
    {
      add *= BLOCKSIZE;
 8007e30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e32:	025b      	lsls	r3, r3, #9
 8007e34:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007e36:	f04f 33ff 	mov.w	r3, #4294967295
 8007e3a:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8007e3c:	683b      	ldr	r3, [r7, #0]
 8007e3e:	025b      	lsls	r3, r3, #9
 8007e40:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8007e42:	2390      	movs	r3, #144	@ 0x90
 8007e44:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8007e46:	2300      	movs	r3, #0
 8007e48:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8007e4e:	2300      	movs	r3, #0
 8007e50:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	f107 0210 	add.w	r2, r7, #16
 8007e5a:	4611      	mov	r1, r2
 8007e5c:	4618      	mov	r0, r3
 8007e5e:	f001 ff0d 	bl	8009c7c <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	68da      	ldr	r2, [r3, #12]
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007e70:	60da      	str	r2, [r3, #12]

    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	68ba      	ldr	r2, [r7, #8]
 8007e78:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	2201      	movs	r2, #1
 8007e80:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Write Blocks in Polling mode */
    if (NumberOfBlocks > 1U)
 8007e82:	683b      	ldr	r3, [r7, #0]
 8007e84:	2b01      	cmp	r3, #1
 8007e86:	d90a      	bls.n	8007e9e <HAL_SD_WriteBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	22a0      	movs	r2, #160	@ 0xa0
 8007e8c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007e94:	4618      	mov	r0, r3
 8007e96:	f001 ffa9 	bl	8009dec <SDMMC_CmdWriteMultiBlock>
 8007e9a:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8007e9c:	e009      	b.n	8007eb2 <HAL_SD_WriteBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	2290      	movs	r2, #144	@ 0x90
 8007ea2:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007eaa:	4618      	mov	r0, r3
 8007eac:	f001 ff7b 	bl	8009da6 <SDMMC_CmdWriteSingleBlock>
 8007eb0:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 8007eb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d012      	beq.n	8007ede <HAL_SD_WriteBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	4a0f      	ldr	r2, [pc, #60]	@ (8007efc <HAL_SD_WriteBlocks_DMA+0x14c>)
 8007ebe:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007ec4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ec6:	431a      	orrs	r2, r3
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	2201      	movs	r2, #1
 8007ed0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 8007eda:	2301      	movs	r3, #1
 8007edc:	e00a      	b.n	8007ef4 <HAL_SD_WriteBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND));
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	f442 728d 	orr.w	r2, r2, #282	@ 0x11a
 8007eec:	63da      	str	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007eee:	2300      	movs	r3, #0
 8007ef0:	e000      	b.n	8007ef4 <HAL_SD_WriteBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 8007ef2:	2302      	movs	r3, #2
  }
}
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	3730      	adds	r7, #48	@ 0x30
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	bd80      	pop	{r7, pc}
 8007efc:	1fe00fff 	.word	0x1fe00fff

08007f00 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8007f00:	b480      	push	{r7}
 8007f02:	b083      	sub	sp, #12
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	6078      	str	r0, [r7, #4]
 8007f08:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f0e:	0f9b      	lsrs	r3, r3, #30
 8007f10:	b2da      	uxtb	r2, r3
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f1a:	0e9b      	lsrs	r3, r3, #26
 8007f1c:	b2db      	uxtb	r3, r3
 8007f1e:	f003 030f 	and.w	r3, r3, #15
 8007f22:	b2da      	uxtb	r2, r3
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f2c:	0e1b      	lsrs	r3, r3, #24
 8007f2e:	b2db      	uxtb	r3, r3
 8007f30:	f003 0303 	and.w	r3, r3, #3
 8007f34:	b2da      	uxtb	r2, r3
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f3e:	0c1b      	lsrs	r3, r3, #16
 8007f40:	b2da      	uxtb	r2, r3
 8007f42:	683b      	ldr	r3, [r7, #0]
 8007f44:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f4a:	0a1b      	lsrs	r3, r3, #8
 8007f4c:	b2da      	uxtb	r2, r3
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f56:	b2da      	uxtb	r2, r3
 8007f58:	683b      	ldr	r3, [r7, #0]
 8007f5a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f60:	0d1b      	lsrs	r3, r3, #20
 8007f62:	b29a      	uxth	r2, r3
 8007f64:	683b      	ldr	r3, [r7, #0]
 8007f66:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f6c:	0c1b      	lsrs	r3, r3, #16
 8007f6e:	b2db      	uxtb	r3, r3
 8007f70:	f003 030f 	and.w	r3, r3, #15
 8007f74:	b2da      	uxtb	r2, r3
 8007f76:	683b      	ldr	r3, [r7, #0]
 8007f78:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f7e:	0bdb      	lsrs	r3, r3, #15
 8007f80:	b2db      	uxtb	r3, r3
 8007f82:	f003 0301 	and.w	r3, r3, #1
 8007f86:	b2da      	uxtb	r2, r3
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f90:	0b9b      	lsrs	r3, r3, #14
 8007f92:	b2db      	uxtb	r3, r3
 8007f94:	f003 0301 	and.w	r3, r3, #1
 8007f98:	b2da      	uxtb	r2, r3
 8007f9a:	683b      	ldr	r3, [r7, #0]
 8007f9c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007fa2:	0b5b      	lsrs	r3, r3, #13
 8007fa4:	b2db      	uxtb	r3, r3
 8007fa6:	f003 0301 	and.w	r3, r3, #1
 8007faa:	b2da      	uxtb	r2, r3
 8007fac:	683b      	ldr	r3, [r7, #0]
 8007fae:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007fb4:	0b1b      	lsrs	r3, r3, #12
 8007fb6:	b2db      	uxtb	r3, r3
 8007fb8:	f003 0301 	and.w	r3, r3, #1
 8007fbc:	b2da      	uxtb	r2, r3
 8007fbe:	683b      	ldr	r3, [r7, #0]
 8007fc0:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8007fc2:	683b      	ldr	r3, [r7, #0]
 8007fc4:	2200      	movs	r2, #0
 8007fc6:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d163      	bne.n	8008098 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007fd4:	009a      	lsls	r2, r3, #2
 8007fd6:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8007fda:	4013      	ands	r3, r2
 8007fdc:	687a      	ldr	r2, [r7, #4]
 8007fde:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 8007fe0:	0f92      	lsrs	r2, r2, #30
 8007fe2:	431a      	orrs	r2, r3
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007fec:	0edb      	lsrs	r3, r3, #27
 8007fee:	b2db      	uxtb	r3, r3
 8007ff0:	f003 0307 	and.w	r3, r3, #7
 8007ff4:	b2da      	uxtb	r2, r3
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007ffe:	0e1b      	lsrs	r3, r3, #24
 8008000:	b2db      	uxtb	r3, r3
 8008002:	f003 0307 	and.w	r3, r3, #7
 8008006:	b2da      	uxtb	r2, r3
 8008008:	683b      	ldr	r3, [r7, #0]
 800800a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008010:	0d5b      	lsrs	r3, r3, #21
 8008012:	b2db      	uxtb	r3, r3
 8008014:	f003 0307 	and.w	r3, r3, #7
 8008018:	b2da      	uxtb	r2, r3
 800801a:	683b      	ldr	r3, [r7, #0]
 800801c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008022:	0c9b      	lsrs	r3, r3, #18
 8008024:	b2db      	uxtb	r3, r3
 8008026:	f003 0307 	and.w	r3, r3, #7
 800802a:	b2da      	uxtb	r2, r3
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008034:	0bdb      	lsrs	r3, r3, #15
 8008036:	b2db      	uxtb	r3, r3
 8008038:	f003 0307 	and.w	r3, r3, #7
 800803c:	b2da      	uxtb	r2, r3
 800803e:	683b      	ldr	r3, [r7, #0]
 8008040:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8008042:	683b      	ldr	r3, [r7, #0]
 8008044:	691b      	ldr	r3, [r3, #16]
 8008046:	1c5a      	adds	r2, r3, #1
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800804c:	683b      	ldr	r3, [r7, #0]
 800804e:	7e1b      	ldrb	r3, [r3, #24]
 8008050:	b2db      	uxtb	r3, r3
 8008052:	f003 0307 	and.w	r3, r3, #7
 8008056:	3302      	adds	r3, #2
 8008058:	2201      	movs	r2, #1
 800805a:	fa02 f303 	lsl.w	r3, r2, r3
 800805e:	687a      	ldr	r2, [r7, #4]
 8008060:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008062:	fb03 f202 	mul.w	r2, r3, r2
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	7a1b      	ldrb	r3, [r3, #8]
 800806e:	b2db      	uxtb	r3, r3
 8008070:	f003 030f 	and.w	r3, r3, #15
 8008074:	2201      	movs	r2, #1
 8008076:	409a      	lsls	r2, r3
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	64da      	str	r2, [r3, #76]	@ 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / BLOCKSIZE);
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008080:	687a      	ldr	r2, [r7, #4]
 8008082:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8008084:	0a52      	lsrs	r2, r2, #9
 8008086:	fb03 f202 	mul.w	r2, r3, r2
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = BLOCKSIZE;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008094:	655a      	str	r2, [r3, #84]	@ 0x54
 8008096:	e031      	b.n	80080fc <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800809c:	2b01      	cmp	r3, #1
 800809e:	d11d      	bne.n	80080dc <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80080a4:	041b      	lsls	r3, r3, #16
 80080a6:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80080ae:	0c1b      	lsrs	r3, r3, #16
 80080b0:	431a      	orrs	r2, r3
 80080b2:	683b      	ldr	r3, [r7, #0]
 80080b4:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80080b6:	683b      	ldr	r3, [r7, #0]
 80080b8:	691b      	ldr	r3, [r3, #16]
 80080ba:	3301      	adds	r3, #1
 80080bc:	029a      	lsls	r2, r3, #10
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = BLOCKSIZE;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80080d0:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	655a      	str	r2, [r3, #84]	@ 0x54
 80080da:	e00f      	b.n	80080fc <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	4a58      	ldr	r2, [pc, #352]	@ (8008244 <HAL_SD_GetCardCSD+0x344>)
 80080e2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80080e8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2201      	movs	r2, #1
 80080f4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 80080f8:	2301      	movs	r3, #1
 80080fa:	e09d      	b.n	8008238 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008100:	0b9b      	lsrs	r3, r3, #14
 8008102:	b2db      	uxtb	r3, r3
 8008104:	f003 0301 	and.w	r3, r3, #1
 8008108:	b2da      	uxtb	r2, r3
 800810a:	683b      	ldr	r3, [r7, #0]
 800810c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008112:	09db      	lsrs	r3, r3, #7
 8008114:	b2db      	uxtb	r3, r3
 8008116:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800811a:	b2da      	uxtb	r2, r3
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008124:	b2db      	uxtb	r3, r3
 8008126:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800812a:	b2da      	uxtb	r2, r3
 800812c:	683b      	ldr	r3, [r7, #0]
 800812e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008134:	0fdb      	lsrs	r3, r3, #31
 8008136:	b2da      	uxtb	r2, r3
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008140:	0f5b      	lsrs	r3, r3, #29
 8008142:	b2db      	uxtb	r3, r3
 8008144:	f003 0303 	and.w	r3, r3, #3
 8008148:	b2da      	uxtb	r2, r3
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008152:	0e9b      	lsrs	r3, r3, #26
 8008154:	b2db      	uxtb	r3, r3
 8008156:	f003 0307 	and.w	r3, r3, #7
 800815a:	b2da      	uxtb	r2, r3
 800815c:	683b      	ldr	r3, [r7, #0]
 800815e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008164:	0d9b      	lsrs	r3, r3, #22
 8008166:	b2db      	uxtb	r3, r3
 8008168:	f003 030f 	and.w	r3, r3, #15
 800816c:	b2da      	uxtb	r2, r3
 800816e:	683b      	ldr	r3, [r7, #0]
 8008170:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008176:	0d5b      	lsrs	r3, r3, #21
 8008178:	b2db      	uxtb	r3, r3
 800817a:	f003 0301 	and.w	r3, r3, #1
 800817e:	b2da      	uxtb	r2, r3
 8008180:	683b      	ldr	r3, [r7, #0]
 8008182:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	2200      	movs	r2, #0
 800818a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008192:	0c1b      	lsrs	r3, r3, #16
 8008194:	b2db      	uxtb	r3, r3
 8008196:	f003 0301 	and.w	r3, r3, #1
 800819a:	b2da      	uxtb	r2, r3
 800819c:	683b      	ldr	r3, [r7, #0]
 800819e:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80081a6:	0bdb      	lsrs	r3, r3, #15
 80081a8:	b2db      	uxtb	r3, r3
 80081aa:	f003 0301 	and.w	r3, r3, #1
 80081ae:	b2da      	uxtb	r2, r3
 80081b0:	683b      	ldr	r3, [r7, #0]
 80081b2:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80081ba:	0b9b      	lsrs	r3, r3, #14
 80081bc:	b2db      	uxtb	r3, r3
 80081be:	f003 0301 	and.w	r3, r3, #1
 80081c2:	b2da      	uxtb	r2, r3
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80081ce:	0b5b      	lsrs	r3, r3, #13
 80081d0:	b2db      	uxtb	r3, r3
 80081d2:	f003 0301 	and.w	r3, r3, #1
 80081d6:	b2da      	uxtb	r2, r3
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80081e2:	0b1b      	lsrs	r3, r3, #12
 80081e4:	b2db      	uxtb	r3, r3
 80081e6:	f003 0301 	and.w	r3, r3, #1
 80081ea:	b2da      	uxtb	r2, r3
 80081ec:	683b      	ldr	r3, [r7, #0]
 80081ee:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80081f6:	0a9b      	lsrs	r3, r3, #10
 80081f8:	b2db      	uxtb	r3, r3
 80081fa:	f003 0303 	and.w	r3, r3, #3
 80081fe:	b2da      	uxtb	r2, r3
 8008200:	683b      	ldr	r3, [r7, #0]
 8008202:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800820a:	0a1b      	lsrs	r3, r3, #8
 800820c:	b2db      	uxtb	r3, r3
 800820e:	f003 0303 	and.w	r3, r3, #3
 8008212:	b2da      	uxtb	r2, r3
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800821e:	085b      	lsrs	r3, r3, #1
 8008220:	b2db      	uxtb	r3, r3
 8008222:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008226:	b2da      	uxtb	r2, r3
 8008228:	683b      	ldr	r3, [r7, #0]
 800822a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800822e:	683b      	ldr	r3, [r7, #0]
 8008230:	2201      	movs	r2, #1
 8008232:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8008236:	2300      	movs	r3, #0
}
 8008238:	4618      	mov	r0, r3
 800823a:	370c      	adds	r7, #12
 800823c:	46bd      	mov	sp, r7
 800823e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008242:	4770      	bx	lr
 8008244:	1fe00fff 	.word	0x1fe00fff

08008248 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 8008248:	b580      	push	{r7, lr}
 800824a:	b094      	sub	sp, #80	@ 0x50
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
 8008250:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8008252:	2300      	movs	r3, #0
 8008254:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800825e:	b2db      	uxtb	r3, r3
 8008260:	2b03      	cmp	r3, #3
 8008262:	d101      	bne.n	8008268 <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 8008264:	2301      	movs	r3, #1
 8008266:	e0a7      	b.n	80083b8 <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 8008268:	f107 0308 	add.w	r3, r7, #8
 800826c:	4619      	mov	r1, r3
 800826e:	6878      	ldr	r0, [r7, #4]
 8008270:	f000 fb62 	bl	8008938 <SD_SendSDStatus>
 8008274:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 8008276:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008278:	2b00      	cmp	r3, #0
 800827a:	d011      	beq.n	80082a0 <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	4a4f      	ldr	r2, [pc, #316]	@ (80083c0 <HAL_SD_GetCardStatus+0x178>)
 8008282:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008288:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800828a:	431a      	orrs	r2, r3
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	2201      	movs	r2, #1
 8008294:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 8008298:	2301      	movs	r3, #1
 800829a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800829e:	e070      	b.n	8008382 <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 80082a0:	68bb      	ldr	r3, [r7, #8]
 80082a2:	099b      	lsrs	r3, r3, #6
 80082a4:	b2db      	uxtb	r3, r3
 80082a6:	f003 0303 	and.w	r3, r3, #3
 80082aa:	b2da      	uxtb	r2, r3
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 80082b0:	68bb      	ldr	r3, [r7, #8]
 80082b2:	095b      	lsrs	r3, r3, #5
 80082b4:	b2db      	uxtb	r3, r3
 80082b6:	f003 0301 	and.w	r3, r3, #1
 80082ba:	b2da      	uxtb	r2, r3
 80082bc:	683b      	ldr	r3, [r7, #0]
 80082be:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 80082c0:	68bb      	ldr	r3, [r7, #8]
 80082c2:	0a1b      	lsrs	r3, r3, #8
 80082c4:	b29b      	uxth	r3, r3
 80082c6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80082ca:	b29a      	uxth	r2, r3
 80082cc:	68bb      	ldr	r3, [r7, #8]
 80082ce:	0e1b      	lsrs	r3, r3, #24
 80082d0:	b29b      	uxth	r3, r3
 80082d2:	4313      	orrs	r3, r2
 80082d4:	b29a      	uxth	r2, r3
 80082d6:	683b      	ldr	r3, [r7, #0]
 80082d8:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	061a      	lsls	r2, r3, #24
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	021b      	lsls	r3, r3, #8
 80082e2:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80082e6:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	0a1b      	lsrs	r3, r3, #8
 80082ec:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 80082f0:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	0e1b      	lsrs	r3, r3, #24
 80082f6:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 80082f8:	683b      	ldr	r3, [r7, #0]
 80082fa:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 80082fc:	693b      	ldr	r3, [r7, #16]
 80082fe:	b2da      	uxtb	r2, r3
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 8008304:	693b      	ldr	r3, [r7, #16]
 8008306:	0a1b      	lsrs	r3, r3, #8
 8008308:	b2da      	uxtb	r2, r3
 800830a:	683b      	ldr	r3, [r7, #0]
 800830c:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800830e:	693b      	ldr	r3, [r7, #16]
 8008310:	0d1b      	lsrs	r3, r3, #20
 8008312:	b2db      	uxtb	r3, r3
 8008314:	f003 030f 	and.w	r3, r3, #15
 8008318:	b2da      	uxtb	r2, r3
 800831a:	683b      	ldr	r3, [r7, #0]
 800831c:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800831e:	693b      	ldr	r3, [r7, #16]
 8008320:	0c1b      	lsrs	r3, r3, #16
 8008322:	b29b      	uxth	r3, r3
 8008324:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8008328:	b29a      	uxth	r2, r3
 800832a:	697b      	ldr	r3, [r7, #20]
 800832c:	b29b      	uxth	r3, r3
 800832e:	b2db      	uxtb	r3, r3
 8008330:	b29b      	uxth	r3, r3
 8008332:	4313      	orrs	r3, r2
 8008334:	b29a      	uxth	r2, r3
 8008336:	683b      	ldr	r3, [r7, #0]
 8008338:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800833a:	697b      	ldr	r3, [r7, #20]
 800833c:	0a9b      	lsrs	r3, r3, #10
 800833e:	b2db      	uxtb	r3, r3
 8008340:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008344:	b2da      	uxtb	r2, r3
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800834a:	697b      	ldr	r3, [r7, #20]
 800834c:	0a1b      	lsrs	r3, r3, #8
 800834e:	b2db      	uxtb	r3, r3
 8008350:	f003 0303 	and.w	r3, r3, #3
 8008354:	b2da      	uxtb	r2, r3
 8008356:	683b      	ldr	r3, [r7, #0]
 8008358:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800835a:	697b      	ldr	r3, [r7, #20]
 800835c:	091b      	lsrs	r3, r3, #4
 800835e:	b2db      	uxtb	r3, r3
 8008360:	f003 030f 	and.w	r3, r3, #15
 8008364:	b2da      	uxtb	r2, r3
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800836a:	697b      	ldr	r3, [r7, #20]
 800836c:	b2db      	uxtb	r3, r3
 800836e:	f003 030f 	and.w	r3, r3, #15
 8008372:	b2da      	uxtb	r2, r3
 8008374:	683b      	ldr	r3, [r7, #0]
 8008376:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 8008378:	69bb      	ldr	r3, [r7, #24]
 800837a:	0e1b      	lsrs	r3, r3, #24
 800837c:	b2da      	uxtb	r2, r3
 800837e:	683b      	ldr	r3, [r7, #0]
 8008380:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800838a:	4618      	mov	r0, r3
 800838c:	f001 fca2 	bl	8009cd4 <SDMMC_CmdBlockLength>
 8008390:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 8008392:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008394:	2b00      	cmp	r3, #0
 8008396:	d00d      	beq.n	80083b4 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	4a08      	ldr	r2, [pc, #32]	@ (80083c0 <HAL_SD_GetCardStatus+0x178>)
 800839e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80083a4:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	2201      	movs	r2, #1
 80083aa:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 80083ae:	2301      	movs	r3, #1
 80083b0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  }

  return status;
 80083b4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 80083b8:	4618      	mov	r0, r3
 80083ba:	3750      	adds	r7, #80	@ 0x50
 80083bc:	46bd      	mov	sp, r7
 80083be:	bd80      	pop	{r7, pc}
 80083c0:	1fe00fff 	.word	0x1fe00fff

080083c4 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(const SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 80083c4:	b480      	push	{r7}
 80083c6:	b083      	sub	sp, #12
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
 80083cc:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80083d2:	683b      	ldr	r3, [r7, #0]
 80083d4:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80083da:	683b      	ldr	r3, [r7, #0]
 80083dc:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80083ea:	683b      	ldr	r3, [r7, #0]
 80083ec:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80083f2:	683b      	ldr	r3, [r7, #0]
 80083f4:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80083fa:	683b      	ldr	r3, [r7, #0]
 80083fc:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800840a:	683b      	ldr	r3, [r7, #0]
 800840c:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800840e:	2300      	movs	r3, #0
}
 8008410:	4618      	mov	r0, r3
 8008412:	370c      	adds	r7, #12
 8008414:	46bd      	mov	sp, r7
 8008416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841a:	4770      	bx	lr

0800841c <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800841c:	b590      	push	{r4, r7, lr}
 800841e:	b08d      	sub	sp, #52	@ 0x34
 8008420:	af02      	add	r7, sp, #8
 8008422:	6078      	str	r0, [r7, #4]
 8008424:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;

  HAL_StatusTypeDef status = HAL_OK;
 8008426:	2300      	movs	r3, #0
 8008428:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2203      	movs	r2, #3
 8008430:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008438:	2b03      	cmp	r3, #3
 800843a:	d02e      	beq.n	800849a <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 800843c:	683b      	ldr	r3, [r7, #0]
 800843e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008442:	d106      	bne.n	8008452 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008448:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	635a      	str	r2, [r3, #52]	@ 0x34
 8008450:	e029      	b.n	80084a6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 8008452:	683b      	ldr	r3, [r7, #0]
 8008454:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008458:	d10a      	bne.n	8008470 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800845a:	6878      	ldr	r0, [r7, #4]
 800845c:	f000 fb64 	bl	8008b28 <SD_WideBus_Enable>
 8008460:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008466:	6a3b      	ldr	r3, [r7, #32]
 8008468:	431a      	orrs	r2, r3
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	635a      	str	r2, [r3, #52]	@ 0x34
 800846e:	e01a      	b.n	80084a6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 8008470:	683b      	ldr	r3, [r7, #0]
 8008472:	2b00      	cmp	r3, #0
 8008474:	d10a      	bne.n	800848c <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8008476:	6878      	ldr	r0, [r7, #4]
 8008478:	f000 fba1 	bl	8008bbe <SD_WideBus_Disable>
 800847c:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008482:	6a3b      	ldr	r3, [r7, #32]
 8008484:	431a      	orrs	r2, r3
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	635a      	str	r2, [r3, #52]	@ 0x34
 800848a:	e00c      	b.n	80084a6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008490:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	635a      	str	r2, [r3, #52]	@ 0x34
 8008498:	e005      	b.n	80084a6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800849e:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d007      	beq.n	80084be <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	4a5f      	ldr	r2, [pc, #380]	@ (8008630 <HAL_SD_ConfigWideBusOperation+0x214>)
 80084b4:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 80084b6:	2301      	movs	r3, #1
 80084b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80084bc:	e096      	b.n	80085ec <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 80084be:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 80084c2:	f04f 0100 	mov.w	r1, #0
 80084c6:	f7fd ffb7 	bl	8006438 <HAL_RCCEx_GetPeriphCLKFreq>
 80084ca:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 80084cc:	69fb      	ldr	r3, [r7, #28]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	f000 8083 	beq.w	80085da <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	685b      	ldr	r3, [r3, #4]
 80084d8:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	689b      	ldr	r3, [r3, #8]
 80084de:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	691b      	ldr	r3, [r3, #16]
 80084e8:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	695a      	ldr	r2, [r3, #20]
 80084ee:	69fb      	ldr	r3, [r7, #28]
 80084f0:	4950      	ldr	r1, [pc, #320]	@ (8008634 <HAL_SD_ConfigWideBusOperation+0x218>)
 80084f2:	fba1 1303 	umull	r1, r3, r1, r3
 80084f6:	0e1b      	lsrs	r3, r3, #24
 80084f8:	429a      	cmp	r2, r3
 80084fa:	d303      	bcc.n	8008504 <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	695b      	ldr	r3, [r3, #20]
 8008500:	61bb      	str	r3, [r7, #24]
 8008502:	e05a      	b.n	80085ba <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008508:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800850c:	d103      	bne.n	8008516 <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	695b      	ldr	r3, [r3, #20]
 8008512:	61bb      	str	r3, [r7, #24]
 8008514:	e051      	b.n	80085ba <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800851a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800851e:	d126      	bne.n	800856e <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	695b      	ldr	r3, [r3, #20]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d10e      	bne.n	8008546 <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 8008528:	69fb      	ldr	r3, [r7, #28]
 800852a:	4a43      	ldr	r2, [pc, #268]	@ (8008638 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800852c:	4293      	cmp	r3, r2
 800852e:	d906      	bls.n	800853e <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8008530:	69fb      	ldr	r3, [r7, #28]
 8008532:	4a40      	ldr	r2, [pc, #256]	@ (8008634 <HAL_SD_ConfigWideBusOperation+0x218>)
 8008534:	fba2 2303 	umull	r2, r3, r2, r3
 8008538:	0e5b      	lsrs	r3, r3, #25
 800853a:	61bb      	str	r3, [r7, #24]
 800853c:	e03d      	b.n	80085ba <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	695b      	ldr	r3, [r3, #20]
 8008542:	61bb      	str	r3, [r7, #24]
 8008544:	e039      	b.n	80085ba <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	695b      	ldr	r3, [r3, #20]
 800854a:	005b      	lsls	r3, r3, #1
 800854c:	69fa      	ldr	r2, [r7, #28]
 800854e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008552:	4a39      	ldr	r2, [pc, #228]	@ (8008638 <HAL_SD_ConfigWideBusOperation+0x21c>)
 8008554:	4293      	cmp	r3, r2
 8008556:	d906      	bls.n	8008566 <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8008558:	69fb      	ldr	r3, [r7, #28]
 800855a:	4a36      	ldr	r2, [pc, #216]	@ (8008634 <HAL_SD_ConfigWideBusOperation+0x218>)
 800855c:	fba2 2303 	umull	r2, r3, r2, r3
 8008560:	0e5b      	lsrs	r3, r3, #25
 8008562:	61bb      	str	r3, [r7, #24]
 8008564:	e029      	b.n	80085ba <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	695b      	ldr	r3, [r3, #20]
 800856a:	61bb      	str	r3, [r7, #24]
 800856c:	e025      	b.n	80085ba <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	695b      	ldr	r3, [r3, #20]
 8008572:	2b00      	cmp	r3, #0
 8008574:	d10e      	bne.n	8008594 <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 8008576:	69fb      	ldr	r3, [r7, #28]
 8008578:	4a30      	ldr	r2, [pc, #192]	@ (800863c <HAL_SD_ConfigWideBusOperation+0x220>)
 800857a:	4293      	cmp	r3, r2
 800857c:	d906      	bls.n	800858c <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800857e:	69fb      	ldr	r3, [r7, #28]
 8008580:	4a2c      	ldr	r2, [pc, #176]	@ (8008634 <HAL_SD_ConfigWideBusOperation+0x218>)
 8008582:	fba2 2303 	umull	r2, r3, r2, r3
 8008586:	0e1b      	lsrs	r3, r3, #24
 8008588:	61bb      	str	r3, [r7, #24]
 800858a:	e016      	b.n	80085ba <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	695b      	ldr	r3, [r3, #20]
 8008590:	61bb      	str	r3, [r7, #24]
 8008592:	e012      	b.n	80085ba <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	695b      	ldr	r3, [r3, #20]
 8008598:	005b      	lsls	r3, r3, #1
 800859a:	69fa      	ldr	r2, [r7, #28]
 800859c:	fbb2 f3f3 	udiv	r3, r2, r3
 80085a0:	4a26      	ldr	r2, [pc, #152]	@ (800863c <HAL_SD_ConfigWideBusOperation+0x220>)
 80085a2:	4293      	cmp	r3, r2
 80085a4:	d906      	bls.n	80085b4 <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 80085a6:	69fb      	ldr	r3, [r7, #28]
 80085a8:	4a22      	ldr	r2, [pc, #136]	@ (8008634 <HAL_SD_ConfigWideBusOperation+0x218>)
 80085aa:	fba2 2303 	umull	r2, r3, r2, r3
 80085ae:	0e1b      	lsrs	r3, r3, #24
 80085b0:	61bb      	str	r3, [r7, #24]
 80085b2:	e002      	b.n	80085ba <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	695b      	ldr	r3, [r3, #20]
 80085b8:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681c      	ldr	r4, [r3, #0]
 80085be:	466a      	mov	r2, sp
 80085c0:	f107 0314 	add.w	r3, r7, #20
 80085c4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80085c8:	e882 0003 	stmia.w	r2, {r0, r1}
 80085cc:	f107 0308 	add.w	r3, r7, #8
 80085d0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80085d2:	4620      	mov	r0, r4
 80085d4:	f001 fab2 	bl	8009b3c <SDMMC_Init>
 80085d8:	e008      	b.n	80085ec <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80085de:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	635a      	str	r2, [r3, #52]	@ 0x34
      status = HAL_ERROR;
 80085e6:	2301      	movs	r3, #1
 80085e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80085f4:	4618      	mov	r0, r3
 80085f6:	f001 fb6d 	bl	8009cd4 <SDMMC_CmdBlockLength>
 80085fa:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 80085fc:	6a3b      	ldr	r3, [r7, #32]
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d00c      	beq.n	800861c <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	4a0a      	ldr	r2, [pc, #40]	@ (8008630 <HAL_SD_ConfigWideBusOperation+0x214>)
 8008608:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800860e:	6a3b      	ldr	r3, [r7, #32]
 8008610:	431a      	orrs	r2, r3
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	635a      	str	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 8008616:	2301      	movs	r3, #1
 8008618:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2201      	movs	r2, #1
 8008620:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 8008624:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8008628:	4618      	mov	r0, r3
 800862a:	372c      	adds	r7, #44	@ 0x2c
 800862c:	46bd      	mov	sp, r7
 800862e:	bd90      	pop	{r4, r7, pc}
 8008630:	1fe00fff 	.word	0x1fe00fff
 8008634:	55e63b89 	.word	0x55e63b89
 8008638:	02faf080 	.word	0x02faf080
 800863c:	017d7840 	.word	0x017d7840

08008640 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8008640:	b580      	push	{r7, lr}
 8008642:	b086      	sub	sp, #24
 8008644:	af00      	add	r7, sp, #0
 8008646:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8008648:	2300      	movs	r3, #0
 800864a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800864c:	f107 030c 	add.w	r3, r7, #12
 8008650:	4619      	mov	r1, r3
 8008652:	6878      	ldr	r0, [r7, #4]
 8008654:	f000 fa40 	bl	8008ad8 <SD_SendStatus>
 8008658:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800865a:	697b      	ldr	r3, [r7, #20]
 800865c:	2b00      	cmp	r3, #0
 800865e:	d005      	beq.n	800866c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008664:	697b      	ldr	r3, [r7, #20]
 8008666:	431a      	orrs	r2, r3
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	0a5b      	lsrs	r3, r3, #9
 8008670:	f003 030f 	and.w	r3, r3, #15
 8008674:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8008676:	693b      	ldr	r3, [r7, #16]
}
 8008678:	4618      	mov	r0, r3
 800867a:	3718      	adds	r7, #24
 800867c:	46bd      	mov	sp, r7
 800867e:	bd80      	pop	{r7, pc}

08008680 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008680:	b580      	push	{r7, lr}
 8008682:	b090      	sub	sp, #64	@ 0x40
 8008684:	af00      	add	r7, sp, #0
 8008686:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 8008688:	2300      	movs	r3, #0
 800868a:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 800868c:	f7f8 fe22 	bl	80012d4 <HAL_GetTick>
 8008690:	63f8      	str	r0, [r7, #60]	@ 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	4618      	mov	r0, r3
 8008698:	f001 fa98 	bl	8009bcc <SDMMC_GetPowerState>
 800869c:	4603      	mov	r3, r0
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d102      	bne.n	80086a8 <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80086a2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80086a6:	e0b5      	b.n	8008814 <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086ac:	2b03      	cmp	r3, #3
 80086ae:	d02e      	beq.n	800870e <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	4618      	mov	r0, r3
 80086b6:	f001 fca5 	bl	800a004 <SDMMC_CmdSendCID>
 80086ba:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 80086bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d001      	beq.n	80086c6 <SD_InitCard+0x46>
    {
      return errorstate;
 80086c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086c4:	e0a6      	b.n	8008814 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	2100      	movs	r1, #0
 80086cc:	4618      	mov	r0, r3
 80086ce:	f001 fac2 	bl	8009c56 <SDMMC_GetResponse>
 80086d2:	4602      	mov	r2, r0
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	2104      	movs	r1, #4
 80086de:	4618      	mov	r0, r3
 80086e0:	f001 fab9 	bl	8009c56 <SDMMC_GetResponse>
 80086e4:	4602      	mov	r2, r0
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	671a      	str	r2, [r3, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	2108      	movs	r1, #8
 80086f0:	4618      	mov	r0, r3
 80086f2:	f001 fab0 	bl	8009c56 <SDMMC_GetResponse>
 80086f6:	4602      	mov	r2, r0
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	210c      	movs	r1, #12
 8008702:	4618      	mov	r0, r3
 8008704:	f001 faa7 	bl	8009c56 <SDMMC_GetResponse>
 8008708:	4602      	mov	r2, r0
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008712:	2b03      	cmp	r3, #3
 8008714:	d01d      	beq.n	8008752 <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 8008716:	e019      	b.n	800874c <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	f107 020a 	add.w	r2, r7, #10
 8008720:	4611      	mov	r1, r2
 8008722:	4618      	mov	r0, r3
 8008724:	f001 fcad 	bl	800a082 <SDMMC_CmdSetRelAdd>
 8008728:	63b8      	str	r0, [r7, #56]	@ 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 800872a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800872c:	2b00      	cmp	r3, #0
 800872e:	d001      	beq.n	8008734 <SD_InitCard+0xb4>
      {
        return errorstate;
 8008730:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008732:	e06f      	b.n	8008814 <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 8008734:	f7f8 fdce 	bl	80012d4 <HAL_GetTick>
 8008738:	4602      	mov	r2, r0
 800873a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800873c:	1ad3      	subs	r3, r2, r3
 800873e:	f241 3287 	movw	r2, #4999	@ 0x1387
 8008742:	4293      	cmp	r3, r2
 8008744:	d902      	bls.n	800874c <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 8008746:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800874a:	e063      	b.n	8008814 <SD_InitCard+0x194>
    while (sd_rca == 0U)
 800874c:	897b      	ldrh	r3, [r7, #10]
 800874e:	2b00      	cmp	r3, #0
 8008750:	d0e2      	beq.n	8008718 <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008756:	2b03      	cmp	r3, #3
 8008758:	d036      	beq.n	80087c8 <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800875a:	897b      	ldrh	r3, [r7, #10]
 800875c:	461a      	mov	r2, r3
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681a      	ldr	r2, [r3, #0]
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800876a:	041b      	lsls	r3, r3, #16
 800876c:	4619      	mov	r1, r3
 800876e:	4610      	mov	r0, r2
 8008770:	f001 fc67 	bl	800a042 <SDMMC_CmdSendCSD>
 8008774:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 8008776:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008778:	2b00      	cmp	r3, #0
 800877a:	d001      	beq.n	8008780 <SD_InitCard+0x100>
    {
      return errorstate;
 800877c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800877e:	e049      	b.n	8008814 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	2100      	movs	r1, #0
 8008786:	4618      	mov	r0, r3
 8008788:	f001 fa65 	bl	8009c56 <SDMMC_GetResponse>
 800878c:	4602      	mov	r2, r0
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	65da      	str	r2, [r3, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	2104      	movs	r1, #4
 8008798:	4618      	mov	r0, r3
 800879a:	f001 fa5c 	bl	8009c56 <SDMMC_GetResponse>
 800879e:	4602      	mov	r2, r0
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	661a      	str	r2, [r3, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	2108      	movs	r1, #8
 80087aa:	4618      	mov	r0, r3
 80087ac:	f001 fa53 	bl	8009c56 <SDMMC_GetResponse>
 80087b0:	4602      	mov	r2, r0
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	210c      	movs	r1, #12
 80087bc:	4618      	mov	r0, r3
 80087be:	f001 fa4a 	bl	8009c56 <SDMMC_GetResponse>
 80087c2:	4602      	mov	r2, r0
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	2104      	movs	r1, #4
 80087ce:	4618      	mov	r0, r3
 80087d0:	f001 fa41 	bl	8009c56 <SDMMC_GetResponse>
 80087d4:	4603      	mov	r3, r0
 80087d6:	0d1a      	lsrs	r2, r3, #20
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80087dc:	f107 030c 	add.w	r3, r7, #12
 80087e0:	4619      	mov	r1, r3
 80087e2:	6878      	ldr	r0, [r7, #4]
 80087e4:	f7ff fb8c 	bl	8007f00 <HAL_SD_GetCardCSD>
 80087e8:	4603      	mov	r3, r0
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d002      	beq.n	80087f4 <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80087ee:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80087f2:	e00f      	b.n	8008814 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681a      	ldr	r2, [r3, #0]
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087fc:	041b      	lsls	r3, r3, #16
 80087fe:	4619      	mov	r1, r3
 8008800:	4610      	mov	r0, r2
 8008802:	f001 fb16 	bl	8009e32 <SDMMC_CmdSelDesel>
 8008806:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 8008808:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800880a:	2b00      	cmp	r3, #0
 800880c:	d001      	beq.n	8008812 <SD_InitCard+0x192>
  {
    return errorstate;
 800880e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008810:	e000      	b.n	8008814 <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8008812:	2300      	movs	r3, #0
}
 8008814:	4618      	mov	r0, r3
 8008816:	3740      	adds	r7, #64	@ 0x40
 8008818:	46bd      	mov	sp, r7
 800881a:	bd80      	pop	{r7, pc}

0800881c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800881c:	b580      	push	{r7, lr}
 800881e:	b086      	sub	sp, #24
 8008820:	af00      	add	r7, sp, #0
 8008822:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008824:	2300      	movs	r3, #0
 8008826:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 8008828:	2300      	movs	r3, #0
 800882a:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 800882c:	2300      	movs	r3, #0
 800882e:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	4618      	mov	r0, r3
 8008836:	f001 fb1f 	bl	8009e78 <SDMMC_CmdGoIdleState>
 800883a:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d001      	beq.n	8008846 <SD_PowerON+0x2a>
  {
    return errorstate;
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	e072      	b.n	800892c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	4618      	mov	r0, r3
 800884c:	f001 fb32 	bl	8009eb4 <SDMMC_CmdOperCond>
 8008850:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008858:	d10d      	bne.n	8008876 <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	2200      	movs	r2, #0
 800885e:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	4618      	mov	r0, r3
 8008866:	f001 fb07 	bl	8009e78 <SDMMC_CmdGoIdleState>
 800886a:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	2b00      	cmp	r3, #0
 8008870:	d004      	beq.n	800887c <SD_PowerON+0x60>
    {
      return errorstate;
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	e05a      	b.n	800892c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	2201      	movs	r2, #1
 800887a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008880:	2b01      	cmp	r3, #1
 8008882:	d137      	bne.n	80088f4 <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	2100      	movs	r1, #0
 800888a:	4618      	mov	r0, r3
 800888c:	f001 fb32 	bl	8009ef4 <SDMMC_CmdAppCommand>
 8008890:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	2b00      	cmp	r3, #0
 8008896:	d02d      	beq.n	80088f4 <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008898:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800889c:	e046      	b.n	800892c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	2100      	movs	r1, #0
 80088a4:	4618      	mov	r0, r3
 80088a6:	f001 fb25 	bl	8009ef4 <SDMMC_CmdAppCommand>
 80088aa:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d001      	beq.n	80088b6 <SD_PowerON+0x9a>
    {
      return errorstate;
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	e03a      	b.n	800892c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	491e      	ldr	r1, [pc, #120]	@ (8008934 <SD_PowerON+0x118>)
 80088bc:	4618      	mov	r0, r3
 80088be:	f001 fb3c 	bl	8009f3a <SDMMC_CmdAppOperCommand>
 80088c2:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d002      	beq.n	80088d0 <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80088ca:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80088ce:	e02d      	b.n	800892c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	2100      	movs	r1, #0
 80088d6:	4618      	mov	r0, r3
 80088d8:	f001 f9bd 	bl	8009c56 <SDMMC_GetResponse>
 80088dc:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80088de:	697b      	ldr	r3, [r7, #20]
 80088e0:	0fdb      	lsrs	r3, r3, #31
 80088e2:	2b01      	cmp	r3, #1
 80088e4:	d101      	bne.n	80088ea <SD_PowerON+0xce>
 80088e6:	2301      	movs	r3, #1
 80088e8:	e000      	b.n	80088ec <SD_PowerON+0xd0>
 80088ea:	2300      	movs	r3, #0
 80088ec:	613b      	str	r3, [r7, #16]

    count++;
 80088ee:	68bb      	ldr	r3, [r7, #8]
 80088f0:	3301      	adds	r3, #1
 80088f2:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80088f4:	68bb      	ldr	r3, [r7, #8]
 80088f6:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80088fa:	4293      	cmp	r3, r2
 80088fc:	d802      	bhi.n	8008904 <SD_PowerON+0xe8>
 80088fe:	693b      	ldr	r3, [r7, #16]
 8008900:	2b00      	cmp	r3, #0
 8008902:	d0cc      	beq.n	800889e <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 8008904:	68bb      	ldr	r3, [r7, #8]
 8008906:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800890a:	4293      	cmp	r3, r2
 800890c:	d902      	bls.n	8008914 <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800890e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008912:	e00b      	b.n	800892c <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	2200      	movs	r2, #0
 8008918:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 800891a:	697b      	ldr	r3, [r7, #20]
 800891c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008920:	2b00      	cmp	r3, #0
 8008922:	d002      	beq.n	800892a <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	2201      	movs	r2, #1
 8008928:	639a      	str	r2, [r3, #56]	@ 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 800892a:	2300      	movs	r3, #0
}
 800892c:	4618      	mov	r0, r3
 800892e:	3718      	adds	r7, #24
 8008930:	46bd      	mov	sp, r7
 8008932:	bd80      	pop	{r7, pc}
 8008934:	c1100000 	.word	0xc1100000

08008938 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 8008938:	b580      	push	{r7, lr}
 800893a:	b08c      	sub	sp, #48	@ 0x30
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
 8008940:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8008942:	f7f8 fcc7 	bl	80012d4 <HAL_GetTick>
 8008946:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 8008948:	683b      	ldr	r3, [r7, #0]
 800894a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	2100      	movs	r1, #0
 8008952:	4618      	mov	r0, r3
 8008954:	f001 f97f 	bl	8009c56 <SDMMC_GetResponse>
 8008958:	4603      	mov	r3, r0
 800895a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800895e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008962:	d102      	bne.n	800896a <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008964:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008968:	e0b0      	b.n	8008acc <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	2140      	movs	r1, #64	@ 0x40
 8008970:	4618      	mov	r0, r3
 8008972:	f001 f9af 	bl	8009cd4 <SDMMC_CmdBlockLength>
 8008976:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008978:	6a3b      	ldr	r3, [r7, #32]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d005      	beq.n	800898a <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 8008986:	6a3b      	ldr	r3, [r7, #32]
 8008988:	e0a0      	b.n	8008acc <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681a      	ldr	r2, [r3, #0]
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008992:	041b      	lsls	r3, r3, #16
 8008994:	4619      	mov	r1, r3
 8008996:	4610      	mov	r0, r2
 8008998:	f001 faac 	bl	8009ef4 <SDMMC_CmdAppCommand>
 800899c:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800899e:	6a3b      	ldr	r3, [r7, #32]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d005      	beq.n	80089b0 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 80089ac:	6a3b      	ldr	r3, [r7, #32]
 80089ae:	e08d      	b.n	8008acc <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80089b0:	f04f 33ff 	mov.w	r3, #4294967295
 80089b4:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 80089b6:	2340      	movs	r3, #64	@ 0x40
 80089b8:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 80089ba:	2360      	movs	r3, #96	@ 0x60
 80089bc:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80089be:	2302      	movs	r3, #2
 80089c0:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80089c2:	2300      	movs	r3, #0
 80089c4:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 80089c6:	2301      	movs	r3, #1
 80089c8:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	f107 0208 	add.w	r2, r7, #8
 80089d2:	4611      	mov	r1, r2
 80089d4:	4618      	mov	r0, r3
 80089d6:	f001 f951 	bl	8009c7c <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	4618      	mov	r0, r3
 80089e0:	f001 fb94 	bl	800a10c <SDMMC_CmdStatusRegister>
 80089e4:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 80089e6:	6a3b      	ldr	r3, [r7, #32]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d02b      	beq.n	8008a44 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 80089f4:	6a3b      	ldr	r3, [r7, #32]
 80089f6:	e069      	b.n	8008acc <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80089fe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d013      	beq.n	8008a2e <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 8008a06:	2300      	movs	r3, #0
 8008a08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008a0a:	e00d      	b.n	8008a28 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	4618      	mov	r0, r3
 8008a12:	f001 f8bd 	bl	8009b90 <SDMMC_ReadFIFO>
 8008a16:	4602      	mov	r2, r0
 8008a18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a1a:	601a      	str	r2, [r3, #0]
        pData++;
 8008a1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a1e:	3304      	adds	r3, #4
 8008a20:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (count = 0U; count < 8U; count++)
 8008a22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a24:	3301      	adds	r3, #1
 8008a26:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008a28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a2a:	2b07      	cmp	r3, #7
 8008a2c:	d9ee      	bls.n	8008a0c <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8008a2e:	f7f8 fc51 	bl	80012d4 <HAL_GetTick>
 8008a32:	4602      	mov	r2, r0
 8008a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a36:	1ad3      	subs	r3, r2, r3
 8008a38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a3c:	d102      	bne.n	8008a44 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8008a3e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008a42:	e043      	b.n	8008acc <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a4a:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d0d2      	beq.n	80089f8 <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a58:	f003 0308 	and.w	r3, r3, #8
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d001      	beq.n	8008a64 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8008a60:	2308      	movs	r3, #8
 8008a62:	e033      	b.n	8008acc <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a6a:	f003 0302 	and.w	r3, r3, #2
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d001      	beq.n	8008a76 <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8008a72:	2302      	movs	r3, #2
 8008a74:	e02a      	b.n	8008acc <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a7c:	f003 0320 	and.w	r3, r3, #32
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d017      	beq.n	8008ab4 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 8008a84:	2320      	movs	r3, #32
 8008a86:	e021      	b.n	8008acc <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	4618      	mov	r0, r3
 8008a8e:	f001 f87f 	bl	8009b90 <SDMMC_ReadFIFO>
 8008a92:	4602      	mov	r2, r0
 8008a94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a96:	601a      	str	r2, [r3, #0]
    pData++;
 8008a98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a9a:	3304      	adds	r3, #4
 8008a9c:	62bb      	str	r3, [r7, #40]	@ 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8008a9e:	f7f8 fc19 	bl	80012d4 <HAL_GetTick>
 8008aa2:	4602      	mov	r2, r0
 8008aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aa6:	1ad3      	subs	r3, r2, r3
 8008aa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008aac:	d102      	bne.n	8008ab4 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8008aae:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008ab2:	e00b      	b.n	8008acc <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008aba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d1e2      	bne.n	8008a88 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	4a03      	ldr	r2, [pc, #12]	@ (8008ad4 <SD_SendSDStatus+0x19c>)
 8008ac8:	639a      	str	r2, [r3, #56]	@ 0x38

  return HAL_SD_ERROR_NONE;
 8008aca:	2300      	movs	r3, #0
}
 8008acc:	4618      	mov	r0, r3
 8008ace:	3730      	adds	r7, #48	@ 0x30
 8008ad0:	46bd      	mov	sp, r7
 8008ad2:	bd80      	pop	{r7, pc}
 8008ad4:	18000f3a 	.word	0x18000f3a

08008ad8 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8008ad8:	b580      	push	{r7, lr}
 8008ada:	b084      	sub	sp, #16
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
 8008ae0:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 8008ae2:	683b      	ldr	r3, [r7, #0]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d102      	bne.n	8008aee <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8008ae8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008aec:	e018      	b.n	8008b20 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	681a      	ldr	r2, [r3, #0]
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008af6:	041b      	lsls	r3, r3, #16
 8008af8:	4619      	mov	r1, r3
 8008afa:	4610      	mov	r0, r2
 8008afc:	f001 fae3 	bl	800a0c6 <SDMMC_CmdSendStatus>
 8008b00:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d001      	beq.n	8008b0c <SD_SendStatus+0x34>
  {
    return errorstate;
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	e009      	b.n	8008b20 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	2100      	movs	r1, #0
 8008b12:	4618      	mov	r0, r3
 8008b14:	f001 f89f 	bl	8009c56 <SDMMC_GetResponse>
 8008b18:	4602      	mov	r2, r0
 8008b1a:	683b      	ldr	r3, [r7, #0]
 8008b1c:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8008b1e:	2300      	movs	r3, #0
}
 8008b20:	4618      	mov	r0, r3
 8008b22:	3710      	adds	r7, #16
 8008b24:	46bd      	mov	sp, r7
 8008b26:	bd80      	pop	{r7, pc}

08008b28 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	b086      	sub	sp, #24
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8008b30:	2300      	movs	r3, #0
 8008b32:	60fb      	str	r3, [r7, #12]
 8008b34:	2300      	movs	r3, #0
 8008b36:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	2100      	movs	r1, #0
 8008b3e:	4618      	mov	r0, r3
 8008b40:	f001 f889 	bl	8009c56 <SDMMC_GetResponse>
 8008b44:	4603      	mov	r3, r0
 8008b46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008b4a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008b4e:	d102      	bne.n	8008b56 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008b50:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008b54:	e02f      	b.n	8008bb6 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8008b56:	f107 030c 	add.w	r3, r7, #12
 8008b5a:	4619      	mov	r1, r3
 8008b5c:	6878      	ldr	r0, [r7, #4]
 8008b5e:	f000 f879 	bl	8008c54 <SD_FindSCR>
 8008b62:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008b64:	697b      	ldr	r3, [r7, #20]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d001      	beq.n	8008b6e <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8008b6a:	697b      	ldr	r3, [r7, #20]
 8008b6c:	e023      	b.n	8008bb6 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8008b6e:	693b      	ldr	r3, [r7, #16]
 8008b70:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d01c      	beq.n	8008bb2 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681a      	ldr	r2, [r3, #0]
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b80:	041b      	lsls	r3, r3, #16
 8008b82:	4619      	mov	r1, r3
 8008b84:	4610      	mov	r0, r2
 8008b86:	f001 f9b5 	bl	8009ef4 <SDMMC_CmdAppCommand>
 8008b8a:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8008b8c:	697b      	ldr	r3, [r7, #20]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d001      	beq.n	8008b96 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8008b92:	697b      	ldr	r3, [r7, #20]
 8008b94:	e00f      	b.n	8008bb6 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	2102      	movs	r1, #2
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	f001 f9ec 	bl	8009f7a <SDMMC_CmdBusWidth>
 8008ba2:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8008ba4:	697b      	ldr	r3, [r7, #20]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d001      	beq.n	8008bae <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8008baa:	697b      	ldr	r3, [r7, #20]
 8008bac:	e003      	b.n	8008bb6 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8008bae:	2300      	movs	r3, #0
 8008bb0:	e001      	b.n	8008bb6 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008bb2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	3718      	adds	r7, #24
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	bd80      	pop	{r7, pc}

08008bbe <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8008bbe:	b580      	push	{r7, lr}
 8008bc0:	b086      	sub	sp, #24
 8008bc2:	af00      	add	r7, sp, #0
 8008bc4:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8008bc6:	2300      	movs	r3, #0
 8008bc8:	60fb      	str	r3, [r7, #12]
 8008bca:	2300      	movs	r3, #0
 8008bcc:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	2100      	movs	r1, #0
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	f001 f83e 	bl	8009c56 <SDMMC_GetResponse>
 8008bda:	4603      	mov	r3, r0
 8008bdc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008be0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008be4:	d102      	bne.n	8008bec <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008be6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008bea:	e02f      	b.n	8008c4c <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8008bec:	f107 030c 	add.w	r3, r7, #12
 8008bf0:	4619      	mov	r1, r3
 8008bf2:	6878      	ldr	r0, [r7, #4]
 8008bf4:	f000 f82e 	bl	8008c54 <SD_FindSCR>
 8008bf8:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008bfa:	697b      	ldr	r3, [r7, #20]
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d001      	beq.n	8008c04 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8008c00:	697b      	ldr	r3, [r7, #20]
 8008c02:	e023      	b.n	8008c4c <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8008c04:	693b      	ldr	r3, [r7, #16]
 8008c06:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d01c      	beq.n	8008c48 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681a      	ldr	r2, [r3, #0]
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c16:	041b      	lsls	r3, r3, #16
 8008c18:	4619      	mov	r1, r3
 8008c1a:	4610      	mov	r0, r2
 8008c1c:	f001 f96a 	bl	8009ef4 <SDMMC_CmdAppCommand>
 8008c20:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8008c22:	697b      	ldr	r3, [r7, #20]
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d001      	beq.n	8008c2c <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8008c28:	697b      	ldr	r3, [r7, #20]
 8008c2a:	e00f      	b.n	8008c4c <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	2100      	movs	r1, #0
 8008c32:	4618      	mov	r0, r3
 8008c34:	f001 f9a1 	bl	8009f7a <SDMMC_CmdBusWidth>
 8008c38:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8008c3a:	697b      	ldr	r3, [r7, #20]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d001      	beq.n	8008c44 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8008c40:	697b      	ldr	r3, [r7, #20]
 8008c42:	e003      	b.n	8008c4c <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8008c44:	2300      	movs	r3, #0
 8008c46:	e001      	b.n	8008c4c <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008c48:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8008c4c:	4618      	mov	r0, r3
 8008c4e:	3718      	adds	r7, #24
 8008c50:	46bd      	mov	sp, r7
 8008c52:	bd80      	pop	{r7, pc}

08008c54 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8008c54:	b580      	push	{r7, lr}
 8008c56:	b08e      	sub	sp, #56	@ 0x38
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	6078      	str	r0, [r7, #4]
 8008c5c:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8008c5e:	f7f8 fb39 	bl	80012d4 <HAL_GetTick>
 8008c62:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 8008c64:	2300      	movs	r3, #0
 8008c66:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 8008c68:	2300      	movs	r3, #0
 8008c6a:	60bb      	str	r3, [r7, #8]
 8008c6c:	2300      	movs	r3, #0
 8008c6e:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	2108      	movs	r1, #8
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	f001 f82a 	bl	8009cd4 <SDMMC_CmdBlockLength>
 8008c80:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 8008c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d001      	beq.n	8008c8c <SD_FindSCR+0x38>
  {
    return errorstate;
 8008c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c8a:	e0ad      	b.n	8008de8 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681a      	ldr	r2, [r3, #0]
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c94:	041b      	lsls	r3, r3, #16
 8008c96:	4619      	mov	r1, r3
 8008c98:	4610      	mov	r0, r2
 8008c9a:	f001 f92b 	bl	8009ef4 <SDMMC_CmdAppCommand>
 8008c9e:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 8008ca0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d001      	beq.n	8008caa <SD_FindSCR+0x56>
  {
    return errorstate;
 8008ca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ca8:	e09e      	b.n	8008de8 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008caa:	f04f 33ff 	mov.w	r3, #4294967295
 8008cae:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8008cb0:	2308      	movs	r3, #8
 8008cb2:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 8008cb4:	2330      	movs	r3, #48	@ 0x30
 8008cb6:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8008cb8:	2302      	movs	r3, #2
 8008cba:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8008cc0:	2301      	movs	r3, #1
 8008cc2:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	f107 0210 	add.w	r2, r7, #16
 8008ccc:	4611      	mov	r1, r2
 8008cce:	4618      	mov	r0, r3
 8008cd0:	f000 ffd4 	bl	8009c7c <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	4618      	mov	r0, r3
 8008cda:	f001 f971 	bl	8009fc0 <SDMMC_CmdSendSCR>
 8008cde:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 8008ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d027      	beq.n	8008d36 <SD_FindSCR+0xe2>
  {
    return errorstate;
 8008ce6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ce8:	e07e      	b.n	8008de8 <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008cf0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d113      	bne.n	8008d20 <SD_FindSCR+0xcc>
 8008cf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d110      	bne.n	8008d20 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	4618      	mov	r0, r3
 8008d04:	f000 ff44 	bl	8009b90 <SDMMC_ReadFIFO>
 8008d08:	4603      	mov	r3, r0
 8008d0a:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	4618      	mov	r0, r3
 8008d12:	f000 ff3d 	bl	8009b90 <SDMMC_ReadFIFO>
 8008d16:	4603      	mov	r3, r0
 8008d18:	60fb      	str	r3, [r7, #12]
      index++;
 8008d1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d1c:	3301      	adds	r3, #1
 8008d1e:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8008d20:	f7f8 fad8 	bl	80012d4 <HAL_GetTick>
 8008d24:	4602      	mov	r2, r0
 8008d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d28:	1ad3      	subs	r3, r2, r3
 8008d2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d2e:	d102      	bne.n	8008d36 <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8008d30:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008d34:	e058      	b.n	8008de8 <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008d3c:	f240 532a 	movw	r3, #1322	@ 0x52a
 8008d40:	4013      	ands	r3, r2
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d0d1      	beq.n	8008cea <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008d4c:	f003 0308 	and.w	r3, r3, #8
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d005      	beq.n	8008d60 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	2208      	movs	r2, #8
 8008d5a:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8008d5c:	2308      	movs	r3, #8
 8008d5e:	e043      	b.n	8008de8 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008d66:	f003 0302 	and.w	r3, r3, #2
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d005      	beq.n	8008d7a <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	2202      	movs	r2, #2
 8008d74:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8008d76:	2302      	movs	r3, #2
 8008d78:	e036      	b.n	8008de8 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008d80:	f003 0320 	and.w	r3, r3, #32
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d005      	beq.n	8008d94 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	2220      	movs	r2, #32
 8008d8e:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8008d90:	2320      	movs	r3, #32
 8008d92:	e029      	b.n	8008de8 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	4a15      	ldr	r2, [pc, #84]	@ (8008df0 <SD_FindSCR+0x19c>)
 8008d9a:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	061a      	lsls	r2, r3, #24
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	021b      	lsls	r3, r3, #8
 8008da4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008da8:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	0a1b      	lsrs	r3, r3, #8
 8008dae:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8008db2:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	0e1b      	lsrs	r3, r3, #24
 8008db8:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8008dba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dbc:	601a      	str	r2, [r3, #0]
    scr++;
 8008dbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dc0:	3304      	adds	r3, #4
 8008dc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8008dc4:	68bb      	ldr	r3, [r7, #8]
 8008dc6:	061a      	lsls	r2, r3, #24
 8008dc8:	68bb      	ldr	r3, [r7, #8]
 8008dca:	021b      	lsls	r3, r3, #8
 8008dcc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008dd0:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 8008dd2:	68bb      	ldr	r3, [r7, #8]
 8008dd4:	0a1b      	lsrs	r3, r3, #8
 8008dd6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8008dda:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 8008ddc:	68bb      	ldr	r3, [r7, #8]
 8008dde:	0e1b      	lsrs	r3, r3, #24
 8008de0:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8008de2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008de4:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8008de6:	2300      	movs	r3, #0
}
 8008de8:	4618      	mov	r0, r3
 8008dea:	3738      	adds	r7, #56	@ 0x38
 8008dec:	46bd      	mov	sp, r7
 8008dee:	bd80      	pop	{r7, pc}
 8008df0:	18000f3a 	.word	0x18000f3a

08008df4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008df4:	b580      	push	{r7, lr}
 8008df6:	b082      	sub	sp, #8
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d101      	bne.n	8008e06 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008e02:	2301      	movs	r3, #1
 8008e04:	e049      	b.n	8008e9a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008e0c:	b2db      	uxtb	r3, r3
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d106      	bne.n	8008e20 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2200      	movs	r2, #0
 8008e16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008e1a:	6878      	ldr	r0, [r7, #4]
 8008e1c:	f7f7 fe5e 	bl	8000adc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	2202      	movs	r2, #2
 8008e24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681a      	ldr	r2, [r3, #0]
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	3304      	adds	r3, #4
 8008e30:	4619      	mov	r1, r3
 8008e32:	4610      	mov	r0, r2
 8008e34:	f000 fa58 	bl	80092e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	2201      	movs	r2, #1
 8008e3c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2201      	movs	r2, #1
 8008e44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2201      	movs	r2, #1
 8008e4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2201      	movs	r2, #1
 8008e54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	2201      	movs	r2, #1
 8008e5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	2201      	movs	r2, #1
 8008e64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	2201      	movs	r2, #1
 8008e6c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	2201      	movs	r2, #1
 8008e74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	2201      	movs	r2, #1
 8008e7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	2201      	movs	r2, #1
 8008e84:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2201      	movs	r2, #1
 8008e8c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	2201      	movs	r2, #1
 8008e94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008e98:	2300      	movs	r3, #0
}
 8008e9a:	4618      	mov	r0, r3
 8008e9c:	3708      	adds	r7, #8
 8008e9e:	46bd      	mov	sp, r7
 8008ea0:	bd80      	pop	{r7, pc}
	...

08008ea4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008ea4:	b580      	push	{r7, lr}
 8008ea6:	b084      	sub	sp, #16
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]
 8008eac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d109      	bne.n	8008ec8 <HAL_TIM_PWM_Start+0x24>
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008eba:	b2db      	uxtb	r3, r3
 8008ebc:	2b01      	cmp	r3, #1
 8008ebe:	bf14      	ite	ne
 8008ec0:	2301      	movne	r3, #1
 8008ec2:	2300      	moveq	r3, #0
 8008ec4:	b2db      	uxtb	r3, r3
 8008ec6:	e03c      	b.n	8008f42 <HAL_TIM_PWM_Start+0x9e>
 8008ec8:	683b      	ldr	r3, [r7, #0]
 8008eca:	2b04      	cmp	r3, #4
 8008ecc:	d109      	bne.n	8008ee2 <HAL_TIM_PWM_Start+0x3e>
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008ed4:	b2db      	uxtb	r3, r3
 8008ed6:	2b01      	cmp	r3, #1
 8008ed8:	bf14      	ite	ne
 8008eda:	2301      	movne	r3, #1
 8008edc:	2300      	moveq	r3, #0
 8008ede:	b2db      	uxtb	r3, r3
 8008ee0:	e02f      	b.n	8008f42 <HAL_TIM_PWM_Start+0x9e>
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	2b08      	cmp	r3, #8
 8008ee6:	d109      	bne.n	8008efc <HAL_TIM_PWM_Start+0x58>
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008eee:	b2db      	uxtb	r3, r3
 8008ef0:	2b01      	cmp	r3, #1
 8008ef2:	bf14      	ite	ne
 8008ef4:	2301      	movne	r3, #1
 8008ef6:	2300      	moveq	r3, #0
 8008ef8:	b2db      	uxtb	r3, r3
 8008efa:	e022      	b.n	8008f42 <HAL_TIM_PWM_Start+0x9e>
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	2b0c      	cmp	r3, #12
 8008f00:	d109      	bne.n	8008f16 <HAL_TIM_PWM_Start+0x72>
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008f08:	b2db      	uxtb	r3, r3
 8008f0a:	2b01      	cmp	r3, #1
 8008f0c:	bf14      	ite	ne
 8008f0e:	2301      	movne	r3, #1
 8008f10:	2300      	moveq	r3, #0
 8008f12:	b2db      	uxtb	r3, r3
 8008f14:	e015      	b.n	8008f42 <HAL_TIM_PWM_Start+0x9e>
 8008f16:	683b      	ldr	r3, [r7, #0]
 8008f18:	2b10      	cmp	r3, #16
 8008f1a:	d109      	bne.n	8008f30 <HAL_TIM_PWM_Start+0x8c>
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008f22:	b2db      	uxtb	r3, r3
 8008f24:	2b01      	cmp	r3, #1
 8008f26:	bf14      	ite	ne
 8008f28:	2301      	movne	r3, #1
 8008f2a:	2300      	moveq	r3, #0
 8008f2c:	b2db      	uxtb	r3, r3
 8008f2e:	e008      	b.n	8008f42 <HAL_TIM_PWM_Start+0x9e>
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008f36:	b2db      	uxtb	r3, r3
 8008f38:	2b01      	cmp	r3, #1
 8008f3a:	bf14      	ite	ne
 8008f3c:	2301      	movne	r3, #1
 8008f3e:	2300      	moveq	r3, #0
 8008f40:	b2db      	uxtb	r3, r3
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d001      	beq.n	8008f4a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008f46:	2301      	movs	r3, #1
 8008f48:	e0a1      	b.n	800908e <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008f4a:	683b      	ldr	r3, [r7, #0]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d104      	bne.n	8008f5a <HAL_TIM_PWM_Start+0xb6>
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	2202      	movs	r2, #2
 8008f54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008f58:	e023      	b.n	8008fa2 <HAL_TIM_PWM_Start+0xfe>
 8008f5a:	683b      	ldr	r3, [r7, #0]
 8008f5c:	2b04      	cmp	r3, #4
 8008f5e:	d104      	bne.n	8008f6a <HAL_TIM_PWM_Start+0xc6>
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	2202      	movs	r2, #2
 8008f64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008f68:	e01b      	b.n	8008fa2 <HAL_TIM_PWM_Start+0xfe>
 8008f6a:	683b      	ldr	r3, [r7, #0]
 8008f6c:	2b08      	cmp	r3, #8
 8008f6e:	d104      	bne.n	8008f7a <HAL_TIM_PWM_Start+0xd6>
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	2202      	movs	r2, #2
 8008f74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008f78:	e013      	b.n	8008fa2 <HAL_TIM_PWM_Start+0xfe>
 8008f7a:	683b      	ldr	r3, [r7, #0]
 8008f7c:	2b0c      	cmp	r3, #12
 8008f7e:	d104      	bne.n	8008f8a <HAL_TIM_PWM_Start+0xe6>
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2202      	movs	r2, #2
 8008f84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008f88:	e00b      	b.n	8008fa2 <HAL_TIM_PWM_Start+0xfe>
 8008f8a:	683b      	ldr	r3, [r7, #0]
 8008f8c:	2b10      	cmp	r3, #16
 8008f8e:	d104      	bne.n	8008f9a <HAL_TIM_PWM_Start+0xf6>
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	2202      	movs	r2, #2
 8008f94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008f98:	e003      	b.n	8008fa2 <HAL_TIM_PWM_Start+0xfe>
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	2202      	movs	r2, #2
 8008f9e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	2201      	movs	r2, #1
 8008fa8:	6839      	ldr	r1, [r7, #0]
 8008faa:	4618      	mov	r0, r3
 8008fac:	f000 fd12 	bl	80099d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	4a38      	ldr	r2, [pc, #224]	@ (8009098 <HAL_TIM_PWM_Start+0x1f4>)
 8008fb6:	4293      	cmp	r3, r2
 8008fb8:	d013      	beq.n	8008fe2 <HAL_TIM_PWM_Start+0x13e>
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	4a37      	ldr	r2, [pc, #220]	@ (800909c <HAL_TIM_PWM_Start+0x1f8>)
 8008fc0:	4293      	cmp	r3, r2
 8008fc2:	d00e      	beq.n	8008fe2 <HAL_TIM_PWM_Start+0x13e>
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	4a35      	ldr	r2, [pc, #212]	@ (80090a0 <HAL_TIM_PWM_Start+0x1fc>)
 8008fca:	4293      	cmp	r3, r2
 8008fcc:	d009      	beq.n	8008fe2 <HAL_TIM_PWM_Start+0x13e>
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	4a34      	ldr	r2, [pc, #208]	@ (80090a4 <HAL_TIM_PWM_Start+0x200>)
 8008fd4:	4293      	cmp	r3, r2
 8008fd6:	d004      	beq.n	8008fe2 <HAL_TIM_PWM_Start+0x13e>
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	4a32      	ldr	r2, [pc, #200]	@ (80090a8 <HAL_TIM_PWM_Start+0x204>)
 8008fde:	4293      	cmp	r3, r2
 8008fe0:	d101      	bne.n	8008fe6 <HAL_TIM_PWM_Start+0x142>
 8008fe2:	2301      	movs	r3, #1
 8008fe4:	e000      	b.n	8008fe8 <HAL_TIM_PWM_Start+0x144>
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d007      	beq.n	8008ffc <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008ffa:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	4a25      	ldr	r2, [pc, #148]	@ (8009098 <HAL_TIM_PWM_Start+0x1f4>)
 8009002:	4293      	cmp	r3, r2
 8009004:	d022      	beq.n	800904c <HAL_TIM_PWM_Start+0x1a8>
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800900e:	d01d      	beq.n	800904c <HAL_TIM_PWM_Start+0x1a8>
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	4a25      	ldr	r2, [pc, #148]	@ (80090ac <HAL_TIM_PWM_Start+0x208>)
 8009016:	4293      	cmp	r3, r2
 8009018:	d018      	beq.n	800904c <HAL_TIM_PWM_Start+0x1a8>
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	4a24      	ldr	r2, [pc, #144]	@ (80090b0 <HAL_TIM_PWM_Start+0x20c>)
 8009020:	4293      	cmp	r3, r2
 8009022:	d013      	beq.n	800904c <HAL_TIM_PWM_Start+0x1a8>
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	4a22      	ldr	r2, [pc, #136]	@ (80090b4 <HAL_TIM_PWM_Start+0x210>)
 800902a:	4293      	cmp	r3, r2
 800902c:	d00e      	beq.n	800904c <HAL_TIM_PWM_Start+0x1a8>
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	4a1a      	ldr	r2, [pc, #104]	@ (800909c <HAL_TIM_PWM_Start+0x1f8>)
 8009034:	4293      	cmp	r3, r2
 8009036:	d009      	beq.n	800904c <HAL_TIM_PWM_Start+0x1a8>
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	4a1e      	ldr	r2, [pc, #120]	@ (80090b8 <HAL_TIM_PWM_Start+0x214>)
 800903e:	4293      	cmp	r3, r2
 8009040:	d004      	beq.n	800904c <HAL_TIM_PWM_Start+0x1a8>
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	4a16      	ldr	r2, [pc, #88]	@ (80090a0 <HAL_TIM_PWM_Start+0x1fc>)
 8009048:	4293      	cmp	r3, r2
 800904a:	d115      	bne.n	8009078 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	689a      	ldr	r2, [r3, #8]
 8009052:	4b1a      	ldr	r3, [pc, #104]	@ (80090bc <HAL_TIM_PWM_Start+0x218>)
 8009054:	4013      	ands	r3, r2
 8009056:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	2b06      	cmp	r3, #6
 800905c:	d015      	beq.n	800908a <HAL_TIM_PWM_Start+0x1e6>
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009064:	d011      	beq.n	800908a <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	681a      	ldr	r2, [r3, #0]
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	f042 0201 	orr.w	r2, r2, #1
 8009074:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009076:	e008      	b.n	800908a <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	681a      	ldr	r2, [r3, #0]
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	f042 0201 	orr.w	r2, r2, #1
 8009086:	601a      	str	r2, [r3, #0]
 8009088:	e000      	b.n	800908c <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800908a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800908c:	2300      	movs	r3, #0
}
 800908e:	4618      	mov	r0, r3
 8009090:	3710      	adds	r7, #16
 8009092:	46bd      	mov	sp, r7
 8009094:	bd80      	pop	{r7, pc}
 8009096:	bf00      	nop
 8009098:	40010000 	.word	0x40010000
 800909c:	40010400 	.word	0x40010400
 80090a0:	40014000 	.word	0x40014000
 80090a4:	40014400 	.word	0x40014400
 80090a8:	40014800 	.word	0x40014800
 80090ac:	40000400 	.word	0x40000400
 80090b0:	40000800 	.word	0x40000800
 80090b4:	40000c00 	.word	0x40000c00
 80090b8:	40001800 	.word	0x40001800
 80090bc:	00010007 	.word	0x00010007

080090c0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80090c0:	b580      	push	{r7, lr}
 80090c2:	b086      	sub	sp, #24
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	60f8      	str	r0, [r7, #12]
 80090c8:	60b9      	str	r1, [r7, #8]
 80090ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80090cc:	2300      	movs	r3, #0
 80090ce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80090d6:	2b01      	cmp	r3, #1
 80090d8:	d101      	bne.n	80090de <HAL_TIM_PWM_ConfigChannel+0x1e>
 80090da:	2302      	movs	r3, #2
 80090dc:	e0ff      	b.n	80092de <HAL_TIM_PWM_ConfigChannel+0x21e>
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	2201      	movs	r2, #1
 80090e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	2b14      	cmp	r3, #20
 80090ea:	f200 80f0 	bhi.w	80092ce <HAL_TIM_PWM_ConfigChannel+0x20e>
 80090ee:	a201      	add	r2, pc, #4	@ (adr r2, 80090f4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80090f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090f4:	08009149 	.word	0x08009149
 80090f8:	080092cf 	.word	0x080092cf
 80090fc:	080092cf 	.word	0x080092cf
 8009100:	080092cf 	.word	0x080092cf
 8009104:	08009189 	.word	0x08009189
 8009108:	080092cf 	.word	0x080092cf
 800910c:	080092cf 	.word	0x080092cf
 8009110:	080092cf 	.word	0x080092cf
 8009114:	080091cb 	.word	0x080091cb
 8009118:	080092cf 	.word	0x080092cf
 800911c:	080092cf 	.word	0x080092cf
 8009120:	080092cf 	.word	0x080092cf
 8009124:	0800920b 	.word	0x0800920b
 8009128:	080092cf 	.word	0x080092cf
 800912c:	080092cf 	.word	0x080092cf
 8009130:	080092cf 	.word	0x080092cf
 8009134:	0800924d 	.word	0x0800924d
 8009138:	080092cf 	.word	0x080092cf
 800913c:	080092cf 	.word	0x080092cf
 8009140:	080092cf 	.word	0x080092cf
 8009144:	0800928d 	.word	0x0800928d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	68b9      	ldr	r1, [r7, #8]
 800914e:	4618      	mov	r0, r3
 8009150:	f000 f96a 	bl	8009428 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	699a      	ldr	r2, [r3, #24]
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	f042 0208 	orr.w	r2, r2, #8
 8009162:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	699a      	ldr	r2, [r3, #24]
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	f022 0204 	bic.w	r2, r2, #4
 8009172:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	6999      	ldr	r1, [r3, #24]
 800917a:	68bb      	ldr	r3, [r7, #8]
 800917c:	691a      	ldr	r2, [r3, #16]
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	430a      	orrs	r2, r1
 8009184:	619a      	str	r2, [r3, #24]
      break;
 8009186:	e0a5      	b.n	80092d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	68b9      	ldr	r1, [r7, #8]
 800918e:	4618      	mov	r0, r3
 8009190:	f000 f9da 	bl	8009548 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	699a      	ldr	r2, [r3, #24]
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80091a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	699a      	ldr	r2, [r3, #24]
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80091b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	6999      	ldr	r1, [r3, #24]
 80091ba:	68bb      	ldr	r3, [r7, #8]
 80091bc:	691b      	ldr	r3, [r3, #16]
 80091be:	021a      	lsls	r2, r3, #8
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	430a      	orrs	r2, r1
 80091c6:	619a      	str	r2, [r3, #24]
      break;
 80091c8:	e084      	b.n	80092d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	68b9      	ldr	r1, [r7, #8]
 80091d0:	4618      	mov	r0, r3
 80091d2:	f000 fa43 	bl	800965c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	69da      	ldr	r2, [r3, #28]
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	f042 0208 	orr.w	r2, r2, #8
 80091e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	69da      	ldr	r2, [r3, #28]
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	f022 0204 	bic.w	r2, r2, #4
 80091f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	69d9      	ldr	r1, [r3, #28]
 80091fc:	68bb      	ldr	r3, [r7, #8]
 80091fe:	691a      	ldr	r2, [r3, #16]
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	430a      	orrs	r2, r1
 8009206:	61da      	str	r2, [r3, #28]
      break;
 8009208:	e064      	b.n	80092d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	68b9      	ldr	r1, [r7, #8]
 8009210:	4618      	mov	r0, r3
 8009212:	f000 faab 	bl	800976c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	69da      	ldr	r2, [r3, #28]
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009224:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	69da      	ldr	r2, [r3, #28]
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009234:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	69d9      	ldr	r1, [r3, #28]
 800923c:	68bb      	ldr	r3, [r7, #8]
 800923e:	691b      	ldr	r3, [r3, #16]
 8009240:	021a      	lsls	r2, r3, #8
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	430a      	orrs	r2, r1
 8009248:	61da      	str	r2, [r3, #28]
      break;
 800924a:	e043      	b.n	80092d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	68b9      	ldr	r1, [r7, #8]
 8009252:	4618      	mov	r0, r3
 8009254:	f000 faf4 	bl	8009840 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	f042 0208 	orr.w	r2, r2, #8
 8009266:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	f022 0204 	bic.w	r2, r2, #4
 8009276:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800927e:	68bb      	ldr	r3, [r7, #8]
 8009280:	691a      	ldr	r2, [r3, #16]
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	430a      	orrs	r2, r1
 8009288:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800928a:	e023      	b.n	80092d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	68b9      	ldr	r1, [r7, #8]
 8009292:	4618      	mov	r0, r3
 8009294:	f000 fb38 	bl	8009908 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80092a6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80092b6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80092be:	68bb      	ldr	r3, [r7, #8]
 80092c0:	691b      	ldr	r3, [r3, #16]
 80092c2:	021a      	lsls	r2, r3, #8
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	430a      	orrs	r2, r1
 80092ca:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80092cc:	e002      	b.n	80092d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80092ce:	2301      	movs	r3, #1
 80092d0:	75fb      	strb	r3, [r7, #23]
      break;
 80092d2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	2200      	movs	r2, #0
 80092d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80092dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80092de:	4618      	mov	r0, r3
 80092e0:	3718      	adds	r7, #24
 80092e2:	46bd      	mov	sp, r7
 80092e4:	bd80      	pop	{r7, pc}
 80092e6:	bf00      	nop

080092e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80092e8:	b480      	push	{r7}
 80092ea:	b085      	sub	sp, #20
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	6078      	str	r0, [r7, #4]
 80092f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	4a43      	ldr	r2, [pc, #268]	@ (8009408 <TIM_Base_SetConfig+0x120>)
 80092fc:	4293      	cmp	r3, r2
 80092fe:	d013      	beq.n	8009328 <TIM_Base_SetConfig+0x40>
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009306:	d00f      	beq.n	8009328 <TIM_Base_SetConfig+0x40>
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	4a40      	ldr	r2, [pc, #256]	@ (800940c <TIM_Base_SetConfig+0x124>)
 800930c:	4293      	cmp	r3, r2
 800930e:	d00b      	beq.n	8009328 <TIM_Base_SetConfig+0x40>
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	4a3f      	ldr	r2, [pc, #252]	@ (8009410 <TIM_Base_SetConfig+0x128>)
 8009314:	4293      	cmp	r3, r2
 8009316:	d007      	beq.n	8009328 <TIM_Base_SetConfig+0x40>
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	4a3e      	ldr	r2, [pc, #248]	@ (8009414 <TIM_Base_SetConfig+0x12c>)
 800931c:	4293      	cmp	r3, r2
 800931e:	d003      	beq.n	8009328 <TIM_Base_SetConfig+0x40>
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	4a3d      	ldr	r2, [pc, #244]	@ (8009418 <TIM_Base_SetConfig+0x130>)
 8009324:	4293      	cmp	r3, r2
 8009326:	d108      	bne.n	800933a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800932e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009330:	683b      	ldr	r3, [r7, #0]
 8009332:	685b      	ldr	r3, [r3, #4]
 8009334:	68fa      	ldr	r2, [r7, #12]
 8009336:	4313      	orrs	r3, r2
 8009338:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	4a32      	ldr	r2, [pc, #200]	@ (8009408 <TIM_Base_SetConfig+0x120>)
 800933e:	4293      	cmp	r3, r2
 8009340:	d01f      	beq.n	8009382 <TIM_Base_SetConfig+0x9a>
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009348:	d01b      	beq.n	8009382 <TIM_Base_SetConfig+0x9a>
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	4a2f      	ldr	r2, [pc, #188]	@ (800940c <TIM_Base_SetConfig+0x124>)
 800934e:	4293      	cmp	r3, r2
 8009350:	d017      	beq.n	8009382 <TIM_Base_SetConfig+0x9a>
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	4a2e      	ldr	r2, [pc, #184]	@ (8009410 <TIM_Base_SetConfig+0x128>)
 8009356:	4293      	cmp	r3, r2
 8009358:	d013      	beq.n	8009382 <TIM_Base_SetConfig+0x9a>
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	4a2d      	ldr	r2, [pc, #180]	@ (8009414 <TIM_Base_SetConfig+0x12c>)
 800935e:	4293      	cmp	r3, r2
 8009360:	d00f      	beq.n	8009382 <TIM_Base_SetConfig+0x9a>
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	4a2c      	ldr	r2, [pc, #176]	@ (8009418 <TIM_Base_SetConfig+0x130>)
 8009366:	4293      	cmp	r3, r2
 8009368:	d00b      	beq.n	8009382 <TIM_Base_SetConfig+0x9a>
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	4a2b      	ldr	r2, [pc, #172]	@ (800941c <TIM_Base_SetConfig+0x134>)
 800936e:	4293      	cmp	r3, r2
 8009370:	d007      	beq.n	8009382 <TIM_Base_SetConfig+0x9a>
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	4a2a      	ldr	r2, [pc, #168]	@ (8009420 <TIM_Base_SetConfig+0x138>)
 8009376:	4293      	cmp	r3, r2
 8009378:	d003      	beq.n	8009382 <TIM_Base_SetConfig+0x9a>
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	4a29      	ldr	r2, [pc, #164]	@ (8009424 <TIM_Base_SetConfig+0x13c>)
 800937e:	4293      	cmp	r3, r2
 8009380:	d108      	bne.n	8009394 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009388:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800938a:	683b      	ldr	r3, [r7, #0]
 800938c:	68db      	ldr	r3, [r3, #12]
 800938e:	68fa      	ldr	r2, [r7, #12]
 8009390:	4313      	orrs	r3, r2
 8009392:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800939a:	683b      	ldr	r3, [r7, #0]
 800939c:	695b      	ldr	r3, [r3, #20]
 800939e:	4313      	orrs	r3, r2
 80093a0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80093a2:	683b      	ldr	r3, [r7, #0]
 80093a4:	689a      	ldr	r2, [r3, #8]
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80093aa:	683b      	ldr	r3, [r7, #0]
 80093ac:	681a      	ldr	r2, [r3, #0]
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	4a14      	ldr	r2, [pc, #80]	@ (8009408 <TIM_Base_SetConfig+0x120>)
 80093b6:	4293      	cmp	r3, r2
 80093b8:	d00f      	beq.n	80093da <TIM_Base_SetConfig+0xf2>
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	4a16      	ldr	r2, [pc, #88]	@ (8009418 <TIM_Base_SetConfig+0x130>)
 80093be:	4293      	cmp	r3, r2
 80093c0:	d00b      	beq.n	80093da <TIM_Base_SetConfig+0xf2>
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	4a15      	ldr	r2, [pc, #84]	@ (800941c <TIM_Base_SetConfig+0x134>)
 80093c6:	4293      	cmp	r3, r2
 80093c8:	d007      	beq.n	80093da <TIM_Base_SetConfig+0xf2>
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	4a14      	ldr	r2, [pc, #80]	@ (8009420 <TIM_Base_SetConfig+0x138>)
 80093ce:	4293      	cmp	r3, r2
 80093d0:	d003      	beq.n	80093da <TIM_Base_SetConfig+0xf2>
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	4a13      	ldr	r2, [pc, #76]	@ (8009424 <TIM_Base_SetConfig+0x13c>)
 80093d6:	4293      	cmp	r3, r2
 80093d8:	d103      	bne.n	80093e2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80093da:	683b      	ldr	r3, [r7, #0]
 80093dc:	691a      	ldr	r2, [r3, #16]
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	f043 0204 	orr.w	r2, r3, #4
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	2201      	movs	r2, #1
 80093f2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	68fa      	ldr	r2, [r7, #12]
 80093f8:	601a      	str	r2, [r3, #0]
}
 80093fa:	bf00      	nop
 80093fc:	3714      	adds	r7, #20
 80093fe:	46bd      	mov	sp, r7
 8009400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009404:	4770      	bx	lr
 8009406:	bf00      	nop
 8009408:	40010000 	.word	0x40010000
 800940c:	40000400 	.word	0x40000400
 8009410:	40000800 	.word	0x40000800
 8009414:	40000c00 	.word	0x40000c00
 8009418:	40010400 	.word	0x40010400
 800941c:	40014000 	.word	0x40014000
 8009420:	40014400 	.word	0x40014400
 8009424:	40014800 	.word	0x40014800

08009428 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009428:	b480      	push	{r7}
 800942a:	b087      	sub	sp, #28
 800942c:	af00      	add	r7, sp, #0
 800942e:	6078      	str	r0, [r7, #4]
 8009430:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	6a1b      	ldr	r3, [r3, #32]
 8009436:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	6a1b      	ldr	r3, [r3, #32]
 800943c:	f023 0201 	bic.w	r2, r3, #1
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	685b      	ldr	r3, [r3, #4]
 8009448:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	699b      	ldr	r3, [r3, #24]
 800944e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009450:	68fa      	ldr	r2, [r7, #12]
 8009452:	4b37      	ldr	r3, [pc, #220]	@ (8009530 <TIM_OC1_SetConfig+0x108>)
 8009454:	4013      	ands	r3, r2
 8009456:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	f023 0303 	bic.w	r3, r3, #3
 800945e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009460:	683b      	ldr	r3, [r7, #0]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	68fa      	ldr	r2, [r7, #12]
 8009466:	4313      	orrs	r3, r2
 8009468:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800946a:	697b      	ldr	r3, [r7, #20]
 800946c:	f023 0302 	bic.w	r3, r3, #2
 8009470:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009472:	683b      	ldr	r3, [r7, #0]
 8009474:	689b      	ldr	r3, [r3, #8]
 8009476:	697a      	ldr	r2, [r7, #20]
 8009478:	4313      	orrs	r3, r2
 800947a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	4a2d      	ldr	r2, [pc, #180]	@ (8009534 <TIM_OC1_SetConfig+0x10c>)
 8009480:	4293      	cmp	r3, r2
 8009482:	d00f      	beq.n	80094a4 <TIM_OC1_SetConfig+0x7c>
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	4a2c      	ldr	r2, [pc, #176]	@ (8009538 <TIM_OC1_SetConfig+0x110>)
 8009488:	4293      	cmp	r3, r2
 800948a:	d00b      	beq.n	80094a4 <TIM_OC1_SetConfig+0x7c>
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	4a2b      	ldr	r2, [pc, #172]	@ (800953c <TIM_OC1_SetConfig+0x114>)
 8009490:	4293      	cmp	r3, r2
 8009492:	d007      	beq.n	80094a4 <TIM_OC1_SetConfig+0x7c>
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	4a2a      	ldr	r2, [pc, #168]	@ (8009540 <TIM_OC1_SetConfig+0x118>)
 8009498:	4293      	cmp	r3, r2
 800949a:	d003      	beq.n	80094a4 <TIM_OC1_SetConfig+0x7c>
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	4a29      	ldr	r2, [pc, #164]	@ (8009544 <TIM_OC1_SetConfig+0x11c>)
 80094a0:	4293      	cmp	r3, r2
 80094a2:	d10c      	bne.n	80094be <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80094a4:	697b      	ldr	r3, [r7, #20]
 80094a6:	f023 0308 	bic.w	r3, r3, #8
 80094aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80094ac:	683b      	ldr	r3, [r7, #0]
 80094ae:	68db      	ldr	r3, [r3, #12]
 80094b0:	697a      	ldr	r2, [r7, #20]
 80094b2:	4313      	orrs	r3, r2
 80094b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80094b6:	697b      	ldr	r3, [r7, #20]
 80094b8:	f023 0304 	bic.w	r3, r3, #4
 80094bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	4a1c      	ldr	r2, [pc, #112]	@ (8009534 <TIM_OC1_SetConfig+0x10c>)
 80094c2:	4293      	cmp	r3, r2
 80094c4:	d00f      	beq.n	80094e6 <TIM_OC1_SetConfig+0xbe>
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	4a1b      	ldr	r2, [pc, #108]	@ (8009538 <TIM_OC1_SetConfig+0x110>)
 80094ca:	4293      	cmp	r3, r2
 80094cc:	d00b      	beq.n	80094e6 <TIM_OC1_SetConfig+0xbe>
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	4a1a      	ldr	r2, [pc, #104]	@ (800953c <TIM_OC1_SetConfig+0x114>)
 80094d2:	4293      	cmp	r3, r2
 80094d4:	d007      	beq.n	80094e6 <TIM_OC1_SetConfig+0xbe>
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	4a19      	ldr	r2, [pc, #100]	@ (8009540 <TIM_OC1_SetConfig+0x118>)
 80094da:	4293      	cmp	r3, r2
 80094dc:	d003      	beq.n	80094e6 <TIM_OC1_SetConfig+0xbe>
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	4a18      	ldr	r2, [pc, #96]	@ (8009544 <TIM_OC1_SetConfig+0x11c>)
 80094e2:	4293      	cmp	r3, r2
 80094e4:	d111      	bne.n	800950a <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80094e6:	693b      	ldr	r3, [r7, #16]
 80094e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80094ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80094ee:	693b      	ldr	r3, [r7, #16]
 80094f0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80094f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80094f6:	683b      	ldr	r3, [r7, #0]
 80094f8:	695b      	ldr	r3, [r3, #20]
 80094fa:	693a      	ldr	r2, [r7, #16]
 80094fc:	4313      	orrs	r3, r2
 80094fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009500:	683b      	ldr	r3, [r7, #0]
 8009502:	699b      	ldr	r3, [r3, #24]
 8009504:	693a      	ldr	r2, [r7, #16]
 8009506:	4313      	orrs	r3, r2
 8009508:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	693a      	ldr	r2, [r7, #16]
 800950e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	68fa      	ldr	r2, [r7, #12]
 8009514:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009516:	683b      	ldr	r3, [r7, #0]
 8009518:	685a      	ldr	r2, [r3, #4]
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	697a      	ldr	r2, [r7, #20]
 8009522:	621a      	str	r2, [r3, #32]
}
 8009524:	bf00      	nop
 8009526:	371c      	adds	r7, #28
 8009528:	46bd      	mov	sp, r7
 800952a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800952e:	4770      	bx	lr
 8009530:	fffeff8f 	.word	0xfffeff8f
 8009534:	40010000 	.word	0x40010000
 8009538:	40010400 	.word	0x40010400
 800953c:	40014000 	.word	0x40014000
 8009540:	40014400 	.word	0x40014400
 8009544:	40014800 	.word	0x40014800

08009548 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009548:	b480      	push	{r7}
 800954a:	b087      	sub	sp, #28
 800954c:	af00      	add	r7, sp, #0
 800954e:	6078      	str	r0, [r7, #4]
 8009550:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	6a1b      	ldr	r3, [r3, #32]
 8009556:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	6a1b      	ldr	r3, [r3, #32]
 800955c:	f023 0210 	bic.w	r2, r3, #16
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	685b      	ldr	r3, [r3, #4]
 8009568:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	699b      	ldr	r3, [r3, #24]
 800956e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009570:	68fa      	ldr	r2, [r7, #12]
 8009572:	4b34      	ldr	r3, [pc, #208]	@ (8009644 <TIM_OC2_SetConfig+0xfc>)
 8009574:	4013      	ands	r3, r2
 8009576:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800957e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009580:	683b      	ldr	r3, [r7, #0]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	021b      	lsls	r3, r3, #8
 8009586:	68fa      	ldr	r2, [r7, #12]
 8009588:	4313      	orrs	r3, r2
 800958a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800958c:	697b      	ldr	r3, [r7, #20]
 800958e:	f023 0320 	bic.w	r3, r3, #32
 8009592:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009594:	683b      	ldr	r3, [r7, #0]
 8009596:	689b      	ldr	r3, [r3, #8]
 8009598:	011b      	lsls	r3, r3, #4
 800959a:	697a      	ldr	r2, [r7, #20]
 800959c:	4313      	orrs	r3, r2
 800959e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	4a29      	ldr	r2, [pc, #164]	@ (8009648 <TIM_OC2_SetConfig+0x100>)
 80095a4:	4293      	cmp	r3, r2
 80095a6:	d003      	beq.n	80095b0 <TIM_OC2_SetConfig+0x68>
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	4a28      	ldr	r2, [pc, #160]	@ (800964c <TIM_OC2_SetConfig+0x104>)
 80095ac:	4293      	cmp	r3, r2
 80095ae:	d10d      	bne.n	80095cc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80095b0:	697b      	ldr	r3, [r7, #20]
 80095b2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80095b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	68db      	ldr	r3, [r3, #12]
 80095bc:	011b      	lsls	r3, r3, #4
 80095be:	697a      	ldr	r2, [r7, #20]
 80095c0:	4313      	orrs	r3, r2
 80095c2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80095c4:	697b      	ldr	r3, [r7, #20]
 80095c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80095ca:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	4a1e      	ldr	r2, [pc, #120]	@ (8009648 <TIM_OC2_SetConfig+0x100>)
 80095d0:	4293      	cmp	r3, r2
 80095d2:	d00f      	beq.n	80095f4 <TIM_OC2_SetConfig+0xac>
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	4a1d      	ldr	r2, [pc, #116]	@ (800964c <TIM_OC2_SetConfig+0x104>)
 80095d8:	4293      	cmp	r3, r2
 80095da:	d00b      	beq.n	80095f4 <TIM_OC2_SetConfig+0xac>
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	4a1c      	ldr	r2, [pc, #112]	@ (8009650 <TIM_OC2_SetConfig+0x108>)
 80095e0:	4293      	cmp	r3, r2
 80095e2:	d007      	beq.n	80095f4 <TIM_OC2_SetConfig+0xac>
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	4a1b      	ldr	r2, [pc, #108]	@ (8009654 <TIM_OC2_SetConfig+0x10c>)
 80095e8:	4293      	cmp	r3, r2
 80095ea:	d003      	beq.n	80095f4 <TIM_OC2_SetConfig+0xac>
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	4a1a      	ldr	r2, [pc, #104]	@ (8009658 <TIM_OC2_SetConfig+0x110>)
 80095f0:	4293      	cmp	r3, r2
 80095f2:	d113      	bne.n	800961c <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80095f4:	693b      	ldr	r3, [r7, #16]
 80095f6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80095fa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80095fc:	693b      	ldr	r3, [r7, #16]
 80095fe:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009602:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009604:	683b      	ldr	r3, [r7, #0]
 8009606:	695b      	ldr	r3, [r3, #20]
 8009608:	009b      	lsls	r3, r3, #2
 800960a:	693a      	ldr	r2, [r7, #16]
 800960c:	4313      	orrs	r3, r2
 800960e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009610:	683b      	ldr	r3, [r7, #0]
 8009612:	699b      	ldr	r3, [r3, #24]
 8009614:	009b      	lsls	r3, r3, #2
 8009616:	693a      	ldr	r2, [r7, #16]
 8009618:	4313      	orrs	r3, r2
 800961a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	693a      	ldr	r2, [r7, #16]
 8009620:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	68fa      	ldr	r2, [r7, #12]
 8009626:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009628:	683b      	ldr	r3, [r7, #0]
 800962a:	685a      	ldr	r2, [r3, #4]
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	697a      	ldr	r2, [r7, #20]
 8009634:	621a      	str	r2, [r3, #32]
}
 8009636:	bf00      	nop
 8009638:	371c      	adds	r7, #28
 800963a:	46bd      	mov	sp, r7
 800963c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009640:	4770      	bx	lr
 8009642:	bf00      	nop
 8009644:	feff8fff 	.word	0xfeff8fff
 8009648:	40010000 	.word	0x40010000
 800964c:	40010400 	.word	0x40010400
 8009650:	40014000 	.word	0x40014000
 8009654:	40014400 	.word	0x40014400
 8009658:	40014800 	.word	0x40014800

0800965c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800965c:	b480      	push	{r7}
 800965e:	b087      	sub	sp, #28
 8009660:	af00      	add	r7, sp, #0
 8009662:	6078      	str	r0, [r7, #4]
 8009664:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	6a1b      	ldr	r3, [r3, #32]
 800966a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	6a1b      	ldr	r3, [r3, #32]
 8009670:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	685b      	ldr	r3, [r3, #4]
 800967c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	69db      	ldr	r3, [r3, #28]
 8009682:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009684:	68fa      	ldr	r2, [r7, #12]
 8009686:	4b33      	ldr	r3, [pc, #204]	@ (8009754 <TIM_OC3_SetConfig+0xf8>)
 8009688:	4013      	ands	r3, r2
 800968a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	f023 0303 	bic.w	r3, r3, #3
 8009692:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009694:	683b      	ldr	r3, [r7, #0]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	68fa      	ldr	r2, [r7, #12]
 800969a:	4313      	orrs	r3, r2
 800969c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800969e:	697b      	ldr	r3, [r7, #20]
 80096a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80096a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80096a6:	683b      	ldr	r3, [r7, #0]
 80096a8:	689b      	ldr	r3, [r3, #8]
 80096aa:	021b      	lsls	r3, r3, #8
 80096ac:	697a      	ldr	r2, [r7, #20]
 80096ae:	4313      	orrs	r3, r2
 80096b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	4a28      	ldr	r2, [pc, #160]	@ (8009758 <TIM_OC3_SetConfig+0xfc>)
 80096b6:	4293      	cmp	r3, r2
 80096b8:	d003      	beq.n	80096c2 <TIM_OC3_SetConfig+0x66>
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	4a27      	ldr	r2, [pc, #156]	@ (800975c <TIM_OC3_SetConfig+0x100>)
 80096be:	4293      	cmp	r3, r2
 80096c0:	d10d      	bne.n	80096de <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80096c2:	697b      	ldr	r3, [r7, #20]
 80096c4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80096c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80096ca:	683b      	ldr	r3, [r7, #0]
 80096cc:	68db      	ldr	r3, [r3, #12]
 80096ce:	021b      	lsls	r3, r3, #8
 80096d0:	697a      	ldr	r2, [r7, #20]
 80096d2:	4313      	orrs	r3, r2
 80096d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80096d6:	697b      	ldr	r3, [r7, #20]
 80096d8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80096dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	4a1d      	ldr	r2, [pc, #116]	@ (8009758 <TIM_OC3_SetConfig+0xfc>)
 80096e2:	4293      	cmp	r3, r2
 80096e4:	d00f      	beq.n	8009706 <TIM_OC3_SetConfig+0xaa>
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	4a1c      	ldr	r2, [pc, #112]	@ (800975c <TIM_OC3_SetConfig+0x100>)
 80096ea:	4293      	cmp	r3, r2
 80096ec:	d00b      	beq.n	8009706 <TIM_OC3_SetConfig+0xaa>
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	4a1b      	ldr	r2, [pc, #108]	@ (8009760 <TIM_OC3_SetConfig+0x104>)
 80096f2:	4293      	cmp	r3, r2
 80096f4:	d007      	beq.n	8009706 <TIM_OC3_SetConfig+0xaa>
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	4a1a      	ldr	r2, [pc, #104]	@ (8009764 <TIM_OC3_SetConfig+0x108>)
 80096fa:	4293      	cmp	r3, r2
 80096fc:	d003      	beq.n	8009706 <TIM_OC3_SetConfig+0xaa>
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	4a19      	ldr	r2, [pc, #100]	@ (8009768 <TIM_OC3_SetConfig+0x10c>)
 8009702:	4293      	cmp	r3, r2
 8009704:	d113      	bne.n	800972e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009706:	693b      	ldr	r3, [r7, #16]
 8009708:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800970c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800970e:	693b      	ldr	r3, [r7, #16]
 8009710:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009714:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009716:	683b      	ldr	r3, [r7, #0]
 8009718:	695b      	ldr	r3, [r3, #20]
 800971a:	011b      	lsls	r3, r3, #4
 800971c:	693a      	ldr	r2, [r7, #16]
 800971e:	4313      	orrs	r3, r2
 8009720:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009722:	683b      	ldr	r3, [r7, #0]
 8009724:	699b      	ldr	r3, [r3, #24]
 8009726:	011b      	lsls	r3, r3, #4
 8009728:	693a      	ldr	r2, [r7, #16]
 800972a:	4313      	orrs	r3, r2
 800972c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	693a      	ldr	r2, [r7, #16]
 8009732:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	68fa      	ldr	r2, [r7, #12]
 8009738:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800973a:	683b      	ldr	r3, [r7, #0]
 800973c:	685a      	ldr	r2, [r3, #4]
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	697a      	ldr	r2, [r7, #20]
 8009746:	621a      	str	r2, [r3, #32]
}
 8009748:	bf00      	nop
 800974a:	371c      	adds	r7, #28
 800974c:	46bd      	mov	sp, r7
 800974e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009752:	4770      	bx	lr
 8009754:	fffeff8f 	.word	0xfffeff8f
 8009758:	40010000 	.word	0x40010000
 800975c:	40010400 	.word	0x40010400
 8009760:	40014000 	.word	0x40014000
 8009764:	40014400 	.word	0x40014400
 8009768:	40014800 	.word	0x40014800

0800976c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800976c:	b480      	push	{r7}
 800976e:	b087      	sub	sp, #28
 8009770:	af00      	add	r7, sp, #0
 8009772:	6078      	str	r0, [r7, #4]
 8009774:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	6a1b      	ldr	r3, [r3, #32]
 800977a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	6a1b      	ldr	r3, [r3, #32]
 8009780:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	685b      	ldr	r3, [r3, #4]
 800978c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	69db      	ldr	r3, [r3, #28]
 8009792:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009794:	68fa      	ldr	r2, [r7, #12]
 8009796:	4b24      	ldr	r3, [pc, #144]	@ (8009828 <TIM_OC4_SetConfig+0xbc>)
 8009798:	4013      	ands	r3, r2
 800979a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80097a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80097a4:	683b      	ldr	r3, [r7, #0]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	021b      	lsls	r3, r3, #8
 80097aa:	68fa      	ldr	r2, [r7, #12]
 80097ac:	4313      	orrs	r3, r2
 80097ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80097b0:	693b      	ldr	r3, [r7, #16]
 80097b2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80097b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80097b8:	683b      	ldr	r3, [r7, #0]
 80097ba:	689b      	ldr	r3, [r3, #8]
 80097bc:	031b      	lsls	r3, r3, #12
 80097be:	693a      	ldr	r2, [r7, #16]
 80097c0:	4313      	orrs	r3, r2
 80097c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	4a19      	ldr	r2, [pc, #100]	@ (800982c <TIM_OC4_SetConfig+0xc0>)
 80097c8:	4293      	cmp	r3, r2
 80097ca:	d00f      	beq.n	80097ec <TIM_OC4_SetConfig+0x80>
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	4a18      	ldr	r2, [pc, #96]	@ (8009830 <TIM_OC4_SetConfig+0xc4>)
 80097d0:	4293      	cmp	r3, r2
 80097d2:	d00b      	beq.n	80097ec <TIM_OC4_SetConfig+0x80>
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	4a17      	ldr	r2, [pc, #92]	@ (8009834 <TIM_OC4_SetConfig+0xc8>)
 80097d8:	4293      	cmp	r3, r2
 80097da:	d007      	beq.n	80097ec <TIM_OC4_SetConfig+0x80>
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	4a16      	ldr	r2, [pc, #88]	@ (8009838 <TIM_OC4_SetConfig+0xcc>)
 80097e0:	4293      	cmp	r3, r2
 80097e2:	d003      	beq.n	80097ec <TIM_OC4_SetConfig+0x80>
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	4a15      	ldr	r2, [pc, #84]	@ (800983c <TIM_OC4_SetConfig+0xd0>)
 80097e8:	4293      	cmp	r3, r2
 80097ea:	d109      	bne.n	8009800 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80097ec:	697b      	ldr	r3, [r7, #20]
 80097ee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80097f2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80097f4:	683b      	ldr	r3, [r7, #0]
 80097f6:	695b      	ldr	r3, [r3, #20]
 80097f8:	019b      	lsls	r3, r3, #6
 80097fa:	697a      	ldr	r2, [r7, #20]
 80097fc:	4313      	orrs	r3, r2
 80097fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	697a      	ldr	r2, [r7, #20]
 8009804:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	68fa      	ldr	r2, [r7, #12]
 800980a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800980c:	683b      	ldr	r3, [r7, #0]
 800980e:	685a      	ldr	r2, [r3, #4]
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	693a      	ldr	r2, [r7, #16]
 8009818:	621a      	str	r2, [r3, #32]
}
 800981a:	bf00      	nop
 800981c:	371c      	adds	r7, #28
 800981e:	46bd      	mov	sp, r7
 8009820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009824:	4770      	bx	lr
 8009826:	bf00      	nop
 8009828:	feff8fff 	.word	0xfeff8fff
 800982c:	40010000 	.word	0x40010000
 8009830:	40010400 	.word	0x40010400
 8009834:	40014000 	.word	0x40014000
 8009838:	40014400 	.word	0x40014400
 800983c:	40014800 	.word	0x40014800

08009840 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009840:	b480      	push	{r7}
 8009842:	b087      	sub	sp, #28
 8009844:	af00      	add	r7, sp, #0
 8009846:	6078      	str	r0, [r7, #4]
 8009848:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	6a1b      	ldr	r3, [r3, #32]
 800984e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	6a1b      	ldr	r3, [r3, #32]
 8009854:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	685b      	ldr	r3, [r3, #4]
 8009860:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009866:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009868:	68fa      	ldr	r2, [r7, #12]
 800986a:	4b21      	ldr	r3, [pc, #132]	@ (80098f0 <TIM_OC5_SetConfig+0xb0>)
 800986c:	4013      	ands	r3, r2
 800986e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009870:	683b      	ldr	r3, [r7, #0]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	68fa      	ldr	r2, [r7, #12]
 8009876:	4313      	orrs	r3, r2
 8009878:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800987a:	693b      	ldr	r3, [r7, #16]
 800987c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8009880:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009882:	683b      	ldr	r3, [r7, #0]
 8009884:	689b      	ldr	r3, [r3, #8]
 8009886:	041b      	lsls	r3, r3, #16
 8009888:	693a      	ldr	r2, [r7, #16]
 800988a:	4313      	orrs	r3, r2
 800988c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	4a18      	ldr	r2, [pc, #96]	@ (80098f4 <TIM_OC5_SetConfig+0xb4>)
 8009892:	4293      	cmp	r3, r2
 8009894:	d00f      	beq.n	80098b6 <TIM_OC5_SetConfig+0x76>
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	4a17      	ldr	r2, [pc, #92]	@ (80098f8 <TIM_OC5_SetConfig+0xb8>)
 800989a:	4293      	cmp	r3, r2
 800989c:	d00b      	beq.n	80098b6 <TIM_OC5_SetConfig+0x76>
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	4a16      	ldr	r2, [pc, #88]	@ (80098fc <TIM_OC5_SetConfig+0xbc>)
 80098a2:	4293      	cmp	r3, r2
 80098a4:	d007      	beq.n	80098b6 <TIM_OC5_SetConfig+0x76>
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	4a15      	ldr	r2, [pc, #84]	@ (8009900 <TIM_OC5_SetConfig+0xc0>)
 80098aa:	4293      	cmp	r3, r2
 80098ac:	d003      	beq.n	80098b6 <TIM_OC5_SetConfig+0x76>
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	4a14      	ldr	r2, [pc, #80]	@ (8009904 <TIM_OC5_SetConfig+0xc4>)
 80098b2:	4293      	cmp	r3, r2
 80098b4:	d109      	bne.n	80098ca <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80098b6:	697b      	ldr	r3, [r7, #20]
 80098b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80098bc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80098be:	683b      	ldr	r3, [r7, #0]
 80098c0:	695b      	ldr	r3, [r3, #20]
 80098c2:	021b      	lsls	r3, r3, #8
 80098c4:	697a      	ldr	r2, [r7, #20]
 80098c6:	4313      	orrs	r3, r2
 80098c8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	697a      	ldr	r2, [r7, #20]
 80098ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	68fa      	ldr	r2, [r7, #12]
 80098d4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80098d6:	683b      	ldr	r3, [r7, #0]
 80098d8:	685a      	ldr	r2, [r3, #4]
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	693a      	ldr	r2, [r7, #16]
 80098e2:	621a      	str	r2, [r3, #32]
}
 80098e4:	bf00      	nop
 80098e6:	371c      	adds	r7, #28
 80098e8:	46bd      	mov	sp, r7
 80098ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ee:	4770      	bx	lr
 80098f0:	fffeff8f 	.word	0xfffeff8f
 80098f4:	40010000 	.word	0x40010000
 80098f8:	40010400 	.word	0x40010400
 80098fc:	40014000 	.word	0x40014000
 8009900:	40014400 	.word	0x40014400
 8009904:	40014800 	.word	0x40014800

08009908 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009908:	b480      	push	{r7}
 800990a:	b087      	sub	sp, #28
 800990c:	af00      	add	r7, sp, #0
 800990e:	6078      	str	r0, [r7, #4]
 8009910:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	6a1b      	ldr	r3, [r3, #32]
 8009916:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	6a1b      	ldr	r3, [r3, #32]
 800991c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	685b      	ldr	r3, [r3, #4]
 8009928:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800992e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009930:	68fa      	ldr	r2, [r7, #12]
 8009932:	4b22      	ldr	r3, [pc, #136]	@ (80099bc <TIM_OC6_SetConfig+0xb4>)
 8009934:	4013      	ands	r3, r2
 8009936:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009938:	683b      	ldr	r3, [r7, #0]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	021b      	lsls	r3, r3, #8
 800993e:	68fa      	ldr	r2, [r7, #12]
 8009940:	4313      	orrs	r3, r2
 8009942:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009944:	693b      	ldr	r3, [r7, #16]
 8009946:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800994a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800994c:	683b      	ldr	r3, [r7, #0]
 800994e:	689b      	ldr	r3, [r3, #8]
 8009950:	051b      	lsls	r3, r3, #20
 8009952:	693a      	ldr	r2, [r7, #16]
 8009954:	4313      	orrs	r3, r2
 8009956:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	4a19      	ldr	r2, [pc, #100]	@ (80099c0 <TIM_OC6_SetConfig+0xb8>)
 800995c:	4293      	cmp	r3, r2
 800995e:	d00f      	beq.n	8009980 <TIM_OC6_SetConfig+0x78>
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	4a18      	ldr	r2, [pc, #96]	@ (80099c4 <TIM_OC6_SetConfig+0xbc>)
 8009964:	4293      	cmp	r3, r2
 8009966:	d00b      	beq.n	8009980 <TIM_OC6_SetConfig+0x78>
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	4a17      	ldr	r2, [pc, #92]	@ (80099c8 <TIM_OC6_SetConfig+0xc0>)
 800996c:	4293      	cmp	r3, r2
 800996e:	d007      	beq.n	8009980 <TIM_OC6_SetConfig+0x78>
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	4a16      	ldr	r2, [pc, #88]	@ (80099cc <TIM_OC6_SetConfig+0xc4>)
 8009974:	4293      	cmp	r3, r2
 8009976:	d003      	beq.n	8009980 <TIM_OC6_SetConfig+0x78>
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	4a15      	ldr	r2, [pc, #84]	@ (80099d0 <TIM_OC6_SetConfig+0xc8>)
 800997c:	4293      	cmp	r3, r2
 800997e:	d109      	bne.n	8009994 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009980:	697b      	ldr	r3, [r7, #20]
 8009982:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009986:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009988:	683b      	ldr	r3, [r7, #0]
 800998a:	695b      	ldr	r3, [r3, #20]
 800998c:	029b      	lsls	r3, r3, #10
 800998e:	697a      	ldr	r2, [r7, #20]
 8009990:	4313      	orrs	r3, r2
 8009992:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	697a      	ldr	r2, [r7, #20]
 8009998:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	68fa      	ldr	r2, [r7, #12]
 800999e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80099a0:	683b      	ldr	r3, [r7, #0]
 80099a2:	685a      	ldr	r2, [r3, #4]
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	693a      	ldr	r2, [r7, #16]
 80099ac:	621a      	str	r2, [r3, #32]
}
 80099ae:	bf00      	nop
 80099b0:	371c      	adds	r7, #28
 80099b2:	46bd      	mov	sp, r7
 80099b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b8:	4770      	bx	lr
 80099ba:	bf00      	nop
 80099bc:	feff8fff 	.word	0xfeff8fff
 80099c0:	40010000 	.word	0x40010000
 80099c4:	40010400 	.word	0x40010400
 80099c8:	40014000 	.word	0x40014000
 80099cc:	40014400 	.word	0x40014400
 80099d0:	40014800 	.word	0x40014800

080099d4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80099d4:	b480      	push	{r7}
 80099d6:	b087      	sub	sp, #28
 80099d8:	af00      	add	r7, sp, #0
 80099da:	60f8      	str	r0, [r7, #12]
 80099dc:	60b9      	str	r1, [r7, #8]
 80099de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80099e0:	68bb      	ldr	r3, [r7, #8]
 80099e2:	f003 031f 	and.w	r3, r3, #31
 80099e6:	2201      	movs	r2, #1
 80099e8:	fa02 f303 	lsl.w	r3, r2, r3
 80099ec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	6a1a      	ldr	r2, [r3, #32]
 80099f2:	697b      	ldr	r3, [r7, #20]
 80099f4:	43db      	mvns	r3, r3
 80099f6:	401a      	ands	r2, r3
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	6a1a      	ldr	r2, [r3, #32]
 8009a00:	68bb      	ldr	r3, [r7, #8]
 8009a02:	f003 031f 	and.w	r3, r3, #31
 8009a06:	6879      	ldr	r1, [r7, #4]
 8009a08:	fa01 f303 	lsl.w	r3, r1, r3
 8009a0c:	431a      	orrs	r2, r3
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	621a      	str	r2, [r3, #32]
}
 8009a12:	bf00      	nop
 8009a14:	371c      	adds	r7, #28
 8009a16:	46bd      	mov	sp, r7
 8009a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1c:	4770      	bx	lr
	...

08009a20 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009a20:	b480      	push	{r7}
 8009a22:	b085      	sub	sp, #20
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]
 8009a28:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009a30:	2b01      	cmp	r3, #1
 8009a32:	d101      	bne.n	8009a38 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009a34:	2302      	movs	r3, #2
 8009a36:	e06d      	b.n	8009b14 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	2201      	movs	r2, #1
 8009a3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	2202      	movs	r2, #2
 8009a44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	685b      	ldr	r3, [r3, #4]
 8009a4e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	689b      	ldr	r3, [r3, #8]
 8009a56:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	4a30      	ldr	r2, [pc, #192]	@ (8009b20 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009a5e:	4293      	cmp	r3, r2
 8009a60:	d004      	beq.n	8009a6c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	4a2f      	ldr	r2, [pc, #188]	@ (8009b24 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009a68:	4293      	cmp	r3, r2
 8009a6a:	d108      	bne.n	8009a7e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009a72:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009a74:	683b      	ldr	r3, [r7, #0]
 8009a76:	685b      	ldr	r3, [r3, #4]
 8009a78:	68fa      	ldr	r2, [r7, #12]
 8009a7a:	4313      	orrs	r3, r2
 8009a7c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a84:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009a86:	683b      	ldr	r3, [r7, #0]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	68fa      	ldr	r2, [r7, #12]
 8009a8c:	4313      	orrs	r3, r2
 8009a8e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	68fa      	ldr	r2, [r7, #12]
 8009a96:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	4a20      	ldr	r2, [pc, #128]	@ (8009b20 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009a9e:	4293      	cmp	r3, r2
 8009aa0:	d022      	beq.n	8009ae8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009aaa:	d01d      	beq.n	8009ae8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	4a1d      	ldr	r2, [pc, #116]	@ (8009b28 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8009ab2:	4293      	cmp	r3, r2
 8009ab4:	d018      	beq.n	8009ae8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	4a1c      	ldr	r2, [pc, #112]	@ (8009b2c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009abc:	4293      	cmp	r3, r2
 8009abe:	d013      	beq.n	8009ae8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	4a1a      	ldr	r2, [pc, #104]	@ (8009b30 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009ac6:	4293      	cmp	r3, r2
 8009ac8:	d00e      	beq.n	8009ae8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	4a15      	ldr	r2, [pc, #84]	@ (8009b24 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009ad0:	4293      	cmp	r3, r2
 8009ad2:	d009      	beq.n	8009ae8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	4a16      	ldr	r2, [pc, #88]	@ (8009b34 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009ada:	4293      	cmp	r3, r2
 8009adc:	d004      	beq.n	8009ae8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	4a15      	ldr	r2, [pc, #84]	@ (8009b38 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009ae4:	4293      	cmp	r3, r2
 8009ae6:	d10c      	bne.n	8009b02 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009ae8:	68bb      	ldr	r3, [r7, #8]
 8009aea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009aee:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009af0:	683b      	ldr	r3, [r7, #0]
 8009af2:	689b      	ldr	r3, [r3, #8]
 8009af4:	68ba      	ldr	r2, [r7, #8]
 8009af6:	4313      	orrs	r3, r2
 8009af8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	68ba      	ldr	r2, [r7, #8]
 8009b00:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	2201      	movs	r2, #1
 8009b06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009b12:	2300      	movs	r3, #0
}
 8009b14:	4618      	mov	r0, r3
 8009b16:	3714      	adds	r7, #20
 8009b18:	46bd      	mov	sp, r7
 8009b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b1e:	4770      	bx	lr
 8009b20:	40010000 	.word	0x40010000
 8009b24:	40010400 	.word	0x40010400
 8009b28:	40000400 	.word	0x40000400
 8009b2c:	40000800 	.word	0x40000800
 8009b30:	40000c00 	.word	0x40000c00
 8009b34:	40001800 	.word	0x40001800
 8009b38:	40014000 	.word	0x40014000

08009b3c <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8009b3c:	b084      	sub	sp, #16
 8009b3e:	b480      	push	{r7}
 8009b40:	b085      	sub	sp, #20
 8009b42:	af00      	add	r7, sp, #0
 8009b44:	6078      	str	r0, [r7, #4]
 8009b46:	f107 001c 	add.w	r0, r7, #28
 8009b4a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8009b4e:	2300      	movs	r3, #0
 8009b50:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 8009b52:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 8009b54:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 8009b56:	431a      	orrs	r2, r3
             Init.BusWide             | \
 8009b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
 8009b5a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 8009b5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
 8009b5e:	431a      	orrs	r2, r3
             Init.ClockDiv
 8009b60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
 8009b62:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 8009b64:	68fa      	ldr	r2, [r7, #12]
 8009b66:	4313      	orrs	r3, r2
 8009b68:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	685a      	ldr	r2, [r3, #4]
 8009b6e:	4b07      	ldr	r3, [pc, #28]	@ (8009b8c <SDMMC_Init+0x50>)
 8009b70:	4013      	ands	r3, r2
 8009b72:	68fa      	ldr	r2, [r7, #12]
 8009b74:	431a      	orrs	r2, r3
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8009b7a:	2300      	movs	r3, #0
}
 8009b7c:	4618      	mov	r0, r3
 8009b7e:	3714      	adds	r7, #20
 8009b80:	46bd      	mov	sp, r7
 8009b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b86:	b004      	add	sp, #16
 8009b88:	4770      	bx	lr
 8009b8a:	bf00      	nop
 8009b8c:	ffc02c00 	.word	0xffc02c00

08009b90 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(const SDMMC_TypeDef *SDMMCx)
{
 8009b90:	b480      	push	{r7}
 8009b92:	b083      	sub	sp, #12
 8009b94:	af00      	add	r7, sp, #0
 8009b96:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8009b9e:	4618      	mov	r0, r3
 8009ba0:	370c      	adds	r7, #12
 8009ba2:	46bd      	mov	sp, r7
 8009ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba8:	4770      	bx	lr

08009baa <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 8009baa:	b480      	push	{r7}
 8009bac:	b083      	sub	sp, #12
 8009bae:	af00      	add	r7, sp, #0
 8009bb0:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	f043 0203 	orr.w	r2, r3, #3
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8009bbe:	2300      	movs	r3, #0
}
 8009bc0:	4618      	mov	r0, r3
 8009bc2:	370c      	adds	r7, #12
 8009bc4:	46bd      	mov	sp, r7
 8009bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bca:	4770      	bx	lr

08009bcc <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(const SDMMC_TypeDef *SDMMCx)
{
 8009bcc:	b480      	push	{r7}
 8009bce:	b083      	sub	sp, #12
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	f003 0303 	and.w	r3, r3, #3
}
 8009bdc:	4618      	mov	r0, r3
 8009bde:	370c      	adds	r7, #12
 8009be0:	46bd      	mov	sp, r7
 8009be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be6:	4770      	bx	lr

08009be8 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, const SDMMC_CmdInitTypeDef *Command)
{
 8009be8:	b480      	push	{r7}
 8009bea:	b085      	sub	sp, #20
 8009bec:	af00      	add	r7, sp, #0
 8009bee:	6078      	str	r0, [r7, #4]
 8009bf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8009bf6:	683b      	ldr	r3, [r7, #0]
 8009bf8:	681a      	ldr	r2, [r3, #0]
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8009bfe:	683b      	ldr	r3, [r7, #0]
 8009c00:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 8009c02:	683b      	ldr	r3, [r7, #0]
 8009c04:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8009c06:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 8009c08:	683b      	ldr	r3, [r7, #0]
 8009c0a:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 8009c0c:	431a      	orrs	r2, r3
                       Command->CPSM);
 8009c0e:	683b      	ldr	r3, [r7, #0]
 8009c10:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 8009c12:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8009c14:	68fa      	ldr	r2, [r7, #12]
 8009c16:	4313      	orrs	r3, r2
 8009c18:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	68da      	ldr	r2, [r3, #12]
 8009c1e:	4b06      	ldr	r3, [pc, #24]	@ (8009c38 <SDMMC_SendCommand+0x50>)
 8009c20:	4013      	ands	r3, r2
 8009c22:	68fa      	ldr	r2, [r7, #12]
 8009c24:	431a      	orrs	r2, r3
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009c2a:	2300      	movs	r3, #0
}
 8009c2c:	4618      	mov	r0, r3
 8009c2e:	3714      	adds	r7, #20
 8009c30:	46bd      	mov	sp, r7
 8009c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c36:	4770      	bx	lr
 8009c38:	fffee0c0 	.word	0xfffee0c0

08009c3c <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(const SDMMC_TypeDef *SDMMCx)
{
 8009c3c:	b480      	push	{r7}
 8009c3e:	b083      	sub	sp, #12
 8009c40:	af00      	add	r7, sp, #0
 8009c42:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	691b      	ldr	r3, [r3, #16]
 8009c48:	b2db      	uxtb	r3, r3
}
 8009c4a:	4618      	mov	r0, r3
 8009c4c:	370c      	adds	r7, #12
 8009c4e:	46bd      	mov	sp, r7
 8009c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c54:	4770      	bx	lr

08009c56 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(const SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8009c56:	b480      	push	{r7}
 8009c58:	b085      	sub	sp, #20
 8009c5a:	af00      	add	r7, sp, #0
 8009c5c:	6078      	str	r0, [r7, #4]
 8009c5e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	3314      	adds	r3, #20
 8009c64:	461a      	mov	r2, r3
 8009c66:	683b      	ldr	r3, [r7, #0]
 8009c68:	4413      	add	r3, r2
 8009c6a:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	681b      	ldr	r3, [r3, #0]
}
 8009c70:	4618      	mov	r0, r3
 8009c72:	3714      	adds	r7, #20
 8009c74:	46bd      	mov	sp, r7
 8009c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c7a:	4770      	bx	lr

08009c7c <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, const SDMMC_DataInitTypeDef *Data)
{
 8009c7c:	b480      	push	{r7}
 8009c7e:	b085      	sub	sp, #20
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	6078      	str	r0, [r7, #4]
 8009c84:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009c86:	2300      	movs	r3, #0
 8009c88:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8009c8a:	683b      	ldr	r3, [r7, #0]
 8009c8c:	681a      	ldr	r2, [r3, #0]
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8009c92:	683b      	ldr	r3, [r7, #0]
 8009c94:	685a      	ldr	r2, [r3, #4]
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8009c9a:	683b      	ldr	r3, [r7, #0]
 8009c9c:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 8009c9e:	683b      	ldr	r3, [r7, #0]
 8009ca0:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8009ca2:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 8009ca4:	683b      	ldr	r3, [r7, #0]
 8009ca6:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 8009ca8:	431a      	orrs	r2, r3
                       Data->DPSM);
 8009caa:	683b      	ldr	r3, [r7, #0]
 8009cac:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 8009cae:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8009cb0:	68fa      	ldr	r2, [r7, #12]
 8009cb2:	4313      	orrs	r3, r2
 8009cb4:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cba:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	431a      	orrs	r2, r3
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8009cc6:	2300      	movs	r3, #0

}
 8009cc8:	4618      	mov	r0, r3
 8009cca:	3714      	adds	r7, #20
 8009ccc:	46bd      	mov	sp, r7
 8009cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd2:	4770      	bx	lr

08009cd4 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8009cd4:	b580      	push	{r7, lr}
 8009cd6:	b088      	sub	sp, #32
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	6078      	str	r0, [r7, #4]
 8009cdc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8009cde:	683b      	ldr	r3, [r7, #0]
 8009ce0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8009ce2:	2310      	movs	r3, #16
 8009ce4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009ce6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009cea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009cec:	2300      	movs	r3, #0
 8009cee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009cf0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009cf4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009cf6:	f107 0308 	add.w	r3, r7, #8
 8009cfa:	4619      	mov	r1, r3
 8009cfc:	6878      	ldr	r0, [r7, #4]
 8009cfe:	f7ff ff73 	bl	8009be8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8009d02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009d06:	2110      	movs	r1, #16
 8009d08:	6878      	ldr	r0, [r7, #4]
 8009d0a:	f000 fa21 	bl	800a150 <SDMMC_GetCmdResp1>
 8009d0e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009d10:	69fb      	ldr	r3, [r7, #28]
}
 8009d12:	4618      	mov	r0, r3
 8009d14:	3720      	adds	r7, #32
 8009d16:	46bd      	mov	sp, r7
 8009d18:	bd80      	pop	{r7, pc}

08009d1a <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8009d1a:	b580      	push	{r7, lr}
 8009d1c:	b088      	sub	sp, #32
 8009d1e:	af00      	add	r7, sp, #0
 8009d20:	6078      	str	r0, [r7, #4]
 8009d22:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8009d24:	683b      	ldr	r3, [r7, #0]
 8009d26:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8009d28:	2311      	movs	r3, #17
 8009d2a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009d2c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009d30:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009d32:	2300      	movs	r3, #0
 8009d34:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009d36:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009d3a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009d3c:	f107 0308 	add.w	r3, r7, #8
 8009d40:	4619      	mov	r1, r3
 8009d42:	6878      	ldr	r0, [r7, #4]
 8009d44:	f7ff ff50 	bl	8009be8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8009d48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009d4c:	2111      	movs	r1, #17
 8009d4e:	6878      	ldr	r0, [r7, #4]
 8009d50:	f000 f9fe 	bl	800a150 <SDMMC_GetCmdResp1>
 8009d54:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009d56:	69fb      	ldr	r3, [r7, #28]
}
 8009d58:	4618      	mov	r0, r3
 8009d5a:	3720      	adds	r7, #32
 8009d5c:	46bd      	mov	sp, r7
 8009d5e:	bd80      	pop	{r7, pc}

08009d60 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8009d60:	b580      	push	{r7, lr}
 8009d62:	b088      	sub	sp, #32
 8009d64:	af00      	add	r7, sp, #0
 8009d66:	6078      	str	r0, [r7, #4]
 8009d68:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8009d6a:	683b      	ldr	r3, [r7, #0]
 8009d6c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8009d6e:	2312      	movs	r3, #18
 8009d70:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009d72:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009d76:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009d78:	2300      	movs	r3, #0
 8009d7a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009d7c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009d80:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009d82:	f107 0308 	add.w	r3, r7, #8
 8009d86:	4619      	mov	r1, r3
 8009d88:	6878      	ldr	r0, [r7, #4]
 8009d8a:	f7ff ff2d 	bl	8009be8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8009d8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009d92:	2112      	movs	r1, #18
 8009d94:	6878      	ldr	r0, [r7, #4]
 8009d96:	f000 f9db 	bl	800a150 <SDMMC_GetCmdResp1>
 8009d9a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009d9c:	69fb      	ldr	r3, [r7, #28]
}
 8009d9e:	4618      	mov	r0, r3
 8009da0:	3720      	adds	r7, #32
 8009da2:	46bd      	mov	sp, r7
 8009da4:	bd80      	pop	{r7, pc}

08009da6 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8009da6:	b580      	push	{r7, lr}
 8009da8:	b088      	sub	sp, #32
 8009daa:	af00      	add	r7, sp, #0
 8009dac:	6078      	str	r0, [r7, #4]
 8009dae:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009db0:	683b      	ldr	r3, [r7, #0]
 8009db2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8009db4:	2318      	movs	r3, #24
 8009db6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009db8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009dbc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009dbe:	2300      	movs	r3, #0
 8009dc0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009dc2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009dc6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009dc8:	f107 0308 	add.w	r3, r7, #8
 8009dcc:	4619      	mov	r1, r3
 8009dce:	6878      	ldr	r0, [r7, #4]
 8009dd0:	f7ff ff0a 	bl	8009be8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8009dd4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009dd8:	2118      	movs	r1, #24
 8009dda:	6878      	ldr	r0, [r7, #4]
 8009ddc:	f000 f9b8 	bl	800a150 <SDMMC_GetCmdResp1>
 8009de0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009de2:	69fb      	ldr	r3, [r7, #28]
}
 8009de4:	4618      	mov	r0, r3
 8009de6:	3720      	adds	r7, #32
 8009de8:	46bd      	mov	sp, r7
 8009dea:	bd80      	pop	{r7, pc}

08009dec <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8009dec:	b580      	push	{r7, lr}
 8009dee:	b088      	sub	sp, #32
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	6078      	str	r0, [r7, #4]
 8009df4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009df6:	683b      	ldr	r3, [r7, #0]
 8009df8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8009dfa:	2319      	movs	r3, #25
 8009dfc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009dfe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009e02:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009e04:	2300      	movs	r3, #0
 8009e06:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009e08:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009e0c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009e0e:	f107 0308 	add.w	r3, r7, #8
 8009e12:	4619      	mov	r1, r3
 8009e14:	6878      	ldr	r0, [r7, #4]
 8009e16:	f7ff fee7 	bl	8009be8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8009e1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009e1e:	2119      	movs	r1, #25
 8009e20:	6878      	ldr	r0, [r7, #4]
 8009e22:	f000 f995 	bl	800a150 <SDMMC_GetCmdResp1>
 8009e26:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009e28:	69fb      	ldr	r3, [r7, #28]
}
 8009e2a:	4618      	mov	r0, r3
 8009e2c:	3720      	adds	r7, #32
 8009e2e:	46bd      	mov	sp, r7
 8009e30:	bd80      	pop	{r7, pc}

08009e32 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 8009e32:	b580      	push	{r7, lr}
 8009e34:	b088      	sub	sp, #32
 8009e36:	af00      	add	r7, sp, #0
 8009e38:	6078      	str	r0, [r7, #4]
 8009e3a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8009e3c:	683b      	ldr	r3, [r7, #0]
 8009e3e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8009e40:	2307      	movs	r3, #7
 8009e42:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009e44:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009e48:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009e4e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009e52:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009e54:	f107 0308 	add.w	r3, r7, #8
 8009e58:	4619      	mov	r1, r3
 8009e5a:	6878      	ldr	r0, [r7, #4]
 8009e5c:	f7ff fec4 	bl	8009be8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8009e60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009e64:	2107      	movs	r1, #7
 8009e66:	6878      	ldr	r0, [r7, #4]
 8009e68:	f000 f972 	bl	800a150 <SDMMC_GetCmdResp1>
 8009e6c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009e6e:	69fb      	ldr	r3, [r7, #28]
}
 8009e70:	4618      	mov	r0, r3
 8009e72:	3720      	adds	r7, #32
 8009e74:	46bd      	mov	sp, r7
 8009e76:	bd80      	pop	{r7, pc}

08009e78 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8009e78:	b580      	push	{r7, lr}
 8009e7a:	b088      	sub	sp, #32
 8009e7c:	af00      	add	r7, sp, #0
 8009e7e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8009e80:	2300      	movs	r3, #0
 8009e82:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8009e84:	2300      	movs	r3, #0
 8009e86:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8009e88:	2300      	movs	r3, #0
 8009e8a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009e8c:	2300      	movs	r3, #0
 8009e8e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009e90:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009e94:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009e96:	f107 0308 	add.w	r3, r7, #8
 8009e9a:	4619      	mov	r1, r3
 8009e9c:	6878      	ldr	r0, [r7, #4]
 8009e9e:	f7ff fea3 	bl	8009be8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8009ea2:	6878      	ldr	r0, [r7, #4]
 8009ea4:	f000 fb96 	bl	800a5d4 <SDMMC_GetCmdError>
 8009ea8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009eaa:	69fb      	ldr	r3, [r7, #28]
}
 8009eac:	4618      	mov	r0, r3
 8009eae:	3720      	adds	r7, #32
 8009eb0:	46bd      	mov	sp, r7
 8009eb2:	bd80      	pop	{r7, pc}

08009eb4 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8009eb4:	b580      	push	{r7, lr}
 8009eb6:	b088      	sub	sp, #32
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8009ebc:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8009ec0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8009ec2:	2308      	movs	r3, #8
 8009ec4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009ec6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009eca:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009ecc:	2300      	movs	r3, #0
 8009ece:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009ed0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009ed4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009ed6:	f107 0308 	add.w	r3, r7, #8
 8009eda:	4619      	mov	r1, r3
 8009edc:	6878      	ldr	r0, [r7, #4]
 8009ede:	f7ff fe83 	bl	8009be8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8009ee2:	6878      	ldr	r0, [r7, #4]
 8009ee4:	f000 fb28 	bl	800a538 <SDMMC_GetCmdResp7>
 8009ee8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009eea:	69fb      	ldr	r3, [r7, #28]
}
 8009eec:	4618      	mov	r0, r3
 8009eee:	3720      	adds	r7, #32
 8009ef0:	46bd      	mov	sp, r7
 8009ef2:	bd80      	pop	{r7, pc}

08009ef4 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8009ef4:	b580      	push	{r7, lr}
 8009ef6:	b088      	sub	sp, #32
 8009ef8:	af00      	add	r7, sp, #0
 8009efa:	6078      	str	r0, [r7, #4]
 8009efc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8009efe:	683b      	ldr	r3, [r7, #0]
 8009f00:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8009f02:	2337      	movs	r3, #55	@ 0x37
 8009f04:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009f06:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009f0a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009f0c:	2300      	movs	r3, #0
 8009f0e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009f10:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009f14:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009f16:	f107 0308 	add.w	r3, r7, #8
 8009f1a:	4619      	mov	r1, r3
 8009f1c:	6878      	ldr	r0, [r7, #4]
 8009f1e:	f7ff fe63 	bl	8009be8 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8009f22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009f26:	2137      	movs	r1, #55	@ 0x37
 8009f28:	6878      	ldr	r0, [r7, #4]
 8009f2a:	f000 f911 	bl	800a150 <SDMMC_GetCmdResp1>
 8009f2e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009f30:	69fb      	ldr	r3, [r7, #28]
}
 8009f32:	4618      	mov	r0, r3
 8009f34:	3720      	adds	r7, #32
 8009f36:	46bd      	mov	sp, r7
 8009f38:	bd80      	pop	{r7, pc}

08009f3a <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8009f3a:	b580      	push	{r7, lr}
 8009f3c:	b088      	sub	sp, #32
 8009f3e:	af00      	add	r7, sp, #0
 8009f40:	6078      	str	r0, [r7, #4]
 8009f42:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8009f44:	683b      	ldr	r3, [r7, #0]
 8009f46:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8009f48:	2329      	movs	r3, #41	@ 0x29
 8009f4a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009f4c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009f50:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009f52:	2300      	movs	r3, #0
 8009f54:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009f56:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009f5a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009f5c:	f107 0308 	add.w	r3, r7, #8
 8009f60:	4619      	mov	r1, r3
 8009f62:	6878      	ldr	r0, [r7, #4]
 8009f64:	f7ff fe40 	bl	8009be8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8009f68:	6878      	ldr	r0, [r7, #4]
 8009f6a:	f000 fa2d 	bl	800a3c8 <SDMMC_GetCmdResp3>
 8009f6e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009f70:	69fb      	ldr	r3, [r7, #28]
}
 8009f72:	4618      	mov	r0, r3
 8009f74:	3720      	adds	r7, #32
 8009f76:	46bd      	mov	sp, r7
 8009f78:	bd80      	pop	{r7, pc}

08009f7a <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8009f7a:	b580      	push	{r7, lr}
 8009f7c:	b088      	sub	sp, #32
 8009f7e:	af00      	add	r7, sp, #0
 8009f80:	6078      	str	r0, [r7, #4]
 8009f82:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8009f84:	683b      	ldr	r3, [r7, #0]
 8009f86:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8009f88:	2306      	movs	r3, #6
 8009f8a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009f8c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009f90:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009f92:	2300      	movs	r3, #0
 8009f94:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009f96:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009f9a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009f9c:	f107 0308 	add.w	r3, r7, #8
 8009fa0:	4619      	mov	r1, r3
 8009fa2:	6878      	ldr	r0, [r7, #4]
 8009fa4:	f7ff fe20 	bl	8009be8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8009fa8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009fac:	2106      	movs	r1, #6
 8009fae:	6878      	ldr	r0, [r7, #4]
 8009fb0:	f000 f8ce 	bl	800a150 <SDMMC_GetCmdResp1>
 8009fb4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009fb6:	69fb      	ldr	r3, [r7, #28]
}
 8009fb8:	4618      	mov	r0, r3
 8009fba:	3720      	adds	r7, #32
 8009fbc:	46bd      	mov	sp, r7
 8009fbe:	bd80      	pop	{r7, pc}

08009fc0 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8009fc0:	b580      	push	{r7, lr}
 8009fc2:	b088      	sub	sp, #32
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8009fc8:	2300      	movs	r3, #0
 8009fca:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8009fcc:	2333      	movs	r3, #51	@ 0x33
 8009fce:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009fd0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009fd4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009fd6:	2300      	movs	r3, #0
 8009fd8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009fda:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009fde:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009fe0:	f107 0308 	add.w	r3, r7, #8
 8009fe4:	4619      	mov	r1, r3
 8009fe6:	6878      	ldr	r0, [r7, #4]
 8009fe8:	f7ff fdfe 	bl	8009be8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8009fec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009ff0:	2133      	movs	r1, #51	@ 0x33
 8009ff2:	6878      	ldr	r0, [r7, #4]
 8009ff4:	f000 f8ac 	bl	800a150 <SDMMC_GetCmdResp1>
 8009ff8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009ffa:	69fb      	ldr	r3, [r7, #28]
}
 8009ffc:	4618      	mov	r0, r3
 8009ffe:	3720      	adds	r7, #32
 800a000:	46bd      	mov	sp, r7
 800a002:	bd80      	pop	{r7, pc}

0800a004 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800a004:	b580      	push	{r7, lr}
 800a006:	b088      	sub	sp, #32
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800a00c:	2300      	movs	r3, #0
 800a00e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800a010:	2302      	movs	r3, #2
 800a012:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800a014:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800a018:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a01a:	2300      	movs	r3, #0
 800a01c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a01e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a022:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a024:	f107 0308 	add.w	r3, r7, #8
 800a028:	4619      	mov	r1, r3
 800a02a:	6878      	ldr	r0, [r7, #4]
 800a02c:	f7ff fddc 	bl	8009be8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800a030:	6878      	ldr	r0, [r7, #4]
 800a032:	f000 f97f 	bl	800a334 <SDMMC_GetCmdResp2>
 800a036:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a038:	69fb      	ldr	r3, [r7, #28]
}
 800a03a:	4618      	mov	r0, r3
 800a03c:	3720      	adds	r7, #32
 800a03e:	46bd      	mov	sp, r7
 800a040:	bd80      	pop	{r7, pc}

0800a042 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800a042:	b580      	push	{r7, lr}
 800a044:	b088      	sub	sp, #32
 800a046:	af00      	add	r7, sp, #0
 800a048:	6078      	str	r0, [r7, #4]
 800a04a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800a04c:	683b      	ldr	r3, [r7, #0]
 800a04e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800a050:	2309      	movs	r3, #9
 800a052:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800a054:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800a058:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a05a:	2300      	movs	r3, #0
 800a05c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a05e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a062:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a064:	f107 0308 	add.w	r3, r7, #8
 800a068:	4619      	mov	r1, r3
 800a06a:	6878      	ldr	r0, [r7, #4]
 800a06c:	f7ff fdbc 	bl	8009be8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800a070:	6878      	ldr	r0, [r7, #4]
 800a072:	f000 f95f 	bl	800a334 <SDMMC_GetCmdResp2>
 800a076:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a078:	69fb      	ldr	r3, [r7, #28]
}
 800a07a:	4618      	mov	r0, r3
 800a07c:	3720      	adds	r7, #32
 800a07e:	46bd      	mov	sp, r7
 800a080:	bd80      	pop	{r7, pc}

0800a082 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800a082:	b580      	push	{r7, lr}
 800a084:	b088      	sub	sp, #32
 800a086:	af00      	add	r7, sp, #0
 800a088:	6078      	str	r0, [r7, #4]
 800a08a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800a08c:	2300      	movs	r3, #0
 800a08e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800a090:	2303      	movs	r3, #3
 800a092:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a094:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a098:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a09a:	2300      	movs	r3, #0
 800a09c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a09e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a0a2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a0a4:	f107 0308 	add.w	r3, r7, #8
 800a0a8:	4619      	mov	r1, r3
 800a0aa:	6878      	ldr	r0, [r7, #4]
 800a0ac:	f7ff fd9c 	bl	8009be8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800a0b0:	683a      	ldr	r2, [r7, #0]
 800a0b2:	2103      	movs	r1, #3
 800a0b4:	6878      	ldr	r0, [r7, #4]
 800a0b6:	f000 f9c7 	bl	800a448 <SDMMC_GetCmdResp6>
 800a0ba:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a0bc:	69fb      	ldr	r3, [r7, #28]
}
 800a0be:	4618      	mov	r0, r3
 800a0c0:	3720      	adds	r7, #32
 800a0c2:	46bd      	mov	sp, r7
 800a0c4:	bd80      	pop	{r7, pc}

0800a0c6 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800a0c6:	b580      	push	{r7, lr}
 800a0c8:	b088      	sub	sp, #32
 800a0ca:	af00      	add	r7, sp, #0
 800a0cc:	6078      	str	r0, [r7, #4]
 800a0ce:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 800a0d0:	683b      	ldr	r3, [r7, #0]
 800a0d2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800a0d4:	230d      	movs	r3, #13
 800a0d6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a0d8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a0dc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a0de:	2300      	movs	r3, #0
 800a0e0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a0e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a0e6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a0e8:	f107 0308 	add.w	r3, r7, #8
 800a0ec:	4619      	mov	r1, r3
 800a0ee:	6878      	ldr	r0, [r7, #4]
 800a0f0:	f7ff fd7a 	bl	8009be8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800a0f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a0f8:	210d      	movs	r1, #13
 800a0fa:	6878      	ldr	r0, [r7, #4]
 800a0fc:	f000 f828 	bl	800a150 <SDMMC_GetCmdResp1>
 800a100:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a102:	69fb      	ldr	r3, [r7, #28]
}
 800a104:	4618      	mov	r0, r3
 800a106:	3720      	adds	r7, #32
 800a108:	46bd      	mov	sp, r7
 800a10a:	bd80      	pop	{r7, pc}

0800a10c <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 800a10c:	b580      	push	{r7, lr}
 800a10e:	b088      	sub	sp, #32
 800a110:	af00      	add	r7, sp, #0
 800a112:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800a114:	2300      	movs	r3, #0
 800a116:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 800a118:	230d      	movs	r3, #13
 800a11a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a11c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a120:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a122:	2300      	movs	r3, #0
 800a124:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a126:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a12a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a12c:	f107 0308 	add.w	r3, r7, #8
 800a130:	4619      	mov	r1, r3
 800a132:	6878      	ldr	r0, [r7, #4]
 800a134:	f7ff fd58 	bl	8009be8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 800a138:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a13c:	210d      	movs	r1, #13
 800a13e:	6878      	ldr	r0, [r7, #4]
 800a140:	f000 f806 	bl	800a150 <SDMMC_GetCmdResp1>
 800a144:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a146:	69fb      	ldr	r3, [r7, #28]
}
 800a148:	4618      	mov	r0, r3
 800a14a:	3720      	adds	r7, #32
 800a14c:	46bd      	mov	sp, r7
 800a14e:	bd80      	pop	{r7, pc}

0800a150 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800a150:	b580      	push	{r7, lr}
 800a152:	b088      	sub	sp, #32
 800a154:	af00      	add	r7, sp, #0
 800a156:	60f8      	str	r0, [r7, #12]
 800a158:	460b      	mov	r3, r1
 800a15a:	607a      	str	r2, [r7, #4]
 800a15c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800a15e:	4b70      	ldr	r3, [pc, #448]	@ (800a320 <SDMMC_GetCmdResp1+0x1d0>)
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	4a70      	ldr	r2, [pc, #448]	@ (800a324 <SDMMC_GetCmdResp1+0x1d4>)
 800a164:	fba2 2303 	umull	r2, r3, r2, r3
 800a168:	0a5a      	lsrs	r2, r3, #9
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	fb02 f303 	mul.w	r3, r2, r3
 800a170:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800a172:	69fb      	ldr	r3, [r7, #28]
 800a174:	1e5a      	subs	r2, r3, #1
 800a176:	61fa      	str	r2, [r7, #28]
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d102      	bne.n	800a182 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a17c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a180:	e0c9      	b.n	800a316 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a186:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800a188:	69ba      	ldr	r2, [r7, #24]
 800a18a:	4b67      	ldr	r3, [pc, #412]	@ (800a328 <SDMMC_GetCmdResp1+0x1d8>)
 800a18c:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d0ef      	beq.n	800a172 <SDMMC_GetCmdResp1+0x22>
 800a192:	69bb      	ldr	r3, [r7, #24]
 800a194:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d1ea      	bne.n	800a172 <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a1a0:	f003 0304 	and.w	r3, r3, #4
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d004      	beq.n	800a1b2 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	2204      	movs	r2, #4
 800a1ac:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a1ae:	2304      	movs	r3, #4
 800a1b0:	e0b1      	b.n	800a316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a1b6:	f003 0301 	and.w	r3, r3, #1
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d004      	beq.n	800a1c8 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	2201      	movs	r2, #1
 800a1c2:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a1c4:	2301      	movs	r3, #1
 800a1c6:	e0a6      	b.n	800a316 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	4a58      	ldr	r2, [pc, #352]	@ (800a32c <SDMMC_GetCmdResp1+0x1dc>)
 800a1cc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800a1ce:	68f8      	ldr	r0, [r7, #12]
 800a1d0:	f7ff fd34 	bl	8009c3c <SDMMC_GetCommandResponse>
 800a1d4:	4603      	mov	r3, r0
 800a1d6:	461a      	mov	r2, r3
 800a1d8:	7afb      	ldrb	r3, [r7, #11]
 800a1da:	4293      	cmp	r3, r2
 800a1dc:	d001      	beq.n	800a1e2 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a1de:	2301      	movs	r3, #1
 800a1e0:	e099      	b.n	800a316 <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800a1e2:	2100      	movs	r1, #0
 800a1e4:	68f8      	ldr	r0, [r7, #12]
 800a1e6:	f7ff fd36 	bl	8009c56 <SDMMC_GetResponse>
 800a1ea:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800a1ec:	697a      	ldr	r2, [r7, #20]
 800a1ee:	4b50      	ldr	r3, [pc, #320]	@ (800a330 <SDMMC_GetCmdResp1+0x1e0>)
 800a1f0:	4013      	ands	r3, r2
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d101      	bne.n	800a1fa <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800a1f6:	2300      	movs	r3, #0
 800a1f8:	e08d      	b.n	800a316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800a1fa:	697b      	ldr	r3, [r7, #20]
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	da02      	bge.n	800a206 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800a200:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a204:	e087      	b.n	800a316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800a206:	697b      	ldr	r3, [r7, #20]
 800a208:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d001      	beq.n	800a214 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800a210:	2340      	movs	r3, #64	@ 0x40
 800a212:	e080      	b.n	800a316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800a214:	697b      	ldr	r3, [r7, #20]
 800a216:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d001      	beq.n	800a222 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800a21e:	2380      	movs	r3, #128	@ 0x80
 800a220:	e079      	b.n	800a316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800a222:	697b      	ldr	r3, [r7, #20]
 800a224:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d002      	beq.n	800a232 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800a22c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a230:	e071      	b.n	800a316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800a232:	697b      	ldr	r3, [r7, #20]
 800a234:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d002      	beq.n	800a242 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800a23c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a240:	e069      	b.n	800a316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800a242:	697b      	ldr	r3, [r7, #20]
 800a244:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d002      	beq.n	800a252 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800a24c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a250:	e061      	b.n	800a316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800a252:	697b      	ldr	r3, [r7, #20]
 800a254:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d002      	beq.n	800a262 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800a25c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a260:	e059      	b.n	800a316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800a262:	697b      	ldr	r3, [r7, #20]
 800a264:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d002      	beq.n	800a272 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a26c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a270:	e051      	b.n	800a316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800a272:	697b      	ldr	r3, [r7, #20]
 800a274:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d002      	beq.n	800a282 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a27c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a280:	e049      	b.n	800a316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800a282:	697b      	ldr	r3, [r7, #20]
 800a284:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d002      	beq.n	800a292 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800a28c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800a290:	e041      	b.n	800a316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800a292:	697b      	ldr	r3, [r7, #20]
 800a294:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d002      	beq.n	800a2a2 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800a29c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a2a0:	e039      	b.n	800a316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800a2a2:	697b      	ldr	r3, [r7, #20]
 800a2a4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d002      	beq.n	800a2b2 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800a2ac:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800a2b0:	e031      	b.n	800a316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800a2b2:	697b      	ldr	r3, [r7, #20]
 800a2b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d002      	beq.n	800a2c2 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800a2bc:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800a2c0:	e029      	b.n	800a316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800a2c2:	697b      	ldr	r3, [r7, #20]
 800a2c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d002      	beq.n	800a2d2 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800a2cc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a2d0:	e021      	b.n	800a316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800a2d2:	697b      	ldr	r3, [r7, #20]
 800a2d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d002      	beq.n	800a2e2 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800a2dc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800a2e0:	e019      	b.n	800a316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800a2e2:	697b      	ldr	r3, [r7, #20]
 800a2e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d002      	beq.n	800a2f2 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800a2ec:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800a2f0:	e011      	b.n	800a316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800a2f2:	697b      	ldr	r3, [r7, #20]
 800a2f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d002      	beq.n	800a302 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800a2fc:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800a300:	e009      	b.n	800a316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800a302:	697b      	ldr	r3, [r7, #20]
 800a304:	f003 0308 	and.w	r3, r3, #8
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d002      	beq.n	800a312 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800a30c:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800a310:	e001      	b.n	800a316 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a312:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800a316:	4618      	mov	r0, r3
 800a318:	3720      	adds	r7, #32
 800a31a:	46bd      	mov	sp, r7
 800a31c:	bd80      	pop	{r7, pc}
 800a31e:	bf00      	nop
 800a320:	24000004 	.word	0x24000004
 800a324:	10624dd3 	.word	0x10624dd3
 800a328:	00200045 	.word	0x00200045
 800a32c:	002000c5 	.word	0x002000c5
 800a330:	fdffe008 	.word	0xfdffe008

0800a334 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800a334:	b480      	push	{r7}
 800a336:	b085      	sub	sp, #20
 800a338:	af00      	add	r7, sp, #0
 800a33a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800a33c:	4b1f      	ldr	r3, [pc, #124]	@ (800a3bc <SDMMC_GetCmdResp2+0x88>)
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	4a1f      	ldr	r2, [pc, #124]	@ (800a3c0 <SDMMC_GetCmdResp2+0x8c>)
 800a342:	fba2 2303 	umull	r2, r3, r2, r3
 800a346:	0a5b      	lsrs	r3, r3, #9
 800a348:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a34c:	fb02 f303 	mul.w	r3, r2, r3
 800a350:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	1e5a      	subs	r2, r3, #1
 800a356:	60fa      	str	r2, [r7, #12]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d102      	bne.n	800a362 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a35c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a360:	e026      	b.n	800a3b0 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a366:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a368:	68bb      	ldr	r3, [r7, #8]
 800a36a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d0ef      	beq.n	800a352 <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800a372:	68bb      	ldr	r3, [r7, #8]
 800a374:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d1ea      	bne.n	800a352 <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a380:	f003 0304 	and.w	r3, r3, #4
 800a384:	2b00      	cmp	r3, #0
 800a386:	d004      	beq.n	800a392 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	2204      	movs	r2, #4
 800a38c:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a38e:	2304      	movs	r3, #4
 800a390:	e00e      	b.n	800a3b0 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a396:	f003 0301 	and.w	r3, r3, #1
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d004      	beq.n	800a3a8 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	2201      	movs	r2, #1
 800a3a2:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a3a4:	2301      	movs	r3, #1
 800a3a6:	e003      	b.n	800a3b0 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	4a06      	ldr	r2, [pc, #24]	@ (800a3c4 <SDMMC_GetCmdResp2+0x90>)
 800a3ac:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800a3ae:	2300      	movs	r3, #0
}
 800a3b0:	4618      	mov	r0, r3
 800a3b2:	3714      	adds	r7, #20
 800a3b4:	46bd      	mov	sp, r7
 800a3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ba:	4770      	bx	lr
 800a3bc:	24000004 	.word	0x24000004
 800a3c0:	10624dd3 	.word	0x10624dd3
 800a3c4:	002000c5 	.word	0x002000c5

0800a3c8 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800a3c8:	b480      	push	{r7}
 800a3ca:	b085      	sub	sp, #20
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800a3d0:	4b1a      	ldr	r3, [pc, #104]	@ (800a43c <SDMMC_GetCmdResp3+0x74>)
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	4a1a      	ldr	r2, [pc, #104]	@ (800a440 <SDMMC_GetCmdResp3+0x78>)
 800a3d6:	fba2 2303 	umull	r2, r3, r2, r3
 800a3da:	0a5b      	lsrs	r3, r3, #9
 800a3dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a3e0:	fb02 f303 	mul.w	r3, r2, r3
 800a3e4:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	1e5a      	subs	r2, r3, #1
 800a3ea:	60fa      	str	r2, [r7, #12]
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d102      	bne.n	800a3f6 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a3f0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a3f4:	e01b      	b.n	800a42e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a3fa:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a3fc:	68bb      	ldr	r3, [r7, #8]
 800a3fe:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a402:	2b00      	cmp	r3, #0
 800a404:	d0ef      	beq.n	800a3e6 <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800a406:	68bb      	ldr	r3, [r7, #8]
 800a408:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d1ea      	bne.n	800a3e6 <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a414:	f003 0304 	and.w	r3, r3, #4
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d004      	beq.n	800a426 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	2204      	movs	r2, #4
 800a420:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a422:	2304      	movs	r3, #4
 800a424:	e003      	b.n	800a42e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	4a06      	ldr	r2, [pc, #24]	@ (800a444 <SDMMC_GetCmdResp3+0x7c>)
 800a42a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800a42c:	2300      	movs	r3, #0
}
 800a42e:	4618      	mov	r0, r3
 800a430:	3714      	adds	r7, #20
 800a432:	46bd      	mov	sp, r7
 800a434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a438:	4770      	bx	lr
 800a43a:	bf00      	nop
 800a43c:	24000004 	.word	0x24000004
 800a440:	10624dd3 	.word	0x10624dd3
 800a444:	002000c5 	.word	0x002000c5

0800a448 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800a448:	b580      	push	{r7, lr}
 800a44a:	b088      	sub	sp, #32
 800a44c:	af00      	add	r7, sp, #0
 800a44e:	60f8      	str	r0, [r7, #12]
 800a450:	460b      	mov	r3, r1
 800a452:	607a      	str	r2, [r7, #4]
 800a454:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800a456:	4b35      	ldr	r3, [pc, #212]	@ (800a52c <SDMMC_GetCmdResp6+0xe4>)
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	4a35      	ldr	r2, [pc, #212]	@ (800a530 <SDMMC_GetCmdResp6+0xe8>)
 800a45c:	fba2 2303 	umull	r2, r3, r2, r3
 800a460:	0a5b      	lsrs	r3, r3, #9
 800a462:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a466:	fb02 f303 	mul.w	r3, r2, r3
 800a46a:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800a46c:	69fb      	ldr	r3, [r7, #28]
 800a46e:	1e5a      	subs	r2, r3, #1
 800a470:	61fa      	str	r2, [r7, #28]
 800a472:	2b00      	cmp	r3, #0
 800a474:	d102      	bne.n	800a47c <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a476:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a47a:	e052      	b.n	800a522 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a480:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a482:	69bb      	ldr	r3, [r7, #24]
 800a484:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d0ef      	beq.n	800a46c <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800a48c:	69bb      	ldr	r3, [r7, #24]
 800a48e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a492:	2b00      	cmp	r3, #0
 800a494:	d1ea      	bne.n	800a46c <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a49a:	f003 0304 	and.w	r3, r3, #4
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d004      	beq.n	800a4ac <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	2204      	movs	r2, #4
 800a4a6:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a4a8:	2304      	movs	r3, #4
 800a4aa:	e03a      	b.n	800a522 <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a4b0:	f003 0301 	and.w	r3, r3, #1
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d004      	beq.n	800a4c2 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	2201      	movs	r2, #1
 800a4bc:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a4be:	2301      	movs	r3, #1
 800a4c0:	e02f      	b.n	800a522 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800a4c2:	68f8      	ldr	r0, [r7, #12]
 800a4c4:	f7ff fbba 	bl	8009c3c <SDMMC_GetCommandResponse>
 800a4c8:	4603      	mov	r3, r0
 800a4ca:	461a      	mov	r2, r3
 800a4cc:	7afb      	ldrb	r3, [r7, #11]
 800a4ce:	4293      	cmp	r3, r2
 800a4d0:	d001      	beq.n	800a4d6 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a4d2:	2301      	movs	r3, #1
 800a4d4:	e025      	b.n	800a522 <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	4a16      	ldr	r2, [pc, #88]	@ (800a534 <SDMMC_GetCmdResp6+0xec>)
 800a4da:	639a      	str	r2, [r3, #56]	@ 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800a4dc:	2100      	movs	r1, #0
 800a4de:	68f8      	ldr	r0, [r7, #12]
 800a4e0:	f7ff fbb9 	bl	8009c56 <SDMMC_GetResponse>
 800a4e4:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 800a4e6:	697b      	ldr	r3, [r7, #20]
 800a4e8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d106      	bne.n	800a4fe <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 800a4f0:	697b      	ldr	r3, [r7, #20]
 800a4f2:	0c1b      	lsrs	r3, r3, #16
 800a4f4:	b29a      	uxth	r2, r3
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 800a4fa:	2300      	movs	r3, #0
 800a4fc:	e011      	b.n	800a522 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800a4fe:	697b      	ldr	r3, [r7, #20]
 800a500:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a504:	2b00      	cmp	r3, #0
 800a506:	d002      	beq.n	800a50e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a508:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a50c:	e009      	b.n	800a522 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800a50e:	697b      	ldr	r3, [r7, #20]
 800a510:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a514:	2b00      	cmp	r3, #0
 800a516:	d002      	beq.n	800a51e <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a518:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a51c:	e001      	b.n	800a522 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a51e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800a522:	4618      	mov	r0, r3
 800a524:	3720      	adds	r7, #32
 800a526:	46bd      	mov	sp, r7
 800a528:	bd80      	pop	{r7, pc}
 800a52a:	bf00      	nop
 800a52c:	24000004 	.word	0x24000004
 800a530:	10624dd3 	.word	0x10624dd3
 800a534:	002000c5 	.word	0x002000c5

0800a538 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800a538:	b480      	push	{r7}
 800a53a:	b085      	sub	sp, #20
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800a540:	4b22      	ldr	r3, [pc, #136]	@ (800a5cc <SDMMC_GetCmdResp7+0x94>)
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	4a22      	ldr	r2, [pc, #136]	@ (800a5d0 <SDMMC_GetCmdResp7+0x98>)
 800a546:	fba2 2303 	umull	r2, r3, r2, r3
 800a54a:	0a5b      	lsrs	r3, r3, #9
 800a54c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a550:	fb02 f303 	mul.w	r3, r2, r3
 800a554:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	1e5a      	subs	r2, r3, #1
 800a55a:	60fa      	str	r2, [r7, #12]
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d102      	bne.n	800a566 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a560:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a564:	e02c      	b.n	800a5c0 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a56a:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a56c:	68bb      	ldr	r3, [r7, #8]
 800a56e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a572:	2b00      	cmp	r3, #0
 800a574:	d0ef      	beq.n	800a556 <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800a576:	68bb      	ldr	r3, [r7, #8]
 800a578:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d1ea      	bne.n	800a556 <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a584:	f003 0304 	and.w	r3, r3, #4
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d004      	beq.n	800a596 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	2204      	movs	r2, #4
 800a590:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a592:	2304      	movs	r3, #4
 800a594:	e014      	b.n	800a5c0 <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a59a:	f003 0301 	and.w	r3, r3, #1
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d004      	beq.n	800a5ac <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	2201      	movs	r2, #1
 800a5a6:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a5a8:	2301      	movs	r3, #1
 800a5aa:	e009      	b.n	800a5c0 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a5b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d002      	beq.n	800a5be <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	2240      	movs	r2, #64	@ 0x40
 800a5bc:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800a5be:	2300      	movs	r3, #0

}
 800a5c0:	4618      	mov	r0, r3
 800a5c2:	3714      	adds	r7, #20
 800a5c4:	46bd      	mov	sp, r7
 800a5c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ca:	4770      	bx	lr
 800a5cc:	24000004 	.word	0x24000004
 800a5d0:	10624dd3 	.word	0x10624dd3

0800a5d4 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800a5d4:	b480      	push	{r7}
 800a5d6:	b085      	sub	sp, #20
 800a5d8:	af00      	add	r7, sp, #0
 800a5da:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800a5dc:	4b11      	ldr	r3, [pc, #68]	@ (800a624 <SDMMC_GetCmdError+0x50>)
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	4a11      	ldr	r2, [pc, #68]	@ (800a628 <SDMMC_GetCmdError+0x54>)
 800a5e2:	fba2 2303 	umull	r2, r3, r2, r3
 800a5e6:	0a5b      	lsrs	r3, r3, #9
 800a5e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a5ec:	fb02 f303 	mul.w	r3, r2, r3
 800a5f0:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	1e5a      	subs	r2, r3, #1
 800a5f6:	60fa      	str	r2, [r7, #12]
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d102      	bne.n	800a602 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a5fc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a600:	e009      	b.n	800a616 <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a606:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d0f1      	beq.n	800a5f2 <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	4a06      	ldr	r2, [pc, #24]	@ (800a62c <SDMMC_GetCmdError+0x58>)
 800a612:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 800a614:	2300      	movs	r3, #0
}
 800a616:	4618      	mov	r0, r3
 800a618:	3714      	adds	r7, #20
 800a61a:	46bd      	mov	sp, r7
 800a61c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a620:	4770      	bx	lr
 800a622:	bf00      	nop
 800a624:	24000004 	.word	0x24000004
 800a628:	10624dd3 	.word	0x10624dd3
 800a62c:	002000c5 	.word	0x002000c5

0800a630 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800a630:	b480      	push	{r7}
 800a632:	b087      	sub	sp, #28
 800a634:	af00      	add	r7, sp, #0
 800a636:	60f8      	str	r0, [r7, #12]
 800a638:	60b9      	str	r1, [r7, #8]
 800a63a:	4613      	mov	r3, r2
 800a63c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800a63e:	2301      	movs	r3, #1
 800a640:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800a642:	2300      	movs	r3, #0
 800a644:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800a646:	4b1f      	ldr	r3, [pc, #124]	@ (800a6c4 <FATFS_LinkDriverEx+0x94>)
 800a648:	7a5b      	ldrb	r3, [r3, #9]
 800a64a:	b2db      	uxtb	r3, r3
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d131      	bne.n	800a6b4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800a650:	4b1c      	ldr	r3, [pc, #112]	@ (800a6c4 <FATFS_LinkDriverEx+0x94>)
 800a652:	7a5b      	ldrb	r3, [r3, #9]
 800a654:	b2db      	uxtb	r3, r3
 800a656:	461a      	mov	r2, r3
 800a658:	4b1a      	ldr	r3, [pc, #104]	@ (800a6c4 <FATFS_LinkDriverEx+0x94>)
 800a65a:	2100      	movs	r1, #0
 800a65c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800a65e:	4b19      	ldr	r3, [pc, #100]	@ (800a6c4 <FATFS_LinkDriverEx+0x94>)
 800a660:	7a5b      	ldrb	r3, [r3, #9]
 800a662:	b2db      	uxtb	r3, r3
 800a664:	4a17      	ldr	r2, [pc, #92]	@ (800a6c4 <FATFS_LinkDriverEx+0x94>)
 800a666:	009b      	lsls	r3, r3, #2
 800a668:	4413      	add	r3, r2
 800a66a:	68fa      	ldr	r2, [r7, #12]
 800a66c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800a66e:	4b15      	ldr	r3, [pc, #84]	@ (800a6c4 <FATFS_LinkDriverEx+0x94>)
 800a670:	7a5b      	ldrb	r3, [r3, #9]
 800a672:	b2db      	uxtb	r3, r3
 800a674:	461a      	mov	r2, r3
 800a676:	4b13      	ldr	r3, [pc, #76]	@ (800a6c4 <FATFS_LinkDriverEx+0x94>)
 800a678:	4413      	add	r3, r2
 800a67a:	79fa      	ldrb	r2, [r7, #7]
 800a67c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800a67e:	4b11      	ldr	r3, [pc, #68]	@ (800a6c4 <FATFS_LinkDriverEx+0x94>)
 800a680:	7a5b      	ldrb	r3, [r3, #9]
 800a682:	b2db      	uxtb	r3, r3
 800a684:	1c5a      	adds	r2, r3, #1
 800a686:	b2d1      	uxtb	r1, r2
 800a688:	4a0e      	ldr	r2, [pc, #56]	@ (800a6c4 <FATFS_LinkDriverEx+0x94>)
 800a68a:	7251      	strb	r1, [r2, #9]
 800a68c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800a68e:	7dbb      	ldrb	r3, [r7, #22]
 800a690:	3330      	adds	r3, #48	@ 0x30
 800a692:	b2da      	uxtb	r2, r3
 800a694:	68bb      	ldr	r3, [r7, #8]
 800a696:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800a698:	68bb      	ldr	r3, [r7, #8]
 800a69a:	3301      	adds	r3, #1
 800a69c:	223a      	movs	r2, #58	@ 0x3a
 800a69e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800a6a0:	68bb      	ldr	r3, [r7, #8]
 800a6a2:	3302      	adds	r3, #2
 800a6a4:	222f      	movs	r2, #47	@ 0x2f
 800a6a6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800a6a8:	68bb      	ldr	r3, [r7, #8]
 800a6aa:	3303      	adds	r3, #3
 800a6ac:	2200      	movs	r2, #0
 800a6ae:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800a6b4:	7dfb      	ldrb	r3, [r7, #23]
}
 800a6b6:	4618      	mov	r0, r3
 800a6b8:	371c      	adds	r7, #28
 800a6ba:	46bd      	mov	sp, r7
 800a6bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c0:	4770      	bx	lr
 800a6c2:	bf00      	nop
 800a6c4:	240005e0 	.word	0x240005e0

0800a6c8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800a6c8:	b580      	push	{r7, lr}
 800a6ca:	b082      	sub	sp, #8
 800a6cc:	af00      	add	r7, sp, #0
 800a6ce:	6078      	str	r0, [r7, #4]
 800a6d0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800a6d2:	2200      	movs	r2, #0
 800a6d4:	6839      	ldr	r1, [r7, #0]
 800a6d6:	6878      	ldr	r0, [r7, #4]
 800a6d8:	f7ff ffaa 	bl	800a630 <FATFS_LinkDriverEx>
 800a6dc:	4603      	mov	r3, r0
}
 800a6de:	4618      	mov	r0, r3
 800a6e0:	3708      	adds	r7, #8
 800a6e2:	46bd      	mov	sp, r7
 800a6e4:	bd80      	pop	{r7, pc}

0800a6e6 <memset>:
 800a6e6:	4402      	add	r2, r0
 800a6e8:	4603      	mov	r3, r0
 800a6ea:	4293      	cmp	r3, r2
 800a6ec:	d100      	bne.n	800a6f0 <memset+0xa>
 800a6ee:	4770      	bx	lr
 800a6f0:	f803 1b01 	strb.w	r1, [r3], #1
 800a6f4:	e7f9      	b.n	800a6ea <memset+0x4>
	...

0800a6f8 <__libc_init_array>:
 800a6f8:	b570      	push	{r4, r5, r6, lr}
 800a6fa:	4d0d      	ldr	r5, [pc, #52]	@ (800a730 <__libc_init_array+0x38>)
 800a6fc:	4c0d      	ldr	r4, [pc, #52]	@ (800a734 <__libc_init_array+0x3c>)
 800a6fe:	1b64      	subs	r4, r4, r5
 800a700:	10a4      	asrs	r4, r4, #2
 800a702:	2600      	movs	r6, #0
 800a704:	42a6      	cmp	r6, r4
 800a706:	d109      	bne.n	800a71c <__libc_init_array+0x24>
 800a708:	4d0b      	ldr	r5, [pc, #44]	@ (800a738 <__libc_init_array+0x40>)
 800a70a:	4c0c      	ldr	r4, [pc, #48]	@ (800a73c <__libc_init_array+0x44>)
 800a70c:	f000 f818 	bl	800a740 <_init>
 800a710:	1b64      	subs	r4, r4, r5
 800a712:	10a4      	asrs	r4, r4, #2
 800a714:	2600      	movs	r6, #0
 800a716:	42a6      	cmp	r6, r4
 800a718:	d105      	bne.n	800a726 <__libc_init_array+0x2e>
 800a71a:	bd70      	pop	{r4, r5, r6, pc}
 800a71c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a720:	4798      	blx	r3
 800a722:	3601      	adds	r6, #1
 800a724:	e7ee      	b.n	800a704 <__libc_init_array+0xc>
 800a726:	f855 3b04 	ldr.w	r3, [r5], #4
 800a72a:	4798      	blx	r3
 800a72c:	3601      	adds	r6, #1
 800a72e:	e7f2      	b.n	800a716 <__libc_init_array+0x1e>
 800a730:	0800a784 	.word	0x0800a784
 800a734:	0800a784 	.word	0x0800a784
 800a738:	0800a784 	.word	0x0800a784
 800a73c:	0800a788 	.word	0x0800a788

0800a740 <_init>:
 800a740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a742:	bf00      	nop
 800a744:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a746:	bc08      	pop	{r3}
 800a748:	469e      	mov	lr, r3
 800a74a:	4770      	bx	lr

0800a74c <_fini>:
 800a74c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a74e:	bf00      	nop
 800a750:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a752:	bc08      	pop	{r3}
 800a754:	469e      	mov	lr, r3
 800a756:	4770      	bx	lr
