// Seed: 1948750571
`timescale 1ps / 1ps
module module_0 (
    input reg id_0,
    output id_1,
    output id_2,
    input id_3,
    output id_4,
    output logic id_5
);
  logic id_6;
  always #({id_6, id_0 >> 1}) id_4 <= id_0;
  assign id_1 = 1 >> 1;
  assign id_2 = 1'b0;
  defparam id_7.id_8 = 1;
endmodule
