#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Dec 17 13:31:52 2018
# Process ID: 7620
# Current directory: F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12432 F:\Project\RG-2018-YF-001\FPGA\YF-012-V2.1-FPGA\YF-012-V1.0-FPGA\YF-012-V1.0-FPGA.xpr
# Log file: F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/vivado.log
# Journal file: F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.xpr
open_bd_design {F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/design_ps.bd}
set_property location {2 520 1467} [get_bd_cells DataGen_3ch_0]
undo
