
*** Running vivado
    with args -log DispNumber_sch.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DispNumber_sch.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source DispNumber_sch.tcl -notrace
Command: synth_design -top DispNumber_sch -part xc7k160tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28952 
WARNING: [Synth 8-2490] overwriting previous definition of module AND2 [C:/Users/15390/Desktop/DD/Mylab/lab6/DispNumber_sch/DispNumber_sch.srcs/sources_1/imports/new/AND2.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module AND3 [C:/Users/15390/Desktop/DD/Mylab/lab6/DispNumber_sch/DispNumber_sch.srcs/sources_1/imports/new/AND3.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module AND4 [C:/Users/15390/Desktop/DD/Mylab/lab6/DispNumber_sch/DispNumber_sch.srcs/sources_1/imports/new/AND4.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module INV [C:/Users/15390/Desktop/DD/Mylab/lab6/DispNumber_sch/DispNumber_sch.srcs/sources_1/imports/new/INV.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module OR2 [C:/Users/15390/Desktop/DD/Mylab/lab6/DispNumber_sch/DispNumber_sch.srcs/sources_1/imports/new/OR2.v:9]
WARNING: [Synth 8-2490] overwriting previous definition of module OR3 [C:/Users/15390/Desktop/DD/Mylab/lab6/DispNumber_sch/DispNumber_sch.srcs/sources_1/imports/new/OR3.v:9]
WARNING: [Synth 8-2490] overwriting previous definition of module OR4 [C:/Users/15390/Desktop/DD/Mylab/lab6/DispNumber_sch/DispNumber_sch.srcs/sources_1/imports/new/OR4.v:9]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 758.715 ; gain = 181.625
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DispNumber_sch' [C:/Users/15390/Desktop/DD/Mylab/lab6/DispNumber_sch/DispNumber_sch.srcs/sources_1/new/DispNumber_sch.v:24]
INFO: [Synth 8-6157] synthesizing module 'MyMC14495' [C:/Users/15390/Desktop/DD/Mylab/lab6/DispNumber_sch/DispNumber_sch.srcs/sources_1/imports/new/MyMC14495.v:2]
INFO: [Synth 8-6157] synthesizing module 'AND4' [C:/Users/15390/Desktop/DD/Mylab/lab6/DispNumber_sch/DispNumber_sch.srcs/sources_1/imports/new/AND4.v:23]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'AND4' (1#1) [C:/Users/15390/Desktop/DD/Mylab/lab6/DispNumber_sch/DispNumber_sch.srcs/sources_1/imports/new/AND4.v:23]
INFO: [Synth 8-6157] synthesizing module 'AND3' [C:/Users/15390/Desktop/DD/Mylab/lab6/DispNumber_sch/DispNumber_sch.srcs/sources_1/imports/new/AND3.v:23]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'AND3' (2#1) [C:/Users/15390/Desktop/DD/Mylab/lab6/DispNumber_sch/DispNumber_sch.srcs/sources_1/imports/new/AND3.v:23]
INFO: [Synth 8-6157] synthesizing module 'AND2' [C:/Users/15390/Desktop/DD/Mylab/lab6/DispNumber_sch/DispNumber_sch.srcs/sources_1/imports/new/AND2.v:23]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'AND2' (3#1) [C:/Users/15390/Desktop/DD/Mylab/lab6/DispNumber_sch/DispNumber_sch.srcs/sources_1/imports/new/AND2.v:23]
INFO: [Synth 8-6157] synthesizing module 'INV' [C:/Users/15390/Desktop/DD/Mylab/lab6/DispNumber_sch/DispNumber_sch.srcs/sources_1/imports/new/INV.v:23]
INFO: [Synth 8-6155] done synthesizing module 'INV' (4#1) [C:/Users/15390/Desktop/DD/Mylab/lab6/DispNumber_sch/DispNumber_sch.srcs/sources_1/imports/new/INV.v:23]
INFO: [Synth 8-6157] synthesizing module 'OR4' [C:/Users/15390/Desktop/DD/Mylab/lab6/DispNumber_sch/DispNumber_sch.srcs/sources_1/imports/new/OR4.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'OR4' (5#1) [C:/Users/15390/Desktop/DD/Mylab/lab6/DispNumber_sch/DispNumber_sch.srcs/sources_1/imports/new/OR4.v:9]
INFO: [Synth 8-6157] synthesizing module 'OR3' [C:/Users/15390/Desktop/DD/Mylab/lab6/DispNumber_sch/DispNumber_sch.srcs/sources_1/imports/new/OR3.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'OR3' (6#1) [C:/Users/15390/Desktop/DD/Mylab/lab6/DispNumber_sch/DispNumber_sch.srcs/sources_1/imports/new/OR3.v:9]
INFO: [Synth 8-6157] synthesizing module 'OR2' [C:/Users/15390/Desktop/DD/Mylab/lab6/DispNumber_sch/DispNumber_sch.srcs/sources_1/imports/new/OR2.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'OR2' (7#1) [C:/Users/15390/Desktop/DD/Mylab/lab6/DispNumber_sch/DispNumber_sch.srcs/sources_1/imports/new/OR2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MyMC14495' (8#1) [C:/Users/15390/Desktop/DD/Mylab/lab6/DispNumber_sch/DispNumber_sch.srcs/sources_1/imports/new/MyMC14495.v:2]
INFO: [Synth 8-6155] done synthesizing module 'DispNumber_sch' (9#1) [C:/Users/15390/Desktop/DD/Mylab/lab6/DispNumber_sch/DispNumber_sch.srcs/sources_1/new/DispNumber_sch.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 796.988 ; gain = 219.898
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 796.988 ; gain = 219.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 796.988 ; gain = 219.898
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/15390/Desktop/DD/Mylab/lab6/DispNumber_sch/DispNumber_sch.srcs/constrs_1/new/lab6.xdc]
Finished Parsing XDC File [C:/Users/15390/Desktop/DD/Mylab/lab6/DispNumber_sch/DispNumber_sch.srcs/constrs_1/new/lab6.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/15390/Desktop/DD/Mylab/lab6/DispNumber_sch/DispNumber_sch.srcs/constrs_1/new/lab6.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DispNumber_sch_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DispNumber_sch_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 933.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 933.543 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 933.543 ; gain = 356.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 933.543 ; gain = 356.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 933.543 ; gain = 356.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 933.543 ; gain = 356.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 933.543 ; gain = 356.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:01:06 . Memory (MB): peak = 933.543 ; gain = 356.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:01:06 . Memory (MB): peak = 933.543 ; gain = 356.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:01:06 . Memory (MB): peak = 933.543 ; gain = 356.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:01:12 . Memory (MB): peak = 933.727 ; gain = 356.637
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:01:12 . Memory (MB): peak = 933.727 ; gain = 356.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:01:12 . Memory (MB): peak = 933.727 ; gain = 356.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:01:12 . Memory (MB): peak = 933.727 ; gain = 356.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:01:12 . Memory (MB): peak = 933.727 ; gain = 356.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:01:12 . Memory (MB): peak = 933.727 ; gain = 356.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     5|
|2     |LUT5 |     7|
|3     |IBUF |    10|
|4     |OBUF |    12|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    34|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:01:12 . Memory (MB): peak = 933.727 ; gain = 356.637
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:01:06 . Memory (MB): peak = 933.727 ; gain = 220.082
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:01:13 . Memory (MB): peak = 933.727 ; gain = 356.637
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 953.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:29 . Memory (MB): peak = 953.672 ; gain = 648.852
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 953.672 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/15390/Desktop/DD/Mylab/lab6/DispNumber_sch/DispNumber_sch.runs/synth_1/DispNumber_sch.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DispNumber_sch_utilization_synth.rpt -pb DispNumber_sch_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  8 17:02:34 2023...
