This is simple adder circuit verilog using the four primary levels of abstraction used in verilog:
  Behavioural
  Dataflow
  Structural
  Switch-leveling modeling.
  
