{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695127065393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695127065393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 19 21:37:45 2023 " "Processing started: Tue Sep 19 21:37:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695127065393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695127065393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off week3_1_2 -c week3_1_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off week3_1_2 -c week3_1_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695127065393 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695127065799 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695127065799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_to_binary_converter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decimal_to_binary_converter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_to_binary_converter " "Found entity 1: decimal_to_binary_converter" {  } { { "decimal_to_binary_converter.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week3_1_2/decimal_to_binary_converter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695127073485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695127073485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_bits_compare.bdf 1 1 " "Found 1 design units, including 1 entities, in source file two_bits_compare.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 two_bits_compare " "Found entity 1: two_bits_compare" {  } { { "two_bits_compare.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week3_1_2/two_bits_compare.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695127073485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695127073485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week3_1_2/half_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695127073485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695127073485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week3_1_2/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695127073500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695127073500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bits_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file four_bits_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_bits_adder " "Found entity 1: four_bits_adder" {  } { { "four_bits_adder.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week3_1_2/four_bits_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695127073500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695127073500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_to_eleven_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file zero_to_eleven_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 zero_to_eleven_adder " "Found entity 1: zero_to_eleven_adder" {  } { { "zero_to_eleven_adder.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week3_1_2/zero_to_eleven_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695127073500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695127073500 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "zero_to_eleven_adder " "Elaborating entity \"zero_to_eleven_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695127073516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bits_adder four_bits_adder:inst1 " "Elaborating entity \"four_bits_adder\" for hierarchy \"four_bits_adder:inst1\"" {  } { { "zero_to_eleven_adder.bdf" "inst1" { Schematic "C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week3_1_2/zero_to_eleven_adder.bdf" { { 256 648 768 448 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695127073516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder four_bits_adder:inst1\|full_adder:inst " "Elaborating entity \"full_adder\" for hierarchy \"four_bits_adder:inst1\|full_adder:inst\"" {  } { { "four_bits_adder.bdf" "inst" { Schematic "C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week3_1_2/four_bits_adder.bdf" { { 176 808 960 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695127073516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder four_bits_adder:inst1\|full_adder:inst\|half_adder:inst1 " "Elaborating entity \"half_adder\" for hierarchy \"four_bits_adder:inst1\|full_adder:inst\|half_adder:inst1\"" {  } { { "full_adder.bdf" "inst1" { Schematic "C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week3_1_2/full_adder.bdf" { { 152 600 696 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695127073532 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst " "Block or symbol \"AND2\" of instance \"inst\" overlaps another block or symbol" {  } { { "half_adder.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week3_1_2/half_adder.bdf" { { 224 480 544 272 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1695127073532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimal_to_binary_converter decimal_to_binary_converter:inst " "Elaborating entity \"decimal_to_binary_converter\" for hierarchy \"decimal_to_binary_converter:inst\"" {  } { { "zero_to_eleven_adder.bdf" "inst" { Schematic "C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week3_1_2/zero_to_eleven_adder.bdf" { { 96 272 368 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695127073532 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A0 " "No output dependent on input pin \"A0\"" {  } { { "zero_to_eleven_adder.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week3_1_2/zero_to_eleven_adder.bdf" { { 120 -8 160 136 "A0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695127073719 "|zero_to_eleven_adder|A0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B0 " "No output dependent on input pin \"B0\"" {  } { { "zero_to_eleven_adder.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week3_1_2/zero_to_eleven_adder.bdf" { { 440 -8 160 456 "B0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695127073719 "|zero_to_eleven_adder|B0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1695127073719 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695127073719 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695127073719 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695127073719 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695127073719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695127073735 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 19 21:37:53 2023 " "Processing ended: Tue Sep 19 21:37:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695127073735 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695127073735 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695127073735 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695127073735 ""}
