Fitter Status : Successful - Sat Mar 30 01:18:34 2024
Quartus Prime Version : 23.1std.0 Build 991 11/28/2023 SC Lite Edition
Revision Name : FPGA_coursework
Top-level Entity Name : main_top_module
Family : MAX 10
Device : 10M50DAF484C7G
Timing Models : Final
Total logic elements : 1,783 / 49,760 ( 4 % )
    Total combinational functions : 1,565 / 49,760 ( 3 % )
    Dedicated logic registers : 588 / 49,760 ( 1 % )
Total registers : 588
Total pins : 33 / 360 ( 9 % )
Total virtual pins : 0
Total memory bits : 0 / 1,677,312 ( 0 % )
Embedded Multiplier 9-bit elements : 0 / 288 ( 0 % )
Total PLLs : 0 / 4 ( 0 % )
UFM blocks : 0 / 1 ( 0 % )
ADC blocks : 0 / 2 ( 0 % )
