// Seed: 3858108797
module module_0 (
    output logic id_0,
    output tri1 id_1,
    input logic id_2,
    input id_3
);
  assign id_1[1] = id_2;
  logic id_4 = 1'b0;
endmodule
