library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dcd is 
	port (clk : in std_logic;
			d : in std_logic_vector;
			q : out std_logic_vector);
end dcd;

architecture behavioural of dcd is
begin

	process(clk)
	begin
	
		case d is 
			when "a" => q <= "1110111";
			
		end case;
		
	end process;
	
end behavioural;