# //  Questa Sim
# //  Version 10.7a linux Mar 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -Lf /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim -L /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work -L /home/ecegrid/a/ece337/Class0.5u/GOLD_LIB "+no_glitch_msg" -coverage -voptargs="+acc" -suppress 12110 -i -t ps source_work.tb_ahb_tx_cdl 
# Start time: 08:50:07 on Apr 28,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "encoder(fast)".
# Loading sv_std.std
# Loading work.tb_ahb_tx_cdl(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_tx_cdl(fast)
# Loading work.ahb_slave(fast)
# Loading work.tx(fast)
# Loading work.flex_counter(fast)
# Loading work.flex_pts_sr(fast)
# Loading work.encoder(fast)
# Loading work.control_logic(fast)
# Loading work.data_buffer(fast)
add wave -position insertpoint  \
sim:/tb_ahb_tx_cdl/tb_test_case_num \
sim:/tb_ahb_tx_cdl/tb_test_case
add wave -position insertpoint  \
sim:/tb_ahb_tx_cdl/tb_n_rst \
sim:/tb_ahb_tx_cdl/tb_clk
add wave -position insertpoint  \
sim:/tb_ahb_tx_cdl/tb_hwrite \
sim:/tb_ahb_tx_cdl/tb_hwdata \
sim:/tb_ahb_tx_cdl/tb_htrans \
sim:/tb_ahb_tx_cdl/tb_hsize \
sim:/tb_ahb_tx_cdl/tb_hsel \
sim:/tb_ahb_tx_cdl/tb_hresp \
sim:/tb_ahb_tx_cdl/tb_hready \
sim:/tb_ahb_tx_cdl/tb_hrdata \
sim:/tb_ahb_tx_cdl/tb_hburst \
sim:/tb_ahb_tx_cdl/tb_haddr
add wave -position insertpoint  \
sim:/tb_ahb_tx_cdl/tb_dplus_out \
sim:/tb_ahb_tx_cdl/tb_dmode \
sim:/tb_ahb_tx_cdl/tb_dminus_out
add wave -position insertpoint  \
sim:/tb_ahb_tx_cdl/DUT/DB/buffer_occupancy
run -all
# ** Error: Incorrect 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_tx_cdl.check_outputs File: source/tb_ahb_tx_cdl.sv Line: 282
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_tx_cdl.check_outputs File: source/tb_ahb_tx_cdl.sv Line: 290
# ** Error: Incorrect 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_tx_cdl.check_outputs File: source/tb_ahb_tx_cdl.sv Line: 298
# ** Error: Incorrect 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_tx_cdl.check_outputs File: source/tb_ahb_tx_cdl.sv Line: 282
# ** Error: Incorrect 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_tx_cdl.check_outputs File: source/tb_ahb_tx_cdl.sv Line: 290
# ** Error: Incorrect 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_tx_cdl.check_outputs File: source/tb_ahb_tx_cdl.sv Line: 298
# ** Note: $stop    : source/tb_ahb_tx_cdl.sv(383)
#    Time: 230100 ps  Iteration: 0  Instance: /tb_ahb_tx_cdl
# Break in Module tb_ahb_tx_cdl at source/tb_ahb_tx_cdl.sv line 383
add wave -position insertpoint  \
sim:/tb_ahb_tx_cdl/DUT/AHB/state \
sim:/tb_ahb_tx_cdl/DUT/AHB/mem
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.tb_ahb_tx_cdl(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_tx_cdl(fast)
# Loading work.ahb_slave(fast)
# Loading work.tx(fast)
# Loading work.flex_counter(fast)
# Loading work.flex_pts_sr(fast)
# Loading work.encoder(fast)
# Loading work.control_logic(fast)
# Loading work.data_buffer(fast)
run -al
# ** Error: Incorrect 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_tx_cdl.check_outputs File: source/tb_ahb_tx_cdl.sv Line: 282
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_tx_cdl.check_outputs File: source/tb_ahb_tx_cdl.sv Line: 290
# ** Error: Incorrect 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_tx_cdl.check_outputs File: source/tb_ahb_tx_cdl.sv Line: 298
# ** Error: Incorrect 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_tx_cdl.check_outputs File: source/tb_ahb_tx_cdl.sv Line: 282
# ** Error: Incorrect 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_tx_cdl.check_outputs File: source/tb_ahb_tx_cdl.sv Line: 290
# ** Error: Incorrect 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_tx_cdl.check_outputs File: source/tb_ahb_tx_cdl.sv Line: 298
# ** Note: $stop    : source/tb_ahb_tx_cdl.sv(383)
#    Time: 230100 ps  Iteration: 0  Instance: /tb_ahb_tx_cdl
# Break in Module tb_ahb_tx_cdl at source/tb_ahb_tx_cdl.sv line 383
add wave -position insertpoint  \
sim:/tb_ahb_tx_cdl/DUT/DB/tx_data \
sim:/tb_ahb_tx_cdl/DUT/DB/store_tx_data
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.tb_ahb_tx_cdl(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_tx_cdl(fast)
# Loading work.ahb_slave(fast)
# Loading work.tx(fast)
# Loading work.flex_counter(fast)
# Loading work.flex_pts_sr(fast)
# Loading work.encoder(fast)
# Loading work.control_logic(fast)
# Loading work.data_buffer(fast)
run -all
# ** Error: Incorrect 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_tx_cdl.check_outputs File: source/tb_ahb_tx_cdl.sv Line: 282
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_tx_cdl.check_outputs File: source/tb_ahb_tx_cdl.sv Line: 290
# ** Error: Incorrect 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_tx_cdl.check_outputs File: source/tb_ahb_tx_cdl.sv Line: 298
# ** Error: Incorrect 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_tx_cdl.check_outputs File: source/tb_ahb_tx_cdl.sv Line: 282
# ** Error: Incorrect 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_tx_cdl.check_outputs File: source/tb_ahb_tx_cdl.sv Line: 290
# ** Error: Incorrect 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_tx_cdl.check_outputs File: source/tb_ahb_tx_cdl.sv Line: 298
# ** Note: $stop    : source/tb_ahb_tx_cdl.sv(383)
#    Time: 230100 ps  Iteration: 0  Instance: /tb_ahb_tx_cdl
# Break in Module tb_ahb_tx_cdl at source/tb_ahb_tx_cdl.sv line 383
add wave -position insertpoint  \
sim:/tb_ahb_tx_cdl/DUT/DB/buffer
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ecegrid/a/mg56/ECE337_CDL/wave1.do
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.tb_ahb_tx_cdl(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.ahb_lite_bus_cdl(fast)
# Loading work.ahb_tx_cdl(fast)
# Loading work.ahb_slave(fast)
# Loading work.tx(fast)
# Loading work.flex_counter(fast)
# Loading work.flex_pts_sr(fast)
# Loading work.encoder(fast)
# Loading work.control_logic(fast)
# Loading work.data_buffer(fast)
run -all
# ** Error: Incorrect 'tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_tx_cdl.check_outputs File: source/tb_ahb_tx_cdl.sv Line: 282
# ** Error: Incorrect 'tx_packet' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_tx_cdl.check_outputs File: source/tb_ahb_tx_cdl.sv Line: 290
# ** Error: Incorrect 'store_tx_data' output during Alligned Write Transfer 1 Byte test case
#    Time: 130 ns  Scope: tb_ahb_tx_cdl.check_outputs File: source/tb_ahb_tx_cdl.sv Line: 298
# ** Error: Incorrect 'tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_tx_cdl.check_outputs File: source/tb_ahb_tx_cdl.sv Line: 282
# ** Error: Incorrect 'tx_packet' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_tx_cdl.check_outputs File: source/tb_ahb_tx_cdl.sv Line: 290
# ** Error: Incorrect 'store_tx_data' output during Un-alligned Write Transfer 1 Byte test case
#    Time: 220 ns  Scope: tb_ahb_tx_cdl.check_outputs File: source/tb_ahb_tx_cdl.sv Line: 298
# ** Note: $stop    : source/tb_ahb_tx_cdl.sv(383)
#    Time: 230100 ps  Iteration: 0  Instance: /tb_ahb_tx_cdl
# Break in Module tb_ahb_tx_cdl at source/tb_ahb_tx_cdl.sv line 383
