# over-constraint to 200 MHz -> Design meets 100 MHz target
create_clock -period 5.00 -name clk [get_ports clk]
