$date
	Tue Oct 25 23:32:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module two_bit_comparator_tb $end
$var wire 1 ! out $end
$var reg 2 " a [1:0] $end
$var reg 2 # b [1:0] $end
$scope module uut $end
$var wire 2 $ A [1:0] $end
$var wire 2 % B [1:0] $end
$var wire 1 ! O $end
$var wire 1 & p1 $end
$var wire 1 ' p0 $end
$scope module bit0 $end
$var wire 1 ' eq $end
$var wire 1 ( i0 $end
$var wire 1 ) i1 $end
$var wire 1 * p0 $end
$var wire 1 + p1 $end
$upscope $end
$scope module bit1 $end
$var wire 1 & eq $end
$var wire 1 , i0 $end
$var wire 1 - i1 $end
$var wire 1 . p0 $end
$var wire 1 / p1 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1/
0.
0-
0,
1+
0*
0)
0(
1'
1&
b0 %
b0 $
b0 #
b0 "
1!
$end
#40000
0!
0'
0&
0+
0/
1)
1,
b1 #
b1 %
b10 "
b10 $
#80000
1!
1'
1+
1&
1.
0)
1-
b10 #
b10 %
#120000
0+
1/
1*
0.
1)
0-
1(
0,
b1 #
b1 %
b1 "
b1 $
#160000
