# Reading D:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do lru.sv
# ** Error: bad option "lru(lru_number,": must be blank, cget, configure, copy, data, get, put, read, redither, transparency, or write
# Error in macro ./lru.sv line 1
# bad option "lru(lru_number,": must be blank, cget, configure, copy, data, get, put, read, redither, transparency, or write
#     while executing
# "module lru(lru_number, lru_update, add_cache, reset, clk)"
do lru.sv
# ** Error: bad option "lru": must be blank, cget, configure, copy, data, get, put, read, redither, transparency, or write
# Error in macro ./lru.sv line 1
# bad option "lru": must be blank, cget, configure, copy, data, get, put, read, redither, transparency, or write
#     while executing
# "module lru (lru_number, lru_update, add_cache, reset, clk)"
do runlab_lru.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:31 on May 23,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 22:33:31 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:31 on May 23,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 22:33:32 on May 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:32 on May 23,2021
# vlog -reportprogress 300 ./bytecutter.sv 
# -- Compiling module bytecutter
# -- Compiling module bytecutter_testbench
# 
# Top level modules:
# 	bytecutter_testbench
# End time: 22:33:32 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:32 on May 23,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 22:33:32 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:33:32 on May 23,2021
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# ** Error: ./register.sv(19): (vlog-2730) Undefined variable: 'next'.
# End time: 22:33:32 on May 23,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_lru.do line 11
# D:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./register.sv""
do runlab_lru.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:04 on May 23,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 22:34:04 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:04 on May 23,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 22:34:04 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:04 on May 23,2021
# vlog -reportprogress 300 ./bytecutter.sv 
# -- Compiling module bytecutter
# -- Compiling module bytecutter_testbench
# 
# Top level modules:
# 	bytecutter_testbench
# End time: 22:34:04 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:04 on May 23,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 22:34:04 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:04 on May 23,2021
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 22:34:04 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:04 on May 23,2021
# vlog -reportprogress 300 ./lru.sv 
# -- Compiling module lru
# ** Error: ./lru.sv(93): 'r0_6' already declared in this scope.
# ** Error: ./lru.sv(94): 'r0_6' already declared in this scope.
# ** Error: ./lru.sv(95): 'r0_6' already declared in this scope.
# ** Error: ./lru.sv(96): 'r0_6' already declared in this scope.
# ** Error: ./lru.sv(97): 'r0_6' already declared in this scope.
# ** Error: ./lru.sv(98): 'r0_6' already declared in this scope.
# ** Error: ./lru.sv(99): 'r0_6' already declared in this scope.
# ** Error (suppressible): ./lru.sv(160): (vlog-2388) 'off_1' already declared in this scope (lru).
# ** Error (suppressible): ./lru.sv(161): (vlog-2388) 'off_2' already declared in this scope (lru).
# ** Error (suppressible): ./lru.sv(162): (vlog-2388) 'off_3' already declared in this scope (lru).
# ** Error (suppressible): ./lru.sv(163): (vlog-2388) 'off_4' already declared in this scope (lru).
# ** Error (suppressible): ./lru.sv(164): (vlog-2388) 'off_5' already declared in this scope (lru).
# ** Error (suppressible): ./lru.sv(165): (vlog-2388) 'off_6' already declared in this scope (lru).
# ** Error (suppressible): ./lru.sv(166): (vlog-2388) 'off_7' already declared in this scope (lru).
# -- Compiling module lru_testbench
# ** Error: ./lru.sv(179): (vlog-2730) Undefined variable: 'clk'.
# ** Error (suppressible): ./lru.sv(181): (vlog-2388) 'clk' already declared in this scope (lru_testbench).
# ** Error: (vlog-13069) ./lru.sv(188): near ",": syntax error, unexpected ',', expecting ';'.
# ** Error: (vlog-13069) ./lru.sv(192): near ",": syntax error, unexpected ',', expecting ';'.
# ** Error: (vlog-13069) ./lru.sv(193): near ",": syntax error, unexpected ',', expecting ';'.
# ** Error: (vlog-13069) ./lru.sv(194): near ",": syntax error, unexpected ',', expecting ';'.
# ** Error: (vlog-13069) ./lru.sv(195): near ",": syntax error, unexpected ',', expecting ';'.
# End time: 22:34:04 on May 23,2021, Elapsed time: 0:00:00
# Errors: 21, Warnings: 0
# ** Error: D:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_lru.do line 12
# D:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./lru.sv""
do runlab_lru.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:29 on May 23,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 22:34:29 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:29 on May 23,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 22:34:29 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:29 on May 23,2021
# vlog -reportprogress 300 ./bytecutter.sv 
# -- Compiling module bytecutter
# -- Compiling module bytecutter_testbench
# 
# Top level modules:
# 	bytecutter_testbench
# End time: 22:34:29 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:29 on May 23,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 22:34:29 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:29 on May 23,2021
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 22:34:29 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:29 on May 23,2021
# vlog -reportprogress 300 ./lru.sv 
# -- Compiling module lru
# ** Error: ./lru.sv(93): 'r0_6' already declared in this scope.
# ** Error: ./lru.sv(94): 'r0_6' already declared in this scope.
# ** Error: ./lru.sv(95): 'r0_6' already declared in this scope.
# ** Error: ./lru.sv(96): 'r0_6' already declared in this scope.
# ** Error: ./lru.sv(97): 'r0_6' already declared in this scope.
# ** Error: ./lru.sv(98): 'r0_6' already declared in this scope.
# ** Error: ./lru.sv(99): 'r0_6' already declared in this scope.
# ** Error (suppressible): ./lru.sv(160): (vlog-2388) 'off_1' already declared in this scope (lru).
# ** Error (suppressible): ./lru.sv(161): (vlog-2388) 'off_2' already declared in this scope (lru).
# ** Error (suppressible): ./lru.sv(162): (vlog-2388) 'off_3' already declared in this scope (lru).
# ** Error (suppressible): ./lru.sv(163): (vlog-2388) 'off_4' already declared in this scope (lru).
# ** Error (suppressible): ./lru.sv(164): (vlog-2388) 'off_5' already declared in this scope (lru).
# ** Error (suppressible): ./lru.sv(165): (vlog-2388) 'off_6' already declared in this scope (lru).
# ** Error (suppressible): ./lru.sv(166): (vlog-2388) 'off_7' already declared in this scope (lru).
# -- Compiling module lru_testbench
# ** Error: ./lru.sv(179): (vlog-2730) Undefined variable: 'clk'.
# ** Error (suppressible): ./lru.sv(181): (vlog-2388) 'clk' already declared in this scope (lru_testbench).
# End time: 22:34:29 on May 23,2021, Elapsed time: 0:00:00
# Errors: 16, Warnings: 0
# ** Error: D:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_lru.do line 12
# D:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./lru.sv""
do runlab_lru.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:51 on May 23,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 22:34:51 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:51 on May 23,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 22:34:51 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:51 on May 23,2021
# vlog -reportprogress 300 ./bytecutter.sv 
# -- Compiling module bytecutter
# -- Compiling module bytecutter_testbench
# 
# Top level modules:
# 	bytecutter_testbench
# End time: 22:34:51 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:51 on May 23,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 22:34:51 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:51 on May 23,2021
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 22:34:51 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:34:51 on May 23,2021
# vlog -reportprogress 300 ./lru.sv 
# -- Compiling module lru
# ** Error: ./lru.sv(93): 'r0_6' already declared in this scope.
# ** Error: ./lru.sv(94): 'r0_6' already declared in this scope.
# ** Error: ./lru.sv(95): 'r0_6' already declared in this scope.
# ** Error: ./lru.sv(96): 'r0_6' already declared in this scope.
# ** Error: ./lru.sv(97): 'r0_6' already declared in this scope.
# ** Error: ./lru.sv(98): 'r0_6' already declared in this scope.
# ** Error: ./lru.sv(99): 'r0_6' already declared in this scope.
# ** Error (suppressible): ./lru.sv(160): (vlog-2388) 'off_1' already declared in this scope (lru).
# ** Error (suppressible): ./lru.sv(161): (vlog-2388) 'off_2' already declared in this scope (lru).
# ** Error (suppressible): ./lru.sv(162): (vlog-2388) 'off_3' already declared in this scope (lru).
# ** Error (suppressible): ./lru.sv(163): (vlog-2388) 'off_4' already declared in this scope (lru).
# ** Error (suppressible): ./lru.sv(164): (vlog-2388) 'off_5' already declared in this scope (lru).
# ** Error (suppressible): ./lru.sv(165): (vlog-2388) 'off_6' already declared in this scope (lru).
# ** Error (suppressible): ./lru.sv(166): (vlog-2388) 'off_7' already declared in this scope (lru).
# -- Compiling module lru_testbench
# End time: 22:34:51 on May 23,2021, Elapsed time: 0:00:00
# Errors: 14, Warnings: 0
# ** Error: D:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_lru.do line 12
# D:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./lru.sv""
do runlab_lru.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:37 on May 23,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 22:35:37 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:37 on May 23,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 22:35:37 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:37 on May 23,2021
# vlog -reportprogress 300 ./bytecutter.sv 
# -- Compiling module bytecutter
# -- Compiling module bytecutter_testbench
# 
# Top level modules:
# 	bytecutter_testbench
# End time: 22:35:37 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:37 on May 23,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 22:35:37 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:37 on May 23,2021
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 22:35:37 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:37 on May 23,2021
# vlog -reportprogress 300 ./lru.sv 
# -- Compiling module lru
# ** Error (suppressible): ./lru.sv(160): (vlog-2388) 'off_1' already declared in this scope (lru).
# ** Error (suppressible): ./lru.sv(161): (vlog-2388) 'off_2' already declared in this scope (lru).
# ** Error (suppressible): ./lru.sv(162): (vlog-2388) 'off_3' already declared in this scope (lru).
# ** Error (suppressible): ./lru.sv(163): (vlog-2388) 'off_4' already declared in this scope (lru).
# ** Error (suppressible): ./lru.sv(164): (vlog-2388) 'off_5' already declared in this scope (lru).
# ** Error (suppressible): ./lru.sv(165): (vlog-2388) 'off_6' already declared in this scope (lru).
# ** Error (suppressible): ./lru.sv(166): (vlog-2388) 'off_7' already declared in this scope (lru).
# -- Compiling module lru_testbench
# End time: 22:35:37 on May 23,2021, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: D:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_lru.do line 12
# D:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./lru.sv""
do runlab_lru.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:56 on May 23,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 22:35:56 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:56 on May 23,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 22:35:56 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:56 on May 23,2021
# vlog -reportprogress 300 ./bytecutter.sv 
# -- Compiling module bytecutter
# -- Compiling module bytecutter_testbench
# 
# Top level modules:
# 	bytecutter_testbench
# End time: 22:35:56 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:57 on May 23,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 22:35:57 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:57 on May 23,2021
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 22:35:57 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:57 on May 23,2021
# vlog -reportprogress 300 ./lru.sv 
# -- Compiling module lru
# -- Compiling module lru_testbench
# 
# Top level modules:
# 	lru_testbench
# End time: 22:35:57 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work lru_testbench 
# Start time: 22:35:58 on May 23,2021
# Loading sv_std.std
# Loading work.lru_testbench
# Loading work.lru
# Loading work.register
# Loading work.mux2_1
# Loading work.D_FF
# ** Error: Cannot open macro file: lru_wave.do
# Error in macro ./runlab_lru.do line 22
# Cannot open macro file: lru_wave.do
#     while executing
# "do lru_wave.do"
add wave -position end  sim:/lru_testbench/clk
add wave -position end  sim:/lru_testbench/reset
add wave -position end  sim:/lru_testbench/add_cache
add wave -position end  sim:/lru_testbench/lru_update
add wave -position end  sim:/lru_testbench/lru_number
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/eveni/Documents/Homework/EE470/lru_wave.do
do runlab_lru.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:48 on May 23,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 22:36:48 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:48 on May 23,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 22:36:48 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:48 on May 23,2021
# vlog -reportprogress 300 ./bytecutter.sv 
# -- Compiling module bytecutter
# -- Compiling module bytecutter_testbench
# 
# Top level modules:
# 	bytecutter_testbench
# End time: 22:36:48 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:48 on May 23,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 22:36:48 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:48 on May 23,2021
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 22:36:48 on May 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:48 on May 23,2021
# vlog -reportprogress 300 ./lru.sv 
# -- Compiling module lru
# -- Compiling module lru_testbench
# 
# Top level modules:
# 	lru_testbench
# End time: 22:36:49 on May 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 22:36:49 on May 23,2021, Elapsed time: 0:00:51
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work lru_testbench 
# Start time: 22:36:50 on May 23,2021
# Loading sv_std.std
# Loading work.lru_testbench
# Loading work.lru
# Loading work.register
# Loading work.mux2_1
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./lru.sv(189)
#    Time: 475 ps  Iteration: 1  Instance: /lru_testbench
# Break in Module lru_testbench at ./lru.sv line 189
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/eveni/Documents/Homework/EE470/lru_wave.do
