#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
<<<<<<< HEAD
# Start of session at: Sat Dec  7 18:06:12 2024
# Process ID: 2181
# Current directory: /home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/vivado.log
# Journal file: /home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/vivado.jou
# Running On        :eecs-digital-45
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :AMD Ryzen 7 2700X Eight-Core Processor
# CPU Frequency     :3305.171 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16688 MB
# Swap memory       :4294 MB
# Total Virtual     :20983 MB
# Available Virtual :20091 MB
=======
# Start of session at: Sat Dec  7 18:14:30 2024
# Process ID: 2794
# Current directory: /home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/vivado.log
# Journal file: /home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/vivado.jou
# Running On        :eecs-digital-09
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency     :3458.305 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :33325 MB
# Swap memory       :8589 MB
# Total Virtual     :41915 MB
# Available Virtual :40827 MB
>>>>>>> 8277b6f (fixed coorindator maybe)
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 4
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set sources_sv [ glob ./hdl/*.sv ]
# read_verilog -sv $sources_sv
read_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1391.117 ; gain = 48.840 ; free physical = 13309 ; free virtual = 18790
# set sources_v [ glob -nocomplain ./hdl/*.v ]
# if {[llength $sources_v] > 0 } {
#     read_verilog $sources_v
# }
# read_xdc [ glob ./xdc/*.xdc ]
# set sources_mem [ glob -nocomplain ./data/*.mem ]
# if {[llength $sources_mem] > 0} {
#     read_mem $sources_mem
# }
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set sources_ip [ glob -nocomplain -directory ./ip -tails * ]
# puts $sources_ip

# foreach ip_source $sources_ip {
#     if {[file isdirectory ./ip/$ip_source]} {
# 	read_ip ./ip/$ip_source/$ip_source.xci
#     }
# }
WARNING: [Coretcl 2-176] No IPs found
# generate_target all [get_ips]
WARNING: [Coretcl 2-176] No IPs found
# synth_ip [get_ips]
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
<<<<<<< HEAD
INFO: [Synth 8-7075] Helper process launched with PID 2219
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2150.711 ; gain = 403.742 ; free physical = 12212 ; free virtual = 17730
---------------------------------------------------------------------------------
WARNING: [Synth 8-9661] initial value of parameter 'NUM_OSCILLATORS' is omitted [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/wave_loader.sv:11]
WARNING: [Synth 8-9661] initial value of parameter 'SAMPLE_WIDTH' is omitted [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/wave_loader.sv:12]
WARNING: [Synth 8-9661] initial value of parameter 'BRAM_DEPTH' is omitted [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/wave_loader.sv:13]
WARNING: [Synth 8-9661] initial value of parameter 'WW_WIDTH' is omitted [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/wave_loader.sv:14]
WARNING: [Synth 8-9661] initial value of parameter 'MMEM_MAX_DEPTH' is omitted [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/wave_loader.sv:15]
WARNING: [Synth 8-6901] identifier 'writing' is used before its declaration [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/wave_loader.sv:45]
WARNING: [Synth 8-9661] initial value of parameter 'WW_WIDTH' is omitted [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/oscillator.sv:4]
WARNING: [Synth 8-6901] identifier 'osc_samples' is used before its declaration [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/top_level.sv:140]
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'oscillator' [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/oscillator.sv:4]
	Parameter WW_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'oscillator' (0#1) [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/oscillator.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ui_handler' [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/ui_handler.sv:4]
	Parameter WW_WIDTH bound to: 16 - type: integer 
	Parameter WS_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_handler' (0#1) [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/ui_handler.sv:4]
INFO: [Synth 8-6157] synthesizing module 'midi_reader' [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/midi_reader.sv:1]
INFO: [Synth 8-6157] synthesizing module 'uart_receive' [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/uart_receive.sv:4]
	Parameter INPUT_CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 31250 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_receive' (0#1) [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/uart_receive.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/midi_reader.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'midi_reader' (0#1) [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/midi_reader.sv:1]
INFO: [Synth 8-6157] synthesizing module 'midi_processor' [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/midi_processor.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'midi_processor' (0#1) [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/midi_processor.sv:1]
INFO: [Synth 8-6157] synthesizing module 'wave_loader' [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/wave_loader.sv:10]
	Parameter NUM_OSCILLATORS bound to: 1 - type: integer 
=======
INFO: [Synth 8-7075] Helper process launched with PID 2820
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2150.555 ; gain = 404.742 ; free physical = 27741 ; free virtual = 37511
---------------------------------------------------------------------------------
WARNING: [Synth 8-9661] initial value of parameter 'NUM_OSCILLATORS' is omitted [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/midi_coordinator.sv:6]
WARNING: [Synth 8-9661] initial value of parameter 'SAMPLE_WIDTH' is omitted [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/midi_coordinator.sv:7]
WARNING: [Synth 8-10180] variable 'i_avail' must explicitly be declared as automatic or static [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/midi_coordinator.sv:24]
WARNING: [Synth 8-10180] variable 'i_oldest' must explicitly be declared as automatic or static [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/midi_coordinator.sv:25]
WARNING: [Synth 8-10180] variable 'i' must explicitly be declared as automatic or static [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/midi_coordinator.sv:50]
WARNING: [Synth 8-9661] initial value of parameter 'NUM_OSCILLATORS' is omitted [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/wave_loader.sv:11]
WARNING: [Synth 8-9661] initial value of parameter 'SAMPLE_WIDTH' is omitted [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/wave_loader.sv:12]
WARNING: [Synth 8-9661] initial value of parameter 'BRAM_DEPTH' is omitted [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/wave_loader.sv:13]
WARNING: [Synth 8-9661] initial value of parameter 'WW_WIDTH' is omitted [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/wave_loader.sv:14]
WARNING: [Synth 8-9661] initial value of parameter 'MMEM_MAX_DEPTH' is omitted [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/wave_loader.sv:15]
WARNING: [Synth 8-6901] identifier 'writing' is used before its declaration [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/wave_loader.sv:42]
WARNING: [Synth 8-6901] identifier 'sample_index' is used before its declaration [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/wave_loader.sv:43]
WARNING: [Synth 8-6901] identifier 'sample_data' is used before its declaration [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/wave_loader.sv:44]
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'oscillator' [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/oscillator.sv:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 512 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: sine.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'sine.mem' is read successfully [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:41]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' (0#1) [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
INFO: [Synth 8-6155] done synthesizing module 'oscillator' (0#1) [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/oscillator.sv:10]
INFO: [Synth 8-6157] synthesizing module 'ui_handler' [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/ui_handler.sv:4]
	Parameter WW_WIDTH bound to: 18 - type: integer 
	Parameter WS_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_handler' (0#1) [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/ui_handler.sv:4]
INFO: [Synth 8-6157] synthesizing module 'midi_reader' [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/midi_reader.sv:1]
INFO: [Synth 8-6157] synthesizing module 'uart_receive' [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/uart_receive.sv:4]
	Parameter INPUT_CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 31250 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_receive' (0#1) [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/uart_receive.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/midi_reader.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'midi_reader' (0#1) [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/midi_reader.sv:1]
INFO: [Synth 8-6157] synthesizing module 'midi_processor' [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/midi_processor.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'midi_processor' (0#1) [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/midi_processor.sv:1]
INFO: [Synth 8-6157] synthesizing module 'midi_coordinator' [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/midi_coordinator.sv:5]
	Parameter NUM_OSCILLATORS bound to: 2 - type: integer 
	Parameter SAMPLE_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'midi_coordinator' (0#1) [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/midi_coordinator.sv:5]
INFO: [Synth 8-6157] synthesizing module 'wave_loader' [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/wave_loader.sv:10]
	Parameter NUM_OSCILLATORS bound to: 2 - type: integer 
>>>>>>> 8277b6f (fixed coorindator maybe)
	Parameter SAMPLE_WIDTH bound to: 16 - type: integer 
	Parameter BRAM_DEPTH bound to: 50214 - type: integer 
	Parameter WW_WIDTH bound to: 16 - type: integer 
	Parameter MMEM_MAX_DEPTH bound to: 1000000000 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
=======
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram__parameterized0' [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
>>>>>>> 8277b6f (fixed coorindator maybe)
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 50214 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
<<<<<<< HEAD
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' (0#1) [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram__parameterized0' [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
=======
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:45]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram__parameterized0' (0#1) [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram__parameterized1' [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
>>>>>>> 8277b6f (fixed coorindator maybe)
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 50214 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: track.mem - type: string 
<<<<<<< HEAD
INFO: [Synth 8-3876] $readmem data file 'track.mem' is read successfully [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:41]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram__parameterized0' (0#1) [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
INFO: [Synth 8-6155] done synthesizing module 'wave_loader' (0#1) [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/wave_loader.sv:10]
INFO: [Synth 8-6157] synthesizing module 'i2s_clk_wiz_44100' [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/i2s_clk_wiz.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'i2s_clk_wiz_44100' (0#1) [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/i2s_clk_wiz.sv:4]
INFO: [Synth 8-6157] synthesizing module 'i2s_tx' [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/i2s_tx.sv:32]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'i2s_tx' (0#1) [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/i2s_tx.sv:32]
INFO: [Synth 8-6157] synthesizing module 'debug_clk_wiz_25mhz' [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/debugger_clk_wiz.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'debug_clk_wiz_25mhz' (0#1) [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/debugger_clk_wiz.sv:4]
INFO: [Synth 8-6157] synthesizing module 'uart_debugger' [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/debugger.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'uart_debugger' (0#1) [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/debugger.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/top_level.sv:4]
WARNING: [Synth 8-6014] Unused sequential element prev_pot_in_reg was removed.  [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/ui_handler.sv:25]
WARNING: [Synth 8-6014] Unused sequential element incrementing_reg was removed.  [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/wave_loader.sv:77]
WARNING: [Synth 8-3848] Net uart_tx in module/entity uart_debugger does not have driver. [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/debugger.sv:10]
WARNING: [Synth 8-3848] Net viz_index in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/hdl/top_level.sv:155]
=======
INFO: [Synth 8-3876] $readmem data file 'track.mem' is read successfully [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:41]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram__parameterized1' (0#1) [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
INFO: [Synth 8-6155] done synthesizing module 'wave_loader' (0#1) [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/wave_loader.sv:10]
INFO: [Synth 8-6157] synthesizing module 'i2s_clk_wiz_44100' [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/i2s_clk_wiz.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'i2s_clk_wiz_44100' (0#1) [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/i2s_clk_wiz.sv:4]
INFO: [Synth 8-6157] synthesizing module 'i2s_tx' [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/i2s_tx.sv:32]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'i2s_tx' (0#1) [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/i2s_tx.sv:32]
INFO: [Synth 8-6157] synthesizing module 'debug_clk_wiz_25mhz' [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/debugger_clk_wiz.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'debug_clk_wiz_25mhz' (0#1) [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/debugger_clk_wiz.sv:4]
INFO: [Synth 8-6157] synthesizing module 'uart_debugger' [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/debugger.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'uart_debugger' (0#1) [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/debugger.sv:4]
WARNING: [Synth 8-689] width (18) of port connection 'wave_width_in' does not match port width (16) of module 'uart_debugger' [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/top_level.sv:258]
WARNING: [Synth 8-689] width (18) of port connection 'debug_index_out' does not match port width (16) of module 'uart_debugger' [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/top_level.sv:260]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/top_level.sv:4]
WARNING: [Synth 8-6014] Unused sequential element prev_pot_in_reg was removed.  [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/ui_handler.sv:25]
WARNING: [Synth 8-6014] Unused sequential element age_reg[1] was removed.  [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/midi_coordinator.sv:32]
WARNING: [Synth 8-6014] Unused sequential element age_reg[0] was removed.  [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/midi_coordinator.sv:32]
WARNING: [Synth 8-3848] Net uart_tx in module/entity uart_debugger does not have driver. [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/debugger.sv:10]
WARNING: [Synth 8-3848] Net osc_indices[1] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/top_level.sv:153]
WARNING: [Synth 8-3848] Net osc_indices[0] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/top_level.sv:153]
WARNING: [Synth 8-3848] Net viz_index in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/top_level.sv:156]
>>>>>>> 8277b6f (fixed coorindator maybe)
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port uart_tx in module uart_debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_data_in[15] in module uart_debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_data_in[14] in module uart_debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_data_in[13] in module uart_debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_data_in[12] in module uart_debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_data_in[11] in module uart_debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_data_in[10] in module uart_debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_data_in[9] in module uart_debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_data_in[8] in module uart_debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_data_in[7] in module uart_debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_data_in[6] in module uart_debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_data_in[5] in module uart_debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_data_in[4] in module uart_debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_data_in[3] in module uart_debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_data_in[2] in module uart_debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_data_in[1] in module uart_debugger is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_data_in[0] in module uart_debugger is either unconnected or has no load
<<<<<<< HEAD
WARNING: [Synth 8-7129] Port osc_is_on_in[0] in module wave_loader is either unconnected or has no load
=======
WARNING: [Synth 8-7129] Port pmodb[7] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb[6] in module wave_loader is either unconnected or has no load
>>>>>>> 8277b6f (fixed coorindator maybe)
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2343.242 ; gain = 596.273 ; free physical = 11983 ; free virtual = 17506
=======
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2585.250 ; gain = 839.438 ; free physical = 27262 ; free virtual = 37044
>>>>>>> 8277b6f (fixed coorindator maybe)
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2343.242 ; gain = 596.273 ; free physical = 11982 ; free virtual = 17505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2343.242 ; gain = 596.273 ; free physical = 11982 ; free virtual = 17505
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2343.242 ; gain = 0.000 ; free physical = 11982 ; free virtual = 17505
=======
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2585.250 ; gain = 839.438 ; free physical = 27278 ; free virtual = 37060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2585.250 ; gain = 839.438 ; free physical = 27278 ; free virtual = 37060
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2585.250 ; gain = 0.000 ; free physical = 27278 ; free virtual = 37060
>>>>>>> 8277b6f (fixed coorindator maybe)
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
<<<<<<< HEAD
Parsing XDC File [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_rxd'. [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/xdc/top_level.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/xdc/top_level.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2466.715 ; gain = 0.000 ; free physical = 11977 ; free virtual = 17515
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2466.715 ; gain = 0.000 ; free physical = 11977 ; free virtual = 17515
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2466.715 ; gain = 719.746 ; free physical = 11952 ; free virtual = 17490
=======
Parsing XDC File [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_rxd'. [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/xdc/top_level.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/xdc/top_level.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.293 ; gain = 0.000 ; free physical = 27275 ; free virtual = 37072
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.293 ; gain = 0.000 ; free physical = 27275 ; free virtual = 37072
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2673.293 ; gain = 927.480 ; free physical = 27235 ; free virtual = 37032
>>>>>>> 8277b6f (fixed coorindator maybe)
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2466.715 ; gain = 719.746 ; free physical = 11952 ; free virtual = 17490
=======
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2673.293 ; gain = 927.480 ; free physical = 27251 ; free virtual = 37048
>>>>>>> 8277b6f (fixed coorindator maybe)
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2466.715 ; gain = 719.746 ; free physical = 11952 ; free virtual = 17490
=======
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2673.293 ; gain = 927.480 ; free physical = 27250 ; free virtual = 37047
>>>>>>> 8277b6f (fixed coorindator maybe)
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'uart_receive'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_1_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                              000 | 00000000000000000000000000000000
                  iSTATE |                              001 | 00000000000000000000000000000001
                 iSTATE0 |                              010 | 00000000000000000000000000000010
                 iSTATE1 |                              011 | 00000000000000000000000000000011
                 iSTATE3 |                              100 | 00000000000000000000000000000100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'uart_receive'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_1_clock_ram__parameterized0:/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_1_clock_ram__parameterized1:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2466.715 ; gain = 719.746 ; free physical = 11941 ; free virtual = 17483
=======
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2673.293 ; gain = 927.480 ; free physical = 27237 ; free virtual = 37045
>>>>>>> 8277b6f (fixed coorindator maybe)
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
<<<<<<< HEAD
	   3 Input   18 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 1     
=======
	   3 Input   20 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
>>>>>>> 8277b6f (fixed coorindator maybe)
	   2 Input   12 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
<<<<<<< HEAD
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 21    
=======
	               24 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 33    
>>>>>>> 8277b6f (fixed coorindator maybe)
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
<<<<<<< HEAD
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---RAMs : 
	             784K Bit	(50214 X 16 bit)          RAMs := 4     
=======
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---RAMs : 
	            4095K Bit	(262141 X 16 bit)          RAMs := 5     
	               8K Bit	(512 X 16 bit)          RAMs := 2     
>>>>>>> 8277b6f (fixed coorindator maybe)
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   30 Bit        Muxes := 1     
<<<<<<< HEAD
	   2 Input   18 Bit        Muxes := 1     
=======
	   2 Input   18 Bit        Muxes := 2     
>>>>>>> 8277b6f (fixed coorindator maybe)
	   2 Input   16 Bit        Muxes := 7     
	   3 Input   12 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 7     
	   2 Input    2 Bit        Muxes := 8     
	   4 Input    2 Bit        Muxes := 1     
<<<<<<< HEAD
	   2 Input    1 Bit        Muxes := 31    
=======
	   2 Input    1 Bit        Muxes := 32    
>>>>>>> 8277b6f (fixed coorindator maybe)
	   6 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
<<<<<<< HEAD
=======
WARNING: [Synth 8-7129] Port pmodb[7] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb[6] in module wave_loader is either unconnected or has no load
>>>>>>> 8277b6f (fixed coorindator maybe)
WARNING: [Synth 8-7129] Port uart_txd in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-6014] Unused sequential element genblk1[0].osc_inst/waveform_ram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element genblk1[0].osc_inst/waveform_ram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].osc_inst/waveform_ram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].osc_inst/waveform_ram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element memio/osc_gen[0].oscillator_ram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element memio/osc_gen[1].oscillator_ram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element memio/main_ram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element memio/visual_select_ram/BRAM_reg was removed. 
<<<<<<< HEAD
WARNING: [Synth 8-6014] Unused sequential element memio/visual_select_ram/BRAM_reg was removed. 
=======
>>>>>>> 8277b6f (fixed coorindator maybe)
WARNING: [Synth 8-6014] Unused sequential element memio/debug_ram/BRAM_reg was removed. 
WARNING: [Synth 8-3332] Sequential element (reader_main/uart_rec/FSM_sequential_current_state_reg[2]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (reader_main/uart_rec/FSM_sequential_current_state_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (reader_main/uart_rec/FSM_sequential_current_state_reg[0]) is unused and will be removed from module top_level.
<<<<<<< HEAD
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2466.715 ; gain = 719.746 ; free physical = 11948 ; free virtual = 17506
=======
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__2) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__3) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__4) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__5) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__6) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__7) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__8) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__9) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__10) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__11) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__12) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__13) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__14) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__15) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__16) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__17) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__18) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__19) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__20) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__21) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__22) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__23) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__24) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__25) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__26) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__27) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__28) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__29) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__30) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_0__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_0__1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_0__2) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_0__3) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_0__4) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_0__5) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_0__6) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_0__7) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_0__8) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_0__9) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_0__10) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_0__11) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_0__12) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_0__13) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_0__14) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_a_pos_1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__2) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__3) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__4) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__5) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__6) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__7) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__8) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__9) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__10) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__11) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__12) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__13) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__14) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__2) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__3) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__4) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__5) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__6) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__7) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__8) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__9) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__10) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__11) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__12) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__13) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__14) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__15) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__16) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__17) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__18) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__19) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__20) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__21) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__22) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__23) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__24) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__25) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__26) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__27) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__28) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__29) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__30) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__15) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__16) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__17) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__18) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__19) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__20) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__21) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__22) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__23) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__24) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__25) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__26) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__27) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__28) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__29) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[1].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__30) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_0__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_0__1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_0__2) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_0__3) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_0__4) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_0__5) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_0__6) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_0__7) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_0__8) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_0__9) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_0__10) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_0__11) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_0__12) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_0__13) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_0__14) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__2) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__3) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__4) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__5) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__6) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__7) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__8) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__9) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__10) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__11) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__12) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__13) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__14) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__2) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__3) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__4) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__5) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__6) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__7) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__8) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__9) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__10) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__11) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__12) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__13) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__14) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__15) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__16) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__17) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__18) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__19) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__20) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__21) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__22) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__23) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__24) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__25) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__26) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__27) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__28) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__29) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__30) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__15) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__16) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__17) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__18) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__19) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__20) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__21) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__22) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__23) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__24) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__25) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__26) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__27) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__28) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__29) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__30) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_0__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_0__1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_0__2) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_0__3) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_0__4) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_0__5) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_0__6) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_0__7) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_0__8) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_0__9) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_0__10) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_0__11) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_0__12) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_0__13) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_0__14) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_a_pos_1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_a_pos_1__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_a_pos_1__1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_a_pos_1__2) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_a_pos_1__3) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_a_pos_1__4) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_a_pos_1__5) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_a_pos_1__6) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_a_pos_1__7) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_a_pos_1__8) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_a_pos_1__9) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_a_pos_1__10) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_a_pos_1__11) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_a_pos_1__12) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_a_pos_1__13) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_a_pos_1__14) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_1__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_1__1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_1__2) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_1__3) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_1__4) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_1__5) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_1__6) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_1__7) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_1__8) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_1__9) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_1__10) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_1__11) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_1__12) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_1__13) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_1__14) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_a_pos_1__15) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_a_pos_1__16) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_a_pos_1__17) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_a_pos_1__18) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_a_pos_1__19) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_a_pos_1__20) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_a_pos_1__21) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_a_pos_1__22) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_a_pos_1__23) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_a_pos_1__24) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_a_pos_1__25) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_a_pos_1__26) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_a_pos_1__27) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_a_pos_1__28) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_a_pos_1__29) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_a_pos_1__30) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_1__15) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_1__16) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_1__17) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_1__18) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_1__19) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_1__20) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_1__21) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_1__22) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_1__23) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_1__24) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_1__25) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_1__26) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_1__27) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_1__28) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_1__29) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/debug_ram/BRAM_reg_mux_sel_b_pos_1__30) is unused and will be removed from module top_level.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'memio/osc_data_out_reg[0][0]/Q' [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/wave_loader.sv:45]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/wave_loader.sv:45]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/hdl/wave_loader.sv:45]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2673.293 ; gain = 927.480 ; free physical = 27214 ; free virtual = 37062
>>>>>>> 8277b6f (fixed coorindator maybe)
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 156, Available = 150. Will try to implement using LUT-RAM. 
CRITICAL WARNING: [Synth 8-7048] Resources of type BRAM have been overutilized even after performing resource management. Used = 156, Available = 150. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------+----------------------------+---------------+----------------+
|Module Name    | RTL Object                 | Depth x Width | Implemented As | 
+---------------+----------------------------+---------------+----------------+
|midi_processor | cycles_between_samples_reg | 256x24        | Block RAM      | 
+---------------+----------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_level   | memio/osc_gen[0].oscillator_ram/BRAM_reg | 49 K x 16(READ_FIRST)  | W |   | 49 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
|top_level   | memio/main_ram/BRAM_reg                  | 49 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 32     | 
|top_level   | memio/debug_ram/BRAM_reg                 | 49 K x 16(READ_FIRST)  | W |   | 49 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
+------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2466.715 ; gain = 719.746 ; free physical = 11946 ; free virtual = 17511
=======
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2673.293 ; gain = 927.480 ; free physical = 27205 ; free virtual = 37060
>>>>>>> 8277b6f (fixed coorindator maybe)
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2466.715 ; gain = 719.746 ; free physical = 11947 ; free virtual = 17512
=======
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2673.293 ; gain = 927.480 ; free physical = 27205 ; free virtual = 37060
>>>>>>> 8277b6f (fixed coorindator maybe)
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_level   | memio/osc_gen[0].oscillator_ram/BRAM_reg | 49 K x 16(READ_FIRST)  | W |   | 49 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
|top_level   | memio/main_ram/BRAM_reg                  | 49 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 32     | 
|top_level   | memio/debug_ram/BRAM_reg                 | 49 K x 16(READ_FIRST)  | W |   | 49 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
+------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2466.715 ; gain = 719.746 ; free physical = 11948 ; free virtual = 17512
=======
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2673.293 ; gain = 927.480 ; free physical = 27205 ; free virtual = 37060
>>>>>>> 8277b6f (fixed coorindator maybe)
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2466.715 ; gain = 719.746 ; free physical = 11954 ; free virtual = 17519
=======
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2673.293 ; gain = 927.480 ; free physical = 27204 ; free virtual = 37060
>>>>>>> 8277b6f (fixed coorindator maybe)
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2466.715 ; gain = 719.746 ; free physical = 11954 ; free virtual = 17519
=======
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2673.293 ; gain = 927.480 ; free physical = 27204 ; free virtual = 37060
>>>>>>> 8277b6f (fixed coorindator maybe)
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2466.715 ; gain = 719.746 ; free physical = 11954 ; free virtual = 17519
=======
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2673.293 ; gain = 927.480 ; free physical = 27204 ; free virtual = 37059
>>>>>>> 8277b6f (fixed coorindator maybe)
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2466.715 ; gain = 719.746 ; free physical = 11954 ; free virtual = 17519
=======
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2673.293 ; gain = 927.480 ; free physical = 27204 ; free virtual = 37059
>>>>>>> 8277b6f (fixed coorindator maybe)
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2466.715 ; gain = 719.746 ; free physical = 11954 ; free virtual = 17519
=======
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2673.293 ; gain = 927.480 ; free physical = 27204 ; free virtual = 37059
>>>>>>> 8277b6f (fixed coorindator maybe)
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2466.715 ; gain = 719.746 ; free physical = 11954 ; free virtual = 17519
=======
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2673.293 ; gain = 927.480 ; free physical = 27204 ; free virtual = 37059
>>>>>>> 8277b6f (fixed coorindator maybe)
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
<<<<<<< HEAD
|2     |CARRY4   |    35|
|3     |LUT1     |     8|
|4     |LUT2     |    45|
|5     |LUT3     |    63|
|6     |LUT4     |    46|
|7     |LUT5     |    22|
|8     |LUT6     |    18|
|9     |RAMB36E1 |    78|
|43    |FDRE     |   283|
|44    |IBUF     |    18|
|45    |OBUF     |    17|
|46    |OBUFT    |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2466.715 ; gain = 719.746 ; free physical = 11954 ; free virtual = 17519
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2466.715 ; gain = 596.273 ; free physical = 11955 ; free virtual = 17519
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2466.723 ; gain = 719.746 ; free physical = 11955 ; free virtual = 17520
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2466.723 ; gain = 0.000 ; free physical = 12244 ; free virtual = 17812
INFO: [Netlist 29-17] Analyzing 113 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_rxd'. [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/xdc/top_level.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/xdc/top_level.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/5e3aff442df748aa80167069fe3094f4/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2466.723 ; gain = 0.000 ; free physical = 12247 ; free virtual = 17816
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 9502ef7f
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 61 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 2466.723 ; gain = 1068.668 ; free physical = 12247 ; free virtual = 17815
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2176.248; main = 1890.330; forked = 434.701
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3485.336; main = 2466.719; forked = 1018.617
=======
|2     |CARRY4   |    12|
|3     |LUT1     |     3|
|4     |LUT2     |    28|
|5     |LUT3     |    11|
|6     |LUT4     |    20|
|7     |LUT5     |    21|
|8     |LUT6     |    17|
|9     |RAMB36E1 |     8|
|17    |FDRE     |    95|
|18    |IBUF     |    18|
|19    |OBUF     |    14|
|20    |OBUFT    |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2673.293 ; gain = 927.480 ; free physical = 27204 ; free virtual = 37059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 299 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2673.293 ; gain = 839.438 ; free physical = 27204 ; free virtual = 37059
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2673.293 ; gain = 927.480 ; free physical = 27204 ; free virtual = 37059
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.293 ; gain = 0.000 ; free physical = 27494 ; free virtual = 37352
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_rxd'. [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/xdc/top_level.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/xdc/top_level.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.293 ; gain = 0.000 ; free physical = 27494 ; free virtual = 37352
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 99ea68c2
INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 368 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2673.293 ; gain = 1274.457 ; free physical = 27494 ; free virtual = 37352
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2408.145; main = 2119.542; forked = 447.903
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3673.879; main = 2641.281; forked = 1032.598
>>>>>>> 8277b6f (fixed coorindator maybe)
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2466.723 ; gain = 0.000 ; free physical = 12229 ; free virtual = 17813
# report_utilization -file $outputDir/post_synth_util.rpt -hierarchical -hierarchical_depth 4
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

<<<<<<< HEAD
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2498.730 ; gain = 32.008 ; free physical = 12225 ; free virtual = 17809

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 24cfc85e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2498.730 ; gain = 0.000 ; free physical = 12225 ; free virtual = 17809
=======
Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2673.293 ; gain = 0.000 ; free physical = 27489 ; free virtual = 37364

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 2a12fc3fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.293 ; gain = 0.000 ; free physical = 27489 ; free virtual = 37364
>>>>>>> 8277b6f (fixed coorindator maybe)

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
<<<<<<< HEAD
Phase 1.1 Core Generation And Design Setup | Checksum: 24cfc85e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2694.730 ; gain = 0.000 ; free physical = 11987 ; free virtual = 17571

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 24cfc85e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2694.730 ; gain = 0.000 ; free physical = 11987 ; free virtual = 17571
Phase 1 Initialization | Checksum: 24cfc85e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2694.730 ; gain = 0.000 ; free physical = 11987 ; free virtual = 17571
=======
Phase 1.1 Core Generation And Design Setup | Checksum: 2a12fc3fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.293 ; gain = 0.000 ; free physical = 27494 ; free virtual = 37369

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2a12fc3fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.293 ; gain = 0.000 ; free physical = 27494 ; free virtual = 37369
Phase 1 Initialization | Checksum: 2a12fc3fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.293 ; gain = 0.000 ; free physical = 27494 ; free virtual = 37369
>>>>>>> 8277b6f (fixed coorindator maybe)

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
<<<<<<< HEAD
Phase 2.1 Timer Update | Checksum: 24cfc85e6

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2694.730 ; gain = 0.000 ; free physical = 11988 ; free virtual = 17573

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 24cfc85e6

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2694.730 ; gain = 0.000 ; free physical = 11988 ; free virtual = 17573
Phase 2 Timer Update And Timing Data Collection | Checksum: 24cfc85e6

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2694.730 ; gain = 0.000 ; free physical = 11988 ; free virtual = 17573
=======
Phase 2.1 Timer Update | Checksum: 2a12fc3fc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.293 ; gain = 0.000 ; free physical = 27494 ; free virtual = 37369

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2a12fc3fc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.293 ; gain = 0.000 ; free physical = 27494 ; free virtual = 37369
Phase 2 Timer Update And Timing Data Collection | Checksum: 2a12fc3fc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.293 ; gain = 0.000 ; free physical = 27494 ; free virtual = 37369
>>>>>>> 8277b6f (fixed coorindator maybe)

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
<<<<<<< HEAD
Phase 3 Retarget | Checksum: 265e71a5f

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2694.730 ; gain = 0.000 ; free physical = 11988 ; free virtual = 17572
Retarget | Checksum: 265e71a5f
=======
Phase 3 Retarget | Checksum: 2a184fd8b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2673.293 ; gain = 0.000 ; free physical = 27494 ; free virtual = 37369
Retarget | Checksum: 2a184fd8b
>>>>>>> 8277b6f (fixed coorindator maybe)
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
<<<<<<< HEAD
Phase 4 Constant propagation | Checksum: 265e71a5f

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2694.730 ; gain = 0.000 ; free physical = 11988 ; free virtual = 17572
Constant propagation | Checksum: 265e71a5f
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1d5fd5c63

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2694.730 ; gain = 0.000 ; free physical = 11988 ; free virtual = 17572
Sweep | Checksum: 1d5fd5c63
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1d5fd5c63

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2694.730 ; gain = 0.000 ; free physical = 11988 ; free virtual = 17573
BUFG optimization | Checksum: 1d5fd5c63
=======
Phase 4 Constant propagation | Checksum: 2a184fd8b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2673.293 ; gain = 0.000 ; free physical = 27494 ; free virtual = 37369
Constant propagation | Checksum: 2a184fd8b
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 241e7ae36

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2673.293 ; gain = 0.000 ; free physical = 27494 ; free virtual = 37369
Sweep | Checksum: 241e7ae36
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 241e7ae36

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2673.293 ; gain = 0.000 ; free physical = 27495 ; free virtual = 37369
BUFG optimization | Checksum: 241e7ae36
>>>>>>> 8277b6f (fixed coorindator maybe)
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
<<<<<<< HEAD
Phase 7 Shift Register Optimization | Checksum: 1d5fd5c63

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2694.730 ; gain = 0.000 ; free physical = 11988 ; free virtual = 17573
Shift Register Optimization | Checksum: 1d5fd5c63
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1d5fd5c63

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2694.730 ; gain = 0.000 ; free physical = 11988 ; free virtual = 17573
Post Processing Netlist | Checksum: 1d5fd5c63
=======
Phase 7 Shift Register Optimization | Checksum: 241e7ae36

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2673.293 ; gain = 0.000 ; free physical = 27495 ; free virtual = 37369
Shift Register Optimization | Checksum: 241e7ae36
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 241e7ae36

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2673.293 ; gain = 0.000 ; free physical = 27495 ; free virtual = 37369
Post Processing Netlist | Checksum: 241e7ae36
>>>>>>> 8277b6f (fixed coorindator maybe)
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
<<<<<<< HEAD
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2462ab27b

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2694.730 ; gain = 0.000 ; free physical = 11988 ; free virtual = 17572
=======
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 299e1c6d6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2673.293 ; gain = 0.000 ; free physical = 27495 ; free virtual = 37369
>>>>>>> 8277b6f (fixed coorindator maybe)

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

<<<<<<< HEAD
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2694.730 ; gain = 0.000 ; free physical = 11988 ; free virtual = 17572
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2462ab27b

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2694.730 ; gain = 0.000 ; free physical = 11988 ; free virtual = 17572
Phase 9 Finalization | Checksum: 2462ab27b

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2694.730 ; gain = 0.000 ; free physical = 11988 ; free virtual = 17572
=======
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.293 ; gain = 0.000 ; free physical = 27495 ; free virtual = 37369
Phase 9.2 Verifying Netlist Connectivity | Checksum: 299e1c6d6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2673.293 ; gain = 0.000 ; free physical = 27495 ; free virtual = 37369
Phase 9 Finalization | Checksum: 299e1c6d6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2673.293 ; gain = 0.000 ; free physical = 27495 ; free virtual = 37369
>>>>>>> 8277b6f (fixed coorindator maybe)
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               2  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


<<<<<<< HEAD
Ending Logic Optimization Task | Checksum: 2462ab27b

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2694.730 ; gain = 0.000 ; free physical = 11988 ; free virtual = 17572
=======
Ending Logic Optimization Task | Checksum: 299e1c6d6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2673.293 ; gain = 0.000 ; free physical = 27495 ; free virtual = 37369
>>>>>>> 8277b6f (fixed coorindator maybe)

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 78 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 39 newly gated: 62 Total Ports: 156
Number of Flops added for Enable Generation: 42

<<<<<<< HEAD
Ending PowerOpt Patch Enables Task | Checksum: 2eeb737ef

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2821.867 ; gain = 0.000 ; free physical = 11920 ; free virtual = 17509
Ending Power Optimization Task | Checksum: 2eeb737ef

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2821.867 ; gain = 127.137 ; free physical = 11920 ; free virtual = 17509
=======
Ending PowerOpt Patch Enables Task | Checksum: 2f2970fbb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27473 ; free virtual = 37352
Ending Power Optimization Task | Checksum: 2f2970fbb

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2808.414 ; gain = 135.121 ; free physical = 27473 ; free virtual = 37353
>>>>>>> 8277b6f (fixed coorindator maybe)

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
<<<<<<< HEAD
Ending Logic Optimization Task | Checksum: 278a4cb9d

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2821.867 ; gain = 0.000 ; free physical = 11922 ; free virtual = 17512
Ending Final Cleanup Task | Checksum: 278a4cb9d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2821.867 ; gain = 0.000 ; free physical = 11922 ; free virtual = 17512

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.867 ; gain = 0.000 ; free physical = 11922 ; free virtual = 17512
Ending Netlist Obfuscation Task | Checksum: 278a4cb9d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.867 ; gain = 0.000 ; free physical = 11922 ; free virtual = 17512
=======
Ending Logic Optimization Task | Checksum: 1741bf140

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27475 ; free virtual = 37355
Ending Final Cleanup Task | Checksum: 1741bf140

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27475 ; free virtual = 37355

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27475 ; free virtual = 37355
Ending Netlist Obfuscation Task | Checksum: 1741bf140

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27475 ; free virtual = 37355
>>>>>>> 8277b6f (fixed coorindator maybe)
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2821.867 ; gain = 355.145 ; free physical = 11922 ; free virtual = 17512
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
ERROR: [DRC REQP-1962] Cascade RAMB36E1 ADDR15 pin check: The RAMB36E1 cell memio/osc_gen[0].oscillator_ram/BRAM_reg_1_6 is cascaded with another RAMB36E1 memio/osc_gen[0].oscillator_ram/BRAM_reg_0_6, however the memio/osc_gen[0].oscillator_ram/BRAM_reg_1_6/ADDRARDADDR[15] pin is not connected to the same signal or same type of tie-off as the memio/osc_gen[0].oscillator_ram/BRAM_reg_0_6/ADDRARDADDR[15] pin of the other RAMB.
ERROR: [DRC UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 156 of such cell types but only 150 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB36/FIFO cells than are available in the target device. This design requires 78 of such cell types but only 75 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: RAMB36E1 over-utilized in Top Level Design (This design requires more RAMB36E1 cells than are available in the target device. This design requires 78 of such cell types but only 75 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
INFO: [Vivado_Tcl 4-198] DRC finished with 4 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
<<<<<<< HEAD
ERROR: [Vivado_Tcl 4-23] Error(s) found during DRC. Placer not run.
8 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
place_design failed
ERROR: [Common 17-39] 'place_design' failed due to earlier errors.

    while executing
"place_design"
    (file "build.tcl" line 66)
INFO: [Common 17-206] Exiting Vivado at Sat Dec  7 18:07:18 2024...
=======
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27479 ; free virtual = 37359
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16845497c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27479 ; free virtual = 37359
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27479 ; free virtual = 37359

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1dd224c0f

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27475 ; free virtual = 37359

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 23e522b80

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27471 ; free virtual = 37356

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 23e522b80

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27471 ; free virtual = 37356
Phase 1 Placer Initialization | Checksum: 23e522b80

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27471 ; free virtual = 37356

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2430a8126

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27463 ; free virtual = 37349

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 215f81558

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27463 ; free virtual = 37349

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 215f81558

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27463 ; free virtual = 37349

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 25a5286c4

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27480 ; free virtual = 37367

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 15 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 7 nets or LUTs. Breaked 0 LUT, combined 7 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27481 ; free virtual = 37369

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              7  |                     7  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              7  |                     7  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 23a07746f

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27481 ; free virtual = 37369
Phase 2.4 Global Placement Core | Checksum: 255fe2b4f

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27481 ; free virtual = 37370
Phase 2 Global Placement | Checksum: 255fe2b4f

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27481 ; free virtual = 37370

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ad2e25c7

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27481 ; free virtual = 37370

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 283ae8e30

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27480 ; free virtual = 37369

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 21de31279

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27480 ; free virtual = 37369

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 21b99bd01

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27480 ; free virtual = 37369

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 28203c89e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27478 ; free virtual = 37367

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d207d5b1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27478 ; free virtual = 37367

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d4594659

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27478 ; free virtual = 37367
Phase 3 Detail Placement | Checksum: 1d4594659

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27478 ; free virtual = 37367

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19e799693

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.846 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: ecd7fb3f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27478 ; free virtual = 37367
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1282096b6

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27478 ; free virtual = 37367
Phase 4.1.1.1 BUFG Insertion | Checksum: 19e799693

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27478 ; free virtual = 37367

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.846. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 18365a606

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27478 ; free virtual = 37367

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27478 ; free virtual = 37367
Phase 4.1 Post Commit Optimization | Checksum: 18365a606

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27478 ; free virtual = 37367

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18365a606

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27478 ; free virtual = 37367

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 18365a606

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27478 ; free virtual = 37367
Phase 4.3 Placer Reporting | Checksum: 18365a606

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27478 ; free virtual = 37367

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27478 ; free virtual = 37367

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27478 ; free virtual = 37367
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 195b8ea8f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27478 ; free virtual = 37367
Ending Placer Task | Checksum: 12e9d337b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27478 ; free virtual = 37367
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# report_clock_utilization -file $outputDir/clock_util.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 12e70fe2 ConstDB: 0 ShapeSum: 7124f063 RouteDB: aa913336
Post Restoration Checksum: NetGraph: 472b0fbe | NumContArr: dbec7c7e | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2a8698176

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37374

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2a8698176

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37375

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2a8698176

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37375
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2b12ab11a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37375
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.851  | TNS=0.000  | WHS=-0.191 | THS=-7.401 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 162
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 162
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2dd225d8f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37375

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2dd225d8f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37375

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 19b7a4c2e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37375
Phase 4 Initial Routing | Checksum: 19b7a4c2e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27483 ; free virtual = 37375

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.691  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2aec4bcb7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27484 ; free virtual = 37376

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.691  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 17c0f09ec

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27484 ; free virtual = 37376
Phase 5 Rip-up And Reroute | Checksum: 17c0f09ec

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27484 ; free virtual = 37376

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 17c0f09ec

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27484 ; free virtual = 37376

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 17c0f09ec

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27484 ; free virtual = 37376
Phase 6 Delay and Skew Optimization | Checksum: 17c0f09ec

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27484 ; free virtual = 37376

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.785  | TNS=0.000  | WHS=0.067  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 242b3ae30

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27484 ; free virtual = 37376
Phase 7 Post Hold Fix | Checksum: 242b3ae30

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27484 ; free virtual = 37376

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0719126 %
  Global Horizontal Routing Utilization  = 0.10151 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 242b3ae30

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27484 ; free virtual = 37376

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 242b3ae30

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27484 ; free virtual = 37376

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2c3a975bd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27484 ; free virtual = 37376

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2c3a975bd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27484 ; free virtual = 37376

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=4.785  | TNS=0.000  | WHS=0.069  | THS=0.000  |

Phase 12 Post Router Timing | Checksum: 2684b04f8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27484 ; free virtual = 37376
INFO: [Route 35-61] The design met the timing requirement.
Total Elapsed time in route_design: 5.25 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: ced53484

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27484 ; free virtual = 37376
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: ced53484

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27484 ; free virtual = 37376

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2808.414 ; gain = 0.000 ; free physical = 27484 ; free virtual = 37376
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/worker_place/temp/temp/2eca71c9875e49179e426de9a800b6ea/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13835424 bits.
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2851.086 ; gain = 42.672 ; free physical = 27358 ; free virtual = 37263
INFO: [Common 17-206] Exiting Vivado at Sat Dec  7 18:15:22 2024...
>>>>>>> 8277b6f (fixed coorindator maybe)
