#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Mar 19 23:28:02 2024
# Process ID: 20932
# Current directory: C:/Users/Irfan Ahmad Wani/Copy
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5928 C:\Users\Irfan Ahmad Wani\Copy\MIPS_Processor.xpr
# Log file: C:/Users/Irfan Ahmad Wani/Copy/vivado.log
# Journal file: C:/Users/Irfan Ahmad Wani/Copy\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Irfan Ahmad Wani/MIPS_Processor' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 747.945 ; gain = 110.008
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MIPS_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Add4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AddTarAddr'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AluDecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Branch_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mux2X1_5bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OpcodeDecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ProgramCounter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_Blocks'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Register_file'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Sign_Extension'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Two_bit_shifter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'extended_shift'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inst_mem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_mem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux2to1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xelab -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.OpcodeDecoder [opcodedecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.AluDecoder [aludecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Controller [controller_default]
Compiling architecture programcounter of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4 [add4_default]
Compiling architecture behavioral of entity xil_defaultlib.inst_mem [inst_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behaviour of entity xil_defaultlib.Mux2X1_5bits [mux2x1_5bits_default]
Compiling architecture addtaraddr of entity xil_defaultlib.AddTarAddr [addtaraddr_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_Blocks [ram_blocks_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_mem [mips_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_file [register_file_default]
Compiling architecture alu of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Sign_Extension [sign_extension_default]
Compiling architecture behaviour of entity xil_defaultlib.mux2to1 [mux2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.extended_shift [extended_shift_default]
Compiling architecture behavioral of entity xil_defaultlib.Two_bit_shifter [two_bit_shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.Branch_unit [branch_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mips
Built simulation snapshot MIPS_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Irfan -notrace
couldn't read file "C:/Users/Irfan": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 19 23:28:58 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 769.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 778.039 ; gain = 8.355
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 778.039 ; gain = 14.395
update_compile_order -fileset sources_1
add_force {/MIPS/Clock} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/MIPS/Reset} -radix hex {1 0ns}
add_force {/MIPS/Write} -radix hex {1 0ns}
run 100 ns
add_force {/MIPS/Read} -radix hex {0 0ns}
add_force {/MIPS/WriteData} -radix hex {8c123321 0ns}
run 100 ns
run 100 ns
add_force {/MIPS/Reset} -radix hex {0 0ns}
run 100 ns
add_force {/MIPS/WriteData} -radix hex {6bsacaff 0ns}
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Illegal value '6bsacaff': Character 's' is not a legal hexadecimal literal for the object's type.
add_force {/MIPS/WriteData} -radix hex {6bsacaf 0ns}
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Illegal value '6bsacaf': Character 's' is not a legal hexadecimal literal for the object's type.
add_force {/MIPS/WriteData} -radix hex {6bacafff 0ns}
run 100 ns
run 100 ns
add_force {/MIPS/WriteData} -radix hex {6666ffff 0ns}
run 100 ns
run 100 ns
add_force {/MIPS/WriteData} -radix hex {8c123321 0ns}
run 100 ns
run 100 ns
add_force {/MIPS/WriteData} -radix hex {8c123321 0ns}
run 100 ns
run 100 ns
add_force {/MIPS/Reset} -radix hex {1 0ns}
run 100 ns
run 100 ns
add_force {/MIPS/Reset} -radix hex {0 0ns}
add_force {/MIPS/WriteData} -radix hex {8e12345 0ns}
run 100 ns
add_force {/MIPS/WriteData} -radix hex {faccaaff 0ns}
run 100 ns
add_force {/MIPS/WriteData} -radix hex {fdaabbcc 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MIPS_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xelab -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 828.871 ; gain = 0.000
add_force {/MIPS/Reset} -radix hex {1 0ns}
add_force {/MIPS/Clock} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/MIPS/WriteData} -radix hex {8e123321 0ns}
add_force {/MIPS/Write} -radix hex {1 0ns}
add_force {/MIPS/Read} -radix hex {0 0ns}
run 100 ns
add_force {/MIPS/WriteData} -radix hex {910101bb 0ns}
add_force {/MIPS/Reset} -radix hex {0 0ns}
run 100 ns
add_force {/MIPS/WriteData} -radix hex {8321234 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MIPS_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xelab -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.OpcodeDecoder [opcodedecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.AluDecoder [aludecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Controller [controller_default]
Compiling architecture programcounter of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4 [add4_default]
Compiling architecture behavioral of entity xil_defaultlib.inst_mem [inst_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behaviour of entity xil_defaultlib.Mux2X1_5bits [mux2x1_5bits_default]
Compiling architecture addtaraddr of entity xil_defaultlib.AddTarAddr [addtaraddr_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_Blocks [ram_blocks_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_mem [mips_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_file [register_file_default]
Compiling architecture alu of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Sign_Extension [sign_extension_default]
Compiling architecture behaviour of entity xil_defaultlib.mux2to1 [mux2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.extended_shift [extended_shift_default]
Compiling architecture behavioral of entity xil_defaultlib.Two_bit_shifter [two_bit_shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.Branch_unit [branch_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mips
Built simulation snapshot MIPS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 896.016 ; gain = 0.000
add_force {/MIPS/Clock} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/MIPS/Reset} -radix hex {1 0ns}
add_force {/MIPS/WriteData} -radix hex {8c123321 0ns}
add_force {/MIPS/Write} -radix hex {1 0ns}
add_force {/MIPS/Read} -radix hex {0 0ns}
run 100 ns
add_force {/MIPS/Reset} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/MIPS/WriteData} -radix hex {8e123321 0ns}
run 100 ns
add_force {/MIPS/WriteData} -radix hex {8c124321 0ns}
run 100 ns
add_force {/MIPS/Reset} -radix hex {1 0ns}
run 100 ns
add_force {/MIPS/Reset} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z030ifbg676-2L
Top: MIPS
INFO: [Device 21-403] Loading part xc7z030ifbg676-2L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1418.297 ; gain = 230.676
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MIPS' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:39]
INFO: [Synth 8-3491] module 'Controller' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:26' bound to instance 'Control_Unit' of component 'Controller' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:206]
INFO: [Synth 8-638] synthesizing module 'Controller' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:42]
INFO: [Synth 8-3491] module 'OpcodeDecoder' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:27' bound to instance 'Inst_OpcodeDecoder' of component 'OpcodeDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:69]
INFO: [Synth 8-638] synthesizing module 'OpcodeDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'OpcodeDecoder' (1#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:42]
INFO: [Synth 8-3491] module 'AluDecoder' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:28' bound to instance 'Inst_AluDecoder' of component 'AluDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:82]
INFO: [Synth 8-638] synthesizing module 'AluDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:38]
WARNING: [Synth 8-153] case item 8'b00xxxxxx will never be executed [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:43]
WARNING: [Synth 8-153] case item 8'b01xxxxxx will never be executed [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'AluDecoder' (2#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Controller' (3#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:42]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:26' bound to instance 'Inst_PCounter' of component 'ProgramCounter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:219]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (4#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:34]
INFO: [Synth 8-3491] module 'Add4' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:25' bound to instance 'AdditionOf4' of component 'Add4' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:227]
INFO: [Synth 8-638] synthesizing module 'Add4' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Add4' (5#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:33]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'instruction_memory' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:153' bound to instance 'InstructionMemory' of component 'Instruction_memory' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:233]
INFO: [Synth 8-638] synthesizing module 'instruction_memory' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:169]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label0' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:199]
INFO: [Synth 8-638] synthesizing module 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'inst_mem' (6#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label1' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:210]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label2' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:221]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label3' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'instruction_memory' (7#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:169]
INFO: [Synth 8-3491] module 'Mux2X1_5bits' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:4' bound to instance 'Mux5bit' of component 'Mux2X1_5bits' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:243]
INFO: [Synth 8-638] synthesizing module 'Mux2X1_5bits' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Mux2X1_5bits' (8#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:12]
INFO: [Synth 8-3491] module 'AddTarAddr' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:34' bound to instance 'AdditionoFTarAddr' of component 'AddTarAddr' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:250]
INFO: [Synth 8-638] synthesizing module 'AddTarAddr' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'AddTarAddr' (9#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:44]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mips_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:25' bound to instance 'Memory' of component 'mips_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:256]
INFO: [Synth 8-638] synthesizing module 'mips_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:41]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label0' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:71]
INFO: [Synth 8-638] synthesizing module 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAM_Blocks' (10#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label1' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:82]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label2' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:93]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label3' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:104]
WARNING: [Synth 8-3848] Net M_data_out1 in module/entity mips_mem does not have driver. [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'mips_mem' (11#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:41]
INFO: [Synth 8-3491] module 'Register_file' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:25' bound to instance 'RegisterFile' of component 'Register_file' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:265]
INFO: [Synth 8-638] synthesizing module 'Register_file' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Register_file' (12#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:39]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/alu.vhd:25' bound to instance 'ALU_Unit' of component 'ALU' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:277]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/alu.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/alu.vhd:38]
INFO: [Synth 8-3491] module 'Sign_Extension' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:23' bound to instance 'Sign_Ext' of component 'Sign_Extension' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:284]
INFO: [Synth 8-638] synthesizing module 'Sign_Extension' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Sign_Extension' (14#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:28]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux1' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:288]
INFO: [Synth 8-638] synthesizing module 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'mux2to1' (15#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:32]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'AluAddr_mux2to1' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:296]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux2' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:302]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux_instru_JUMP' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:312]
INFO: [Synth 8-3491] module 'extended_shift' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:24' bound to instance 'shiftBy2' of component 'extended_shift' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:319]
INFO: [Synth 8-638] synthesizing module 'extended_shift' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'extended_shift' (16#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:30]
INFO: [Synth 8-3491] module 'Two_bit_shifter' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:24' bound to instance 'Another_shiftBy2' of component 'Two_bit_shifter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:324]
INFO: [Synth 8-638] synthesizing module 'Two_bit_shifter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Two_bit_shifter' (17#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:30]
INFO: [Synth 8-3491] module 'Branch_unit' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:4' bound to instance 'Branch' of component 'Branch_unit' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:328]
INFO: [Synth 8-638] synthesizing module 'Branch_unit' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:12]
WARNING: [Synth 8-614] signal 'notzero' is read in the process but is not in the sensitivity list [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:19]
WARNING: [Synth 8-614] signal 'notbranch' is read in the process but is not in the sensitivity list [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Branch_unit' (18#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'MIPS' (19#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:39]
WARNING: [Synth 8-3331] design extended_shift has unconnected port input[31]
WARNING: [Synth 8-3331] design extended_shift has unconnected port input[30]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[9]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[8]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[31]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[30]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[29]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[28]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[27]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[26]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[25]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[24]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[23]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[22]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[21]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[20]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[19]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[18]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[17]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[16]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[1]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[0]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[9]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[8]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[31]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[30]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[29]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[28]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[27]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[26]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[25]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[24]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[23]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[22]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[21]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[20]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[19]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[18]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[17]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[16]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[15]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[14]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[13]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[12]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[11]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[10]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[1]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1468.879 ; gain = 281.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1490.574 ; gain = 302.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1490.574 ; gain = 302.953
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1490.574 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1614.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1618.410 ; gain = 430.789
69 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1618.410 ; gain = 722.395
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1658.223 ; gain = 39.812
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MIPS' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:39]
INFO: [Synth 8-3491] module 'Controller' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:26' bound to instance 'Control_Unit' of component 'Controller' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:206]
INFO: [Synth 8-638] synthesizing module 'Controller' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:42]
INFO: [Synth 8-3491] module 'OpcodeDecoder' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:27' bound to instance 'Inst_OpcodeDecoder' of component 'OpcodeDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:69]
INFO: [Synth 8-638] synthesizing module 'OpcodeDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'OpcodeDecoder' (1#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:42]
INFO: [Synth 8-3491] module 'AluDecoder' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:28' bound to instance 'Inst_AluDecoder' of component 'AluDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:82]
INFO: [Synth 8-638] synthesizing module 'AluDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:38]
WARNING: [Synth 8-153] case item 8'b00xxxxxx will never be executed [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:43]
WARNING: [Synth 8-153] case item 8'b01xxxxxx will never be executed [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'AluDecoder' (2#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Controller' (3#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:42]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:26' bound to instance 'Inst_PCounter' of component 'ProgramCounter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:219]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (4#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:34]
INFO: [Synth 8-3491] module 'Add4' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:25' bound to instance 'AdditionOf4' of component 'Add4' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:227]
INFO: [Synth 8-638] synthesizing module 'Add4' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Add4' (5#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:33]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'instruction_memory' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:153' bound to instance 'InstructionMemory' of component 'Instruction_memory' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:233]
INFO: [Synth 8-638] synthesizing module 'instruction_memory' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:169]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label0' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:199]
INFO: [Synth 8-638] synthesizing module 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'inst_mem' (6#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label1' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:210]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label2' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:221]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label3' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'instruction_memory' (7#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:169]
INFO: [Synth 8-3491] module 'Mux2X1_5bits' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:4' bound to instance 'Mux5bit' of component 'Mux2X1_5bits' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:243]
INFO: [Synth 8-638] synthesizing module 'Mux2X1_5bits' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Mux2X1_5bits' (8#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:12]
INFO: [Synth 8-3491] module 'AddTarAddr' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:34' bound to instance 'AdditionoFTarAddr' of component 'AddTarAddr' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:250]
INFO: [Synth 8-638] synthesizing module 'AddTarAddr' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'AddTarAddr' (9#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:44]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mips_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:25' bound to instance 'Memory' of component 'mips_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:256]
INFO: [Synth 8-638] synthesizing module 'mips_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:41]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label0' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:71]
INFO: [Synth 8-638] synthesizing module 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAM_Blocks' (10#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label1' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:82]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label2' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:93]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label3' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:104]
WARNING: [Synth 8-3848] Net M_data_out1 in module/entity mips_mem does not have driver. [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'mips_mem' (11#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:41]
INFO: [Synth 8-3491] module 'Register_file' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:25' bound to instance 'RegisterFile' of component 'Register_file' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:265]
INFO: [Synth 8-638] synthesizing module 'Register_file' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Register_file' (12#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:39]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/alu.vhd:25' bound to instance 'ALU_Unit' of component 'ALU' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:277]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/alu.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/alu.vhd:38]
INFO: [Synth 8-3491] module 'Sign_Extension' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:23' bound to instance 'Sign_Ext' of component 'Sign_Extension' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:284]
INFO: [Synth 8-638] synthesizing module 'Sign_Extension' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Sign_Extension' (14#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:28]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux1' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:288]
INFO: [Synth 8-638] synthesizing module 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'mux2to1' (15#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:32]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'AluAddr_mux2to1' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:296]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux2' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:302]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux_instru_JUMP' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:312]
INFO: [Synth 8-3491] module 'extended_shift' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:24' bound to instance 'shiftBy2' of component 'extended_shift' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:319]
INFO: [Synth 8-638] synthesizing module 'extended_shift' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'extended_shift' (16#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:30]
INFO: [Synth 8-3491] module 'Two_bit_shifter' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:24' bound to instance 'Another_shiftBy2' of component 'Two_bit_shifter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:324]
INFO: [Synth 8-638] synthesizing module 'Two_bit_shifter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Two_bit_shifter' (17#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:30]
INFO: [Synth 8-3491] module 'Branch_unit' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:4' bound to instance 'Branch' of component 'Branch_unit' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:328]
INFO: [Synth 8-638] synthesizing module 'Branch_unit' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:12]
WARNING: [Synth 8-614] signal 'notzero' is read in the process but is not in the sensitivity list [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:19]
WARNING: [Synth 8-614] signal 'notbranch' is read in the process but is not in the sensitivity list [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Branch_unit' (18#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'MIPS' (19#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:39]
WARNING: [Synth 8-3331] design extended_shift has unconnected port input[31]
WARNING: [Synth 8-3331] design extended_shift has unconnected port input[30]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[9]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[8]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[31]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[30]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[29]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[28]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[27]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[26]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[25]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[24]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[23]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[22]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[21]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[20]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[19]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[18]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[17]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[16]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[1]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[0]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[9]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[8]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[31]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[30]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[29]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[28]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[27]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[26]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[25]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[24]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[23]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[22]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[21]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[20]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[19]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[18]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[17]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[16]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[15]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[14]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[13]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[12]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[11]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[10]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[1]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1687.699 ; gain = 69.289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1710.516 ; gain = 92.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1710.516 ; gain = 92.105
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1710.516 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1718.062 ; gain = 99.652
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1812.637 ; gain = 9.277
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MIPS' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:39]
INFO: [Synth 8-3491] module 'Controller' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:26' bound to instance 'Control_Unit' of component 'Controller' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:206]
INFO: [Synth 8-638] synthesizing module 'Controller' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:42]
INFO: [Synth 8-3491] module 'OpcodeDecoder' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:27' bound to instance 'Inst_OpcodeDecoder' of component 'OpcodeDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:69]
INFO: [Synth 8-638] synthesizing module 'OpcodeDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'OpcodeDecoder' (1#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:42]
INFO: [Synth 8-3491] module 'AluDecoder' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:28' bound to instance 'Inst_AluDecoder' of component 'AluDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:82]
INFO: [Synth 8-638] synthesizing module 'AluDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:38]
WARNING: [Synth 8-153] case item 8'b00xxxxxx will never be executed [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:43]
WARNING: [Synth 8-153] case item 8'b01xxxxxx will never be executed [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'AluDecoder' (2#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Controller' (3#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:42]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:26' bound to instance 'Inst_PCounter' of component 'ProgramCounter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:219]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (4#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:34]
INFO: [Synth 8-3491] module 'Add4' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:25' bound to instance 'AdditionOf4' of component 'Add4' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:227]
INFO: [Synth 8-638] synthesizing module 'Add4' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Add4' (5#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:33]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'instruction_memory' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:153' bound to instance 'InstructionMemory' of component 'Instruction_memory' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:233]
INFO: [Synth 8-638] synthesizing module 'instruction_memory' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:169]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label0' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:199]
INFO: [Synth 8-638] synthesizing module 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'inst_mem' (6#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label1' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:210]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label2' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:221]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label3' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'instruction_memory' (7#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:169]
INFO: [Synth 8-3491] module 'Mux2X1_5bits' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:4' bound to instance 'Mux5bit' of component 'Mux2X1_5bits' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:243]
INFO: [Synth 8-638] synthesizing module 'Mux2X1_5bits' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Mux2X1_5bits' (8#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:12]
INFO: [Synth 8-3491] module 'AddTarAddr' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:34' bound to instance 'AdditionoFTarAddr' of component 'AddTarAddr' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:250]
INFO: [Synth 8-638] synthesizing module 'AddTarAddr' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'AddTarAddr' (9#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:44]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mips_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:25' bound to instance 'Memory' of component 'mips_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:256]
INFO: [Synth 8-638] synthesizing module 'mips_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:41]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label0' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:71]
INFO: [Synth 8-638] synthesizing module 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAM_Blocks' (10#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label1' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:82]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label2' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:93]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label3' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:104]
WARNING: [Synth 8-3848] Net M_data_out1 in module/entity mips_mem does not have driver. [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'mips_mem' (11#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:41]
INFO: [Synth 8-3491] module 'Register_file' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:25' bound to instance 'RegisterFile' of component 'Register_file' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:265]
INFO: [Synth 8-638] synthesizing module 'Register_file' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Register_file' (12#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:39]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/alu.vhd:25' bound to instance 'ALU_Unit' of component 'ALU' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:277]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/alu.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/alu.vhd:38]
INFO: [Synth 8-3491] module 'Sign_Extension' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:23' bound to instance 'Sign_Ext' of component 'Sign_Extension' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:284]
INFO: [Synth 8-638] synthesizing module 'Sign_Extension' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Sign_Extension' (14#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:28]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux1' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:288]
INFO: [Synth 8-638] synthesizing module 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'mux2to1' (15#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:32]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'AluAddr_mux2to1' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:296]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux2' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:302]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux_instru_JUMP' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:312]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux_instru_JAl' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:319]
INFO: [Synth 8-3491] module 'extended_shift' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:24' bound to instance 'shiftBy2' of component 'extended_shift' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:326]
INFO: [Synth 8-638] synthesizing module 'extended_shift' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'extended_shift' (16#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:30]
INFO: [Synth 8-3491] module 'Two_bit_shifter' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:24' bound to instance 'Another_shiftBy2' of component 'Two_bit_shifter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:331]
INFO: [Synth 8-638] synthesizing module 'Two_bit_shifter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Two_bit_shifter' (17#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:30]
INFO: [Synth 8-3491] module 'Branch_unit' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:4' bound to instance 'Branch' of component 'Branch_unit' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:335]
INFO: [Synth 8-638] synthesizing module 'Branch_unit' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:12]
WARNING: [Synth 8-614] signal 'notzero' is read in the process but is not in the sensitivity list [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:19]
WARNING: [Synth 8-614] signal 'notbranch' is read in the process but is not in the sensitivity list [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Branch_unit' (18#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:12]
WARNING: [Synth 8-3848] Net SigJal in module/entity MIPS does not have driver. [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'MIPS' (19#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:39]
WARNING: [Synth 8-3331] design extended_shift has unconnected port input[31]
WARNING: [Synth 8-3331] design extended_shift has unconnected port input[30]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[9]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[8]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[31]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[30]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[29]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[28]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[27]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[26]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[25]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[24]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[23]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[22]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[21]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[20]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[19]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[18]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[17]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[16]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[1]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[0]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[9]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[8]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[31]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[30]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[29]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[28]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[27]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[26]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[25]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[24]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[23]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[22]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[21]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[20]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[19]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[18]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[17]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[16]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[15]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[14]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[13]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[12]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[11]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[10]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[1]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1812.656 ; gain = 9.297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1834.938 ; gain = 31.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1834.938 ; gain = 31.578
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1834.938 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1834.938 ; gain = 31.578
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Mar 20 00:16:52 2024] Launched synth_1...
Run output will be captured here: C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z030ifbg676-2L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1834.938 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 368 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'MIPS' is not ideal for floorplanning, since the cellview 'Register_file' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1834.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 32 instances

close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z030ifbg676-2L
Top: MIPS
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1985.234 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MIPS' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:39]
INFO: [Synth 8-3491] module 'Controller' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:26' bound to instance 'Control_Unit' of component 'Controller' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:206]
INFO: [Synth 8-638] synthesizing module 'Controller' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:42]
INFO: [Synth 8-3491] module 'OpcodeDecoder' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:27' bound to instance 'Inst_OpcodeDecoder' of component 'OpcodeDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:69]
INFO: [Synth 8-638] synthesizing module 'OpcodeDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'OpcodeDecoder' (1#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:42]
INFO: [Synth 8-3491] module 'AluDecoder' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:28' bound to instance 'Inst_AluDecoder' of component 'AluDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:82]
INFO: [Synth 8-638] synthesizing module 'AluDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:38]
WARNING: [Synth 8-153] case item 8'b00xxxxxx will never be executed [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:43]
WARNING: [Synth 8-153] case item 8'b01xxxxxx will never be executed [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'AluDecoder' (2#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Controller' (3#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:42]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:26' bound to instance 'Inst_PCounter' of component 'ProgramCounter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:219]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (4#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:34]
INFO: [Synth 8-3491] module 'Add4' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:25' bound to instance 'AdditionOf4' of component 'Add4' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:227]
INFO: [Synth 8-638] synthesizing module 'Add4' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Add4' (5#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:33]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'instruction_memory' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:153' bound to instance 'InstructionMemory' of component 'Instruction_memory' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:233]
INFO: [Synth 8-638] synthesizing module 'instruction_memory' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:169]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label0' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:199]
INFO: [Synth 8-638] synthesizing module 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'inst_mem' (6#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label1' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:210]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label2' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:221]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label3' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'instruction_memory' (7#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:169]
INFO: [Synth 8-3491] module 'Mux2X1_5bits' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:4' bound to instance 'Mux5bit' of component 'Mux2X1_5bits' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:243]
INFO: [Synth 8-638] synthesizing module 'Mux2X1_5bits' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Mux2X1_5bits' (8#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:12]
INFO: [Synth 8-3491] module 'AddTarAddr' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:34' bound to instance 'AdditionoFTarAddr' of component 'AddTarAddr' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:250]
INFO: [Synth 8-638] synthesizing module 'AddTarAddr' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'AddTarAddr' (9#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:44]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mips_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:25' bound to instance 'Memory' of component 'mips_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:256]
INFO: [Synth 8-638] synthesizing module 'mips_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:41]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label0' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:71]
INFO: [Synth 8-638] synthesizing module 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAM_Blocks' (10#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label1' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:82]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label2' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:93]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label3' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:104]
WARNING: [Synth 8-3848] Net M_data_out1 in module/entity mips_mem does not have driver. [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'mips_mem' (11#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:41]
INFO: [Synth 8-3491] module 'Register_file' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:25' bound to instance 'RegisterFile' of component 'Register_file' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:265]
INFO: [Synth 8-638] synthesizing module 'Register_file' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Register_file' (12#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:39]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/alu.vhd:25' bound to instance 'ALU_Unit' of component 'ALU' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:277]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/alu.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/alu.vhd:38]
INFO: [Synth 8-3491] module 'Sign_Extension' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:23' bound to instance 'Sign_Ext' of component 'Sign_Extension' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:284]
INFO: [Synth 8-638] synthesizing module 'Sign_Extension' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Sign_Extension' (14#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:28]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux1' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:288]
INFO: [Synth 8-638] synthesizing module 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'mux2to1' (15#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:32]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'AluAddr_mux2to1' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:296]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux2' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:302]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux_instru_JUMP' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:312]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux_instru_JAl' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:319]
INFO: [Synth 8-3491] module 'extended_shift' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:24' bound to instance 'shiftBy2' of component 'extended_shift' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:326]
INFO: [Synth 8-638] synthesizing module 'extended_shift' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'extended_shift' (16#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:30]
INFO: [Synth 8-3491] module 'Two_bit_shifter' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:24' bound to instance 'Another_shiftBy2' of component 'Two_bit_shifter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:331]
INFO: [Synth 8-638] synthesizing module 'Two_bit_shifter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Two_bit_shifter' (17#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:30]
INFO: [Synth 8-3491] module 'Branch_unit' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:4' bound to instance 'Branch' of component 'Branch_unit' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:335]
INFO: [Synth 8-638] synthesizing module 'Branch_unit' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:12]
WARNING: [Synth 8-614] signal 'notzero' is read in the process but is not in the sensitivity list [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:19]
WARNING: [Synth 8-614] signal 'notbranch' is read in the process but is not in the sensitivity list [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Branch_unit' (18#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:12]
WARNING: [Synth 8-3848] Net SigJal in module/entity MIPS does not have driver. [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'MIPS' (19#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:39]
WARNING: [Synth 8-3331] design extended_shift has unconnected port input[31]
WARNING: [Synth 8-3331] design extended_shift has unconnected port input[30]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[9]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[8]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[31]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[30]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[29]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[28]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[27]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[26]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[25]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[24]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[23]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[22]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[21]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[20]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[19]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[18]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[17]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[16]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[1]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[0]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[9]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[8]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[31]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[30]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[29]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[28]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[27]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[26]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[25]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[24]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[23]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[22]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[21]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[20]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[19]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[18]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[17]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[16]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[15]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[14]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[13]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[12]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[11]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[10]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[1]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1985.234 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1985.234 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1985.234 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1985.234 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2063.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2063.523 ; gain = 78.289
69 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2063.523 ; gain = 78.289
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MIPS_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xelab -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.OpcodeDecoder [opcodedecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.AluDecoder [aludecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Controller [controller_default]
Compiling architecture programcounter of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4 [add4_default]
Compiling architecture behavioral of entity xil_defaultlib.inst_mem [inst_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behaviour of entity xil_defaultlib.Mux2X1_5bits [mux2x1_5bits_default]
Compiling architecture addtaraddr of entity xil_defaultlib.AddTarAddr [addtaraddr_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_Blocks [ram_blocks_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_mem [mips_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_file [register_file_default]
Compiling architecture alu of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Sign_Extension [sign_extension_default]
Compiling architecture behaviour of entity xil_defaultlib.mux2to1 [mux2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.extended_shift [extended_shift_default]
Compiling architecture behavioral of entity xil_defaultlib.Two_bit_shifter [two_bit_shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.Branch_unit [branch_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mips
Built simulation snapshot MIPS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2063.523 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2063.523 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MIPS' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:39]
INFO: [Synth 8-3491] module 'Controller' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:26' bound to instance 'Control_Unit' of component 'Controller' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:206]
INFO: [Synth 8-638] synthesizing module 'Controller' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:42]
INFO: [Synth 8-3491] module 'OpcodeDecoder' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:27' bound to instance 'Inst_OpcodeDecoder' of component 'OpcodeDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:69]
INFO: [Synth 8-638] synthesizing module 'OpcodeDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'OpcodeDecoder' (1#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:42]
INFO: [Synth 8-3491] module 'AluDecoder' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:28' bound to instance 'Inst_AluDecoder' of component 'AluDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:82]
INFO: [Synth 8-638] synthesizing module 'AluDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:38]
WARNING: [Synth 8-153] case item 8'b00xxxxxx will never be executed [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:43]
WARNING: [Synth 8-153] case item 8'b01xxxxxx will never be executed [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'AluDecoder' (2#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Controller' (3#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:42]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:26' bound to instance 'Inst_PCounter' of component 'ProgramCounter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:219]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (4#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:34]
INFO: [Synth 8-3491] module 'Add4' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:25' bound to instance 'AdditionOf4' of component 'Add4' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:227]
INFO: [Synth 8-638] synthesizing module 'Add4' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Add4' (5#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:33]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'instruction_memory' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:153' bound to instance 'InstructionMemory' of component 'Instruction_memory' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:233]
INFO: [Synth 8-638] synthesizing module 'instruction_memory' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:169]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label0' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:199]
INFO: [Synth 8-638] synthesizing module 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'inst_mem' (6#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label1' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:210]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label2' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:221]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label3' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'instruction_memory' (7#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:169]
INFO: [Synth 8-3491] module 'Mux2X1_5bits' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:4' bound to instance 'Mux5bit' of component 'Mux2X1_5bits' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:243]
INFO: [Synth 8-638] synthesizing module 'Mux2X1_5bits' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Mux2X1_5bits' (8#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:12]
INFO: [Synth 8-3491] module 'AddTarAddr' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:34' bound to instance 'AdditionoFTarAddr' of component 'AddTarAddr' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:250]
INFO: [Synth 8-638] synthesizing module 'AddTarAddr' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'AddTarAddr' (9#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:44]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mips_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:25' bound to instance 'Memory' of component 'mips_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:256]
INFO: [Synth 8-638] synthesizing module 'mips_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:41]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label0' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:71]
INFO: [Synth 8-638] synthesizing module 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAM_Blocks' (10#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label1' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:82]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label2' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:93]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label3' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:104]
WARNING: [Synth 8-3848] Net M_data_out1 in module/entity mips_mem does not have driver. [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'mips_mem' (11#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:41]
INFO: [Synth 8-3491] module 'Register_file' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:25' bound to instance 'RegisterFile' of component 'Register_file' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:265]
INFO: [Synth 8-638] synthesizing module 'Register_file' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Register_file' (12#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:39]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/alu.vhd:25' bound to instance 'ALU_Unit' of component 'ALU' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:277]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/alu.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/alu.vhd:38]
INFO: [Synth 8-3491] module 'Sign_Extension' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:23' bound to instance 'Sign_Ext' of component 'Sign_Extension' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:284]
INFO: [Synth 8-638] synthesizing module 'Sign_Extension' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Sign_Extension' (14#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:28]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux1' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:288]
INFO: [Synth 8-638] synthesizing module 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'mux2to1' (15#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:32]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'AluAddr_mux2to1' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:296]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux2' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:302]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux_instru_JUMP' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:312]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux_instru_JAl' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:319]
INFO: [Synth 8-3491] module 'extended_shift' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:24' bound to instance 'shiftBy2' of component 'extended_shift' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:326]
INFO: [Synth 8-638] synthesizing module 'extended_shift' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'extended_shift' (16#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:30]
INFO: [Synth 8-3491] module 'Two_bit_shifter' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:24' bound to instance 'Another_shiftBy2' of component 'Two_bit_shifter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:331]
INFO: [Synth 8-638] synthesizing module 'Two_bit_shifter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Two_bit_shifter' (17#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:30]
INFO: [Synth 8-3491] module 'Branch_unit' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:4' bound to instance 'Branch' of component 'Branch_unit' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:335]
INFO: [Synth 8-638] synthesizing module 'Branch_unit' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:12]
WARNING: [Synth 8-614] signal 'notzero' is read in the process but is not in the sensitivity list [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:19]
WARNING: [Synth 8-614] signal 'notbranch' is read in the process but is not in the sensitivity list [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Branch_unit' (18#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'MIPS' (19#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:39]
WARNING: [Synth 8-3331] design extended_shift has unconnected port input[31]
WARNING: [Synth 8-3331] design extended_shift has unconnected port input[30]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[9]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[8]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[31]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[30]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[29]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[28]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[27]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[26]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[25]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[24]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[23]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[22]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[21]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[20]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[19]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[18]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[17]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[16]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[1]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[0]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[9]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[8]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[31]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[30]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[29]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[28]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[27]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[26]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[25]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[24]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[23]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[22]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[21]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[20]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[19]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[18]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[17]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[16]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[15]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[14]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[13]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[12]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[11]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[10]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[1]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2087.055 ; gain = 23.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2106.961 ; gain = 43.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2106.961 ; gain = 43.438
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2111.270 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2200.242 ; gain = 136.719
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2237.016 ; gain = 17.902
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MIPS' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:39]
INFO: [Synth 8-3491] module 'Controller' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:26' bound to instance 'Control_Unit' of component 'Controller' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:207]
INFO: [Synth 8-638] synthesizing module 'Controller' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:42]
INFO: [Synth 8-3491] module 'OpcodeDecoder' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:27' bound to instance 'Inst_OpcodeDecoder' of component 'OpcodeDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:69]
INFO: [Synth 8-638] synthesizing module 'OpcodeDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'OpcodeDecoder' (1#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:42]
INFO: [Synth 8-3491] module 'AluDecoder' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:28' bound to instance 'Inst_AluDecoder' of component 'AluDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:82]
INFO: [Synth 8-638] synthesizing module 'AluDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:38]
WARNING: [Synth 8-153] case item 8'b00xxxxxx will never be executed [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:43]
WARNING: [Synth 8-153] case item 8'b01xxxxxx will never be executed [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'AluDecoder' (2#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Controller' (3#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:42]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:26' bound to instance 'Inst_PCounter' of component 'ProgramCounter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:220]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (4#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:34]
INFO: [Synth 8-3491] module 'Add4' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:25' bound to instance 'AdditionOf4' of component 'Add4' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:228]
INFO: [Synth 8-638] synthesizing module 'Add4' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Add4' (5#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:33]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'instruction_memory' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:153' bound to instance 'InstructionMemory' of component 'Instruction_memory' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:234]
INFO: [Synth 8-638] synthesizing module 'instruction_memory' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:169]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label0' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:199]
INFO: [Synth 8-638] synthesizing module 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'inst_mem' (6#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label1' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:210]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label2' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:221]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label3' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'instruction_memory' (7#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:169]
INFO: [Synth 8-3491] module 'Mux2X1_5bits' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:4' bound to instance 'Mux5bit' of component 'Mux2X1_5bits' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:244]
INFO: [Synth 8-638] synthesizing module 'Mux2X1_5bits' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Mux2X1_5bits' (8#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:12]
INFO: [Synth 8-3491] module 'AddTarAddr' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:34' bound to instance 'AdditionoFTarAddr' of component 'AddTarAddr' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:251]
INFO: [Synth 8-638] synthesizing module 'AddTarAddr' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'AddTarAddr' (9#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:44]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mips_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:25' bound to instance 'Memory' of component 'mips_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:257]
INFO: [Synth 8-638] synthesizing module 'mips_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:41]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label0' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:71]
INFO: [Synth 8-638] synthesizing module 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAM_Blocks' (10#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label1' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:82]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label2' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:93]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label3' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:104]
WARNING: [Synth 8-3848] Net M_data_out1 in module/entity mips_mem does not have driver. [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'mips_mem' (11#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:41]
INFO: [Synth 8-3491] module 'Register_file' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:25' bound to instance 'RegisterFile' of component 'Register_file' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:266]
INFO: [Synth 8-638] synthesizing module 'Register_file' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Register_file' (12#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:39]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/alu.vhd:25' bound to instance 'ALU_Unit' of component 'ALU' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:278]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/alu.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/alu.vhd:38]
INFO: [Synth 8-3491] module 'Sign_Extension' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:23' bound to instance 'Sign_Ext' of component 'Sign_Extension' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:285]
INFO: [Synth 8-638] synthesizing module 'Sign_Extension' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Sign_Extension' (14#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:28]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux1' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:289]
INFO: [Synth 8-638] synthesizing module 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'mux2to1' (15#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:32]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'AluAddr_mux2to1' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:297]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux2' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:303]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux_instru_JUMP' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:313]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux_instru_JAl' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:320]
INFO: [Synth 8-3491] module 'Mux2X1_5bits' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:4' bound to instance 'Mux_JALReg31' of component 'Mux2X1_5bits' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:328]
INFO: [Synth 8-3491] module 'extended_shift' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:24' bound to instance 'shiftBy2' of component 'extended_shift' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:334]
INFO: [Synth 8-638] synthesizing module 'extended_shift' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'extended_shift' (16#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:30]
INFO: [Synth 8-3491] module 'Two_bit_shifter' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:24' bound to instance 'Another_shiftBy2' of component 'Two_bit_shifter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:339]
INFO: [Synth 8-638] synthesizing module 'Two_bit_shifter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Two_bit_shifter' (17#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:30]
INFO: [Synth 8-3491] module 'Branch_unit' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:4' bound to instance 'Branch' of component 'Branch_unit' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:343]
INFO: [Synth 8-638] synthesizing module 'Branch_unit' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:12]
WARNING: [Synth 8-614] signal 'notzero' is read in the process but is not in the sensitivity list [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:19]
WARNING: [Synth 8-614] signal 'notbranch' is read in the process but is not in the sensitivity list [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Branch_unit' (18#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'MIPS' (19#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:39]
WARNING: [Synth 8-3331] design extended_shift has unconnected port input[31]
WARNING: [Synth 8-3331] design extended_shift has unconnected port input[30]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[9]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[8]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[31]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[30]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[29]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[28]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[27]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[26]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[25]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[24]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[23]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[22]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[21]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[20]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[19]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[18]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[17]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[16]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[1]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[0]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[9]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[8]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[31]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[30]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[29]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[28]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[27]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[26]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[25]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[24]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[23]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[22]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[21]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[20]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[19]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[18]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[17]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[16]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[15]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[14]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[13]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[12]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[11]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[10]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[1]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2237.016 ; gain = 17.902
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2239.949 ; gain = 20.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2239.949 ; gain = 20.836
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2239.949 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2599.773 ; gain = 380.660
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2618.973 ; gain = 19.199
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MIPS' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:39]
INFO: [Synth 8-3491] module 'Controller' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:26' bound to instance 'Control_Unit' of component 'Controller' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:207]
INFO: [Synth 8-638] synthesizing module 'Controller' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:42]
INFO: [Synth 8-3491] module 'OpcodeDecoder' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:27' bound to instance 'Inst_OpcodeDecoder' of component 'OpcodeDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:69]
INFO: [Synth 8-638] synthesizing module 'OpcodeDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'OpcodeDecoder' (1#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:42]
INFO: [Synth 8-3491] module 'AluDecoder' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:28' bound to instance 'Inst_AluDecoder' of component 'AluDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:82]
INFO: [Synth 8-638] synthesizing module 'AluDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:38]
WARNING: [Synth 8-153] case item 8'b00xxxxxx will never be executed [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:43]
WARNING: [Synth 8-153] case item 8'b01xxxxxx will never be executed [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'AluDecoder' (2#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Controller' (3#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:42]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:26' bound to instance 'Inst_PCounter' of component 'ProgramCounter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:220]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (4#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:34]
INFO: [Synth 8-3491] module 'Add4' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:25' bound to instance 'AdditionOf4' of component 'Add4' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:228]
INFO: [Synth 8-638] synthesizing module 'Add4' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Add4' (5#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:33]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'instruction_memory' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:153' bound to instance 'InstructionMemory' of component 'Instruction_memory' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:234]
INFO: [Synth 8-638] synthesizing module 'instruction_memory' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:169]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label0' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:199]
INFO: [Synth 8-638] synthesizing module 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'inst_mem' (6#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label1' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:210]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label2' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:221]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label3' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'instruction_memory' (7#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:169]
INFO: [Synth 8-3491] module 'Mux2X1_5bits' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:4' bound to instance 'Mux5bit' of component 'Mux2X1_5bits' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:244]
INFO: [Synth 8-638] synthesizing module 'Mux2X1_5bits' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Mux2X1_5bits' (8#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:12]
INFO: [Synth 8-3491] module 'AddTarAddr' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:34' bound to instance 'AdditionoFTarAddr' of component 'AddTarAddr' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:251]
INFO: [Synth 8-638] synthesizing module 'AddTarAddr' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'AddTarAddr' (9#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:44]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mips_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:25' bound to instance 'Memory' of component 'mips_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:257]
INFO: [Synth 8-638] synthesizing module 'mips_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:41]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label0' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:71]
INFO: [Synth 8-638] synthesizing module 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAM_Blocks' (10#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label1' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:82]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label2' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:93]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label3' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:104]
WARNING: [Synth 8-3848] Net M_data_out1 in module/entity mips_mem does not have driver. [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'mips_mem' (11#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:41]
INFO: [Synth 8-3491] module 'Register_file' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:25' bound to instance 'RegisterFile' of component 'Register_file' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:266]
INFO: [Synth 8-638] synthesizing module 'Register_file' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Register_file' (12#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:39]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/alu.vhd:25' bound to instance 'ALU_Unit' of component 'ALU' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:278]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/alu.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/alu.vhd:38]
INFO: [Synth 8-3491] module 'Sign_Extension' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:23' bound to instance 'Sign_Ext' of component 'Sign_Extension' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:285]
INFO: [Synth 8-638] synthesizing module 'Sign_Extension' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Sign_Extension' (14#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:28]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux1' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:289]
INFO: [Synth 8-638] synthesizing module 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'mux2to1' (15#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:32]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'AluAddr_mux2to1' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:297]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux2' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:303]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux_instru_JUMP' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:313]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux_instru_JAl' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:320]
INFO: [Synth 8-3491] module 'Mux2X1_5bits' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:4' bound to instance 'Mux_JALReg31' of component 'Mux2X1_5bits' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:328]
INFO: [Synth 8-3491] module 'extended_shift' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:24' bound to instance 'shiftBy2' of component 'extended_shift' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:334]
INFO: [Synth 8-638] synthesizing module 'extended_shift' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'extended_shift' (16#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:30]
INFO: [Synth 8-3491] module 'Two_bit_shifter' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:24' bound to instance 'Another_shiftBy2' of component 'Two_bit_shifter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:339]
INFO: [Synth 8-638] synthesizing module 'Two_bit_shifter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Two_bit_shifter' (17#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:30]
INFO: [Synth 8-3491] module 'Branch_unit' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:4' bound to instance 'Branch' of component 'Branch_unit' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:343]
INFO: [Synth 8-638] synthesizing module 'Branch_unit' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:12]
WARNING: [Synth 8-614] signal 'notzero' is read in the process but is not in the sensitivity list [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:19]
WARNING: [Synth 8-614] signal 'notbranch' is read in the process but is not in the sensitivity list [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Branch_unit' (18#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'MIPS' (19#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:39]
WARNING: [Synth 8-3331] design extended_shift has unconnected port input[31]
WARNING: [Synth 8-3331] design extended_shift has unconnected port input[30]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[9]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[8]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[31]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[30]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[29]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[28]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[27]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[26]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[25]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[24]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[23]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[22]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[21]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[20]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[19]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[18]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[17]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[16]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[1]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[0]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[9]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[8]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[31]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[30]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[29]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[28]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[27]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[26]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[25]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[24]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[23]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[22]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[21]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[20]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[19]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[18]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[17]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[16]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[15]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[14]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[13]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[12]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[11]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[10]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[1]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2618.973 ; gain = 19.199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2623.875 ; gain = 24.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2623.875 ; gain = 24.102
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2623.875 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2623.875 ; gain = 24.102
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2623.875 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MIPS' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:39]
INFO: [Synth 8-3491] module 'Controller' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:26' bound to instance 'Control_Unit' of component 'Controller' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:207]
INFO: [Synth 8-638] synthesizing module 'Controller' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:42]
INFO: [Synth 8-3491] module 'OpcodeDecoder' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:27' bound to instance 'Inst_OpcodeDecoder' of component 'OpcodeDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:69]
INFO: [Synth 8-638] synthesizing module 'OpcodeDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'OpcodeDecoder' (1#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:42]
INFO: [Synth 8-3491] module 'AluDecoder' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:28' bound to instance 'Inst_AluDecoder' of component 'AluDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:82]
INFO: [Synth 8-638] synthesizing module 'AluDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:38]
WARNING: [Synth 8-153] case item 8'b00xxxxxx will never be executed [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:43]
WARNING: [Synth 8-153] case item 8'b01xxxxxx will never be executed [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'AluDecoder' (2#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Controller' (3#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:42]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:26' bound to instance 'Inst_PCounter' of component 'ProgramCounter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:220]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (4#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:34]
INFO: [Synth 8-3491] module 'Add4' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:25' bound to instance 'AdditionOf4' of component 'Add4' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:228]
INFO: [Synth 8-638] synthesizing module 'Add4' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Add4' (5#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:33]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'instruction_memory' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:153' bound to instance 'InstructionMemory' of component 'Instruction_memory' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:234]
INFO: [Synth 8-638] synthesizing module 'instruction_memory' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:169]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label0' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:199]
INFO: [Synth 8-638] synthesizing module 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'inst_mem' (6#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label1' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:210]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label2' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:221]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label3' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'instruction_memory' (7#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:169]
INFO: [Synth 8-3491] module 'Mux2X1_5bits' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:4' bound to instance 'Mux5bit' of component 'Mux2X1_5bits' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:244]
INFO: [Synth 8-638] synthesizing module 'Mux2X1_5bits' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Mux2X1_5bits' (8#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:12]
INFO: [Synth 8-3491] module 'AddTarAddr' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:34' bound to instance 'AdditionoFTarAddr' of component 'AddTarAddr' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:251]
INFO: [Synth 8-638] synthesizing module 'AddTarAddr' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'AddTarAddr' (9#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:44]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mips_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:25' bound to instance 'Memory' of component 'mips_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:257]
INFO: [Synth 8-638] synthesizing module 'mips_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:41]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label0' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:71]
INFO: [Synth 8-638] synthesizing module 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAM_Blocks' (10#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label1' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:82]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label2' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:93]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label3' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:104]
WARNING: [Synth 8-3848] Net M_data_out1 in module/entity mips_mem does not have driver. [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'mips_mem' (11#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:41]
INFO: [Synth 8-3491] module 'Register_file' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:25' bound to instance 'RegisterFile' of component 'Register_file' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:266]
INFO: [Synth 8-638] synthesizing module 'Register_file' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Register_file' (12#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:39]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/alu.vhd:25' bound to instance 'ALU_Unit' of component 'ALU' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:278]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/alu.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/alu.vhd:38]
INFO: [Synth 8-3491] module 'Sign_Extension' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:23' bound to instance 'Sign_Ext' of component 'Sign_Extension' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:285]
INFO: [Synth 8-638] synthesizing module 'Sign_Extension' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Sign_Extension' (14#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:28]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux1' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:289]
INFO: [Synth 8-638] synthesizing module 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'mux2to1' (15#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:32]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'AluAddr_mux2to1' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:297]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux2' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:303]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux_instru_JUMP' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:313]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux_JAL' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:320]
INFO: [Synth 8-3491] module 'Mux2X1_5bits' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:4' bound to instance 'Mux_JALReg31' of component 'Mux2X1_5bits' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:328]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux_Jr' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:335]
INFO: [Synth 8-3491] module 'extended_shift' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:24' bound to instance 'shiftBy2' of component 'extended_shift' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:341]
INFO: [Synth 8-638] synthesizing module 'extended_shift' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'extended_shift' (16#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:30]
INFO: [Synth 8-3491] module 'Two_bit_shifter' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:24' bound to instance 'Another_shiftBy2' of component 'Two_bit_shifter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:346]
INFO: [Synth 8-638] synthesizing module 'Two_bit_shifter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Two_bit_shifter' (17#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:30]
INFO: [Synth 8-3491] module 'Branch_unit' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:4' bound to instance 'Branch' of component 'Branch_unit' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:350]
INFO: [Synth 8-638] synthesizing module 'Branch_unit' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:12]
WARNING: [Synth 8-614] signal 'notzero' is read in the process but is not in the sensitivity list [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:19]
WARNING: [Synth 8-614] signal 'notbranch' is read in the process but is not in the sensitivity list [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Branch_unit' (18#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:12]
WARNING: [Synth 8-3848] Net SigJr in module/entity MIPS does not have driver. [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'MIPS' (19#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:39]
WARNING: [Synth 8-3331] design extended_shift has unconnected port input[31]
WARNING: [Synth 8-3331] design extended_shift has unconnected port input[30]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[9]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[8]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[31]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[30]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[29]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[28]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[27]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[26]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[25]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[24]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[23]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[22]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[21]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[20]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[19]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[18]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[17]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[16]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[1]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[0]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[9]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[8]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[31]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[30]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[29]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[28]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[27]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[26]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[25]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[24]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[23]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[22]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[21]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[20]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[19]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[18]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[17]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[16]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[15]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[14]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[13]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[12]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[11]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[10]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[1]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2623.875 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2623.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2623.875 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2623.875 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2623.875 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Mar 20 01:28:35 2024] Launched synth_1...
Run output will be captured here: C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.runs/synth_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2623.875 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MIPS' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:39]
INFO: [Synth 8-3491] module 'Controller' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:26' bound to instance 'Control_Unit' of component 'Controller' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:208]
INFO: [Synth 8-638] synthesizing module 'Controller' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:43]
INFO: [Synth 8-3491] module 'OpcodeDecoder' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:27' bound to instance 'Inst_OpcodeDecoder' of component 'OpcodeDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:71]
INFO: [Synth 8-638] synthesizing module 'OpcodeDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'OpcodeDecoder' (1#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:43]
INFO: [Synth 8-3491] module 'AluDecoder' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:28' bound to instance 'Inst_AluDecoder' of component 'AluDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:85]
INFO: [Synth 8-638] synthesizing module 'AluDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:38]
WARNING: [Synth 8-153] case item 8'b00xxxxxx will never be executed [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:43]
WARNING: [Synth 8-153] case item 8'b01xxxxxx will never be executed [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'AluDecoder' (2#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Controller' (3#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:43]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:26' bound to instance 'Inst_PCounter' of component 'ProgramCounter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:222]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (4#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:34]
INFO: [Synth 8-3491] module 'Add4' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:25' bound to instance 'AdditionOf4' of component 'Add4' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:230]
INFO: [Synth 8-638] synthesizing module 'Add4' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Add4' (5#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:33]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'instruction_memory' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:153' bound to instance 'InstructionMemory' of component 'Instruction_memory' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:236]
INFO: [Synth 8-638] synthesizing module 'instruction_memory' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:169]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label0' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:199]
INFO: [Synth 8-638] synthesizing module 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'inst_mem' (6#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label1' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:210]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label2' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:221]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label3' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'instruction_memory' (7#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:169]
INFO: [Synth 8-3491] module 'Mux2X1_5bits' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:4' bound to instance 'Mux5bit' of component 'Mux2X1_5bits' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:246]
INFO: [Synth 8-638] synthesizing module 'Mux2X1_5bits' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Mux2X1_5bits' (8#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:12]
INFO: [Synth 8-3491] module 'AddTarAddr' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:34' bound to instance 'AdditionoFTarAddr' of component 'AddTarAddr' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:253]
INFO: [Synth 8-638] synthesizing module 'AddTarAddr' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'AddTarAddr' (9#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:44]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mips_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:25' bound to instance 'Memory' of component 'mips_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:259]
INFO: [Synth 8-638] synthesizing module 'mips_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:41]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label0' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:71]
INFO: [Synth 8-638] synthesizing module 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAM_Blocks' (10#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label1' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:82]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label2' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:93]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label3' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:104]
WARNING: [Synth 8-3848] Net M_data_out1 in module/entity mips_mem does not have driver. [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'mips_mem' (11#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:41]
INFO: [Synth 8-3491] module 'Register_file' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:25' bound to instance 'RegisterFile' of component 'Register_file' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:268]
INFO: [Synth 8-638] synthesizing module 'Register_file' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Register_file' (12#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:39]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/alu.vhd:25' bound to instance 'ALU_Unit' of component 'ALU' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:280]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/alu.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/alu.vhd:38]
INFO: [Synth 8-3491] module 'Sign_Extension' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:23' bound to instance 'Sign_Ext' of component 'Sign_Extension' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:287]
INFO: [Synth 8-638] synthesizing module 'Sign_Extension' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Sign_Extension' (14#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:28]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux1' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:291]
INFO: [Synth 8-638] synthesizing module 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'mux2to1' (15#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:32]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'AluAddr_mux2to1' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:299]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux2' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:305]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux_instru_JUMP' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:315]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux_JAL' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:322]
INFO: [Synth 8-3491] module 'Mux2X1_5bits' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:4' bound to instance 'Mux_JALReg31' of component 'Mux2X1_5bits' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:330]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux_Jr' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:337]
INFO: [Synth 8-3491] module 'extended_shift' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:24' bound to instance 'shiftBy2' of component 'extended_shift' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:343]
INFO: [Synth 8-638] synthesizing module 'extended_shift' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'extended_shift' (16#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:30]
INFO: [Synth 8-3491] module 'Two_bit_shifter' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:24' bound to instance 'Another_shiftBy2' of component 'Two_bit_shifter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:348]
INFO: [Synth 8-638] synthesizing module 'Two_bit_shifter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Two_bit_shifter' (17#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:30]
INFO: [Synth 8-3491] module 'Branch_unit' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:4' bound to instance 'Branch' of component 'Branch_unit' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:352]
INFO: [Synth 8-638] synthesizing module 'Branch_unit' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:12]
WARNING: [Synth 8-614] signal 'notzero' is read in the process but is not in the sensitivity list [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:19]
WARNING: [Synth 8-614] signal 'notbranch' is read in the process but is not in the sensitivity list [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Branch_unit' (18#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'MIPS' (19#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:39]
WARNING: [Synth 8-3331] design extended_shift has unconnected port input[31]
WARNING: [Synth 8-3331] design extended_shift has unconnected port input[30]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[9]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[8]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[31]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[30]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[29]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[28]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[27]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[26]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[25]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[24]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[23]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[22]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[21]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[20]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[19]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[18]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[17]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[16]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[1]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[0]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[9]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[8]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[31]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[30]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[29]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[28]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[27]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[26]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[25]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[24]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[23]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[22]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[21]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[20]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[19]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[18]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[17]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[16]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[15]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[14]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[13]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[12]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[11]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[10]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[1]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2623.875 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2623.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2623.875 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2623.875 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2623.875 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Mar 20 01:48:36 2024] Launched synth_1...
Run output will be captured here: C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Mar 20 01:50:43 2024] Launched impl_1...
Run output will be captured here: C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MIPS_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OpcodeDecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xelab -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.OpcodeDecoder [opcodedecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.AluDecoder [aludecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Controller [controller_default]
Compiling architecture programcounter of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4 [add4_default]
Compiling architecture behavioral of entity xil_defaultlib.inst_mem [inst_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behaviour of entity xil_defaultlib.Mux2X1_5bits [mux2x1_5bits_default]
Compiling architecture addtaraddr of entity xil_defaultlib.AddTarAddr [addtaraddr_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_Blocks [ram_blocks_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_mem [mips_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_file [register_file_default]
Compiling architecture alu of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Sign_Extension [sign_extension_default]
Compiling architecture behaviour of entity xil_defaultlib.mux2to1 [mux2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.extended_shift [extended_shift_default]
Compiling architecture behavioral of entity xil_defaultlib.Two_bit_shifter [two_bit_shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.Branch_unit [branch_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mips
Built simulation snapshot MIPS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2623.875 ; gain = 0.000
add_force {/MIPS/Clock} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/MIPS/Reset} -radix hex {1 0ns}
add_force {/MIPS/WriteData} -radix hex {8c123321 0ns}
add_force {/MIPS/Write} -radix hex {1 0ns}
add_force {/MIPS/Read} -radix hex {0 0ns}
add_force {/MIPS/Reset} -radix hex {1 0ns}
run 100 ns
add_force {/MIPS/Reset} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MIPS_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xelab -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2623.875 ; gain = 0.000
add_force {/MIPS/Clock} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/MIPS/Reset} -radix hex {1 0ns}
run 100 ns
add_force {/MIPS/WriteData} -radix hex {8c123321 0ns}
add_force {/MIPS/Write} -radix hex {1 0ns}
add_force {/MIPS/Read} -radix hex {0 0ns}
run 100 ns
add_force {/MIPS/WriteData} -radix hex {8d234432 0ns}
run 100 ns
add_force {/MIPS/WriteData} -radix hex {8e345543 0ns}
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MIPS_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xelab -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2623.875 ; gain = 0.000
add_force {/MIPS/Clock} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/MIPS/Reset} -radix hex {1 0ns}
add_force {/MIPS/WriteData} -radix hex {8c123321 0ns}
add_force {/MIPS/Write} -radix hex {1 0ns}
add_force {/MIPS/Read} -radix hex {0 0ns}
run 100 ns
add_force {/MIPS/Reset} -radix hex {0 0ns}
run 100 ns
add_force {/MIPS/WriteData} -radix hex {8d234432 0ns}
run 100 ns
run 100 ns
add_force {/MIPS/WriteData} -radix hex {8e456654 0ns}
run 100 ns
run 100 ns
add_force {/MIPS/WriteData} -radix hex {8f561231 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/MIPS/WriteData} -radix hex {8c123456 0ns}
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MIPS_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xelab -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2623.875 ; gain = 0.000
add_force {/MIPS/Clock} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/MIPS/Reset} -radix hex {1 0ns}
add_force {/MIPS/WriteData} -radix hex {8c000010 0ns}
add_force {/MIPS/Write} -radix hex {1 0ns}
add_force {/MIPS/Read} -radix hex {0 0ns}
run 100 ns
add_force {/MIPS/Reset} -radix hex {0 0ns}
run 100 ns
add_force {/MIPS/WriteData} -radix hex {8c100011 0ns}
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MIPS_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xelab -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2623.875 ; gain = 0.000
add_force {/MIPS/Clock} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/MIPS/Reset} -radix hex {1 0ns}
run 100 ns
run 100 ns
add_force {/MIPS/WriteData} -radix hex {8c100010 0ns}
add_force {/MIPS/Reset} -radix hex {0 0ns}
add_force {/MIPS/Write} -radix hex {1 0ns}
add_force {/MIPS/Read} -radix hex {0 0ns}
run 100 ns
add_force {/MIPS/Reset} -radix hex {1 0ns}
run 100 ns
run 100 ns
add_force {/MIPS/Reset} -radix hex {0 0ns}
run 100 ns
add_force {/MIPS/WriteData} -radix hex {8c100011 0ns}
run 100 ns
run 100 ns
add_force {/MIPS/WriteData} -radix hex {8c100014 0ns}
run 100 ns
run 100 ns
add_force {/MIPS/Write} -radix hex {0 0ns}
add_force {/MIPS/Read} -radix hex {1 0ns}
add_force {/MIPS/PC} -radix hex {0 0ns}
remove_forces { {/MIPS/PC} }
add_force {/MIPS/Reset} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/MIPS/Reset} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MIPS_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xelab -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.OpcodeDecoder [opcodedecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.AluDecoder [aludecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Controller [controller_default]
Compiling architecture programcounter of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4 [add4_default]
Compiling architecture behavioral of entity xil_defaultlib.inst_mem [inst_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behaviour of entity xil_defaultlib.Mux2X1_5bits [mux2x1_5bits_default]
Compiling architecture addtaraddr of entity xil_defaultlib.AddTarAddr [addtaraddr_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_Blocks [ram_blocks_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_mem [mips_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_file [register_file_default]
Compiling architecture alu of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Sign_Extension [sign_extension_default]
Compiling architecture behaviour of entity xil_defaultlib.mux2to1 [mux2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.extended_shift [extended_shift_default]
Compiling architecture behavioral of entity xil_defaultlib.Two_bit_shifter [two_bit_shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.Branch_unit [branch_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mips
Built simulation snapshot MIPS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2623.875 ; gain = 0.000
add_force {/MIPS/Clock} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/MIPS/Reset} -radix hex {1 0ns}
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MIPS_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xelab -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.OpcodeDecoder [opcodedecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.AluDecoder [aludecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Controller [controller_default]
Compiling architecture programcounter of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4 [add4_default]
Compiling architecture behavioral of entity xil_defaultlib.inst_mem [inst_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behaviour of entity xil_defaultlib.Mux2X1_5bits [mux2x1_5bits_default]
Compiling architecture addtaraddr of entity xil_defaultlib.AddTarAddr [addtaraddr_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_Blocks [ram_blocks_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_mem [mips_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_file [register_file_default]
Compiling architecture alu of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Sign_Extension [sign_extension_default]
Compiling architecture behaviour of entity xil_defaultlib.mux2to1 [mux2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.extended_shift [extended_shift_default]
Compiling architecture behavioral of entity xil_defaultlib.Two_bit_shifter [two_bit_shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.Branch_unit [branch_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mips
Built simulation snapshot MIPS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2623.875 ; gain = 0.000
add_force {/MIPS/Clock} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/MIPS/Reset} -radix hex {1 0ns}
run 100 ns
add_force {/MIPS/SigPCounter} -radix hex {0 0ns}
run 100 ns
remove_forces { {/MIPS/SigPCounter} }
run 100 ns
run 100 ns
add_force {/MIPS/PC} -radix hex {0 0ns}
run 100 ns
add_force {/MIPS/Reset} -radix hex {0 0ns}
add_force {/MIPS/Write} -radix hex {1 0ns}
add_force {/MIPS/Read} -radix hex {0 0ns}
run 100 ns
run 100 ns
remove_forces { {/MIPS/PC} }
run 100 ns
add_force {/MIPS/SigPCounter} -radix hex {0 0ns}
run 100 ns
run 100 ns
remove_forces { {/MIPS/SigPCounter} }
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MIPS_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xelab -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.OpcodeDecoder [opcodedecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.AluDecoder [aludecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Controller [controller_default]
Compiling architecture programcounter of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4 [add4_default]
Compiling architecture behavioral of entity xil_defaultlib.inst_mem [inst_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behaviour of entity xil_defaultlib.Mux2X1_5bits [mux2x1_5bits_default]
Compiling architecture addtaraddr of entity xil_defaultlib.AddTarAddr [addtaraddr_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_Blocks [ram_blocks_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_mem [mips_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_file [register_file_default]
Compiling architecture alu of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Sign_Extension [sign_extension_default]
Compiling architecture behaviour of entity xil_defaultlib.mux2to1 [mux2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.extended_shift [extended_shift_default]
Compiling architecture behavioral of entity xil_defaultlib.Two_bit_shifter [two_bit_shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.Branch_unit [branch_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mips
Built simulation snapshot MIPS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2623.875 ; gain = 0.000
add_force {/MIPS/Clock} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/MIPS/Reset} -radix hex {1 0ns}
add_force {/MIPS/Write} -radix hex {1 0ns}
add_force {/MIPS/Read} -radix hex {0 0ns}
add_force {/MIPS/WriteData} -radix hex {8c123321 0ns}
run 100 ns
add_force {/MIPS/Reset} -radix hex {0 0ns}
run 100 ns
add_force {/MIPS/Reset} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/MIPS/Reset} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MIPS_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2623.875 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xelab -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.OpcodeDecoder [opcodedecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.AluDecoder [aludecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Controller [controller_default]
Compiling architecture programcounter of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4 [add4_default]
Compiling architecture behavioral of entity xil_defaultlib.inst_mem [inst_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behaviour of entity xil_defaultlib.Mux2X1_5bits [mux2x1_5bits_default]
Compiling architecture addtaraddr of entity xil_defaultlib.AddTarAddr [addtaraddr_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_Blocks [ram_blocks_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_mem [mips_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_file [register_file_default]
Compiling architecture alu of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Sign_Extension [sign_extension_default]
Compiling architecture behaviour of entity xil_defaultlib.mux2to1 [mux2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.extended_shift [extended_shift_default]
Compiling architecture behavioral of entity xil_defaultlib.Two_bit_shifter [two_bit_shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.Branch_unit [branch_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mips
Built simulation snapshot MIPS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2623.875 ; gain = 0.000
add_force {/MIPS/Clock} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/MIPS/Reset} -radix hex {1 0ns}
run 100 ns
run 100 ns
add_force {/MIPS/Reset} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/MIPS/WriteData} -radix hex {8c123432 0ns}
run 100 ns
add_force {/MIPS/WriteData} -radix hex {78463332 0ns}
run 100 ns
add_force {/MIPS/WriteData} -radix hex {1144 0ns}
run 100 ns
add_force {/MIPS/Write} -radix hex {0 0ns}
add_force {/MIPS/Write} -radix hex {1 0ns}
add_force {/MIPS/Read} -radix hex {0 0ns}
add_force {/MIPS/Reset} -radix hex {1 0ns}
run 100 ns
run 100 ns
add_force {/MIPS/Reset} -radix hex {0 0ns}
add_force {/MIPS/WriteData} -radix hex {1 0ns}
run 100 ns
add_force {/MIPS/WriteData} -radix hex {fff 0ns}
run 100 ns
add_force {/MIPS/WriteData} -radix hex {aaaa 0ns}
run 100 ns
run 100 ns
add_force {/MIPS/WriteData} -radix hex {bbbbb 0ns}
run 100 ns
run 100 ns
add_force {/MIPS/WriteData} -radix hex {ccccccc 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/MIPS/Reset} -radix hex {1 0ns}
add_force {/MIPS/Read} -radix hex {1 0ns}
add_force {/MIPS/Write} -radix hex {0 0ns}
run 100 ns
add_force {/MIPS/Reset} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/MIPS/Reset} -radix hex {1 0ns}
run 100 ns
add_force {/MIPS/Reset} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MIPS_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xelab -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2623.875 ; gain = 0.000
add_force {/MIPS/Clock} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/MIPS/Reset} -radix hex {1 0ns}
add_force {/MIPS/Write} -radix hex {1 0ns}
add_force {/MIPS/Read} -radix hex {0 0ns}
run 100 ns
add_force {/MIPS/WriteData} -radix hex {12344411 0ns}
run 100 ns
run 100 ns
add_force {/MIPS/Reset} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MIPS_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xelab -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.OpcodeDecoder [opcodedecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.AluDecoder [aludecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Controller [controller_default]
Compiling architecture programcounter of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4 [add4_default]
Compiling architecture behavioral of entity xil_defaultlib.inst_mem [inst_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behaviour of entity xil_defaultlib.Mux2X1_5bits [mux2x1_5bits_default]
Compiling architecture addtaraddr of entity xil_defaultlib.AddTarAddr [addtaraddr_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_Blocks [ram_blocks_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_mem [mips_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_file [register_file_default]
Compiling architecture alu of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Sign_Extension [sign_extension_default]
Compiling architecture behaviour of entity xil_defaultlib.mux2to1 [mux2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.extended_shift [extended_shift_default]
Compiling architecture behavioral of entity xil_defaultlib.Two_bit_shifter [two_bit_shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.Branch_unit [branch_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mips
Built simulation snapshot MIPS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2623.875 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2623.875 ; gain = 0.000
add_force {/MIPS/Clock} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/MIPS/Reset} -radix hex {1 0ns}
add_force {/MIPS/WriteData} -radix hex {1234432 0ns}
add_force {/MIPS/Write} -radix hex {1 0ns}
add_force {/MIPS/Read} -radix hex {0 0ns}
run 100 ns
add_force {/MIPS/Reset} -radix hex {1 0ns}
add_force {/MIPS/Reset} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MIPS_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xelab -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.OpcodeDecoder [opcodedecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.AluDecoder [aludecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Controller [controller_default]
Compiling architecture programcounter of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4 [add4_default]
Compiling architecture behavioral of entity xil_defaultlib.inst_mem [inst_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behaviour of entity xil_defaultlib.Mux2X1_5bits [mux2x1_5bits_default]
Compiling architecture addtaraddr of entity xil_defaultlib.AddTarAddr [addtaraddr_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_Blocks [ram_blocks_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_mem [mips_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_file [register_file_default]
Compiling architecture alu of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Sign_Extension [sign_extension_default]
Compiling architecture behaviour of entity xil_defaultlib.mux2to1 [mux2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.extended_shift [extended_shift_default]
Compiling architecture behavioral of entity xil_defaultlib.Two_bit_shifter [two_bit_shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.Branch_unit [branch_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mips
Built simulation snapshot MIPS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2623.875 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 2623.875 ; gain = 0.000
add_force {/MIPS/Reset} -radix hex {1 0ns}
add_force {/MIPS/Clock} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/MIPS/Read} -radix hex {0 0ns}
add_force {/MIPS/Write} -radix hex {1 0ns}
add_force {/MIPS/WriteData} -radix hex {615578 0ns}
run 100 ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 1050 ns  Iteration: 10000
add_force {/MIPS/Reset} -radix hex {0 0ns}
run 100 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
add_force {/MIPS/Reset} -radix hex {0 0ns}
add_force {/MIPS/Clock} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
run 100 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 100 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
add_force {/MIPS/Reset} -radix hex {0 0ns}
run 100 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
add_force {/MIPS/Reset} -radix hex {0 0ns}
run 100 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 100 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 100 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 100 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 100 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
remove_forces { {/MIPS/Reset} }
run 100 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 100 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 100 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 100 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 100 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 100 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MIPS_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xelab -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2623.875 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2623.875 ; gain = 0.000
add_force {/MIPS/Clock} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/MIPS/Reset} -radix hex {1 0ns}
add_force {/MIPS/WriteData} -radix hex {99866 0ns}
add_force {/MIPS/Write} -radix hex {1 0ns}
add_force {/MIPS/Read} -radix hex {0 0ns}
run 100 ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 1050 ns  Iteration: 10000
add_force {/MIPS/Reset} -radix hex {0 0ns}
run 100 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
add_force {/MIPS/Reset} -radix hex {00000000 0ns}
run 100 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
remove_forces { {/MIPS/Clock} }
run 100 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
add_force {/MIPS/Clock} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
run 100 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 100 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 100 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Mar 20 03:55:54 2024] Launched synth_1...
Run output will be captured here: C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Mar 20 03:57:32 2024] Launched impl_1...
Run output will be captured here: C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2623.875 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MIPS' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:39]
INFO: [Synth 8-3491] module 'Controller' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:26' bound to instance 'Control_Unit' of component 'Controller' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:208]
INFO: [Synth 8-638] synthesizing module 'Controller' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:43]
INFO: [Synth 8-3491] module 'OpcodeDecoder' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:27' bound to instance 'Inst_OpcodeDecoder' of component 'OpcodeDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:71]
INFO: [Synth 8-638] synthesizing module 'OpcodeDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'OpcodeDecoder' (1#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd:43]
INFO: [Synth 8-3491] module 'AluDecoder' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:28' bound to instance 'Inst_AluDecoder' of component 'AluDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:85]
INFO: [Synth 8-638] synthesizing module 'AluDecoder' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:38]
WARNING: [Synth 8-153] case item 8'b00xxxxxx will never be executed [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:43]
WARNING: [Synth 8-153] case item 8'b01xxxxxx will never be executed [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'AluDecoder' (2#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AluDecoder.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Controller' (3#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Controller.vhd:43]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:26' bound to instance 'Inst_PCounter' of component 'ProgramCounter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:222]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (4#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/ProgramCounter.vhd:34]
INFO: [Synth 8-3491] module 'Add4' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:25' bound to instance 'AdditionOf4' of component 'Add4' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:231]
INFO: [Synth 8-638] synthesizing module 'Add4' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Add4' (5#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd:33]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'instruction_memory' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:153' bound to instance 'InstructionMemory' of component 'Instruction_memory' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:237]
INFO: [Synth 8-638] synthesizing module 'instruction_memory' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:169]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label0' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:199]
INFO: [Synth 8-638] synthesizing module 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'inst_mem' (6#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label1' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:210]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label2' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:221]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inst_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/inst_mem.vhd:26' bound to instance 'Label3' of component 'inst_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'instruction_memory' (7#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/instruction_memory.vhd:169]
INFO: [Synth 8-3491] module 'Mux2X1_5bits' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:4' bound to instance 'Mux5bit' of component 'Mux2X1_5bits' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:247]
INFO: [Synth 8-638] synthesizing module 'Mux2X1_5bits' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Mux2X1_5bits' (8#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:12]
INFO: [Synth 8-3491] module 'AddTarAddr' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:34' bound to instance 'AdditionoFTarAddr' of component 'AddTarAddr' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:254]
INFO: [Synth 8-638] synthesizing module 'AddTarAddr' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'AddTarAddr' (9#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/AddTarAddr.vhd:44]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mips_mem' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:25' bound to instance 'Memory' of component 'mips_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:260]
INFO: [Synth 8-638] synthesizing module 'mips_mem' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:41]
	Parameter bus_width bound to: 32 - type: integer 
	Parameter addr_Width bound to: 8 - type: integer 
	Parameter data_Width bound to: 8 - type: integer 
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label0' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:71]
INFO: [Synth 8-638] synthesizing module 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAM_Blocks' (10#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:40]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label1' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:82]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label2' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:93]
	Parameter mem_addr_bus bound to: 8 - type: integer 
	Parameter mem_data_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RAM_Blocks' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/RAM_Blocks.vhd:26' bound to instance 'Label3' of component 'RAM_Blocks' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:104]
WARNING: [Synth 8-3848] Net M_data_out1 in module/entity mips_mem does not have driver. [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'mips_mem' (11#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mips_mem.vhd:41]
INFO: [Synth 8-3491] module 'Register_file' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:25' bound to instance 'RegisterFile' of component 'Register_file' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:269]
INFO: [Synth 8-638] synthesizing module 'Register_file' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Register_file' (12#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Register_file.vhd:39]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/alu.vhd:25' bound to instance 'ALU_Unit' of component 'ALU' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:281]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/alu.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/alu.vhd:38]
INFO: [Synth 8-3491] module 'Sign_Extension' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:23' bound to instance 'Sign_Ext' of component 'Sign_Extension' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:288]
INFO: [Synth 8-638] synthesizing module 'Sign_Extension' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Sign_Extension' (14#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Sign_Extension.vhd:28]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux1' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:292]
INFO: [Synth 8-638] synthesizing module 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'mux2to1' (15#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:32]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'AluAddr_mux2to1' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:300]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux2' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:306]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux_instru_JUMP' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:316]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux_JAL' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:323]
INFO: [Synth 8-3491] module 'Mux2X1_5bits' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Mux2X1_5bits.vhd:4' bound to instance 'Mux_JALReg31' of component 'Mux2X1_5bits' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:331]
INFO: [Synth 8-3491] module 'mux2to1' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/mux2to1.vhd:24' bound to instance 'Mux_Jr' of component 'mux2to1' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:338]
INFO: [Synth 8-3491] module 'extended_shift' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:24' bound to instance 'shiftBy2' of component 'extended_shift' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:344]
INFO: [Synth 8-638] synthesizing module 'extended_shift' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'extended_shift' (16#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/extended_shift.vhd:30]
INFO: [Synth 8-3491] module 'Two_bit_shifter' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:24' bound to instance 'Another_shiftBy2' of component 'Two_bit_shifter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:349]
INFO: [Synth 8-638] synthesizing module 'Two_bit_shifter' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Two_bit_shifter' (17#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Two_bit_shifter.vhd:30]
INFO: [Synth 8-3491] module 'Branch_unit' declared at 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:4' bound to instance 'Branch' of component 'Branch_unit' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:353]
INFO: [Synth 8-638] synthesizing module 'Branch_unit' [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:12]
WARNING: [Synth 8-614] signal 'notzero' is read in the process but is not in the sensitivity list [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:19]
WARNING: [Synth 8-614] signal 'notbranch' is read in the process but is not in the sensitivity list [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Branch_unit' (18#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Branch_unit.vhd:12]
WARNING: [Synth 8-3848] Net SigPCounterOut in module/entity MIPS does not have driver. [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'MIPS' (19#1) [C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd:39]
WARNING: [Synth 8-3331] design extended_shift has unconnected port input[31]
WARNING: [Synth 8-3331] design extended_shift has unconnected port input[30]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[9]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_out[8]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[31]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[30]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[29]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[28]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[27]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[26]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[25]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[24]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[23]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[22]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[21]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[20]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[19]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[18]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[17]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[16]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[1]
WARNING: [Synth 8-3331] design mips_mem has unconnected port addr[0]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[15]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[14]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[13]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[12]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[11]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[10]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[9]
WARNING: [Synth 8-3331] design mips_mem has unconnected port data_in[8]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[31]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[30]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[29]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[28]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[27]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[26]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[25]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[24]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[23]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[22]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[21]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[20]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[19]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[18]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[17]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[16]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[15]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[14]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[13]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[12]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[11]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[10]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[1]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2623.875 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2623.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2623.875 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2623.875 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2623.875 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MIPS_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xelab -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2623.875 ; gain = 0.000
add_force {/MIPS/Clock} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/MIPS/Reset} -radix hex {0 0ns}
add_force {/MIPS/Reset} -radix hex {1 0ns}
run 100 ns
add_force {/MIPS/Reset} -radix hex {0 0ns}
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MIPS_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Add4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Add4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OpcodeDecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xelab -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.OpcodeDecoder [opcodedecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.AluDecoder [aludecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Controller [controller_default]
Compiling architecture programcounter of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4 [add4_default]
Compiling architecture behavioral of entity xil_defaultlib.inst_mem [inst_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behaviour of entity xil_defaultlib.Mux2X1_5bits [mux2x1_5bits_default]
Compiling architecture addtaraddr of entity xil_defaultlib.AddTarAddr [addtaraddr_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_Blocks [ram_blocks_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_mem [mips_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_file [register_file_default]
Compiling architecture alu of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Sign_Extension [sign_extension_default]
Compiling architecture behaviour of entity xil_defaultlib.mux2to1 [mux2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.extended_shift [extended_shift_default]
Compiling architecture behavioral of entity xil_defaultlib.Two_bit_shifter [two_bit_shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.Branch_unit [branch_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mips
Built simulation snapshot MIPS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2623.875 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 2623.875 ; gain = 0.000
add_force {/MIPS/Clock} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/MIPS/Reset} -radix hex {1 0ns}
add_force {/MIPS/Write} -radix hex {1 0ns}
add_force {/MIPS/Read} -radix hex {0 0ns}
add_force {/MIPS/WriteData} -radix hex {8c123321 0ns}
run 100 ns
add_force {/MIPS/Reset} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_force {/MIPS/Reset} -radix hex {0 0ns}
run 100 ns
add_force {/MIPS/Reset} -radix hex {1 0ns}
run 100 ns
add_force {/MIPS/Reset} -radix hex {1 0ns}
run 100 ns
add_force {/MIPS/Reset} -radix hex {0 0ns}
run 100 ns
add_force {/MIPS/Reset} -radix hex {1 0ns}
run 100 ns
run 100 ns
add_force {/MIPS/Reset} -radix hex {0 0ns}
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MIPS_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xelab -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2623.875 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2623.875 ; gain = 0.000
add_force {/MIPS/Clock} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/MIPS/Reset} -radix hex {1 0ns}
run 100 ns
add_force {/MIPS/WriteData} -radix hex {8c123321 0ns}
add_force {/MIPS/WriteData} -radix hex {8c123321 0ns}
add_force {/MIPS/Write} -radix hex {1 0ns}
add_force {/MIPS/Read} -radix hex {0 0ns}
run 100 ns
run 100 ns
add_force {/MIPS/Reset} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MIPS_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.srcs/sources_1/new/OpcodeDecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OpcodeDecoder'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
"xelab -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea0dcf842a2340debada0d20e5e089d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.OpcodeDecoder [opcodedecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.AluDecoder [aludecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Controller [controller_default]
Compiling architecture programcounter of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4 [add4_default]
Compiling architecture behavioral of entity xil_defaultlib.inst_mem [inst_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behaviour of entity xil_defaultlib.Mux2X1_5bits [mux2x1_5bits_default]
Compiling architecture addtaraddr of entity xil_defaultlib.AddTarAddr [addtaraddr_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_Blocks [ram_blocks_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_mem [mips_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_file [register_file_default]
Compiling architecture alu of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Sign_Extension [sign_extension_default]
Compiling architecture behaviour of entity xil_defaultlib.mux2to1 [mux2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.extended_shift [extended_shift_default]
Compiling architecture behavioral of entity xil_defaultlib.Two_bit_shifter [two_bit_shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.Branch_unit [branch_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mips
Built simulation snapshot MIPS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Irfan Ahmad Wani/Copy/MIPS_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2632.473 ; gain = 0.000
add_force {/MIPS/Clock} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/MIPS/Reset} -radix hex {1 0ns}
add_force {/MIPS/WriteData} -radix hex {8c123321 0ns}
add_force {/MIPS/Write} -radix hex {1 0ns}
add_force {/MIPS/Read} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/MIPS/Reset} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 20 05:13:54 2024...
