

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Thu Nov 29 15:11:08 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        start_prj
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.470|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   56|   56|   56|   56|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- TDL     |   30|   30|         3|          -|          -|    10|    no    |
        |- MAC     |   23|   23|         4|          2|          2|    11|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      3|      0|   137|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|   189|
|Register         |        -|      -|    925|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      3|    925|   326|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|      7|      5|     4|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |tmp_6_fu_412_p2          |     *    |      3|  0|  21|          32|          32|
    |acc_1_fu_417_p2          |     +    |      0|  0|  39|          32|          32|
    |i_2_fu_314_p2            |     +    |      0|  0|  13|           4|           2|
    |i_3_fu_406_p2            |     +    |      0|  0|  15|           5|           2|
    |ap_condition_434         |    and   |      0|  0|   8|           1|           1|
    |ap_condition_443         |    and   |      0|  0|   8|           1|           1|
    |ap_condition_455         |    and   |      0|  0|   8|           1|           1|
    |tmp_fu_308_p2            |   icmp   |      0|  0|   9|           4|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   8|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      3|  0| 137|          83|          75|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |acc_reg_161                                   |   9|          2|   32|         64|
    |ap_NS_fsm                                     |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1                       |  15|          3|    1|          3|
    |ap_phi_mux_i_1_phi_fu_178_p4                  |   9|          2|    5|         10|
    |ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_186  |  50|         11|   32|        352|
    |i_1_reg_174                                   |   9|          2|    5|         10|
    |i_reg_124                                     |   9|          2|    4|          8|
    |shift_reg_load_phi_reg_136                    |  47|         10|   32|        320|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 189|         40|  112|        775|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |UnifiedRetVal_i_reg_186                       |  32|   0|   32|          0|
    |acc_reg_161                                   |  32|   0|   32|          0|
    |ap_CS_fsm                                     |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_UnifiedRetVal_i_reg_186  |  32|   0|   32|          0|
    |c_load_reg_460                                |  32|   0|   32|          0|
    |i_1_reg_174                                   |   5|   0|    5|          0|
    |i_2_reg_437                                   |   4|   0|    4|          0|
    |i_3_reg_465                                   |   5|   0|    5|          0|
    |i_reg_124                                     |   4|   0|    4|          0|
    |reg_250                                       |  32|   0|   32|          0|
    |reg_256                                       |  32|   0|   32|          0|
    |reg_262                                       |  32|   0|   32|          0|
    |reg_268                                       |  32|   0|   32|          0|
    |reg_274                                       |  32|   0|   32|          0|
    |reg_280                                       |  32|   0|   32|          0|
    |reg_286                                       |  32|   0|   32|          0|
    |reg_292                                       |  32|   0|   32|          0|
    |reg_298                                       |  32|   0|   32|          0|
    |shift_reg_0                                   |  32|   0|   32|          0|
    |shift_reg_0_load_reg_428                      |  32|   0|   32|          0|
    |shift_reg_1                                   |  32|   0|   32|          0|
    |shift_reg_10                                  |  32|   0|   32|          0|
    |shift_reg_10_load_reg_442                     |  32|   0|   32|          0|
    |shift_reg_2                                   |  32|   0|   32|          0|
    |shift_reg_3                                   |  32|   0|   32|          0|
    |shift_reg_4                                   |  32|   0|   32|          0|
    |shift_reg_5                                   |  32|   0|   32|          0|
    |shift_reg_6                                   |  32|   0|   32|          0|
    |shift_reg_7                                   |  32|   0|   32|          0|
    |shift_reg_8                                   |  32|   0|   32|          0|
    |shift_reg_9                                   |  32|   0|   32|          0|
    |shift_reg_load_phi_reg_136                    |  32|   0|   32|          0|
    |tmp_1_reg_447                                 |   1|   0|    1|          0|
    |tmp_1_reg_447_pp0_iter1_reg                   |   1|   0|    1|          0|
    |tmp_6_reg_470                                 |  32|   0|   32|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 925|   0|  925|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done     | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle     | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready    | out |    1| ap_ctrl_hs |      fir     | return value |
|y           | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld    | out |    1|   ap_vld   |       y      |    pointer   |
|c_address0  | out |    4|  ap_memory |       c      |     array    |
|c_ce0       | out |    1|  ap_memory |       c      |     array    |
|c_q0        |  in |   32|  ap_memory |       c      |     array    |
|x           |  in |   32|   ap_none  |       x      |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	5  / (tmp)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	9  / (tmp_1)
	6  / (!tmp_1)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	5  / true
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([11 x i32]* %c) nounwind, !map !13"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !19"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind"   --->   Operation 13 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind"   --->   Operation 14 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shift_reg_0_load = load i32* @shift_reg_0, align 4" [fir.c:80]   --->   Operation 15 'load' 'shift_reg_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.66ns)   --->   "br label %1" [fir.c:79]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i = phi i4 [ -6, %0 ], [ %i_2, %3 ]"   --->   Operation 17 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.44ns)   --->   "%tmp = icmp eq i4 %i, 0" [fir.c:79]   --->   Operation 18 'icmp' 'tmp' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %tmp, label %4, label %2" [fir.c:79]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str2) nounwind" [fir.c:79]   --->   Operation 21 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.77ns)   --->   "%i_2 = add i4 %i, -1" [fir.c:80]   --->   Operation 22 'add' 'i_2' <Predicate = (!tmp)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.94ns)   --->   "switch i4 %i, label %branch20 [
    i4 1, label %branch11
    i4 2, label %branch12
    i4 3, label %branch13
    i4 4, label %branch14
    i4 5, label %branch15
    i4 6, label %branch16
    i4 7, label %branch17
    i4 -8, label %branch18
    i4 -7, label %branch19
  ]" [fir.c:80]   --->   Operation 23 'switch' <Predicate = (!tmp)> <Delay = 1.94>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%shift_reg_8_load = load i32* @shift_reg_8, align 4" [fir.c:80]   --->   Operation 24 'load' 'shift_reg_8_load' <Predicate = (!tmp & i == 9)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.94ns)   --->   "br label %branch11" [fir.c:80]   --->   Operation 25 'br' <Predicate = (!tmp & i == 9)> <Delay = 1.94>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%shift_reg_7_load = load i32* @shift_reg_7, align 4" [fir.c:80]   --->   Operation 26 'load' 'shift_reg_7_load' <Predicate = (!tmp & i == 8)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.94ns)   --->   "br label %branch11" [fir.c:80]   --->   Operation 27 'br' <Predicate = (!tmp & i == 8)> <Delay = 1.94>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%shift_reg_6_load = load i32* @shift_reg_6, align 4" [fir.c:80]   --->   Operation 28 'load' 'shift_reg_6_load' <Predicate = (!tmp & i == 7)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.94ns)   --->   "br label %branch11" [fir.c:80]   --->   Operation 29 'br' <Predicate = (!tmp & i == 7)> <Delay = 1.94>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%shift_reg_5_load = load i32* @shift_reg_5, align 4" [fir.c:80]   --->   Operation 30 'load' 'shift_reg_5_load' <Predicate = (!tmp & i == 6)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.94ns)   --->   "br label %branch11" [fir.c:80]   --->   Operation 31 'br' <Predicate = (!tmp & i == 6)> <Delay = 1.94>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%shift_reg_4_load = load i32* @shift_reg_4, align 4" [fir.c:80]   --->   Operation 32 'load' 'shift_reg_4_load' <Predicate = (!tmp & i == 5)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.94ns)   --->   "br label %branch11" [fir.c:80]   --->   Operation 33 'br' <Predicate = (!tmp & i == 5)> <Delay = 1.94>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%shift_reg_3_load = load i32* @shift_reg_3, align 4" [fir.c:80]   --->   Operation 34 'load' 'shift_reg_3_load' <Predicate = (!tmp & i == 4)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.94ns)   --->   "br label %branch11" [fir.c:80]   --->   Operation 35 'br' <Predicate = (!tmp & i == 4)> <Delay = 1.94>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%shift_reg_2_load = load i32* @shift_reg_2, align 4" [fir.c:80]   --->   Operation 36 'load' 'shift_reg_2_load' <Predicate = (!tmp & i == 3)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.94ns)   --->   "br label %branch11" [fir.c:80]   --->   Operation 37 'br' <Predicate = (!tmp & i == 3)> <Delay = 1.94>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%shift_reg_1_load = load i32* @shift_reg_1, align 4" [fir.c:80]   --->   Operation 38 'load' 'shift_reg_1_load' <Predicate = (!tmp & i == 2)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.94ns)   --->   "br label %branch11" [fir.c:80]   --->   Operation 39 'br' <Predicate = (!tmp & i == 2)> <Delay = 1.94>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%shift_reg_9_load = load i32* @shift_reg_9, align 4" [fir.c:80]   --->   Operation 40 'load' 'shift_reg_9_load' <Predicate = (!tmp & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6 & i != 7 & i != 8 & i != 9)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.94ns)   --->   "br label %branch11" [fir.c:80]   --->   Operation 41 'br' <Predicate = (!tmp & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6 & i != 7 & i != 8 & i != 9)> <Delay = 1.94>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "store i32 %x_read, i32* @shift_reg_0, align 16" [fir.c:82]   --->   Operation 42 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%shift_reg_10_load = load i32* @shift_reg_10, align 4"   --->   Operation 43 'load' 'shift_reg_10_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%shift_reg_1_load_1 = load i32* @shift_reg_1, align 4"   --->   Operation 44 'load' 'shift_reg_1_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%shift_reg_2_load_1 = load i32* @shift_reg_2, align 4"   --->   Operation 45 'load' 'shift_reg_2_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%shift_reg_3_load_1 = load i32* @shift_reg_3, align 4"   --->   Operation 46 'load' 'shift_reg_3_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%shift_reg_4_load_1 = load i32* @shift_reg_4, align 4"   --->   Operation 47 'load' 'shift_reg_4_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%shift_reg_5_load_1 = load i32* @shift_reg_5, align 4"   --->   Operation 48 'load' 'shift_reg_5_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%shift_reg_6_load_1 = load i32* @shift_reg_6, align 4"   --->   Operation 49 'load' 'shift_reg_6_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%shift_reg_7_load_1 = load i32* @shift_reg_7, align 4"   --->   Operation 50 'load' 'shift_reg_7_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%shift_reg_8_load_1 = load i32* @shift_reg_8, align 4"   --->   Operation 51 'load' 'shift_reg_8_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%shift_reg_9_load_1 = load i32* @shift_reg_9, align 4"   --->   Operation 52 'load' 'shift_reg_9_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.66ns)   --->   "br label %5" [fir.c:84]   --->   Operation 53 'br' <Predicate = (tmp)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 1.44>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%shift_reg_load_phi = phi i32 [ %shift_reg_1_load, %branch12 ], [ %shift_reg_2_load, %branch13 ], [ %shift_reg_3_load, %branch14 ], [ %shift_reg_4_load, %branch15 ], [ %shift_reg_5_load, %branch16 ], [ %shift_reg_6_load, %branch17 ], [ %shift_reg_7_load, %branch18 ], [ %shift_reg_8_load, %branch19 ], [ %shift_reg_9_load, %branch20 ], [ %shift_reg_0_load, %2 ]" [fir.c:80]   --->   Operation 54 'phi' 'shift_reg_load_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.44ns)   --->   "switch i4 %i, label %branch10 [
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
  ]" [fir.c:80]   --->   Operation 55 'switch' <Predicate = true> <Delay = 1.44>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "store i32 %shift_reg_load_phi, i32* @shift_reg_9, align 4" [fir.c:80]   --->   Operation 56 'store' <Predicate = (i == 9)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br label %3" [fir.c:80]   --->   Operation 57 'br' <Predicate = (i == 9)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "store i32 %shift_reg_load_phi, i32* @shift_reg_8, align 4" [fir.c:80]   --->   Operation 58 'store' <Predicate = (i == 8)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %3" [fir.c:80]   --->   Operation 59 'br' <Predicate = (i == 8)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "store i32 %shift_reg_load_phi, i32* @shift_reg_7, align 4" [fir.c:80]   --->   Operation 60 'store' <Predicate = (i == 7)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br label %3" [fir.c:80]   --->   Operation 61 'br' <Predicate = (i == 7)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "store i32 %shift_reg_load_phi, i32* @shift_reg_6, align 4" [fir.c:80]   --->   Operation 62 'store' <Predicate = (i == 6)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br label %3" [fir.c:80]   --->   Operation 63 'br' <Predicate = (i == 6)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "store i32 %shift_reg_load_phi, i32* @shift_reg_5, align 4" [fir.c:80]   --->   Operation 64 'store' <Predicate = (i == 5)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "br label %3" [fir.c:80]   --->   Operation 65 'br' <Predicate = (i == 5)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "store i32 %shift_reg_load_phi, i32* @shift_reg_4, align 4" [fir.c:80]   --->   Operation 66 'store' <Predicate = (i == 4)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br label %3" [fir.c:80]   --->   Operation 67 'br' <Predicate = (i == 4)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "store i32 %shift_reg_load_phi, i32* @shift_reg_3, align 4" [fir.c:80]   --->   Operation 68 'store' <Predicate = (i == 3)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br label %3" [fir.c:80]   --->   Operation 69 'br' <Predicate = (i == 3)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "store i32 %shift_reg_load_phi, i32* @shift_reg_2, align 4" [fir.c:80]   --->   Operation 70 'store' <Predicate = (i == 2)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "br label %3" [fir.c:80]   --->   Operation 71 'br' <Predicate = (i == 2)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "store i32 %shift_reg_load_phi, i32* @shift_reg_1, align 4" [fir.c:80]   --->   Operation 72 'store' <Predicate = (i == 1)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "br label %3" [fir.c:80]   --->   Operation 73 'br' <Predicate = (i == 1)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "store i32 %shift_reg_load_phi, i32* @shift_reg_10, align 4" [fir.c:80]   --->   Operation 74 'store' <Predicate = (i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6 & i != 7 & i != 8 & i != 9)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br label %3" [fir.c:80]   --->   Operation 75 'br' <Predicate = (i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6 & i != 7 & i != 8 & i != 9)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "br label %1" [fir.c:79]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 2.15>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%acc = phi i32 [ 0, %4 ], [ %acc_1, %aesl_mux_load.11i32P.i4.exit ]"   --->   Operation 77 'phi' 'acc' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%i_1 = phi i5 [ 10, %4 ], [ %i_3, %aesl_mux_load.11i32P.i4.exit ]"   --->   Operation 78 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i_1, i32 4)" [fir.c:84]   --->   Operation 79 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 80 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %7, label %6" [fir.c:84]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_5 = zext i5 %i_1 to i64" [fir.c:86]   --->   Operation 82 'zext' 'tmp_5' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i5 %i_1 to i4" [fir.c:84]   --->   Operation 83 'trunc' 'tmp_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.97ns)   --->   "switch i4 %tmp_3, label %case10.i [
    i4 0, label %aesl_mux_load.11i32P.i4.exit
    i4 1, label %case1.i
    i4 2, label %case2.i
    i4 3, label %case3.i
    i4 4, label %case4.i
    i4 5, label %case5.i
    i4 6, label %case6.i
    i4 7, label %case7.i
    i4 -8, label %case8.i
    i4 -7, label %case9.i
  ]" [fir.c:84]   --->   Operation 84 'switch' <Predicate = (!tmp_1)> <Delay = 1.97>
ST_5 : Operation 85 [1/1] (1.97ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit"   --->   Operation 85 'br' <Predicate = (!tmp_1 & tmp_3 == 9)> <Delay = 1.97>
ST_5 : Operation 86 [1/1] (1.97ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit"   --->   Operation 86 'br' <Predicate = (!tmp_1 & tmp_3 == 8)> <Delay = 1.97>
ST_5 : Operation 87 [1/1] (1.97ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit"   --->   Operation 87 'br' <Predicate = (!tmp_1 & tmp_3 == 7)> <Delay = 1.97>
ST_5 : Operation 88 [1/1] (1.97ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit"   --->   Operation 88 'br' <Predicate = (!tmp_1 & tmp_3 == 6)> <Delay = 1.97>
ST_5 : Operation 89 [1/1] (1.97ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit"   --->   Operation 89 'br' <Predicate = (!tmp_1 & tmp_3 == 5)> <Delay = 1.97>
ST_5 : Operation 90 [1/1] (1.97ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit"   --->   Operation 90 'br' <Predicate = (!tmp_1 & tmp_3 == 4)> <Delay = 1.97>
ST_5 : Operation 91 [1/1] (1.97ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit"   --->   Operation 91 'br' <Predicate = (!tmp_1 & tmp_3 == 3)> <Delay = 1.97>
ST_5 : Operation 92 [1/1] (1.97ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit"   --->   Operation 92 'br' <Predicate = (!tmp_1 & tmp_3 == 2)> <Delay = 1.97>
ST_5 : Operation 93 [1/1] (1.97ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit"   --->   Operation 93 'br' <Predicate = (!tmp_1 & tmp_3 == 1)> <Delay = 1.97>
ST_5 : Operation 94 [1/1] (1.97ns)   --->   "br label %aesl_mux_load.11i32P.i4.exit"   --->   Operation 94 'br' <Predicate = (!tmp_1 & tmp_3 != 0 & tmp_3 != 1 & tmp_3 != 2 & tmp_3 != 3 & tmp_3 != 4 & tmp_3 != 5 & tmp_3 != 6 & tmp_3 != 7 & tmp_3 != 8 & tmp_3 != 9)> <Delay = 1.97>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%c_addr = getelementptr [11 x i32]* %c, i64 0, i64 %tmp_5" [fir.c:86]   --->   Operation 95 'getelementptr' 'c_addr' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_5 : Operation 96 [2/2] (2.15ns)   --->   "%c_load = load i32* %c_addr, align 4" [fir.c:86]   --->   Operation 96 'load' 'c_load' <Predicate = (!tmp_1)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 6 <SV = 3> <Delay = 2.15>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%UnifiedRetVal_i = phi i32 [ %shift_reg_1_load_1, %case1.i ], [ %shift_reg_2_load_1, %case2.i ], [ %shift_reg_3_load_1, %case3.i ], [ %shift_reg_4_load_1, %case4.i ], [ %shift_reg_5_load_1, %case5.i ], [ %shift_reg_6_load_1, %case6.i ], [ %shift_reg_7_load_1, %case7.i ], [ %shift_reg_8_load_1, %case8.i ], [ %shift_reg_9_load_1, %case9.i ], [ %shift_reg_10_load, %case10.i ], [ %x_read, %6 ]"   --->   Operation 97 'phi' 'UnifiedRetVal_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_6 : Operation 98 [1/2] (2.15ns)   --->   "%c_load = load i32* %c_addr, align 4" [fir.c:86]   --->   Operation 98 'load' 'c_load' <Predicate = (!tmp_1)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 99 [1/1] (1.86ns)   --->   "%i_3 = add i5 %i_1, -1" [fir.c:84]   --->   Operation 99 'add' 'i_3' <Predicate = (!tmp_1)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 4> <Delay = 8.47>
ST_7 : Operation 100 [1/1] (8.47ns)   --->   "%tmp_6 = mul nsw i32 %c_load, %UnifiedRetVal_i" [fir.c:86]   --->   Operation 100 'mul' 'tmp_6' <Predicate = (!tmp_1)> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 5> <Delay = 2.70>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str3) nounwind" [fir.c:84]   --->   Operation 101 'specloopname' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str3) nounwind" [fir.c:84]   --->   Operation 102 'specregionbegin' 'tmp_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [fir.c:85]   --->   Operation 103 'specpipeline' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (2.70ns)   --->   "%acc_1 = add nsw i32 %tmp_6, %acc" [fir.c:86]   --->   Operation 104 'add' 'acc_1' <Predicate = (!tmp_1)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str3, i32 %tmp_2) nounwind" [fir.c:87]   --->   Operation 105 'specregionend' 'empty_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "br label %5" [fir.c:84]   --->   Operation 106 'br' <Predicate = (!tmp_1)> <Delay = 0.00>

State 9 <SV = 3> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %acc) nounwind" [fir.c:88]   --->   Operation 107 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "ret void" [fir.c:89]   --->   Operation 108 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_10        (specbitsmap      ) [ 0000000000]
StgValue_11        (specbitsmap      ) [ 0000000000]
StgValue_12        (specbitsmap      ) [ 0000000000]
StgValue_13        (spectopmodule    ) [ 0000000000]
x_read             (read             ) [ 0011111110]
shift_reg_0_load   (load             ) [ 0011100000]
StgValue_16        (br               ) [ 0111100000]
i                  (phi              ) [ 0011000000]
tmp                (icmp             ) [ 0011111110]
empty              (speclooptripcount) [ 0000000000]
StgValue_20        (br               ) [ 0000000000]
StgValue_21        (specloopname     ) [ 0000000000]
i_2                (add              ) [ 0111100000]
StgValue_23        (switch           ) [ 0011100000]
shift_reg_8_load   (load             ) [ 0011100000]
StgValue_25        (br               ) [ 0011100000]
shift_reg_7_load   (load             ) [ 0011100000]
StgValue_27        (br               ) [ 0011100000]
shift_reg_6_load   (load             ) [ 0011100000]
StgValue_29        (br               ) [ 0011100000]
shift_reg_5_load   (load             ) [ 0011100000]
StgValue_31        (br               ) [ 0011100000]
shift_reg_4_load   (load             ) [ 0011100000]
StgValue_33        (br               ) [ 0011100000]
shift_reg_3_load   (load             ) [ 0011100000]
StgValue_35        (br               ) [ 0011100000]
shift_reg_2_load   (load             ) [ 0011100000]
StgValue_37        (br               ) [ 0011100000]
shift_reg_1_load   (load             ) [ 0011100000]
StgValue_39        (br               ) [ 0011100000]
shift_reg_9_load   (load             ) [ 0011100000]
StgValue_41        (br               ) [ 0011100000]
StgValue_42        (store            ) [ 0000000000]
shift_reg_10_load  (load             ) [ 0000011110]
shift_reg_1_load_1 (load             ) [ 0000011110]
shift_reg_2_load_1 (load             ) [ 0000011110]
shift_reg_3_load_1 (load             ) [ 0000011110]
shift_reg_4_load_1 (load             ) [ 0000011110]
shift_reg_5_load_1 (load             ) [ 0000011110]
shift_reg_6_load_1 (load             ) [ 0000011110]
shift_reg_7_load_1 (load             ) [ 0000011110]
shift_reg_8_load_1 (load             ) [ 0000011110]
shift_reg_9_load_1 (load             ) [ 0000011110]
StgValue_53        (br               ) [ 0011111110]
shift_reg_load_phi (phi              ) [ 0001000000]
StgValue_55        (switch           ) [ 0000000000]
StgValue_56        (store            ) [ 0000000000]
StgValue_57        (br               ) [ 0000000000]
StgValue_58        (store            ) [ 0000000000]
StgValue_59        (br               ) [ 0000000000]
StgValue_60        (store            ) [ 0000000000]
StgValue_61        (br               ) [ 0000000000]
StgValue_62        (store            ) [ 0000000000]
StgValue_63        (br               ) [ 0000000000]
StgValue_64        (store            ) [ 0000000000]
StgValue_65        (br               ) [ 0000000000]
StgValue_66        (store            ) [ 0000000000]
StgValue_67        (br               ) [ 0000000000]
StgValue_68        (store            ) [ 0000000000]
StgValue_69        (br               ) [ 0000000000]
StgValue_70        (store            ) [ 0000000000]
StgValue_71        (br               ) [ 0000000000]
StgValue_72        (store            ) [ 0000000000]
StgValue_73        (br               ) [ 0000000000]
StgValue_74        (store            ) [ 0000000000]
StgValue_75        (br               ) [ 0000000000]
StgValue_76        (br               ) [ 0111100000]
acc                (phi              ) [ 0000011111]
i_1                (phi              ) [ 0000011000]
tmp_1              (bitselect        ) [ 0000011110]
empty_2            (speclooptripcount) [ 0000000000]
StgValue_81        (br               ) [ 0000000000]
tmp_5              (zext             ) [ 0000000000]
tmp_3              (trunc            ) [ 0000011110]
StgValue_84        (switch           ) [ 0000011110]
StgValue_85        (br               ) [ 0000011110]
StgValue_86        (br               ) [ 0000011110]
StgValue_87        (br               ) [ 0000011110]
StgValue_88        (br               ) [ 0000011110]
StgValue_89        (br               ) [ 0000011110]
StgValue_90        (br               ) [ 0000011110]
StgValue_91        (br               ) [ 0000011110]
StgValue_92        (br               ) [ 0000011110]
StgValue_93        (br               ) [ 0000011110]
StgValue_94        (br               ) [ 0000011110]
c_addr             (getelementptr    ) [ 0000001000]
UnifiedRetVal_i    (phi              ) [ 0000011100]
c_load             (load             ) [ 0000010100]
i_3                (add              ) [ 0010011110]
tmp_6              (mul              ) [ 0000001010]
StgValue_101       (specloopname     ) [ 0000000000]
tmp_2              (specregionbegin  ) [ 0000000000]
StgValue_103       (specpipeline     ) [ 0000000000]
acc_1              (add              ) [ 0010011110]
empty_3            (specregionend    ) [ 0000000000]
StgValue_106       (br               ) [ 0010011110]
StgValue_107       (write            ) [ 0000000000]
StgValue_108       (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="shift_reg_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="shift_reg_10">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_10"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="shift_reg_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="shift_reg_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="shift_reg_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="shift_reg_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="shift_reg_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="shift_reg_6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="shift_reg_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="shift_reg_8">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="shift_reg_9">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_9"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="x_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="StgValue_107_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="1"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_107/9 "/>
</bind>
</comp>

<comp id="111" class="1004" name="c_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="5" slack="0"/>
<pin id="115" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/5 "/>
</bind>
</comp>

<comp id="124" class="1005" name="i_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="1"/>
<pin id="126" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="4" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="136" class="1005" name="shift_reg_load_phi_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="138" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="shift_reg_load_phi (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="shift_reg_load_phi_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="32" slack="1"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="4" bw="32" slack="1"/>
<pin id="145" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="6" bw="32" slack="1"/>
<pin id="147" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="8" bw="32" slack="1"/>
<pin id="149" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="10" bw="32" slack="1"/>
<pin id="151" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="12" bw="32" slack="1"/>
<pin id="153" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="14" bw="32" slack="1"/>
<pin id="155" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="16" bw="32" slack="1"/>
<pin id="157" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="18" bw="32" slack="2"/>
<pin id="159" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="20" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="shift_reg_load_phi/3 "/>
</bind>
</comp>

<comp id="161" class="1005" name="acc_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="acc_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="32" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc/5 "/>
</bind>
</comp>

<comp id="174" class="1005" name="i_1_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="5" slack="1"/>
<pin id="176" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="i_1_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="5" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="5" slack="1"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="186" class="1005" name="UnifiedRetVal_i_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="UnifiedRetVal_i (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="UnifiedRetVal_i_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="2"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="32" slack="2"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="4" bw="32" slack="2"/>
<pin id="195" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="6" bw="32" slack="2"/>
<pin id="197" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="8" bw="32" slack="2"/>
<pin id="199" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="10" bw="32" slack="2"/>
<pin id="201" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="12" bw="32" slack="2"/>
<pin id="203" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="14" bw="32" slack="2"/>
<pin id="205" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="16" bw="32" slack="2"/>
<pin id="207" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="18" bw="32" slack="2"/>
<pin id="209" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="20" bw="32" slack="3"/>
<pin id="211" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="22" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal_i/6 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_load_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_8_load/2 shift_reg_8_load_1/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_7_load/2 shift_reg_7_load_1/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_6_load/2 shift_reg_6_load_1/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_5_load/2 shift_reg_5_load_1/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_4_load/2 shift_reg_4_load_1/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_load_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_3_load/2 shift_reg_3_load_1/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_2_load/2 shift_reg_2_load_1/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_1_load/2 shift_reg_1_load_1/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_9_load/2 shift_reg_9_load_1/2 "/>
</bind>
</comp>

<comp id="250" class="1005" name="reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_8_load shift_reg_8_load_1 "/>
</bind>
</comp>

<comp id="256" class="1005" name="reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_7_load shift_reg_7_load_1 "/>
</bind>
</comp>

<comp id="262" class="1005" name="reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_6_load shift_reg_6_load_1 "/>
</bind>
</comp>

<comp id="268" class="1005" name="reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_5_load shift_reg_5_load_1 "/>
</bind>
</comp>

<comp id="274" class="1005" name="reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_4_load shift_reg_4_load_1 "/>
</bind>
</comp>

<comp id="280" class="1005" name="reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_3_load shift_reg_3_load_1 "/>
</bind>
</comp>

<comp id="286" class="1005" name="reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_2_load shift_reg_2_load_1 "/>
</bind>
</comp>

<comp id="292" class="1005" name="reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_1_load shift_reg_1_load_1 "/>
</bind>
</comp>

<comp id="298" class="1005" name="reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_9_load shift_reg_9_load_1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="shift_reg_0_load_load_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_0_load/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="0" index="1" bw="4" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="i_2_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="StgValue_42_store_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_42/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="shift_reg_10_load_load_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_10_load/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="StgValue_56_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_56/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="StgValue_58_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_58/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="StgValue_60_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_60/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="StgValue_62_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_62/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="StgValue_64_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_64/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="StgValue_66_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_66/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="StgValue_68_store_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_68/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="StgValue_70_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_70/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="StgValue_72_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="0"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_72/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="StgValue_74_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="0"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_74/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="5" slack="0"/>
<pin id="392" dir="0" index="2" bw="4" slack="0"/>
<pin id="393" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_5_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="0"/>
<pin id="399" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_3_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="5" slack="0"/>
<pin id="404" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="i_3_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="1"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_6_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="0" index="1" bw="32" slack="1"/>
<pin id="415" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="417" class="1004" name="acc_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="0" index="1" bw="32" slack="3"/>
<pin id="420" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1/8 "/>
</bind>
</comp>

<comp id="422" class="1005" name="x_read_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="428" class="1005" name="shift_reg_0_load_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="2"/>
<pin id="430" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="shift_reg_0_load "/>
</bind>
</comp>

<comp id="433" class="1005" name="tmp_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="1"/>
<pin id="435" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="437" class="1005" name="i_2_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="4" slack="0"/>
<pin id="439" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="442" class="1005" name="shift_reg_10_load_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="2"/>
<pin id="444" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="shift_reg_10_load "/>
</bind>
</comp>

<comp id="447" class="1005" name="tmp_1_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="1"/>
<pin id="449" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="451" class="1005" name="tmp_3_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="4" slack="1"/>
<pin id="453" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="455" class="1005" name="c_addr_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="4" slack="1"/>
<pin id="457" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="460" class="1005" name="c_load_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_load "/>
</bind>
</comp>

<comp id="465" class="1005" name="i_3_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="5" slack="1"/>
<pin id="467" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="470" class="1005" name="tmp_6_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="1"/>
<pin id="472" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="475" class="1005" name="acc_1_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="34" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="96" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="78" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="36" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="128" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="164"><net_src comp="68" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="172"><net_src comp="161" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="166" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="177"><net_src comp="70" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="178" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="213"><net_src comp="189" pin="22"/><net_sink comp="186" pin=0"/></net>

<net id="217"><net_src comp="24" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="22" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="20" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="18" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="16" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="14" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="12" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="10" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="26" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="214" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="139" pin=14"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="189" pin=14"/></net>

<net id="259"><net_src comp="218" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="139" pin=12"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="189" pin=12"/></net>

<net id="265"><net_src comp="222" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="139" pin=10"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="189" pin=10"/></net>

<net id="271"><net_src comp="226" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="139" pin=8"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="189" pin=8"/></net>

<net id="277"><net_src comp="230" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="139" pin=6"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="189" pin=6"/></net>

<net id="283"><net_src comp="234" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="139" pin=4"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="189" pin=4"/></net>

<net id="289"><net_src comp="238" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="295"><net_src comp="242" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="301"><net_src comp="246" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="139" pin=16"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="189" pin=16"/></net>

<net id="307"><net_src comp="6" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="128" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="38" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="128" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="48" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="6" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="8" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="139" pin="20"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="26" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="139" pin="20"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="24" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="139" pin="20"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="22" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="139" pin="20"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="20" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="139" pin="20"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="18" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="139" pin="20"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="16" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="139" pin="20"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="14" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="139" pin="20"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="12" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="139" pin="20"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="10" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="139" pin="20"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="8" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="72" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="178" pin="4"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="74" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="400"><net_src comp="178" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="405"><net_src comp="178" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="174" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="80" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="186" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="161" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="425"><net_src comp="98" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="189" pin=20"/></net>

<net id="431"><net_src comp="304" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="139" pin=18"/></net>

<net id="436"><net_src comp="308" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="314" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="445"><net_src comp="325" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="189" pin=18"/></net>

<net id="450"><net_src comp="389" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="402" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="111" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="463"><net_src comp="118" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="468"><net_src comp="406" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="473"><net_src comp="412" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="478"><net_src comp="417" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="166" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {9 }
	Port: shift_reg_0 | {2 }
	Port: shift_reg_10 | {3 }
	Port: shift_reg_1 | {3 }
	Port: shift_reg_2 | {3 }
	Port: shift_reg_3 | {3 }
	Port: shift_reg_4 | {3 }
	Port: shift_reg_5 | {3 }
	Port: shift_reg_6 | {3 }
	Port: shift_reg_7 | {3 }
	Port: shift_reg_8 | {3 }
	Port: shift_reg_9 | {3 }
 - Input state : 
	Port: fir : c | {5 6 }
	Port: fir : x | {1 }
	Port: fir : shift_reg_0 | {1 }
	Port: fir : shift_reg_10 | {2 }
	Port: fir : shift_reg_1 | {2 }
	Port: fir : shift_reg_2 | {2 }
	Port: fir : shift_reg_3 | {2 }
	Port: fir : shift_reg_4 | {2 }
	Port: fir : shift_reg_5 | {2 }
	Port: fir : shift_reg_6 | {2 }
	Port: fir : shift_reg_7 | {2 }
	Port: fir : shift_reg_8 | {2 }
	Port: fir : shift_reg_9 | {2 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		StgValue_20 : 2
		i_2 : 1
		StgValue_23 : 1
	State 3
		StgValue_56 : 1
		StgValue_58 : 1
		StgValue_60 : 1
		StgValue_62 : 1
		StgValue_64 : 1
		StgValue_66 : 1
		StgValue_68 : 1
		StgValue_70 : 1
		StgValue_72 : 1
		StgValue_74 : 1
	State 4
	State 5
		tmp_1 : 1
		StgValue_81 : 2
		tmp_5 : 1
		tmp_3 : 1
		StgValue_84 : 2
		c_addr : 2
		c_load : 3
	State 6
	State 7
	State 8
		empty_3 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |         i_2_fu_314        |    0    |    0    |    13   |
|    add   |         i_3_fu_406        |    0    |    0    |    15   |
|          |        acc_1_fu_417       |    0    |    0    |    39   |
|----------|---------------------------|---------|---------|---------|
|    mul   |        tmp_6_fu_412       |    3    |    0    |    21   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |         tmp_fu_308        |    0    |    0    |    9    |
|----------|---------------------------|---------|---------|---------|
|   read   |     x_read_read_fu_98     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  | StgValue_107_write_fu_104 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
| bitselect|        tmp_1_fu_389       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |        tmp_5_fu_397       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |        tmp_3_fu_402       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    3    |    0    |    97   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  UnifiedRetVal_i_reg_186 |   32   |
|       acc_1_reg_475      |   32   |
|        acc_reg_161       |   32   |
|      c_addr_reg_455      |    4   |
|      c_load_reg_460      |   32   |
|        i_1_reg_174       |    5   |
|        i_2_reg_437       |    4   |
|        i_3_reg_465       |    5   |
|         i_reg_124        |    4   |
|          reg_250         |   32   |
|          reg_256         |   32   |
|          reg_262         |   32   |
|          reg_268         |   32   |
|          reg_274         |   32   |
|          reg_280         |   32   |
|          reg_286         |   32   |
|          reg_292         |   32   |
|          reg_298         |   32   |
| shift_reg_0_load_reg_428 |   32   |
| shift_reg_10_load_reg_442|   32   |
|shift_reg_load_phi_reg_136|   32   |
|       tmp_1_reg_447      |    1   |
|       tmp_3_reg_451      |    4   |
|       tmp_6_reg_470      |   32   |
|        tmp_reg_433       |    1   |
|      x_read_reg_422      |   32   |
+--------------------------+--------+
|           Total          |   604  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_118 |  p0  |   2  |   4  |    8   ||    9    |
|     i_reg_124     |  p0  |   2  |   4  |    8   ||    9    |
|    acc_reg_161    |  p0  |   2  |  32  |   64   ||    9    |
|    i_1_reg_174    |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   90   ||  6.656  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   97   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   604  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    6   |   604  |   133  |
+-----------+--------+--------+--------+--------+
