#/********************************************************************
# *
# * Awb module specification
# *
# *******************************************************************/

#/*
# %AWB_START
#
# %name Hardware FPGA Components
# %desc Hardware FPGA Components
#
# %provides fpga_components
#
# %attributes hasim
#
# %public BRAM1.bsv BRAM_Verilog.bsv BRAM2.bsv BRAM3.bsv
# %private BRAM.v
#
# %AWB_END
# */

