<dec f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='680' type='bool llvm::PPCTargetLowering::SelectAddressRegRegOnly(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; Index, llvm::SelectionDAG &amp; DAG) const'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='678'>/// SelectAddressRegRegOnly - Given the specified addressed, force it to be
    /// represented as an indexed [r+r] operation.</doc>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='267' u='c' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel17SelectAddrIdxOnlyEN4llvm7SDValueERS2_S3_'/>
<def f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='2429' ll='2457' type='bool llvm::PPCTargetLowering::SelectAddressRegRegOnly(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; Index, llvm::SelectionDAG &amp; DAG) const'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='2539' u='c' c='_ZNK4llvm17PPCTargetLowering25getPreIndexedAddressPartsEPNS_6SDNodeERNS_7SDValueES4_RNS_3ISD14MemIndexedModeERNS_12SelectionDAGE'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='2427'>/// SelectAddressRegRegOnly - Given the specified addressed, force it to be
/// represented as an indexed [r+r] operation.</doc>
