library ieee;
use ieee.std_logic_1164.all;

entity part2 is
  port (
    START,CLK 	: in std_logic;
    Q, 			: out std_logic_vector(7 downto 0)
  );
end part2;