do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:48 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 08:37:48 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:48 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 08:37:48 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:48 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 08:37:48 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:48 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# ** Warning: ../../../source/infrastructure/modulo_divider.vhd(32): (vcom-1013) Subtype of "ieee.NUMERIC_STD.UNSIGNED" depends on value of signal "width".
# End time: 08:37:48 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:48 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/clock_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_sync
# -- Compiling architecture rtl of clock_sync
# End time: 08:37:49 on Apr 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:49 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/signal_checker.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signal_checker
# -- Compiling architecture rtl of signal_checker
# End time: 08:37:49 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:49 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 08:37:49 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:49 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/vector_check.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity vector_check
# -- Compiling architecture rtl of vector_check
# End time: 08:37:49 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:49 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/baud_tick.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baud_tick
# -- Compiling architecture rtl of baud_tick
# End time: 08:37:49 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:49 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 08:37:49 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:49 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/count_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity count_down
# -- Compiling architecture rtl of count_down
# End time: 08:37:49 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:49 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/flanken_detekt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flanken_detekt_vhdl
# -- Compiling architecture rtl of flanken_detekt_vhdl
# End time: 08:37:49 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:49 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/output_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity output_register
# -- Compiling architecture rtl of output_register
# End time: 08:37:49 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:49 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/shiftreg_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shiftreg_uart
# -- Compiling architecture rtl of shiftreg_uart
# End time: 08:37:50 on Apr 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:50 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/uart_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_controller_fsm
# -- Compiling architecture rtl of uart_controller_fsm
# End time: 08:37:50 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:50 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/uart_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uart_top
# -- Compiling architecture bdf_type of uart_top
# End time: 08:37:50 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:50 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/vhdl_hex2sevseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vhdl_hex2sevseg
# -- Compiling architecture comb of vhdl_hex2sevseg
# End time: 08:37:50 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:50 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 08:37:50 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:50 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 08:37:50 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:50 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 08:37:50 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:50 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 08:37:50 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:50 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2s_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_master
# -- Compiling architecture str of i2s_master
# End time: 08:37:51 on Apr 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:51 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2s_frame_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_frame_generator
# -- Compiling architecture str of i2s_frame_generator
# End time: 08:37:51 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:51 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/path_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity path_control
# -- Compiling architecture str of path_control
# End time: 08:37:51 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:51 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/uni_shiftreg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uni_shiftreg
# -- Compiling architecture str of uni_shiftreg
# End time: 08:37:51 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:51 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_control/reg_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_controller
# -- Compiling architecture rtl of reg_controller
# End time: 08:37:51 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:51 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/tone_gen_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package tone_gen_pkg
# End time: 08:37:51 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:51 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/dds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity dds
# -- Compiling architecture rtl of dds
# End time: 08:37:51 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:51 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/tone_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity tone_gen
# -- Compiling architecture rtl of tone_gen
# End time: 08:37:52 on Apr 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:52 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Loading package tone_gen_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 08:37:52 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:37:52 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# ** Warning: ../../../source/synthi_top_tb.vhd(278): (vcom-1049) Actual for generic "verbose" depends on value of signal "verbose".
# End time: 08:37:52 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" -t 1ns -lib work work.synthi_top_tb 
# Start time: 08:37:52 on Apr 19,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.reg_table_pkg
# Loading work.tone_gen_pkg
# Loading work.synthi_top(str)
# Loading work.uart_top(bdf_type)
# Loading work.baud_tick(rtl)
# Loading work.flanken_detekt_vhdl(rtl)
# Loading work.vhdl_hex2sevseg(comb)
# Loading work.uart_controller_fsm(rtl)
# Loading work.bit_counter(rtl)
# Loading work.shiftreg_uart(rtl)
# Loading work.output_register(rtl)
# Loading work.infrastructure(str)
# Loading work.modulo_divider(rtl)
# Loading work.signal_checker(rtl)
# Loading work.clock_sync(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2s_master(str)
# Loading work.i2s_frame_generator(str)
# Loading work.uni_shiftreg(str)
# Loading work.path_control(str)
# Loading work.tone_gen(rtl)
# Loading work.dds(rtl)
# Loading work.vector_check(rtl)
# Loading work.reg_controller(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Bollhalder Jonas  Hostname: DESKTOP-97F4AJ3  ProcessID: 12356
#           Attempting to use alternate WLF file "./wlft6igtv5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6igtv5
# ** Error: No command found. Line: 22
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 22
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 22
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 22
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 22
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 22
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 23
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 24
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 25
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 26
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 27
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 28
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 34
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 34
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 34
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 34
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 34
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 34
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 35
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 36
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 37
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 38
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 39
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 40
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 41
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 42
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 43
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 44
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 45
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 46
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 48
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 48
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 48
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 48
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 48
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 48
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 49
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 50
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 51
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 52
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 53
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 54
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 55
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 56
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 57
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 58
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 59
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 60
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 62
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 62
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 62
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 62
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 62
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 62
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 63
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 64
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 65
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 66
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 67
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 68
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 69
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 70
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 71
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 72
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 73
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 74
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 78
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 78
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 78
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 78
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 78
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 78
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 79
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 80
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 81
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 82
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 83
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 84
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 85
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 86
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 87
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 88
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 89
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 90
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 94
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 94
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 94
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 94
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 94
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 94
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 95
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 96
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 97
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 98
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 99
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 100
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 101
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 102
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 103
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 104
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 105
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 106
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 110
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 110
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 110
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 110
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 110
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 110
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 111
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 112
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 113
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 114
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 115
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 116
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 117
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 118
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 119
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 120
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 121
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 122
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 126
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 126
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 126
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 126
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 126
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 126
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 127
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 128
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 129
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 130
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 131
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 132
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 133
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 134
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 135
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 136
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 137
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 138
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 142
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 142
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 142
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 142
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 142
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 142
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 143
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 144
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 145
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 147
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 147
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 147
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 147
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 147
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 147
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 148
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 149
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 150
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 152
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 152
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 152
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 152
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 152
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 152
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 153
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 154
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 155
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 157
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 157
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 157
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 157
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 157
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 157
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 158
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 159
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 160
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 162
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 162
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 162
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 162
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 162
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 162
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 163
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 164
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 165
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 167
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 167
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 167
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 167
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 167
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 167
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 168
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 169
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 170
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 172
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 172
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 172
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 172
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 172
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 172
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 173
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 174
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 175
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 177
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 177
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 177
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 177
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 177
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 177
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 178
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 179
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 180
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 182
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 182
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 182
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 182
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 182
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 182
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 183
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 184
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 185
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 187
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 187
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 187
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 187
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 187
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 187
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 188
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 189
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 190
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 192
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 192
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 192
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 192
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 192
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 192
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 193
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 194
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 195
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 197
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 197
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 197
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 197
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 197
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 197
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 198
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 199
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 200
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 202
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 202
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 202
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 202
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 202
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 202
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 203
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 204
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 205
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 207
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 207
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 207
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 207
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 207
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 207
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 208
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 209
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 210
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 212
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 212
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 212
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 212
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 212
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 212
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 213
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 214
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 215
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 217
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 217
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 217
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 217
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 217
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 217
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 218
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 219
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 220
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 224
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 224
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 224
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 224
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 224
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 224
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 225
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 226
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 228
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 228
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 228
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 228
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 228
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 228
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 229
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 230
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 232
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 232
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 232
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 232
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 232
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 232
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 233
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 234
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 238
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 238
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 238
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 238
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 238
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 238
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 240
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 241
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 242
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 242
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 242
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 242
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 243
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 244
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 245
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 247
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 248
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 249
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 249
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 249
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 249
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 250
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 251
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 252
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 253
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 253
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 253
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 253
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 254
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 255
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 256
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 258
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 259
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 260
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 260
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 260
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 260
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 261
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 262
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 263
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 264
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 264
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 264
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 264
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 265
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 266
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 267
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 268
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 268
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 268
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 268
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 269
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 270
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 272
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 273
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 274
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 274
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 274
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 274
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 275
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 276
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 278
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 279
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 280
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 280
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 280
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 280
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 281
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 282
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 283
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 284
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 284
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 284
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 284
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 285
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 286
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 287
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 288
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 288
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 288
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 288
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 289
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 290
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 292
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 293
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 294
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 294
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 294
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 294
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 295
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 296
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 297
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 298
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 298
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 298
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 298
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 299
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 300
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 301
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 302
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 302
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 302
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 302
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 303
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 304
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 306
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 307
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 308
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 308
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 308
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 308
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 309
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 310
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 311
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 312
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 312
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 312
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 312
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 313
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 314
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 315
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 316
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 316
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 316
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 316
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 317
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 318
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 320
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
#  CONGRATULATIONS ALL TESTS PASS 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 86
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:41:06 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 08:41:06 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:41:06 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 08:41:06 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:41:06 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 08:41:07 on Apr 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:41:07 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# ** Warning: ../../../source/infrastructure/modulo_divider.vhd(32): (vcom-1013) Subtype of "ieee.NUMERIC_STD.UNSIGNED" depends on value of signal "width".
# End time: 08:41:07 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:41:07 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/clock_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_sync
# -- Compiling architecture rtl of clock_sync
# End time: 08:41:07 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:41:07 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/signal_checker.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signal_checker
# -- Compiling architecture rtl of signal_checker
# End time: 08:41:07 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:41:07 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 08:41:07 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:41:07 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/vector_check.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity vector_check
# -- Compiling architecture rtl of vector_check
# End time: 08:41:07 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:41:07 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/baud_tick.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baud_tick
# -- Compiling architecture rtl of baud_tick
# End time: 08:41:07 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:41:07 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 08:41:08 on Apr 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:41:08 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/count_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity count_down
# -- Compiling architecture rtl of count_down
# End time: 08:41:08 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:41:08 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/flanken_detekt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flanken_detekt_vhdl
# -- Compiling architecture rtl of flanken_detekt_vhdl
# End time: 08:41:08 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:41:08 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/output_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity output_register
# -- Compiling architecture rtl of output_register
# End time: 08:41:08 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:41:08 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/shiftreg_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shiftreg_uart
# -- Compiling architecture rtl of shiftreg_uart
# End time: 08:41:08 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:41:08 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/uart_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_controller_fsm
# -- Compiling architecture rtl of uart_controller_fsm
# End time: 08:41:08 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:41:08 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/uart_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uart_top
# -- Compiling architecture bdf_type of uart_top
# End time: 08:41:08 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:41:08 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/vhdl_hex2sevseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vhdl_hex2sevseg
# -- Compiling architecture comb of vhdl_hex2sevseg
# End time: 08:41:08 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:41:08 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 08:41:09 on Apr 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:41:09 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 08:41:09 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:41:09 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 08:41:09 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:41:09 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 08:41:09 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:41:09 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2s_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_master
# -- Compiling architecture str of i2s_master
# End time: 08:41:09 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:41:09 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2s_frame_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_frame_generator
# -- Compiling architecture str of i2s_frame_generator
# End time: 08:41:09 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:41:09 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/path_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity path_control
# -- Compiling architecture str of path_control
# End time: 08:41:09 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:41:09 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/uni_shiftreg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uni_shiftreg
# -- Compiling architecture str of uni_shiftreg
# End time: 08:41:10 on Apr 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:41:10 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_control/reg_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_controller
# -- Compiling architecture rtl of reg_controller
# End time: 08:41:10 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:41:10 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/tone_gen_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package tone_gen_pkg
# End time: 08:41:10 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:41:10 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/dds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity dds
# -- Compiling architecture rtl of dds
# End time: 08:41:10 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:41:10 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/tone_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity tone_gen
# -- Compiling architecture rtl of tone_gen
# End time: 08:41:10 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:41:10 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Loading package tone_gen_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 08:41:10 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:41:10 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# ** Warning: ../../../source/synthi_top_tb.vhd(278): (vcom-1049) Actual for generic "verbose" depends on value of signal "verbose".
# End time: 08:41:10 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 08:41:13 on Apr 19,2021, Elapsed time: 0:03:21
# Errors: 434, Warnings: 3
# vsim -voptargs="+acc" -t 1ns -lib work work.synthi_top_tb 
# Start time: 08:41:13 on Apr 19,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.reg_table_pkg
# Loading work.tone_gen_pkg
# Loading work.synthi_top(str)
# Loading work.uart_top(bdf_type)
# Loading work.baud_tick(rtl)
# Loading work.flanken_detekt_vhdl(rtl)
# Loading work.vhdl_hex2sevseg(comb)
# Loading work.uart_controller_fsm(rtl)
# Loading work.bit_counter(rtl)
# Loading work.shiftreg_uart(rtl)
# Loading work.output_register(rtl)
# Loading work.infrastructure(str)
# Loading work.modulo_divider(rtl)
# Loading work.signal_checker(rtl)
# Loading work.clock_sync(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2s_master(str)
# Loading work.i2s_frame_generator(str)
# Loading work.uni_shiftreg(str)
# Loading work.path_control(str)
# Loading work.tone_gen(rtl)
# Loading work.dds(rtl)
# Loading work.vector_check(rtl)
# Loading work.reg_controller(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Bollhalder Jonas  Hostname: DESKTOP-97F4AJ3  ProcessID: 12356
#           Attempting to use alternate WLF file "./wlftwv0nfq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwv0nfq
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/dds_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/dds_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_2
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_2
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_2
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/dds_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 640 ns
# HEX VALUE 00000000 APPLIED to DUT
# SIMULATED FOR 0001F000 CLOCKS
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000012 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
#  CONGRATULATIONS ALL TESTS PASS 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 86
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:13 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 08:42:14 on Apr 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:14 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 08:42:14 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:14 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 08:42:14 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:14 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# ** Warning: ../../../source/infrastructure/modulo_divider.vhd(32): (vcom-1013) Subtype of "ieee.NUMERIC_STD.UNSIGNED" depends on value of signal "width".
# End time: 08:42:14 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:14 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/clock_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_sync
# -- Compiling architecture rtl of clock_sync
# End time: 08:42:14 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:14 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/signal_checker.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signal_checker
# -- Compiling architecture rtl of signal_checker
# End time: 08:42:14 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:14 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 08:42:14 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:14 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/vector_check.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity vector_check
# -- Compiling architecture rtl of vector_check
# End time: 08:42:14 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:15 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/baud_tick.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baud_tick
# -- Compiling architecture rtl of baud_tick
# End time: 08:42:15 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:15 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 08:42:15 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:15 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/count_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity count_down
# -- Compiling architecture rtl of count_down
# End time: 08:42:15 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:15 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/flanken_detekt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flanken_detekt_vhdl
# -- Compiling architecture rtl of flanken_detekt_vhdl
# End time: 08:42:15 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:15 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/output_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity output_register
# -- Compiling architecture rtl of output_register
# End time: 08:42:15 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:15 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/shiftreg_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shiftreg_uart
# -- Compiling architecture rtl of shiftreg_uart
# End time: 08:42:15 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:15 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/uart_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_controller_fsm
# -- Compiling architecture rtl of uart_controller_fsm
# End time: 08:42:15 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:15 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/uart_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uart_top
# -- Compiling architecture bdf_type of uart_top
# End time: 08:42:16 on Apr 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:16 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/vhdl_hex2sevseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vhdl_hex2sevseg
# -- Compiling architecture comb of vhdl_hex2sevseg
# End time: 08:42:16 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:16 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 08:42:16 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:16 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 08:42:16 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:16 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 08:42:16 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:16 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 08:42:16 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:16 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2s_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_master
# -- Compiling architecture str of i2s_master
# End time: 08:42:16 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:16 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2s_frame_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_frame_generator
# -- Compiling architecture str of i2s_frame_generator
# End time: 08:42:17 on Apr 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:17 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/path_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity path_control
# -- Compiling architecture str of path_control
# End time: 08:42:17 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:17 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/uni_shiftreg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uni_shiftreg
# -- Compiling architecture str of uni_shiftreg
# End time: 08:42:17 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:17 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_control/reg_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_controller
# -- Compiling architecture rtl of reg_controller
# End time: 08:42:17 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:17 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/tone_gen_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package tone_gen_pkg
# End time: 08:42:17 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:17 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/dds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity dds
# -- Compiling architecture rtl of dds
# End time: 08:42:17 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:17 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/tone_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity tone_gen
# -- Compiling architecture rtl of tone_gen
# End time: 08:42:17 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:17 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Loading package tone_gen_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 08:42:18 on Apr 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:42:18 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# ** Warning: ../../../source/synthi_top_tb.vhd(278): (vcom-1049) Actual for generic "verbose" depends on value of signal "verbose".
# End time: 08:42:18 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 08:42:20 on Apr 19,2021, Elapsed time: 0:01:07
# Errors: 0, Warnings: 29
# vsim -voptargs="+acc" -t 1ns -lib work work.synthi_top_tb 
# Start time: 08:42:20 on Apr 19,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.reg_table_pkg
# Loading work.tone_gen_pkg
# Loading work.synthi_top(str)
# Loading work.uart_top(bdf_type)
# Loading work.baud_tick(rtl)
# Loading work.flanken_detekt_vhdl(rtl)
# Loading work.vhdl_hex2sevseg(comb)
# Loading work.uart_controller_fsm(rtl)
# Loading work.bit_counter(rtl)
# Loading work.shiftreg_uart(rtl)
# Loading work.output_register(rtl)
# Loading work.infrastructure(str)
# Loading work.modulo_divider(rtl)
# Loading work.signal_checker(rtl)
# Loading work.clock_sync(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2s_master(str)
# Loading work.i2s_frame_generator(str)
# Loading work.uni_shiftreg(str)
# Loading work.path_control(str)
# Loading work.tone_gen(rtl)
# Loading work.dds(rtl)
# Loading work.vector_check(rtl)
# Loading work.reg_controller(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Bollhalder Jonas  Hostname: DESKTOP-97F4AJ3  ProcessID: 12356
#           Attempting to use alternate WLF file "./wlftfk8d3m".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfk8d3m
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/dds_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/dds_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_2
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_2
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_2
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/dds_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 640 ns
# HEX VALUE 00000000 APPLIED to DUT
# SIMULATED FOR 0001F000 CLOCKS
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000079 RETURNED FROM DUT, O.K. 
# 00000012 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# ** Error: No command found. Line: 37
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 37
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 37
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 37
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 37
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 37
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 38
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 39
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 40
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 42
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 42
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 42
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 42
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 42
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 42
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 43
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 44
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 45
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 47
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 47
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 47
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 47
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 47
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 47
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 48
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 49
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 50
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 52
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 52
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 52
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 52
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 52
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 52
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 53
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 54
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 55
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 57
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 57
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 57
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 57
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 57
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 57
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 58
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 59
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 60
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 62
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 62
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 62
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 62
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 62
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 62
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 63
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 64
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 65
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 67
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 67
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 67
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 67
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 67
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 67
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 68
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 69
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 70
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 72
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 72
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 72
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 72
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 72
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 72
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 73
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 74
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 75
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 77
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 77
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 77
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 77
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 77
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 77
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 78
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 79
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 80
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 82
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 82
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 82
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 82
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 82
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 82
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 83
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 84
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 85
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 87
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 87
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 87
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 87
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 87
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 87
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 88
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 89
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 90
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 92
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 92
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 92
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 92
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 92
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 92
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 93
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 94
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 95
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 97
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 97
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 97
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 97
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 97
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 97
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 98
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 99
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 100
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 102
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 102
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 102
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 102
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 102
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 102
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 103
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 104
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 105
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 107
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 107
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 107
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 107
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 107
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 107
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 108
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 109
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 110
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 112
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 112
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 112
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 112
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 112
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 112
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 113
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 114
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 115
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 119
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 119
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 119
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 119
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 119
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 119
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 120
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 121
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 123
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 123
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 123
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 123
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 123
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 123
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 124
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 125
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 127
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 127
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 127
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 127
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 127
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 127
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 128
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 129
#    Time: 2540160 ns  Iteration: 0  Instance: /synthi_top_tb
#  CONGRATULATIONS ALL TESTS PASS 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 86
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/tone_gen_1/dds_1/lut_val
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:48 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 09:58:48 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:48 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 09:58:48 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:48 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 09:58:48 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:48 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# ** Warning: ../../../source/infrastructure/modulo_divider.vhd(32): (vcom-1013) Subtype of "ieee.NUMERIC_STD.UNSIGNED" depends on value of signal "width".
# End time: 09:58:48 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:48 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/clock_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_sync
# -- Compiling architecture rtl of clock_sync
# End time: 09:58:48 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:48 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/signal_checker.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signal_checker
# -- Compiling architecture rtl of signal_checker
# End time: 09:58:48 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:48 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 09:58:48 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:48 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/vector_check.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity vector_check
# -- Compiling architecture rtl of vector_check
# End time: 09:58:49 on Apr 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:49 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/baud_tick.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baud_tick
# -- Compiling architecture rtl of baud_tick
# End time: 09:58:49 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:49 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 09:58:49 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:49 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/count_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity count_down
# -- Compiling architecture rtl of count_down
# End time: 09:58:49 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:49 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/flanken_detekt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flanken_detekt_vhdl
# -- Compiling architecture rtl of flanken_detekt_vhdl
# End time: 09:58:49 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:49 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/output_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity output_register
# -- Compiling architecture rtl of output_register
# End time: 09:58:49 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:49 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/shiftreg_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shiftreg_uart
# -- Compiling architecture rtl of shiftreg_uart
# End time: 09:58:49 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:49 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/uart_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_controller_fsm
# -- Compiling architecture rtl of uart_controller_fsm
# End time: 09:58:49 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:49 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/uart_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uart_top
# -- Compiling architecture bdf_type of uart_top
# End time: 09:58:50 on Apr 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:50 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/vhdl_hex2sevseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vhdl_hex2sevseg
# -- Compiling architecture comb of vhdl_hex2sevseg
# End time: 09:58:50 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:50 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 09:58:50 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:50 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 09:58:50 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:50 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 09:58:50 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:50 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 09:58:50 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:50 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2s_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_master
# -- Compiling architecture str of i2s_master
# End time: 09:58:50 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:50 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2s_frame_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_frame_generator
# -- Compiling architecture str of i2s_frame_generator
# End time: 09:58:51 on Apr 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:51 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/path_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity path_control
# -- Compiling architecture str of path_control
# End time: 09:58:51 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:51 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/uni_shiftreg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uni_shiftreg
# -- Compiling architecture str of uni_shiftreg
# End time: 09:58:51 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:51 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_control/reg_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_controller
# -- Compiling architecture rtl of reg_controller
# End time: 09:58:51 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:51 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/tone_gen_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package tone_gen_pkg
# End time: 09:58:51 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:51 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/dds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity dds
# -- Compiling architecture rtl of dds
# End time: 09:58:51 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:51 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/tone_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity tone_gen
# -- Compiling architecture rtl of tone_gen
# End time: 09:58:51 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:51 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Loading package tone_gen_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 09:58:51 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:58:52 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# ** Warning: ../../../source/synthi_top_tb.vhd(278): (vcom-1049) Actual for generic "verbose" depends on value of signal "verbose".
# End time: 09:58:52 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:58:54 on Apr 19,2021, Elapsed time: 1:16:34
# Errors: 168, Warnings: 29
# vsim -voptargs="+acc" -t 1ns -lib work work.synthi_top_tb 
# Start time: 09:58:54 on Apr 19,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.reg_table_pkg
# Loading work.tone_gen_pkg
# Loading work.synthi_top(str)
# Loading work.uart_top(bdf_type)
# Loading work.baud_tick(rtl)
# Loading work.flanken_detekt_vhdl(rtl)
# Loading work.vhdl_hex2sevseg(comb)
# Loading work.uart_controller_fsm(rtl)
# Loading work.bit_counter(rtl)
# Loading work.shiftreg_uart(rtl)
# Loading work.output_register(rtl)
# Loading work.infrastructure(str)
# Loading work.modulo_divider(rtl)
# Loading work.signal_checker(rtl)
# Loading work.clock_sync(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2s_master(str)
# Loading work.i2s_frame_generator(str)
# Loading work.uni_shiftreg(str)
# Loading work.path_control(str)
# Loading work.tone_gen(rtl)
# Loading work.dds(rtl)
# Loading work.vector_check(rtl)
# Loading work.reg_controller(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Bollhalder Jonas  Hostname: DESKTOP-97F4AJ3  ProcessID: 12356
#           Attempting to use alternate WLF file "./wlft6g7ncr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6g7ncr
# ** Error: No command found. Line: 24
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 24
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 24
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 24
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 24
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 24
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 25
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 26
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 28
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 28
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 28
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 28
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 28
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 28
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 29
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 30
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 32
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 32
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 32
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 32
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 32
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 32
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 33
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 34
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
#  CONGRATULATIONS ALL TESTS PASS 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 86
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:01 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 10:01:01 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:01 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 10:01:01 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:01 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 10:01:02 on Apr 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:02 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# ** Warning: ../../../source/infrastructure/modulo_divider.vhd(32): (vcom-1013) Subtype of "ieee.NUMERIC_STD.UNSIGNED" depends on value of signal "width".
# End time: 10:01:02 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:02 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/clock_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_sync
# -- Compiling architecture rtl of clock_sync
# End time: 10:01:02 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:02 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/signal_checker.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signal_checker
# -- Compiling architecture rtl of signal_checker
# End time: 10:01:02 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:02 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 10:01:02 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:02 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/vector_check.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity vector_check
# -- Compiling architecture rtl of vector_check
# End time: 10:01:02 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:02 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/baud_tick.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baud_tick
# -- Compiling architecture rtl of baud_tick
# End time: 10:01:02 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:02 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 10:01:03 on Apr 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:03 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/count_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity count_down
# -- Compiling architecture rtl of count_down
# End time: 10:01:03 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:03 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/flanken_detekt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flanken_detekt_vhdl
# -- Compiling architecture rtl of flanken_detekt_vhdl
# End time: 10:01:03 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:03 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/output_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity output_register
# -- Compiling architecture rtl of output_register
# End time: 10:01:03 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:03 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/shiftreg_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shiftreg_uart
# -- Compiling architecture rtl of shiftreg_uart
# End time: 10:01:03 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:03 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/uart_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_controller_fsm
# -- Compiling architecture rtl of uart_controller_fsm
# End time: 10:01:03 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:03 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/uart_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uart_top
# -- Compiling architecture bdf_type of uart_top
# End time: 10:01:03 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:03 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/vhdl_hex2sevseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vhdl_hex2sevseg
# -- Compiling architecture comb of vhdl_hex2sevseg
# End time: 10:01:03 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:03 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 10:01:04 on Apr 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:04 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 10:01:04 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:04 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 10:01:04 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:04 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 10:01:04 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:04 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2s_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_master
# -- Compiling architecture str of i2s_master
# End time: 10:01:04 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:04 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2s_frame_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_frame_generator
# -- Compiling architecture str of i2s_frame_generator
# End time: 10:01:04 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:04 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/path_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity path_control
# -- Compiling architecture str of path_control
# End time: 10:01:04 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:04 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/uni_shiftreg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uni_shiftreg
# -- Compiling architecture str of uni_shiftreg
# End time: 10:01:05 on Apr 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:05 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_control/reg_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_controller
# -- Compiling architecture rtl of reg_controller
# End time: 10:01:05 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:05 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/tone_gen_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package tone_gen_pkg
# End time: 10:01:05 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:05 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/dds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity dds
# -- Compiling architecture rtl of dds
# End time: 10:01:05 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:05 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/tone_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity tone_gen
# -- Compiling architecture rtl of tone_gen
# End time: 10:01:05 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:05 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Loading package tone_gen_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 10:01:05 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:01:05 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# ** Warning: ../../../source/synthi_top_tb.vhd(278): (vcom-1049) Actual for generic "verbose" depends on value of signal "verbose".
# End time: 10:01:05 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 10:01:08 on Apr 19,2021, Elapsed time: 0:02:14
# Errors: 24, Warnings: 3
# vsim -voptargs="+acc" -t 1ns -lib work work.synthi_top_tb 
# Start time: 10:01:08 on Apr 19,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.reg_table_pkg
# Loading work.tone_gen_pkg
# Loading work.synthi_top(str)
# Loading work.uart_top(bdf_type)
# Loading work.baud_tick(rtl)
# Loading work.flanken_detekt_vhdl(rtl)
# Loading work.vhdl_hex2sevseg(comb)
# Loading work.uart_controller_fsm(rtl)
# Loading work.bit_counter(rtl)
# Loading work.shiftreg_uart(rtl)
# Loading work.output_register(rtl)
# Loading work.infrastructure(str)
# Loading work.modulo_divider(rtl)
# Loading work.signal_checker(rtl)
# Loading work.clock_sync(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2s_master(str)
# Loading work.i2s_frame_generator(str)
# Loading work.uni_shiftreg(str)
# Loading work.path_control(str)
# Loading work.tone_gen(rtl)
# Loading work.dds(rtl)
# Loading work.vector_check(rtl)
# Loading work.reg_controller(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Bollhalder Jonas  Hostname: DESKTOP-97F4AJ3  ProcessID: 12356
#           Attempting to use alternate WLF file "./wlftss8e3b".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftss8e3b
# ** Error: No command found. Line: 24
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 24
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 24
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 24
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 24
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 24
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 25
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 26
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 28
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 28
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 28
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 28
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 28
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 28
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 29
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 30
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: No command found. Line: 32
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 32
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 32
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 32
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: COMMAND NAME MUST HAVE EXACTLY 7 CHARACTERS, ARGUMENTS ONE BYTE. CHECK IN 'testcase.dat' LINE: 32
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 32
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 33
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 34
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb
#  CONGRATULATIONS ALL TESTS PASS 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 86
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:02:44 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 10:02:44 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:02:44 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 10:02:44 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:02:44 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 10:02:44 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:02:44 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# ** Warning: ../../../source/infrastructure/modulo_divider.vhd(32): (vcom-1013) Subtype of "ieee.NUMERIC_STD.UNSIGNED" depends on value of signal "width".
# End time: 10:02:45 on Apr 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:02:45 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/clock_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_sync
# -- Compiling architecture rtl of clock_sync
# End time: 10:02:45 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:02:45 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/signal_checker.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signal_checker
# -- Compiling architecture rtl of signal_checker
# End time: 10:02:45 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:02:45 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 10:02:45 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:02:45 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/vector_check.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity vector_check
# -- Compiling architecture rtl of vector_check
# End time: 10:02:45 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:02:45 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/baud_tick.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baud_tick
# -- Compiling architecture rtl of baud_tick
# End time: 10:02:45 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:02:45 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 10:02:45 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:02:45 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/count_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity count_down
# -- Compiling architecture rtl of count_down
# End time: 10:02:45 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:02:45 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/flanken_detekt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flanken_detekt_vhdl
# -- Compiling architecture rtl of flanken_detekt_vhdl
# End time: 10:02:46 on Apr 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:02:46 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/output_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity output_register
# -- Compiling architecture rtl of output_register
# End time: 10:02:46 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:02:46 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/shiftreg_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shiftreg_uart
# -- Compiling architecture rtl of shiftreg_uart
# End time: 10:02:46 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:02:46 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/uart_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_controller_fsm
# -- Compiling architecture rtl of uart_controller_fsm
# End time: 10:02:46 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:02:46 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/uart_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uart_top
# -- Compiling architecture bdf_type of uart_top
# End time: 10:02:46 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:02:46 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/vhdl_hex2sevseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vhdl_hex2sevseg
# -- Compiling architecture comb of vhdl_hex2sevseg
# End time: 10:02:46 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:02:46 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 10:02:46 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:02:46 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 10:02:47 on Apr 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:02:47 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 10:02:47 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:02:47 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 10:02:47 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:02:47 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2s_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_master
# -- Compiling architecture str of i2s_master
# End time: 10:02:47 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:02:47 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2s_frame_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_frame_generator
# -- Compiling architecture str of i2s_frame_generator
# End time: 10:02:47 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:02:47 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/path_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity path_control
# -- Compiling architecture str of path_control
# End time: 10:02:47 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:02:47 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/uni_shiftreg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uni_shiftreg
# -- Compiling architecture str of uni_shiftreg
# End time: 10:02:47 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:02:47 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_control/reg_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_controller
# -- Compiling architecture rtl of reg_controller
# End time: 10:02:48 on Apr 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:02:48 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/tone_gen_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package tone_gen_pkg
# End time: 10:02:48 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:02:48 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/dds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity dds
# -- Compiling architecture rtl of dds
# End time: 10:02:48 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:02:48 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/tone_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity tone_gen
# -- Compiling architecture rtl of tone_gen
# End time: 10:02:48 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:02:48 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Loading package tone_gen_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 10:02:48 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:02:48 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# ** Warning: ../../../source/synthi_top_tb.vhd(278): (vcom-1049) Actual for generic "verbose" depends on value of signal "verbose".
# End time: 10:02:48 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 10:02:50 on Apr 19,2021, Elapsed time: 0:01:42
# Errors: 24, Warnings: 3
# vsim -voptargs="+acc" -t 1ns -lib work work.synthi_top_tb 
# Start time: 10:02:50 on Apr 19,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.reg_table_pkg
# Loading work.tone_gen_pkg
# Loading work.synthi_top(str)
# Loading work.uart_top(bdf_type)
# Loading work.baud_tick(rtl)
# Loading work.flanken_detekt_vhdl(rtl)
# Loading work.vhdl_hex2sevseg(comb)
# Loading work.uart_controller_fsm(rtl)
# Loading work.bit_counter(rtl)
# Loading work.shiftreg_uart(rtl)
# Loading work.output_register(rtl)
# Loading work.infrastructure(str)
# Loading work.modulo_divider(rtl)
# Loading work.signal_checker(rtl)
# Loading work.clock_sync(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2s_master(str)
# Loading work.i2s_frame_generator(str)
# Loading work.uni_shiftreg(str)
# Loading work.path_control(str)
# Loading work.tone_gen(rtl)
# Loading work.dds(rtl)
# Loading work.vector_check(rtl)
# Loading work.reg_controller(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Bollhalder Jonas  Hostname: DESKTOP-97F4AJ3  ProcessID: 12356
#           Attempting to use alternate WLF file "./wlftqcx9vw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqcx9vw
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/dds_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/dds_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_2
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_2
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_2
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/dds_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 640 ns
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 25
#    Time: 640 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 26
#    Time: 640 ns  Iteration: 0  Instance: /synthi_top_tb
# LOGIC HAS BEEN RESET FOR 640 ns
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 29
#    Time: 1280 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 30
#    Time: 1280 ns  Iteration: 0  Instance: /synthi_top_tb
# LOGIC HAS BEEN RESET FOR 640 ns
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 33
#    Time: 1920 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 34
#    Time: 1920 ns  Iteration: 0  Instance: /synthi_top_tb
#  CONGRATULATIONS ALL TESTS PASS 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 86
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:07:34 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 10:07:34 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:07:34 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 10:07:34 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:07:34 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 10:07:35 on Apr 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:07:35 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# ** Warning: ../../../source/infrastructure/modulo_divider.vhd(32): (vcom-1013) Subtype of "ieee.NUMERIC_STD.UNSIGNED" depends on value of signal "width".
# End time: 10:07:35 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:07:35 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/clock_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_sync
# -- Compiling architecture rtl of clock_sync
# End time: 10:07:35 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:07:35 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/signal_checker.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signal_checker
# -- Compiling architecture rtl of signal_checker
# End time: 10:07:35 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:07:35 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 10:07:35 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:07:35 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/vector_check.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity vector_check
# -- Compiling architecture rtl of vector_check
# End time: 10:07:35 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:07:35 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/baud_tick.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baud_tick
# -- Compiling architecture rtl of baud_tick
# End time: 10:07:35 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:07:35 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 10:07:35 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:07:36 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/count_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity count_down
# -- Compiling architecture rtl of count_down
# End time: 10:07:36 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:07:36 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/flanken_detekt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flanken_detekt_vhdl
# -- Compiling architecture rtl of flanken_detekt_vhdl
# End time: 10:07:36 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:07:36 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/output_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity output_register
# -- Compiling architecture rtl of output_register
# End time: 10:07:36 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:07:36 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/shiftreg_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shiftreg_uart
# -- Compiling architecture rtl of shiftreg_uart
# End time: 10:07:36 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:07:36 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/uart_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_controller_fsm
# -- Compiling architecture rtl of uart_controller_fsm
# End time: 10:07:36 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:07:36 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/uart_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uart_top
# -- Compiling architecture bdf_type of uart_top
# End time: 10:07:36 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:07:36 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/vhdl_hex2sevseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vhdl_hex2sevseg
# -- Compiling architecture comb of vhdl_hex2sevseg
# End time: 10:07:36 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:07:36 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 10:07:37 on Apr 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:07:37 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 10:07:37 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:07:37 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 10:07:37 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:07:37 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 10:07:37 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:07:37 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2s_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_master
# -- Compiling architecture str of i2s_master
# End time: 10:07:37 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:07:37 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2s_frame_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_frame_generator
# -- Compiling architecture str of i2s_frame_generator
# End time: 10:07:37 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:07:37 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/path_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity path_control
# -- Compiling architecture str of path_control
# End time: 10:07:37 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:07:38 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/uni_shiftreg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uni_shiftreg
# -- Compiling architecture str of uni_shiftreg
# End time: 10:07:38 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:07:38 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_control/reg_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_controller
# -- Compiling architecture rtl of reg_controller
# End time: 10:07:38 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:07:38 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/tone_gen_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package tone_gen_pkg
# End time: 10:07:38 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:07:38 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/dds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity dds
# -- Compiling architecture rtl of dds
# End time: 10:07:38 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:07:38 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/tone_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity tone_gen
# -- Compiling architecture rtl of tone_gen
# End time: 10:07:38 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:07:38 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Loading package tone_gen_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 10:07:38 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:07:38 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# ** Warning: ../../../source/synthi_top_tb.vhd(278): (vcom-1049) Actual for generic "verbose" depends on value of signal "verbose".
# End time: 10:07:39 on Apr 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 10:07:41 on Apr 19,2021, Elapsed time: 0:04:51
# Errors: 6, Warnings: 29
# vsim -voptargs="+acc" -t 1ns -lib work work.synthi_top_tb 
# Start time: 10:07:41 on Apr 19,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.reg_table_pkg
# Loading work.tone_gen_pkg
# Loading work.synthi_top(str)
# Loading work.uart_top(bdf_type)
# Loading work.baud_tick(rtl)
# Loading work.flanken_detekt_vhdl(rtl)
# Loading work.vhdl_hex2sevseg(comb)
# Loading work.uart_controller_fsm(rtl)
# Loading work.bit_counter(rtl)
# Loading work.shiftreg_uart(rtl)
# Loading work.output_register(rtl)
# Loading work.infrastructure(str)
# Loading work.modulo_divider(rtl)
# Loading work.signal_checker(rtl)
# Loading work.clock_sync(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2s_master(str)
# Loading work.i2s_frame_generator(str)
# Loading work.uni_shiftreg(str)
# Loading work.path_control(str)
# Loading work.tone_gen(rtl)
# Loading work.dds(rtl)
# Loading work.vector_check(rtl)
# Loading work.reg_controller(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Bollhalder Jonas  Hostname: DESKTOP-97F4AJ3  ProcessID: 12356
#           Attempting to use alternate WLF file "./wlft416w4b".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft416w4b
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/dds_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/dds_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_2
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_2
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_2
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/dds_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 640 ns
# HEX VALUE 00000010 APPLIED to DUT
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:06 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 10:10:07 on Apr 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:07 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 10:10:07 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:07 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 10:10:07 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:07 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# ** Warning: ../../../source/infrastructure/modulo_divider.vhd(32): (vcom-1013) Subtype of "ieee.NUMERIC_STD.UNSIGNED" depends on value of signal "width".
# End time: 10:10:07 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:07 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/clock_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_sync
# -- Compiling architecture rtl of clock_sync
# End time: 10:10:07 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:07 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/signal_checker.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signal_checker
# -- Compiling architecture rtl of signal_checker
# End time: 10:10:07 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:07 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 10:10:07 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:07 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/vector_check.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity vector_check
# -- Compiling architecture rtl of vector_check
# End time: 10:10:08 on Apr 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:08 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/baud_tick.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baud_tick
# -- Compiling architecture rtl of baud_tick
# End time: 10:10:08 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:08 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 10:10:08 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:08 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/count_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity count_down
# -- Compiling architecture rtl of count_down
# End time: 10:10:08 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:08 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/flanken_detekt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flanken_detekt_vhdl
# -- Compiling architecture rtl of flanken_detekt_vhdl
# End time: 10:10:08 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:08 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/output_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity output_register
# -- Compiling architecture rtl of output_register
# End time: 10:10:08 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:08 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/shiftreg_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shiftreg_uart
# -- Compiling architecture rtl of shiftreg_uart
# End time: 10:10:08 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:08 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/uart_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_controller_fsm
# -- Compiling architecture rtl of uart_controller_fsm
# End time: 10:10:09 on Apr 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:09 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/uart_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uart_top
# -- Compiling architecture bdf_type of uart_top
# End time: 10:10:09 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:09 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/vhdl_hex2sevseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vhdl_hex2sevseg
# -- Compiling architecture comb of vhdl_hex2sevseg
# End time: 10:10:09 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:09 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 10:10:09 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:09 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 10:10:09 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:09 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 10:10:09 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:09 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 10:10:09 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:09 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2s_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_master
# -- Compiling architecture str of i2s_master
# End time: 10:10:10 on Apr 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:10 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2s_frame_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_frame_generator
# -- Compiling architecture str of i2s_frame_generator
# End time: 10:10:10 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:10 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/path_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity path_control
# -- Compiling architecture str of path_control
# End time: 10:10:10 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:10 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/uni_shiftreg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uni_shiftreg
# -- Compiling architecture str of uni_shiftreg
# End time: 10:10:10 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:10 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_control/reg_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_controller
# -- Compiling architecture rtl of reg_controller
# End time: 10:10:10 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:10 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/tone_gen_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package tone_gen_pkg
# End time: 10:10:10 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:10 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/dds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity dds
# -- Compiling architecture rtl of dds
# End time: 10:10:10 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:11 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen/tone_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity tone_gen
# -- Compiling architecture rtl of tone_gen
# End time: 10:10:11 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:11 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Loading package tone_gen_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 10:10:11 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:10:11 on Apr 19,2021
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# ** Warning: ../../../source/synthi_top_tb.vhd(278): (vcom-1049) Actual for generic "verbose" depends on value of signal "verbose".
# End time: 10:10:11 on Apr 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 10:10:13 on Apr 19,2021, Elapsed time: 0:02:32
# Errors: 0, Warnings: 29
# vsim -voptargs="+acc" -t 1ns -lib work work.synthi_top_tb 
# Start time: 10:10:13 on Apr 19,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.reg_table_pkg
# Loading work.tone_gen_pkg
# Loading work.synthi_top(str)
# Loading work.uart_top(bdf_type)
# Loading work.baud_tick(rtl)
# Loading work.flanken_detekt_vhdl(rtl)
# Loading work.vhdl_hex2sevseg(comb)
# Loading work.uart_controller_fsm(rtl)
# Loading work.bit_counter(rtl)
# Loading work.shiftreg_uart(rtl)
# Loading work.output_register(rtl)
# Loading work.infrastructure(str)
# Loading work.modulo_divider(rtl)
# Loading work.signal_checker(rtl)
# Loading work.clock_sync(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.i2s_master(str)
# Loading work.i2s_frame_generator(str)
# Loading work.uni_shiftreg(str)
# Loading work.path_control(str)
# Loading work.tone_gen(rtl)
# Loading work.dds(rtl)
# Loading work.vector_check(rtl)
# Loading work.reg_controller(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Bollhalder Jonas  Hostname: DESKTOP-97F4AJ3  ProcessID: 12356
#           Attempting to use alternate WLF file "./wlftsiwrs6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsiwrs6
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/dds_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/dds_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_2
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_2
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_2
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/dds_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 640 ns
# HEX VALUE 00000010 APPLIED to DUT
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/brudi/OneDrive/Dokumente/GitHub/synthi-project/synthi_project/simulations/synthi_top_tb/modelsim/wave.do
do ../restart.do
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# GetModuleFileName: Das angegebene Modul wurde nicht gefunden.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/dds_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1/dds_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_gen_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/i2s_master_1/i2s_frame_generator_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_2
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_2
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_2
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/tone_gen_1/dds_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_2/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 640 ns
# HEX VALUE 00000110 APPLIED to DUT
