m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final1/Simulation
vSIMON_control
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1524250684
!i10b 1
!s100 aeTc>?[j_jkIK^TlDoIJ60
IMW^nUQ0?]1=YR@VcWK5c>1
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 SIMON_control_sv_unit
S1
Z3 dC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_test
Z4 w1524247978
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_test/Source/SIMON_control.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_test/Source/SIMON_control.sv
L0 3
Z5 OV;L;10.5b;63
r1
!s85 0
31
Z6 !s108 1524250684.000000
!s107 C:\Users\lewis\Documents\Part III\COMP3200\3rd-Year-Project\Development\SIMON\System Verilog\SIMON_test\Source\SIMON_defintions.svh|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_test/Source/SIMON_control.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_test/Source/SIMON_control.sv|
!i113 1
Z7 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 tCvgOpt 0
n@s@i@m@o@n_control
vSIMON_function
R0
Z9 !s110 1524250683
!i10b 1
!s100 oLamm<KkaBz7@cz1M@V[Q0
IS5>48?iGb?[dM?YO1fT1?2
R2
!s105 SIMON_function_sv_unit
S1
R3
R4
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_test/Source/SIMON_function.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_test/Source/SIMON_function.sv
L0 3
R5
r1
!s85 0
31
Z10 !s108 1524250683.000000
!s107 C:\Users\lewis\Documents\Part III\COMP3200\3rd-Year-Project\Development\SIMON\System Verilog\SIMON_test\Source\SIMON_defintions.svh|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_test/Source/SIMON_function.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_test/Source/SIMON_function.sv|
!i113 1
R7
R8
n@s@i@m@o@n_function
vSIMON_keyexpansion
R0
R1
!i10b 1
!s100 _Si2WlLH2_fKKM3V1k3ab3
IlNMLAoXU;g6:5o=POIA=l2
R2
!s105 SIMON_keyexpansion_sv_unit
S1
R3
R4
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_test/Source/SIMON_keyexpansion.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_test/Source/SIMON_keyexpansion.sv
L0 3
R5
r1
!s85 0
31
R10
!s107 C:\Users\lewis\Documents\Part III\COMP3200\3rd-Year-Project\Development\SIMON\System Verilog\SIMON_test\Source\SIMON_defintions.svh|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_test/Source/SIMON_keyexpansion.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_test/Source/SIMON_keyexpansion.sv|
!i113 1
R7
R8
n@s@i@m@o@n_keyexpansion
vSIMON_round
R0
R9
!i10b 1
!s100 YDc4WGTCMgS5:^TWMiMHb1
IMdnIWABTh<32Kk7D52R5g2
R2
!s105 SIMON_round_sv_unit
S1
R3
R4
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_test/Source/SIMON_round.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_test/Source/SIMON_round.sv
L0 3
R5
r1
!s85 0
31
R10
!s107 C:\Users\lewis\Documents\Part III\COMP3200\3rd-Year-Project\Development\SIMON\System Verilog\SIMON_test\Source\SIMON_defintions.svh|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_test/Source/SIMON_round.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_test/Source/SIMON_round.sv|
!i113 1
R7
R8
n@s@i@m@o@n_round
vtest_SIMON_control
R0
R1
!i10b 1
!s100 G@]1k<]aY12mU7gRVNg7>0
IWR`ajz@zNf8QFgKH07hh91
R2
!s105 test_SIMON_control_sv_unit
S1
R3
R4
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_test/Source/test_SIMON_control.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_test/Source/test_SIMON_control.sv
L0 3
R5
r1
!s85 0
31
R6
!s107 C:\Users\lewis\Documents\Part III\COMP3200\3rd-Year-Project\Development\SIMON\System Verilog\SIMON_test\Source\SIMON_defintions.svh|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_test/Source/test_SIMON_control.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_test/Source/test_SIMON_control.sv|
!i113 1
R7
R8
ntest_@s@i@m@o@n_control
