{"vcs1":{"timestamp_begin":1746713269.679215222, "rt":7.29, "ut":6.96, "st":0.26}}
{"vcselab":{"timestamp_begin":1746713277.051458347, "rt":0.29, "ut":0.17, "st":0.11}}
{"link":{"timestamp_begin":1746713277.405495602, "rt":0.28, "ut":0.15, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746713269.361926778}
{"VCS_COMP_START_TIME": 1746713269.361926778}
{"VCS_COMP_END_TIME": 1746713277.758988123}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 379428}}
{"vcselab": {"peak_mem": 174920}}
