|MiniMIPS
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN3
clk2 => clk2.IN1


|MiniMIPS|program_counter:pc
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => out[16]~reg0.CLK
clk => out[17]~reg0.CLK
clk => out[18]~reg0.CLK
clk => out[19]~reg0.CLK
clk => out[20]~reg0.CLK
clk => out[21]~reg0.CLK
clk => out[22]~reg0.CLK
clk => out[23]~reg0.CLK
clk => out[24]~reg0.CLK
clk => out[25]~reg0.CLK
clk => out[26]~reg0.CLK
clk => out[27]~reg0.CLK
clk => out[28]~reg0.CLK
clk => out[29]~reg0.CLK
clk => out[30]~reg0.CLK
clk => out[31]~reg0.CLK
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
in[16] => out[16]~reg0.DATAIN
in[17] => out[17]~reg0.DATAIN
in[18] => out[18]~reg0.DATAIN
in[19] => out[19]~reg0.DATAIN
in[20] => out[20]~reg0.DATAIN
in[21] => out[21]~reg0.DATAIN
in[22] => out[22]~reg0.DATAIN
in[23] => out[23]~reg0.DATAIN
in[24] => out[24]~reg0.DATAIN
in[25] => out[25]~reg0.DATAIN
in[26] => out[26]~reg0.DATAIN
in[27] => out[27]~reg0.DATAIN
in[28] => out[28]~reg0.DATAIN
in[29] => out[29]~reg0.DATAIN
in[30] => out[30]~reg0.DATAIN
in[31] => out[31]~reg0.DATAIN


|MiniMIPS|instruction_memory:instr_memory
instruction[0] <= instruction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[1] <= instruction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[2] <= instruction[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[3] <= instruction[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[4] <= instruction[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[5] <= instruction[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[6] <= instruction[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[7] <= instruction[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[8] <= instruction[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[9] <= instruction[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[10] <= instruction[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[11] <= instruction[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[12] <= instruction[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[13] <= instruction[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[14] <= instruction[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[15] <= instruction[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readAddress[0] => ~NO_FANOUT~
readAddress[1] => ~NO_FANOUT~
readAddress[2] => ~NO_FANOUT~
readAddress[3] => ~NO_FANOUT~
readAddress[4] => ~NO_FANOUT~
readAddress[5] => ~NO_FANOUT~
readAddress[6] => ~NO_FANOUT~
readAddress[7] => ~NO_FANOUT~
readAddress[8] => ~NO_FANOUT~
readAddress[9] => ~NO_FANOUT~
readAddress[10] => ~NO_FANOUT~
readAddress[11] => ~NO_FANOUT~
readAddress[12] => ~NO_FANOUT~
readAddress[13] => ~NO_FANOUT~
readAddress[14] => ~NO_FANOUT~
readAddress[15] => ~NO_FANOUT~
readAddress[16] => ~NO_FANOUT~
readAddress[17] => ~NO_FANOUT~
readAddress[18] => ~NO_FANOUT~
readAddress[19] => ~NO_FANOUT~
readAddress[20] => ~NO_FANOUT~
readAddress[21] => ~NO_FANOUT~
readAddress[22] => ~NO_FANOUT~
readAddress[23] => ~NO_FANOUT~
readAddress[24] => ~NO_FANOUT~
readAddress[25] => ~NO_FANOUT~
readAddress[26] => ~NO_FANOUT~
readAddress[27] => ~NO_FANOUT~
readAddress[28] => ~NO_FANOUT~
readAddress[29] => ~NO_FANOUT~
readAddress[30] => ~NO_FANOUT~
readAddress[31] => ~NO_FANOUT~
clock => instruction[0]~reg0.CLK
clock => instruction[1]~reg0.CLK
clock => instruction[2]~reg0.CLK
clock => instruction[3]~reg0.CLK
clock => instruction[4]~reg0.CLK
clock => instruction[5]~reg0.CLK
clock => instruction[6]~reg0.CLK
clock => instruction[7]~reg0.CLK
clock => instruction[8]~reg0.CLK
clock => instruction[9]~reg0.CLK
clock => instruction[10]~reg0.CLK
clock => instruction[11]~reg0.CLK
clock => instruction[12]~reg0.CLK
clock => instruction[13]~reg0.CLK
clock => instruction[14]~reg0.CLK
clock => instruction[15]~reg0.CLK


|MiniMIPS|add_1:add1
S[0] <= adder_32:add32.port0
S[1] <= adder_32:add32.port0
S[2] <= adder_32:add32.port0
S[3] <= adder_32:add32.port0
S[4] <= adder_32:add32.port0
S[5] <= adder_32:add32.port0
S[6] <= adder_32:add32.port0
S[7] <= adder_32:add32.port0
S[8] <= adder_32:add32.port0
S[9] <= adder_32:add32.port0
S[10] <= adder_32:add32.port0
S[11] <= adder_32:add32.port0
S[12] <= adder_32:add32.port0
S[13] <= adder_32:add32.port0
S[14] <= adder_32:add32.port0
S[15] <= adder_32:add32.port0
S[16] <= adder_32:add32.port0
S[17] <= adder_32:add32.port0
S[18] <= adder_32:add32.port0
S[19] <= adder_32:add32.port0
S[20] <= adder_32:add32.port0
S[21] <= adder_32:add32.port0
S[22] <= adder_32:add32.port0
S[23] <= adder_32:add32.port0
S[24] <= adder_32:add32.port0
S[25] <= adder_32:add32.port0
S[26] <= adder_32:add32.port0
S[27] <= adder_32:add32.port0
S[28] <= adder_32:add32.port0
S[29] <= adder_32:add32.port0
S[30] <= adder_32:add32.port0
S[31] <= adder_32:add32.port0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1


|MiniMIPS|add_1:add1|adder_32:add32
S[0] <= full_adder:FA0.port0
S[1] <= full_adder:FA1.port0
S[2] <= full_adder:FA2.port0
S[3] <= full_adder:FA3.port0
S[4] <= full_adder:FA4.port0
S[5] <= full_adder:FA5.port0
S[6] <= full_adder:FA6.port0
S[7] <= full_adder:FA7.port0
S[8] <= full_adder:FA8.port0
S[9] <= full_adder:FA9.port0
S[10] <= full_adder:FA10.port0
S[11] <= full_adder:FA11.port0
S[12] <= full_adder:FA12.port0
S[13] <= full_adder:FA13.port0
S[14] <= full_adder:FA14.port0
S[15] <= full_adder:FA15.port0
S[16] <= full_adder:FA16.port0
S[17] <= full_adder:FA17.port0
S[18] <= full_adder:FA18.port0
S[19] <= full_adder:FA19.port0
S[20] <= full_adder:FA20.port0
S[21] <= full_adder:FA21.port0
S[22] <= full_adder:FA22.port0
S[23] <= full_adder:FA23.port0
S[24] <= full_adder:FA24.port0
S[25] <= full_adder:FA25.port0
S[26] <= full_adder:FA26.port0
S[27] <= full_adder:FA27.port0
S[28] <= full_adder:FA28.port0
S[29] <= full_adder:FA29.port0
S[30] <= full_adder:FA30.port0
S[31] <= full_adder:FA31.port0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
CarryIn => CarryIn.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA0
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA0|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA0|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA1
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA1|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA1|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA2
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA2|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA2|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA3
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA3|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA3|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA4
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA4|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA4|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA5
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA5|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA5|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA6
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA6|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA6|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA7
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA7|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA7|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA8
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA8|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA8|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA9
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA9|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA9|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA10
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA10|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA10|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA11
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA11|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA11|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA12
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA12|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA12|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA13
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA13|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA13|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA14
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA14|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA14|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA15
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA15|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA15|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA16
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA16|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA16|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA17
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA17|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA17|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA18
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA18|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA18|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA19
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA19|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA19|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA20
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA20|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA20|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA21
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA21|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA21|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA22
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA22|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA22|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA23
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA23|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA23|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA24
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA24|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA24|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA25
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA25|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA25|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA26
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA26|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA26|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA27
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA27|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA27|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA28
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA28|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA28|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA29
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA29|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA29|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA30
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA30|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA30|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA31
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA31|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|add_1:add1|adder_32:add32|full_adder:FA31|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1
S[0] <= adder_32:add32.port0
S[1] <= adder_32:add32.port0
S[2] <= adder_32:add32.port0
S[3] <= adder_32:add32.port0
S[4] <= adder_32:add32.port0
S[5] <= adder_32:add32.port0
S[6] <= adder_32:add32.port0
S[7] <= adder_32:add32.port0
S[8] <= adder_32:add32.port0
S[9] <= adder_32:add32.port0
S[10] <= adder_32:add32.port0
S[11] <= adder_32:add32.port0
S[12] <= adder_32:add32.port0
S[13] <= adder_32:add32.port0
S[14] <= adder_32:add32.port0
S[15] <= adder_32:add32.port0
S[16] <= adder_32:add32.port0
S[17] <= adder_32:add32.port0
S[18] <= adder_32:add32.port0
S[19] <= adder_32:add32.port0
S[20] <= adder_32:add32.port0
S[21] <= adder_32:add32.port0
S[22] <= adder_32:add32.port0
S[23] <= adder_32:add32.port0
S[24] <= adder_32:add32.port0
S[25] <= adder_32:add32.port0
S[26] <= adder_32:add32.port0
S[27] <= adder_32:add32.port0
S[28] <= adder_32:add32.port0
S[29] <= adder_32:add32.port0
S[30] <= adder_32:add32.port0
S[31] <= adder_32:add32.port0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1


|MiniMIPS|adder32:adder_1|adder_32:add32
S[0] <= full_adder:FA0.port0
S[1] <= full_adder:FA1.port0
S[2] <= full_adder:FA2.port0
S[3] <= full_adder:FA3.port0
S[4] <= full_adder:FA4.port0
S[5] <= full_adder:FA5.port0
S[6] <= full_adder:FA6.port0
S[7] <= full_adder:FA7.port0
S[8] <= full_adder:FA8.port0
S[9] <= full_adder:FA9.port0
S[10] <= full_adder:FA10.port0
S[11] <= full_adder:FA11.port0
S[12] <= full_adder:FA12.port0
S[13] <= full_adder:FA13.port0
S[14] <= full_adder:FA14.port0
S[15] <= full_adder:FA15.port0
S[16] <= full_adder:FA16.port0
S[17] <= full_adder:FA17.port0
S[18] <= full_adder:FA18.port0
S[19] <= full_adder:FA19.port0
S[20] <= full_adder:FA20.port0
S[21] <= full_adder:FA21.port0
S[22] <= full_adder:FA22.port0
S[23] <= full_adder:FA23.port0
S[24] <= full_adder:FA24.port0
S[25] <= full_adder:FA25.port0
S[26] <= full_adder:FA26.port0
S[27] <= full_adder:FA27.port0
S[28] <= full_adder:FA28.port0
S[29] <= full_adder:FA29.port0
S[30] <= full_adder:FA30.port0
S[31] <= full_adder:FA31.port0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
CarryIn => CarryIn.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA0
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA0|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA0|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA1
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA1|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA1|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA2
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA2|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA2|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA3
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA3|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA3|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA4
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA4|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA4|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA5
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA5|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA5|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA6
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA6|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA6|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA7
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA7|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA7|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA8
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA8|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA8|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA9
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA9|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA9|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA10
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA10|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA10|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA11
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA11|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA11|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA12
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA12|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA12|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA13
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA13|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA13|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA14
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA14|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA14|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA15
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA15|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA15|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA16
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA16|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA16|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA17
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA17|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA17|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA18
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA18|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA18|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA19
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA19|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA19|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA20
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA20|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA20|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA21
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA21|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA21|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA22
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA22|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA22|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA23
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA23|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA23|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA24
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA24|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA24|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA25
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA25|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA25|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA26
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA26|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA26|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA27
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA27|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA27|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA28
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA28|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA28|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA29
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA29|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA29|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA30
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA30|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA30|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA31
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA31|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|adder32:adder_1|adder_32:add32|full_adder:FA31|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|mux_2x1_32:mux32_5
y[0] <= mux_2x1_1:m0.port0
y[1] <= mux_2x1_1:m1.port0
y[2] <= mux_2x1_1:m2.port0
y[3] <= mux_2x1_1:m3.port0
y[4] <= mux_2x1_1:m4.port0
y[5] <= mux_2x1_1:m5.port0
y[6] <= mux_2x1_1:m6.port0
y[7] <= mux_2x1_1:m7.port0
y[8] <= mux_2x1_1:m8.port0
y[9] <= mux_2x1_1:m9.port0
y[10] <= mux_2x1_1:m10.port0
y[11] <= mux_2x1_1:m11.port0
y[12] <= mux_2x1_1:m12.port0
y[13] <= mux_2x1_1:m13.port0
y[14] <= mux_2x1_1:m14.port0
y[15] <= mux_2x1_1:m15.port0
y[16] <= mux_2x1_1:m16.port0
y[17] <= mux_2x1_1:m17.port0
y[18] <= mux_2x1_1:m18.port0
y[19] <= mux_2x1_1:m19.port0
y[20] <= mux_2x1_1:m20.port0
y[21] <= mux_2x1_1:m21.port0
y[22] <= mux_2x1_1:m22.port0
y[23] <= mux_2x1_1:m23.port0
y[24] <= mux_2x1_1:m24.port0
y[25] <= mux_2x1_1:m25.port0
y[26] <= mux_2x1_1:m26.port0
y[27] <= mux_2x1_1:m27.port0
y[28] <= mux_2x1_1:m28.port0
y[29] <= mux_2x1_1:m29.port0
y[30] <= mux_2x1_1:m30.port0
y[31] <= mux_2x1_1:m31.port0
op1[0] => op1[0].IN1
op1[1] => op1[1].IN1
op1[2] => op1[2].IN1
op1[3] => op1[3].IN1
op1[4] => op1[4].IN1
op1[5] => op1[5].IN1
op1[6] => op1[6].IN1
op1[7] => op1[7].IN1
op1[8] => op1[8].IN1
op1[9] => op1[9].IN1
op1[10] => op1[10].IN1
op1[11] => op1[11].IN1
op1[12] => op1[12].IN1
op1[13] => op1[13].IN1
op1[14] => op1[14].IN1
op1[15] => op1[15].IN1
op1[16] => op1[16].IN1
op1[17] => op1[17].IN1
op1[18] => op1[18].IN1
op1[19] => op1[19].IN1
op1[20] => op1[20].IN1
op1[21] => op1[21].IN1
op1[22] => op1[22].IN1
op1[23] => op1[23].IN1
op1[24] => op1[24].IN1
op1[25] => op1[25].IN1
op1[26] => op1[26].IN1
op1[27] => op1[27].IN1
op1[28] => op1[28].IN1
op1[29] => op1[29].IN1
op1[30] => op1[30].IN1
op1[31] => op1[31].IN1
op0[0] => op0[0].IN1
op0[1] => op0[1].IN1
op0[2] => op0[2].IN1
op0[3] => op0[3].IN1
op0[4] => op0[4].IN1
op0[5] => op0[5].IN1
op0[6] => op0[6].IN1
op0[7] => op0[7].IN1
op0[8] => op0[8].IN1
op0[9] => op0[9].IN1
op0[10] => op0[10].IN1
op0[11] => op0[11].IN1
op0[12] => op0[12].IN1
op0[13] => op0[13].IN1
op0[14] => op0[14].IN1
op0[15] => op0[15].IN1
op0[16] => op0[16].IN1
op0[17] => op0[17].IN1
op0[18] => op0[18].IN1
op0[19] => op0[19].IN1
op0[20] => op0[20].IN1
op0[21] => op0[21].IN1
op0[22] => op0[22].IN1
op0[23] => op0[23].IN1
op0[24] => op0[24].IN1
op0[25] => op0[25].IN1
op0[26] => op0[26].IN1
op0[27] => op0[27].IN1
op0[28] => op0[28].IN1
op0[29] => op0[29].IN1
op0[30] => op0[30].IN1
op0[31] => op0[31].IN1
s => s.IN32


|MiniMIPS|mux_2x1_32:mux32_5|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_5|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_5|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_5|mux_2x1_1:m3
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_5|mux_2x1_1:m4
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_5|mux_2x1_1:m5
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_5|mux_2x1_1:m6
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_5|mux_2x1_1:m7
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_5|mux_2x1_1:m8
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_5|mux_2x1_1:m9
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_5|mux_2x1_1:m10
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_5|mux_2x1_1:m11
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_5|mux_2x1_1:m12
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_5|mux_2x1_1:m13
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_5|mux_2x1_1:m14
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_5|mux_2x1_1:m15
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_5|mux_2x1_1:m16
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_5|mux_2x1_1:m17
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_5|mux_2x1_1:m18
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_5|mux_2x1_1:m19
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_5|mux_2x1_1:m20
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_5|mux_2x1_1:m21
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_5|mux_2x1_1:m22
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_5|mux_2x1_1:m23
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_5|mux_2x1_1:m24
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_5|mux_2x1_1:m25
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_5|mux_2x1_1:m26
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_5|mux_2x1_1:m27
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_5|mux_2x1_1:m28
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_5|mux_2x1_1:m29
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_5|mux_2x1_1:m30
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_5|mux_2x1_1:m31
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|control_unit:main_control_unit
RegDst <= and_RegDst.DB_MAX_OUTPUT_PORT_TYPE
Branch <= and_Branch.DB_MAX_OUTPUT_PORT_TYPE
Bneq <= and_Bneq.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= and_MemRead.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= and_MemtoReg.DB_MAX_OUTPUT_PORT_TYPE
AluOp2 <= or_AluOp2.DB_MAX_OUTPUT_PORT_TYPE
AluOp1 <= or_AluOp1.DB_MAX_OUTPUT_PORT_TYPE
AluOp0 <= or_AluOp0.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= and_MemWrite.DB_MAX_OUTPUT_PORT_TYPE
AluSrc <= or_AluSrc.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= or_RegWrite.DB_MAX_OUTPUT_PORT_TYPE
Slti <= and_slti.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => and_addi.IN0
opcode[0] => and_ori.IN0
opcode[0] => and_beq.IN0
opcode[0] => and_slti1.IN0
opcode[0] => and_slti.IN0
opcode[0] => and_sw.IN0
opcode[0] => and_Branch.IN0
opcode[0] => and_MemWrite.IN0
opcode[0] => and_regdest.IN0
opcode[0] => andi.IN0
opcode[0] => and_nori.IN0
opcode[0] => and_bne.IN0
opcode[0] => and_lw.IN0
opcode[0] => and_RegDst.IN0
opcode[0] => and_MemRead.IN0
opcode[0] => and_MemtoReg.IN0
opcode[0] => and_Bneq.IN0
opcode[1] => andi.IN1
opcode[1] => and_ori.IN1
opcode[1] => and_bne.IN1
opcode[1] => and_slti1.IN1
opcode[1] => and_slti.IN1
opcode[1] => and_Bneq.IN1
opcode[1] => and_regdest.IN1
opcode[1] => and_addi.IN1
opcode[1] => and_nori.IN1
opcode[1] => and_beq.IN1
opcode[1] => and_lw.IN1
opcode[1] => and_sw.IN1
opcode[1] => and_RegDst.IN1
opcode[1] => and_Branch.IN1
opcode[1] => and_MemRead.IN1
opcode[1] => and_MemtoReg.IN1
opcode[1] => and_MemWrite.IN1
opcode[2] => and_nori.IN2
opcode[2] => and_beq.IN2
opcode[2] => and_bne.IN2
opcode[2] => and_slti1.IN2
opcode[2] => and_slti.IN2
opcode[2] => and_Branch.IN2
opcode[2] => and_Bneq.IN2
opcode[2] => and_regdest.IN2
opcode[2] => and_addi.IN2
opcode[2] => andi.IN2
opcode[2] => and_ori.IN2
opcode[2] => and_lw.IN2
opcode[2] => and_sw.IN2
opcode[2] => and_RegDst.IN2
opcode[2] => and_MemRead.IN2
opcode[2] => and_MemtoReg.IN2
opcode[2] => and_MemWrite.IN2
opcode[3] => and_lw.IN3
opcode[3] => and_sw.IN3
opcode[3] => and_MemRead.IN3
opcode[3] => and_MemtoReg.IN3
opcode[3] => and_MemWrite.IN3
opcode[3] => and_regdest.IN3
opcode[3] => and_addi.IN3
opcode[3] => andi.IN3
opcode[3] => and_ori.IN3
opcode[3] => and_nori.IN3
opcode[3] => and_beq.IN3
opcode[3] => and_bne.IN3
opcode[3] => and_slti1.IN3
opcode[3] => and_slti.IN3
opcode[3] => and_RegDst.IN3
opcode[3] => and_Branch.IN3
opcode[3] => and_Bneq.IN3


|MiniMIPS|mux_2x1_3:mux_rd
y[0] <= mux_2x1_1:m0.port0
y[1] <= mux_2x1_1:m1.port0
y[2] <= mux_2x1_1:m2.port0
op1[0] => op1[0].IN1
op1[1] => op1[1].IN1
op1[2] => op1[2].IN1
op0[0] => op0[0].IN1
op0[1] => op0[1].IN1
op0[2] => op0[2].IN1
s => s.IN3


|MiniMIPS|mux_2x1_3:mux_rd|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_3:mux_rd|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_3:mux_rd|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mips_registers:Registers
read_data_1[0] <= registers.DATAOUT
read_data_1[1] <= registers.DATAOUT1
read_data_1[2] <= registers.DATAOUT2
read_data_1[3] <= registers.DATAOUT3
read_data_1[4] <= registers.DATAOUT4
read_data_1[5] <= registers.DATAOUT5
read_data_1[6] <= registers.DATAOUT6
read_data_1[7] <= registers.DATAOUT7
read_data_1[8] <= registers.DATAOUT8
read_data_1[9] <= registers.DATAOUT9
read_data_1[10] <= registers.DATAOUT10
read_data_1[11] <= registers.DATAOUT11
read_data_1[12] <= registers.DATAOUT12
read_data_1[13] <= registers.DATAOUT13
read_data_1[14] <= registers.DATAOUT14
read_data_1[15] <= registers.DATAOUT15
read_data_1[16] <= registers.DATAOUT16
read_data_1[17] <= registers.DATAOUT17
read_data_1[18] <= registers.DATAOUT18
read_data_1[19] <= registers.DATAOUT19
read_data_1[20] <= registers.DATAOUT20
read_data_1[21] <= registers.DATAOUT21
read_data_1[22] <= registers.DATAOUT22
read_data_1[23] <= registers.DATAOUT23
read_data_1[24] <= registers.DATAOUT24
read_data_1[25] <= registers.DATAOUT25
read_data_1[26] <= registers.DATAOUT26
read_data_1[27] <= registers.DATAOUT27
read_data_1[28] <= registers.DATAOUT28
read_data_1[29] <= registers.DATAOUT29
read_data_1[30] <= registers.DATAOUT30
read_data_1[31] <= registers.DATAOUT31
read_data_2[0] <= registers.PORTBDATAOUT
read_data_2[1] <= registers.PORTBDATAOUT1
read_data_2[2] <= registers.PORTBDATAOUT2
read_data_2[3] <= registers.PORTBDATAOUT3
read_data_2[4] <= registers.PORTBDATAOUT4
read_data_2[5] <= registers.PORTBDATAOUT5
read_data_2[6] <= registers.PORTBDATAOUT6
read_data_2[7] <= registers.PORTBDATAOUT7
read_data_2[8] <= registers.PORTBDATAOUT8
read_data_2[9] <= registers.PORTBDATAOUT9
read_data_2[10] <= registers.PORTBDATAOUT10
read_data_2[11] <= registers.PORTBDATAOUT11
read_data_2[12] <= registers.PORTBDATAOUT12
read_data_2[13] <= registers.PORTBDATAOUT13
read_data_2[14] <= registers.PORTBDATAOUT14
read_data_2[15] <= registers.PORTBDATAOUT15
read_data_2[16] <= registers.PORTBDATAOUT16
read_data_2[17] <= registers.PORTBDATAOUT17
read_data_2[18] <= registers.PORTBDATAOUT18
read_data_2[19] <= registers.PORTBDATAOUT19
read_data_2[20] <= registers.PORTBDATAOUT20
read_data_2[21] <= registers.PORTBDATAOUT21
read_data_2[22] <= registers.PORTBDATAOUT22
read_data_2[23] <= registers.PORTBDATAOUT23
read_data_2[24] <= registers.PORTBDATAOUT24
read_data_2[25] <= registers.PORTBDATAOUT25
read_data_2[26] <= registers.PORTBDATAOUT26
read_data_2[27] <= registers.PORTBDATAOUT27
read_data_2[28] <= registers.PORTBDATAOUT28
read_data_2[29] <= registers.PORTBDATAOUT29
read_data_2[30] <= registers.PORTBDATAOUT30
read_data_2[31] <= registers.PORTBDATAOUT31
write_data[0] => registers.DATAA
write_data[1] => registers.DATAA
write_data[2] => registers.DATAA
write_data[3] => registers.DATAA
write_data[4] => registers.DATAA
write_data[5] => registers.DATAA
write_data[6] => registers.DATAA
write_data[7] => registers.DATAA
write_data[8] => registers.DATAA
write_data[9] => registers.DATAA
write_data[10] => registers.DATAA
write_data[11] => registers.DATAA
write_data[12] => registers.DATAA
write_data[13] => registers.DATAA
write_data[14] => registers.DATAA
write_data[15] => registers.DATAA
write_data[16] => registers.DATAA
write_data[17] => registers.DATAA
write_data[18] => registers.DATAA
write_data[19] => registers.DATAA
write_data[20] => registers.DATAA
write_data[21] => registers.DATAA
write_data[22] => registers.DATAA
write_data[23] => registers.DATAA
write_data[24] => registers.DATAA
write_data[25] => registers.DATAA
write_data[26] => registers.DATAA
write_data[27] => registers.DATAA
write_data[28] => registers.DATAA
write_data[29] => registers.DATAA
write_data[30] => registers.DATAA
write_data[31] => registers.DATAA
read_reg_1[0] => registers.RADDR
read_reg_1[1] => registers.RADDR1
read_reg_1[2] => registers.RADDR2
read_reg_2[0] => registers.PORTBRADDR
read_reg_2[1] => registers.PORTBRADDR1
read_reg_2[2] => registers.PORTBRADDR2
write_reg[0] => registers.waddr_a[0].DATAIN
write_reg[0] => Equal0.IN2
write_reg[0] => registers.WADDR
write_reg[1] => registers.waddr_a[1].DATAIN
write_reg[1] => Equal0.IN1
write_reg[1] => registers.WADDR1
write_reg[2] => registers.waddr_a[2].DATAIN
write_reg[2] => Equal0.IN0
write_reg[2] => registers.WADDR2
signal_reg_write => registers.we_a.DATAIN
signal_reg_write => registers.WE
clk => registers.we_a.CLK
clk => registers.waddr_a[2].CLK
clk => registers.waddr_a[1].CLK
clk => registers.waddr_a[0].CLK
clk => registers.data_a[31].CLK
clk => registers.data_a[30].CLK
clk => registers.data_a[29].CLK
clk => registers.data_a[28].CLK
clk => registers.data_a[27].CLK
clk => registers.data_a[26].CLK
clk => registers.data_a[25].CLK
clk => registers.data_a[24].CLK
clk => registers.data_a[23].CLK
clk => registers.data_a[22].CLK
clk => registers.data_a[21].CLK
clk => registers.data_a[20].CLK
clk => registers.data_a[19].CLK
clk => registers.data_a[18].CLK
clk => registers.data_a[17].CLK
clk => registers.data_a[16].CLK
clk => registers.data_a[15].CLK
clk => registers.data_a[14].CLK
clk => registers.data_a[13].CLK
clk => registers.data_a[12].CLK
clk => registers.data_a[11].CLK
clk => registers.data_a[10].CLK
clk => registers.data_a[9].CLK
clk => registers.data_a[8].CLK
clk => registers.data_a[7].CLK
clk => registers.data_a[6].CLK
clk => registers.data_a[5].CLK
clk => registers.data_a[4].CLK
clk => registers.data_a[3].CLK
clk => registers.data_a[2].CLK
clk => registers.data_a[1].CLK
clk => registers.data_a[0].CLK
clk => registers.CLK0


|MiniMIPS|mux_2x1_2_:control_mux
y[0] <= mux_2x1_1:m0.port0
y[1] <= mux_2x1_1:m1.port0
y[2] <= mux_2x1_1:m2.port0
op1_2 => op1_2.IN1
op1_1 => op1_1.IN1
op1_0 => op1_0.IN1
op0_2 => op0_2.IN1
op0_1 => op0_1.IN1
op0_0 => op0_0.IN1
s => s.IN3


|MiniMIPS|mux_2x1_2_:control_mux|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_2_:control_mux|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_2_:control_mux|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|sign_extend_6to32:sign_extend_imm_32
imm[0] => B0.DATAIN
imm[1] => B1.DATAIN
imm[2] => B2.DATAIN
imm[3] => B3.DATAIN
imm[4] => B4.DATAIN
imm[5] => B5.DATAIN
imm[5] => B6.DATAIN
imm[5] => B7.DATAIN
imm[5] => B8.DATAIN
imm[5] => B9.DATAIN
imm[5] => B10.DATAIN
imm[5] => B11.DATAIN
imm[5] => B12.DATAIN
imm[5] => B13.DATAIN
imm[5] => B14.DATAIN
imm[5] => B15.DATAIN
imm[5] => B16.DATAIN
imm[5] => B17.DATAIN
imm[5] => B18.DATAIN
imm[5] => B19.DATAIN
imm[5] => B20.DATAIN
imm[5] => B21.DATAIN
imm[5] => B22.DATAIN
imm[5] => B23.DATAIN
imm[5] => B24.DATAIN
imm[5] => B25.DATAIN
imm[5] => B26.DATAIN
imm[5] => B27.DATAIN
imm[5] => B28.DATAIN
imm[5] => B29.DATAIN
imm[5] => B30.DATAIN
imm[5] => B31.DATAIN
Ext[0] <= B0.DB_MAX_OUTPUT_PORT_TYPE
Ext[1] <= B1.DB_MAX_OUTPUT_PORT_TYPE
Ext[2] <= B2.DB_MAX_OUTPUT_PORT_TYPE
Ext[3] <= B3.DB_MAX_OUTPUT_PORT_TYPE
Ext[4] <= B4.DB_MAX_OUTPUT_PORT_TYPE
Ext[5] <= B5.DB_MAX_OUTPUT_PORT_TYPE
Ext[6] <= B6.DB_MAX_OUTPUT_PORT_TYPE
Ext[7] <= B7.DB_MAX_OUTPUT_PORT_TYPE
Ext[8] <= B8.DB_MAX_OUTPUT_PORT_TYPE
Ext[9] <= B9.DB_MAX_OUTPUT_PORT_TYPE
Ext[10] <= B10.DB_MAX_OUTPUT_PORT_TYPE
Ext[11] <= B11.DB_MAX_OUTPUT_PORT_TYPE
Ext[12] <= B12.DB_MAX_OUTPUT_PORT_TYPE
Ext[13] <= B13.DB_MAX_OUTPUT_PORT_TYPE
Ext[14] <= B14.DB_MAX_OUTPUT_PORT_TYPE
Ext[15] <= B15.DB_MAX_OUTPUT_PORT_TYPE
Ext[16] <= B16.DB_MAX_OUTPUT_PORT_TYPE
Ext[17] <= B17.DB_MAX_OUTPUT_PORT_TYPE
Ext[18] <= B18.DB_MAX_OUTPUT_PORT_TYPE
Ext[19] <= B19.DB_MAX_OUTPUT_PORT_TYPE
Ext[20] <= B20.DB_MAX_OUTPUT_PORT_TYPE
Ext[21] <= B21.DB_MAX_OUTPUT_PORT_TYPE
Ext[22] <= B22.DB_MAX_OUTPUT_PORT_TYPE
Ext[23] <= B23.DB_MAX_OUTPUT_PORT_TYPE
Ext[24] <= B24.DB_MAX_OUTPUT_PORT_TYPE
Ext[25] <= B25.DB_MAX_OUTPUT_PORT_TYPE
Ext[26] <= B26.DB_MAX_OUTPUT_PORT_TYPE
Ext[27] <= B27.DB_MAX_OUTPUT_PORT_TYPE
Ext[28] <= B28.DB_MAX_OUTPUT_PORT_TYPE
Ext[29] <= B29.DB_MAX_OUTPUT_PORT_TYPE
Ext[30] <= B30.DB_MAX_OUTPUT_PORT_TYPE
Ext[31] <= B31.DB_MAX_OUTPUT_PORT_TYPE


|MiniMIPS|mux_2x1_32:mux_b
y[0] <= mux_2x1_1:m0.port0
y[1] <= mux_2x1_1:m1.port0
y[2] <= mux_2x1_1:m2.port0
y[3] <= mux_2x1_1:m3.port0
y[4] <= mux_2x1_1:m4.port0
y[5] <= mux_2x1_1:m5.port0
y[6] <= mux_2x1_1:m6.port0
y[7] <= mux_2x1_1:m7.port0
y[8] <= mux_2x1_1:m8.port0
y[9] <= mux_2x1_1:m9.port0
y[10] <= mux_2x1_1:m10.port0
y[11] <= mux_2x1_1:m11.port0
y[12] <= mux_2x1_1:m12.port0
y[13] <= mux_2x1_1:m13.port0
y[14] <= mux_2x1_1:m14.port0
y[15] <= mux_2x1_1:m15.port0
y[16] <= mux_2x1_1:m16.port0
y[17] <= mux_2x1_1:m17.port0
y[18] <= mux_2x1_1:m18.port0
y[19] <= mux_2x1_1:m19.port0
y[20] <= mux_2x1_1:m20.port0
y[21] <= mux_2x1_1:m21.port0
y[22] <= mux_2x1_1:m22.port0
y[23] <= mux_2x1_1:m23.port0
y[24] <= mux_2x1_1:m24.port0
y[25] <= mux_2x1_1:m25.port0
y[26] <= mux_2x1_1:m26.port0
y[27] <= mux_2x1_1:m27.port0
y[28] <= mux_2x1_1:m28.port0
y[29] <= mux_2x1_1:m29.port0
y[30] <= mux_2x1_1:m30.port0
y[31] <= mux_2x1_1:m31.port0
op1[0] => op1[0].IN1
op1[1] => op1[1].IN1
op1[2] => op1[2].IN1
op1[3] => op1[3].IN1
op1[4] => op1[4].IN1
op1[5] => op1[5].IN1
op1[6] => op1[6].IN1
op1[7] => op1[7].IN1
op1[8] => op1[8].IN1
op1[9] => op1[9].IN1
op1[10] => op1[10].IN1
op1[11] => op1[11].IN1
op1[12] => op1[12].IN1
op1[13] => op1[13].IN1
op1[14] => op1[14].IN1
op1[15] => op1[15].IN1
op1[16] => op1[16].IN1
op1[17] => op1[17].IN1
op1[18] => op1[18].IN1
op1[19] => op1[19].IN1
op1[20] => op1[20].IN1
op1[21] => op1[21].IN1
op1[22] => op1[22].IN1
op1[23] => op1[23].IN1
op1[24] => op1[24].IN1
op1[25] => op1[25].IN1
op1[26] => op1[26].IN1
op1[27] => op1[27].IN1
op1[28] => op1[28].IN1
op1[29] => op1[29].IN1
op1[30] => op1[30].IN1
op1[31] => op1[31].IN1
op0[0] => op0[0].IN1
op0[1] => op0[1].IN1
op0[2] => op0[2].IN1
op0[3] => op0[3].IN1
op0[4] => op0[4].IN1
op0[5] => op0[5].IN1
op0[6] => op0[6].IN1
op0[7] => op0[7].IN1
op0[8] => op0[8].IN1
op0[9] => op0[9].IN1
op0[10] => op0[10].IN1
op0[11] => op0[11].IN1
op0[12] => op0[12].IN1
op0[13] => op0[13].IN1
op0[14] => op0[14].IN1
op0[15] => op0[15].IN1
op0[16] => op0[16].IN1
op0[17] => op0[17].IN1
op0[18] => op0[18].IN1
op0[19] => op0[19].IN1
op0[20] => op0[20].IN1
op0[21] => op0[21].IN1
op0[22] => op0[22].IN1
op0[23] => op0[23].IN1
op0[24] => op0[24].IN1
op0[25] => op0[25].IN1
op0[26] => op0[26].IN1
op0[27] => op0[27].IN1
op0[28] => op0[28].IN1
op0[29] => op0[29].IN1
op0[30] => op0[30].IN1
op0[31] => op0[31].IN1
s => s.IN32


|MiniMIPS|mux_2x1_32:mux_b|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux_b|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux_b|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux_b|mux_2x1_1:m3
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux_b|mux_2x1_1:m4
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux_b|mux_2x1_1:m5
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux_b|mux_2x1_1:m6
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux_b|mux_2x1_1:m7
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux_b|mux_2x1_1:m8
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux_b|mux_2x1_1:m9
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux_b|mux_2x1_1:m10
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux_b|mux_2x1_1:m11
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux_b|mux_2x1_1:m12
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux_b|mux_2x1_1:m13
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux_b|mux_2x1_1:m14
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux_b|mux_2x1_1:m15
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux_b|mux_2x1_1:m16
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux_b|mux_2x1_1:m17
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux_b|mux_2x1_1:m18
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux_b|mux_2x1_1:m19
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux_b|mux_2x1_1:m20
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux_b|mux_2x1_1:m21
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux_b|mux_2x1_1:m22
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux_b|mux_2x1_1:m23
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux_b|mux_2x1_1:m24
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux_b|mux_2x1_1:m25
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux_b|mux_2x1_1:m26
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux_b|mux_2x1_1:m27
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux_b|mux_2x1_1:m28
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux_b|mux_2x1_1:m29
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux_b|mux_2x1_1:m30
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux_b|mux_2x1_1:m31
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu
Aluop2 => Aluop2.IN1
Aluop1 => Aluop1.IN1
Aluop0 => Aluop0.IN1
a[0] => a[0].IN6
a[1] => a[1].IN6
a[2] => a[2].IN6
a[3] => a[3].IN6
a[4] => a[4].IN6
a[5] => a[5].IN6
a[6] => a[6].IN6
a[7] => a[7].IN6
a[8] => a[8].IN6
a[9] => a[9].IN6
a[10] => a[10].IN6
a[11] => a[11].IN6
a[12] => a[12].IN6
a[13] => a[13].IN6
a[14] => a[14].IN6
a[15] => a[15].IN6
a[16] => a[16].IN6
a[17] => a[17].IN6
a[18] => a[18].IN6
a[19] => a[19].IN6
a[20] => a[20].IN6
a[21] => a[21].IN6
a[22] => a[22].IN6
a[23] => a[23].IN6
a[24] => a[24].IN6
a[25] => a[25].IN6
a[26] => a[26].IN6
a[27] => a[27].IN6
a[28] => a[28].IN6
a[29] => a[29].IN6
a[30] => a[30].IN6
a[31] => a[31].IN6
b[0] => b[0].IN6
b[1] => b[1].IN6
b[2] => b[2].IN6
b[3] => b[3].IN6
b[4] => b[4].IN6
b[5] => b[5].IN6
b[6] => b[6].IN6
b[7] => b[7].IN6
b[8] => b[8].IN6
b[9] => b[9].IN6
b[10] => b[10].IN6
b[11] => b[11].IN6
b[12] => b[12].IN6
b[13] => b[13].IN6
b[14] => b[14].IN6
b[15] => b[15].IN6
b[16] => b[16].IN6
b[17] => b[17].IN6
b[18] => b[18].IN6
b[19] => b[19].IN6
b[20] => b[20].IN6
b[21] => b[21].IN6
b[22] => b[22].IN6
b[23] => b[23].IN6
b[24] => b[24].IN6
b[25] => b[25].IN6
b[26] => b[26].IN6
b[27] => b[27].IN6
b[28] => b[28].IN6
b[29] => b[29].IN6
b[30] => b[30].IN6
b[31] => b[31].IN6
res[0] <= res[0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= res[17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= res[18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= res[19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= res[20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= res[21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= res[22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= res[23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= res[24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= res[25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= res[26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= res[27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= res[28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= res[29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= res[30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= res[31].DB_MAX_OUTPUT_PORT_TYPE
Zero0 <= zero_founder:Z0.port1
OverFlow <= OVERFLOWBIT.DB_MAX_OUTPUT_PORT_TYPE


|MiniMIPS|alu32:Alu|and32:and_32
anded[0] <= anding0.DB_MAX_OUTPUT_PORT_TYPE
anded[1] <= anding1.DB_MAX_OUTPUT_PORT_TYPE
anded[2] <= anding2.DB_MAX_OUTPUT_PORT_TYPE
anded[3] <= anding3.DB_MAX_OUTPUT_PORT_TYPE
anded[4] <= anding4.DB_MAX_OUTPUT_PORT_TYPE
anded[5] <= anding5.DB_MAX_OUTPUT_PORT_TYPE
anded[6] <= anding6.DB_MAX_OUTPUT_PORT_TYPE
anded[7] <= anding7.DB_MAX_OUTPUT_PORT_TYPE
anded[8] <= anding8.DB_MAX_OUTPUT_PORT_TYPE
anded[9] <= anding9.DB_MAX_OUTPUT_PORT_TYPE
anded[10] <= anding10.DB_MAX_OUTPUT_PORT_TYPE
anded[11] <= anding11.DB_MAX_OUTPUT_PORT_TYPE
anded[12] <= anding12.DB_MAX_OUTPUT_PORT_TYPE
anded[13] <= anding13.DB_MAX_OUTPUT_PORT_TYPE
anded[14] <= anding14.DB_MAX_OUTPUT_PORT_TYPE
anded[15] <= anding15.DB_MAX_OUTPUT_PORT_TYPE
anded[16] <= anding16.DB_MAX_OUTPUT_PORT_TYPE
anded[17] <= anding17.DB_MAX_OUTPUT_PORT_TYPE
anded[18] <= anding18.DB_MAX_OUTPUT_PORT_TYPE
anded[19] <= anding19.DB_MAX_OUTPUT_PORT_TYPE
anded[20] <= anding20.DB_MAX_OUTPUT_PORT_TYPE
anded[21] <= anding21.DB_MAX_OUTPUT_PORT_TYPE
anded[22] <= anding22.DB_MAX_OUTPUT_PORT_TYPE
anded[23] <= anding23.DB_MAX_OUTPUT_PORT_TYPE
anded[24] <= anding24.DB_MAX_OUTPUT_PORT_TYPE
anded[25] <= anding25.DB_MAX_OUTPUT_PORT_TYPE
anded[26] <= anding26.DB_MAX_OUTPUT_PORT_TYPE
anded[27] <= anding27.DB_MAX_OUTPUT_PORT_TYPE
anded[28] <= anding28.DB_MAX_OUTPUT_PORT_TYPE
anded[29] <= anding29.DB_MAX_OUTPUT_PORT_TYPE
anded[30] <= anding30.DB_MAX_OUTPUT_PORT_TYPE
anded[31] <= anding31.DB_MAX_OUTPUT_PORT_TYPE
a[0] => anding0.IN0
a[1] => anding1.IN0
a[2] => anding2.IN0
a[3] => anding3.IN0
a[4] => anding4.IN0
a[5] => anding5.IN0
a[6] => anding6.IN0
a[7] => anding7.IN0
a[8] => anding8.IN0
a[9] => anding9.IN0
a[10] => anding10.IN0
a[11] => anding11.IN0
a[12] => anding12.IN0
a[13] => anding13.IN0
a[14] => anding14.IN0
a[15] => anding15.IN0
a[16] => anding16.IN0
a[17] => anding17.IN0
a[18] => anding18.IN0
a[19] => anding19.IN0
a[20] => anding20.IN0
a[21] => anding21.IN0
a[22] => anding22.IN0
a[23] => anding23.IN0
a[24] => anding24.IN0
a[25] => anding25.IN0
a[26] => anding26.IN0
a[27] => anding27.IN0
a[28] => anding28.IN0
a[29] => anding29.IN0
a[30] => anding30.IN0
a[31] => anding31.IN0
b[0] => anding0.IN1
b[1] => anding1.IN1
b[2] => anding2.IN1
b[3] => anding3.IN1
b[4] => anding4.IN1
b[5] => anding5.IN1
b[6] => anding6.IN1
b[7] => anding7.IN1
b[8] => anding8.IN1
b[9] => anding9.IN1
b[10] => anding10.IN1
b[11] => anding11.IN1
b[12] => anding12.IN1
b[13] => anding13.IN1
b[14] => anding14.IN1
b[15] => anding15.IN1
b[16] => anding16.IN1
b[17] => anding17.IN1
b[18] => anding18.IN1
b[19] => anding19.IN1
b[20] => anding20.IN1
b[21] => anding21.IN1
b[22] => anding22.IN1
b[23] => anding23.IN1
b[24] => anding24.IN1
b[25] => anding25.IN1
b[26] => anding26.IN1
b[27] => anding27.IN1
b[28] => anding28.IN1
b[29] => anding29.IN1
b[30] => anding30.IN1
b[31] => anding31.IN1


|MiniMIPS|alu32:Alu|adder32:add
S[0] <= adder_32:add32.port0
S[1] <= adder_32:add32.port0
S[2] <= adder_32:add32.port0
S[3] <= adder_32:add32.port0
S[4] <= adder_32:add32.port0
S[5] <= adder_32:add32.port0
S[6] <= adder_32:add32.port0
S[7] <= adder_32:add32.port0
S[8] <= adder_32:add32.port0
S[9] <= adder_32:add32.port0
S[10] <= adder_32:add32.port0
S[11] <= adder_32:add32.port0
S[12] <= adder_32:add32.port0
S[13] <= adder_32:add32.port0
S[14] <= adder_32:add32.port0
S[15] <= adder_32:add32.port0
S[16] <= adder_32:add32.port0
S[17] <= adder_32:add32.port0
S[18] <= adder_32:add32.port0
S[19] <= adder_32:add32.port0
S[20] <= adder_32:add32.port0
S[21] <= adder_32:add32.port0
S[22] <= adder_32:add32.port0
S[23] <= adder_32:add32.port0
S[24] <= adder_32:add32.port0
S[25] <= adder_32:add32.port0
S[26] <= adder_32:add32.port0
S[27] <= adder_32:add32.port0
S[28] <= adder_32:add32.port0
S[29] <= adder_32:add32.port0
S[30] <= adder_32:add32.port0
S[31] <= adder_32:add32.port0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32
S[0] <= full_adder:FA0.port0
S[1] <= full_adder:FA1.port0
S[2] <= full_adder:FA2.port0
S[3] <= full_adder:FA3.port0
S[4] <= full_adder:FA4.port0
S[5] <= full_adder:FA5.port0
S[6] <= full_adder:FA6.port0
S[7] <= full_adder:FA7.port0
S[8] <= full_adder:FA8.port0
S[9] <= full_adder:FA9.port0
S[10] <= full_adder:FA10.port0
S[11] <= full_adder:FA11.port0
S[12] <= full_adder:FA12.port0
S[13] <= full_adder:FA13.port0
S[14] <= full_adder:FA14.port0
S[15] <= full_adder:FA15.port0
S[16] <= full_adder:FA16.port0
S[17] <= full_adder:FA17.port0
S[18] <= full_adder:FA18.port0
S[19] <= full_adder:FA19.port0
S[20] <= full_adder:FA20.port0
S[21] <= full_adder:FA21.port0
S[22] <= full_adder:FA22.port0
S[23] <= full_adder:FA23.port0
S[24] <= full_adder:FA24.port0
S[25] <= full_adder:FA25.port0
S[26] <= full_adder:FA26.port0
S[27] <= full_adder:FA27.port0
S[28] <= full_adder:FA28.port0
S[29] <= full_adder:FA29.port0
S[30] <= full_adder:FA30.port0
S[31] <= full_adder:FA31.port0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
CarryIn => CarryIn.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA0
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA0|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA0|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA1
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA1|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA1|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA2
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA2|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA2|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA3
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA3|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA3|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA4
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA4|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA4|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA5
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA5|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA5|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA6
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA6|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA6|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA7
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA7|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA7|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA8
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA8|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA8|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA9
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA9|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA9|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA10
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA10|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA10|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA11
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA11|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA11|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA12
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA12|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA12|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA13
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA13|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA13|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA14
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA14|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA14|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA15
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA15|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA15|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA16
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA16|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA16|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA17
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA17|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA17|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA18
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA18|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA18|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA19
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA19|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA19|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA20
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA20|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA20|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA21
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA21|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA21|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA22
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA22|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA22|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA23
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA23|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA23|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA24
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA24|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA24|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA25
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA25|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA25|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA26
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA26|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA26|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA27
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA27|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA27|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA28
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA28|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA28|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA29
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA29|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA29|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA30
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA30|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA30|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA31
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA31|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|adder32:add|adder_32:add32|full_adder:FA31|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub
S[0] <= sub_32:SUB.port0
S[1] <= sub_32:SUB.port0
S[2] <= sub_32:SUB.port0
S[3] <= sub_32:SUB.port0
S[4] <= sub_32:SUB.port0
S[5] <= sub_32:SUB.port0
S[6] <= sub_32:SUB.port0
S[7] <= sub_32:SUB.port0
S[8] <= sub_32:SUB.port0
S[9] <= sub_32:SUB.port0
S[10] <= sub_32:SUB.port0
S[11] <= sub_32:SUB.port0
S[12] <= sub_32:SUB.port0
S[13] <= sub_32:SUB.port0
S[14] <= sub_32:SUB.port0
S[15] <= sub_32:SUB.port0
S[16] <= sub_32:SUB.port0
S[17] <= sub_32:SUB.port0
S[18] <= sub_32:SUB.port0
S[19] <= sub_32:SUB.port0
S[20] <= sub_32:SUB.port0
S[21] <= sub_32:SUB.port0
S[22] <= sub_32:SUB.port0
S[23] <= sub_32:SUB.port0
S[24] <= sub_32:SUB.port0
S[25] <= sub_32:SUB.port0
S[26] <= sub_32:SUB.port0
S[27] <= sub_32:SUB.port0
S[28] <= sub_32:SUB.port0
S[29] <= sub_32:SUB.port0
S[30] <= sub_32:SUB.port0
S[31] <= sub_32:SUB.port0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB
S[0] <= adder_32:add.port0
S[1] <= adder_32:add.port0
S[2] <= adder_32:add.port0
S[3] <= adder_32:add.port0
S[4] <= adder_32:add.port0
S[5] <= adder_32:add.port0
S[6] <= adder_32:add.port0
S[7] <= adder_32:add.port0
S[8] <= adder_32:add.port0
S[9] <= adder_32:add.port0
S[10] <= adder_32:add.port0
S[11] <= adder_32:add.port0
S[12] <= adder_32:add.port0
S[13] <= adder_32:add.port0
S[14] <= adder_32:add.port0
S[15] <= adder_32:add.port0
S[16] <= adder_32:add.port0
S[17] <= adder_32:add.port0
S[18] <= adder_32:add.port0
S[19] <= adder_32:add.port0
S[20] <= adder_32:add.port0
S[21] <= adder_32:add.port0
S[22] <= adder_32:add.port0
S[23] <= adder_32:add.port0
S[24] <= adder_32:add.port0
S[25] <= adder_32:add.port0
S[26] <= adder_32:add.port0
S[27] <= adder_32:add.port0
S[28] <= adder_32:add.port0
S[29] <= adder_32:add.port0
S[30] <= adder_32:add.port0
S[31] <= adder_32:add.port0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
CarryIn => CarryIn.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|not32:nott32
noted[0] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
noted[1] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
noted[2] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
noted[3] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
noted[4] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
noted[5] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
noted[6] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
noted[7] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
noted[8] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
noted[9] <= a[9].DB_MAX_OUTPUT_PORT_TYPE
noted[10] <= a[10].DB_MAX_OUTPUT_PORT_TYPE
noted[11] <= a[11].DB_MAX_OUTPUT_PORT_TYPE
noted[12] <= a[12].DB_MAX_OUTPUT_PORT_TYPE
noted[13] <= a[13].DB_MAX_OUTPUT_PORT_TYPE
noted[14] <= a[14].DB_MAX_OUTPUT_PORT_TYPE
noted[15] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
noted[16] <= a[16].DB_MAX_OUTPUT_PORT_TYPE
noted[17] <= a[17].DB_MAX_OUTPUT_PORT_TYPE
noted[18] <= a[18].DB_MAX_OUTPUT_PORT_TYPE
noted[19] <= a[19].DB_MAX_OUTPUT_PORT_TYPE
noted[20] <= a[20].DB_MAX_OUTPUT_PORT_TYPE
noted[21] <= a[21].DB_MAX_OUTPUT_PORT_TYPE
noted[22] <= a[22].DB_MAX_OUTPUT_PORT_TYPE
noted[23] <= a[23].DB_MAX_OUTPUT_PORT_TYPE
noted[24] <= a[24].DB_MAX_OUTPUT_PORT_TYPE
noted[25] <= a[25].DB_MAX_OUTPUT_PORT_TYPE
noted[26] <= a[26].DB_MAX_OUTPUT_PORT_TYPE
noted[27] <= a[27].DB_MAX_OUTPUT_PORT_TYPE
noted[28] <= a[28].DB_MAX_OUTPUT_PORT_TYPE
noted[29] <= a[29].DB_MAX_OUTPUT_PORT_TYPE
noted[30] <= a[30].DB_MAX_OUTPUT_PORT_TYPE
noted[31] <= a[31].DB_MAX_OUTPUT_PORT_TYPE
a[0] => noted[0].DATAIN
a[1] => noted[1].DATAIN
a[2] => noted[2].DATAIN
a[3] => noted[3].DATAIN
a[4] => noted[4].DATAIN
a[5] => noted[5].DATAIN
a[6] => noted[6].DATAIN
a[7] => noted[7].DATAIN
a[8] => noted[8].DATAIN
a[9] => noted[9].DATAIN
a[10] => noted[10].DATAIN
a[11] => noted[11].DATAIN
a[12] => noted[12].DATAIN
a[13] => noted[13].DATAIN
a[14] => noted[14].DATAIN
a[15] => noted[15].DATAIN
a[16] => noted[16].DATAIN
a[17] => noted[17].DATAIN
a[18] => noted[18].DATAIN
a[19] => noted[19].DATAIN
a[20] => noted[20].DATAIN
a[21] => noted[21].DATAIN
a[22] => noted[22].DATAIN
a[23] => noted[23].DATAIN
a[24] => noted[24].DATAIN
a[25] => noted[25].DATAIN
a[26] => noted[26].DATAIN
a[27] => noted[27].DATAIN
a[28] => noted[28].DATAIN
a[29] => noted[29].DATAIN
a[30] => noted[30].DATAIN
a[31] => noted[31].DATAIN


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add
S[0] <= full_adder:FA0.port0
S[1] <= full_adder:FA1.port0
S[2] <= full_adder:FA2.port0
S[3] <= full_adder:FA3.port0
S[4] <= full_adder:FA4.port0
S[5] <= full_adder:FA5.port0
S[6] <= full_adder:FA6.port0
S[7] <= full_adder:FA7.port0
S[8] <= full_adder:FA8.port0
S[9] <= full_adder:FA9.port0
S[10] <= full_adder:FA10.port0
S[11] <= full_adder:FA11.port0
S[12] <= full_adder:FA12.port0
S[13] <= full_adder:FA13.port0
S[14] <= full_adder:FA14.port0
S[15] <= full_adder:FA15.port0
S[16] <= full_adder:FA16.port0
S[17] <= full_adder:FA17.port0
S[18] <= full_adder:FA18.port0
S[19] <= full_adder:FA19.port0
S[20] <= full_adder:FA20.port0
S[21] <= full_adder:FA21.port0
S[22] <= full_adder:FA22.port0
S[23] <= full_adder:FA23.port0
S[24] <= full_adder:FA24.port0
S[25] <= full_adder:FA25.port0
S[26] <= full_adder:FA26.port0
S[27] <= full_adder:FA27.port0
S[28] <= full_adder:FA28.port0
S[29] <= full_adder:FA29.port0
S[30] <= full_adder:FA30.port0
S[31] <= full_adder:FA31.port0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
CarryIn => CarryIn.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA0
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA0|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA0|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA1
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA1|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA1|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA2
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA2|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA2|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA3
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA3|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA3|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA4
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA4|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA4|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA5
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA5|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA5|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA6
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA6|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA6|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA7
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA7|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA7|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA8
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA8|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA8|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA9
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA9|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA9|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA10
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA10|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA10|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA11
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA11|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA11|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA12
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA12|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA12|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA13
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA13|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA13|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA14
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA14|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA14|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA15
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA15|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA15|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA16
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA16|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA16|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA17
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA17|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA17|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA18
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA18|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA18|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA19
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA19|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA19|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA20
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA20|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA20|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA21
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA21|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA21|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA22
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA22|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA22|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA23
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA23|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA23|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA24
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA24|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA24|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA25
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA25|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA25|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA26
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA26|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA26|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA27
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA27|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA27|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA28
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA28|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA28|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA29
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA29|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA29|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA30
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA30|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA30|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA31
sum <= half_adder:second_sum.port0
carry_out <= final_carry_out.DB_MAX_OUTPUT_PORT_TYPE
a => a.IN1
b => b.IN1
carry_in => carry_in.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA31|half_adder:first_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|sub32:sub|sub_32:SUB|adder_32:add|full_adder:FA31|half_adder:second_sum
sum <= X.DB_MAX_OUTPUT_PORT_TYPE
carry_out <= A.DB_MAX_OUTPUT_PORT_TYPE
a => X.IN0
a => A.IN0
b => X.IN1
b => A.IN1


|MiniMIPS|alu32:Alu|xor32:xor_32
xored[0] <= xoring0.DB_MAX_OUTPUT_PORT_TYPE
xored[1] <= xoring1.DB_MAX_OUTPUT_PORT_TYPE
xored[2] <= xoring2.DB_MAX_OUTPUT_PORT_TYPE
xored[3] <= xoring3.DB_MAX_OUTPUT_PORT_TYPE
xored[4] <= xoring4.DB_MAX_OUTPUT_PORT_TYPE
xored[5] <= xoring5.DB_MAX_OUTPUT_PORT_TYPE
xored[6] <= xoring6.DB_MAX_OUTPUT_PORT_TYPE
xored[7] <= xoring7.DB_MAX_OUTPUT_PORT_TYPE
xored[8] <= xoring8.DB_MAX_OUTPUT_PORT_TYPE
xored[9] <= xoring9.DB_MAX_OUTPUT_PORT_TYPE
xored[10] <= xoring10.DB_MAX_OUTPUT_PORT_TYPE
xored[11] <= xoring11.DB_MAX_OUTPUT_PORT_TYPE
xored[12] <= xoring12.DB_MAX_OUTPUT_PORT_TYPE
xored[13] <= xoring13.DB_MAX_OUTPUT_PORT_TYPE
xored[14] <= xoring14.DB_MAX_OUTPUT_PORT_TYPE
xored[15] <= xoring15.DB_MAX_OUTPUT_PORT_TYPE
xored[16] <= xoring16.DB_MAX_OUTPUT_PORT_TYPE
xored[17] <= xoring17.DB_MAX_OUTPUT_PORT_TYPE
xored[18] <= xoring18.DB_MAX_OUTPUT_PORT_TYPE
xored[19] <= xoring19.DB_MAX_OUTPUT_PORT_TYPE
xored[20] <= xoring20.DB_MAX_OUTPUT_PORT_TYPE
xored[21] <= xoring21.DB_MAX_OUTPUT_PORT_TYPE
xored[22] <= xoring22.DB_MAX_OUTPUT_PORT_TYPE
xored[23] <= xoring23.DB_MAX_OUTPUT_PORT_TYPE
xored[24] <= xoring24.DB_MAX_OUTPUT_PORT_TYPE
xored[25] <= xoring25.DB_MAX_OUTPUT_PORT_TYPE
xored[26] <= xoring26.DB_MAX_OUTPUT_PORT_TYPE
xored[27] <= xoring27.DB_MAX_OUTPUT_PORT_TYPE
xored[28] <= xoring28.DB_MAX_OUTPUT_PORT_TYPE
xored[29] <= xoring29.DB_MAX_OUTPUT_PORT_TYPE
xored[30] <= xoring30.DB_MAX_OUTPUT_PORT_TYPE
xored[31] <= xoring31.DB_MAX_OUTPUT_PORT_TYPE
a[0] => xoring0.IN0
a[1] => xoring1.IN0
a[2] => xoring2.IN0
a[3] => xoring3.IN0
a[4] => xoring4.IN0
a[5] => xoring5.IN0
a[6] => xoring6.IN0
a[7] => xoring7.IN0
a[8] => xoring8.IN0
a[9] => xoring9.IN0
a[10] => xoring10.IN0
a[11] => xoring11.IN0
a[12] => xoring12.IN0
a[13] => xoring13.IN0
a[14] => xoring14.IN0
a[15] => xoring15.IN0
a[16] => xoring16.IN0
a[17] => xoring17.IN0
a[18] => xoring18.IN0
a[19] => xoring19.IN0
a[20] => xoring20.IN0
a[21] => xoring21.IN0
a[22] => xoring22.IN0
a[23] => xoring23.IN0
a[24] => xoring24.IN0
a[25] => xoring25.IN0
a[26] => xoring26.IN0
a[27] => xoring27.IN0
a[28] => xoring28.IN0
a[29] => xoring29.IN0
a[30] => xoring30.IN0
a[31] => xoring31.IN0
b[0] => xoring0.IN1
b[1] => xoring1.IN1
b[2] => xoring2.IN1
b[3] => xoring3.IN1
b[4] => xoring4.IN1
b[5] => xoring5.IN1
b[6] => xoring6.IN1
b[7] => xoring7.IN1
b[8] => xoring8.IN1
b[9] => xoring9.IN1
b[10] => xoring10.IN1
b[11] => xoring11.IN1
b[12] => xoring12.IN1
b[13] => xoring13.IN1
b[14] => xoring14.IN1
b[15] => xoring15.IN1
b[16] => xoring16.IN1
b[17] => xoring17.IN1
b[18] => xoring18.IN1
b[19] => xoring19.IN1
b[20] => xoring20.IN1
b[21] => xoring21.IN1
b[22] => xoring22.IN1
b[23] => xoring23.IN1
b[24] => xoring24.IN1
b[25] => xoring25.IN1
b[26] => xoring26.IN1
b[27] => xoring27.IN1
b[28] => xoring28.IN1
b[29] => xoring29.IN1
b[30] => xoring30.IN1
b[31] => xoring31.IN1


|MiniMIPS|alu32:Alu|nor32:nor_32
nored[0] <= noring0.DB_MAX_OUTPUT_PORT_TYPE
nored[1] <= noring1.DB_MAX_OUTPUT_PORT_TYPE
nored[2] <= noring2.DB_MAX_OUTPUT_PORT_TYPE
nored[3] <= noring3.DB_MAX_OUTPUT_PORT_TYPE
nored[4] <= noring4.DB_MAX_OUTPUT_PORT_TYPE
nored[5] <= noring5.DB_MAX_OUTPUT_PORT_TYPE
nored[6] <= noring6.DB_MAX_OUTPUT_PORT_TYPE
nored[7] <= noring7.DB_MAX_OUTPUT_PORT_TYPE
nored[8] <= noring8.DB_MAX_OUTPUT_PORT_TYPE
nored[9] <= noring9.DB_MAX_OUTPUT_PORT_TYPE
nored[10] <= noring10.DB_MAX_OUTPUT_PORT_TYPE
nored[11] <= noring11.DB_MAX_OUTPUT_PORT_TYPE
nored[12] <= noring12.DB_MAX_OUTPUT_PORT_TYPE
nored[13] <= noring13.DB_MAX_OUTPUT_PORT_TYPE
nored[14] <= noring14.DB_MAX_OUTPUT_PORT_TYPE
nored[15] <= noring15.DB_MAX_OUTPUT_PORT_TYPE
nored[16] <= noring16.DB_MAX_OUTPUT_PORT_TYPE
nored[17] <= noring17.DB_MAX_OUTPUT_PORT_TYPE
nored[18] <= noring18.DB_MAX_OUTPUT_PORT_TYPE
nored[19] <= noring19.DB_MAX_OUTPUT_PORT_TYPE
nored[20] <= noring20.DB_MAX_OUTPUT_PORT_TYPE
nored[21] <= noring21.DB_MAX_OUTPUT_PORT_TYPE
nored[22] <= noring22.DB_MAX_OUTPUT_PORT_TYPE
nored[23] <= noring23.DB_MAX_OUTPUT_PORT_TYPE
nored[24] <= noring24.DB_MAX_OUTPUT_PORT_TYPE
nored[25] <= noring25.DB_MAX_OUTPUT_PORT_TYPE
nored[26] <= noring26.DB_MAX_OUTPUT_PORT_TYPE
nored[27] <= noring27.DB_MAX_OUTPUT_PORT_TYPE
nored[28] <= noring28.DB_MAX_OUTPUT_PORT_TYPE
nored[29] <= noring29.DB_MAX_OUTPUT_PORT_TYPE
nored[30] <= noring30.DB_MAX_OUTPUT_PORT_TYPE
nored[31] <= noring31.DB_MAX_OUTPUT_PORT_TYPE
a[0] => noring0.IN0
a[1] => noring1.IN0
a[2] => noring2.IN0
a[3] => noring3.IN0
a[4] => noring4.IN0
a[5] => noring5.IN0
a[6] => noring6.IN0
a[7] => noring7.IN0
a[8] => noring8.IN0
a[9] => noring9.IN0
a[10] => noring10.IN0
a[11] => noring11.IN0
a[12] => noring12.IN0
a[13] => noring13.IN0
a[14] => noring14.IN0
a[15] => noring15.IN0
a[16] => noring16.IN0
a[17] => noring17.IN0
a[18] => noring18.IN0
a[19] => noring19.IN0
a[20] => noring20.IN0
a[21] => noring21.IN0
a[22] => noring22.IN0
a[23] => noring23.IN0
a[24] => noring24.IN0
a[25] => noring25.IN0
a[26] => noring26.IN0
a[27] => noring27.IN0
a[28] => noring28.IN0
a[29] => noring29.IN0
a[30] => noring30.IN0
a[31] => noring31.IN0
b[0] => noring0.IN1
b[1] => noring1.IN1
b[2] => noring2.IN1
b[3] => noring3.IN1
b[4] => noring4.IN1
b[5] => noring5.IN1
b[6] => noring6.IN1
b[7] => noring7.IN1
b[8] => noring8.IN1
b[9] => noring9.IN1
b[10] => noring10.IN1
b[11] => noring11.IN1
b[12] => noring12.IN1
b[13] => noring13.IN1
b[14] => noring14.IN1
b[15] => noring15.IN1
b[16] => noring16.IN1
b[17] => noring17.IN1
b[18] => noring18.IN1
b[19] => noring19.IN1
b[20] => noring20.IN1
b[21] => noring21.IN1
b[22] => noring22.IN1
b[23] => noring23.IN1
b[24] => noring24.IN1
b[25] => noring25.IN1
b[26] => noring26.IN1
b[27] => noring27.IN1
b[28] => noring28.IN1
b[29] => noring29.IN1
b[30] => noring30.IN1
b[31] => noring31.IN1


|MiniMIPS|alu32:Alu|or32:or_32
ored[0] <= oring0.DB_MAX_OUTPUT_PORT_TYPE
ored[1] <= oring1.DB_MAX_OUTPUT_PORT_TYPE
ored[2] <= oring2.DB_MAX_OUTPUT_PORT_TYPE
ored[3] <= oring3.DB_MAX_OUTPUT_PORT_TYPE
ored[4] <= oring4.DB_MAX_OUTPUT_PORT_TYPE
ored[5] <= oring5.DB_MAX_OUTPUT_PORT_TYPE
ored[6] <= oring6.DB_MAX_OUTPUT_PORT_TYPE
ored[7] <= oring7.DB_MAX_OUTPUT_PORT_TYPE
ored[8] <= oring8.DB_MAX_OUTPUT_PORT_TYPE
ored[9] <= oring9.DB_MAX_OUTPUT_PORT_TYPE
ored[10] <= oring10.DB_MAX_OUTPUT_PORT_TYPE
ored[11] <= oring11.DB_MAX_OUTPUT_PORT_TYPE
ored[12] <= oring12.DB_MAX_OUTPUT_PORT_TYPE
ored[13] <= oring13.DB_MAX_OUTPUT_PORT_TYPE
ored[14] <= oring14.DB_MAX_OUTPUT_PORT_TYPE
ored[15] <= oring15.DB_MAX_OUTPUT_PORT_TYPE
ored[16] <= oring16.DB_MAX_OUTPUT_PORT_TYPE
ored[17] <= oring17.DB_MAX_OUTPUT_PORT_TYPE
ored[18] <= oring18.DB_MAX_OUTPUT_PORT_TYPE
ored[19] <= oring19.DB_MAX_OUTPUT_PORT_TYPE
ored[20] <= oring20.DB_MAX_OUTPUT_PORT_TYPE
ored[21] <= oring21.DB_MAX_OUTPUT_PORT_TYPE
ored[22] <= oring22.DB_MAX_OUTPUT_PORT_TYPE
ored[23] <= oring23.DB_MAX_OUTPUT_PORT_TYPE
ored[24] <= oring24.DB_MAX_OUTPUT_PORT_TYPE
ored[25] <= oring25.DB_MAX_OUTPUT_PORT_TYPE
ored[26] <= oring26.DB_MAX_OUTPUT_PORT_TYPE
ored[27] <= oring27.DB_MAX_OUTPUT_PORT_TYPE
ored[28] <= oring28.DB_MAX_OUTPUT_PORT_TYPE
ored[29] <= oring29.DB_MAX_OUTPUT_PORT_TYPE
ored[30] <= oring30.DB_MAX_OUTPUT_PORT_TYPE
ored[31] <= oring31.DB_MAX_OUTPUT_PORT_TYPE
a[0] => oring0.IN0
a[1] => oring1.IN0
a[2] => oring2.IN0
a[3] => oring3.IN0
a[4] => oring4.IN0
a[5] => oring5.IN0
a[6] => oring6.IN0
a[7] => oring7.IN0
a[8] => oring8.IN0
a[9] => oring9.IN0
a[10] => oring10.IN0
a[11] => oring11.IN0
a[12] => oring12.IN0
a[13] => oring13.IN0
a[14] => oring14.IN0
a[15] => oring15.IN0
a[16] => oring16.IN0
a[17] => oring17.IN0
a[18] => oring18.IN0
a[19] => oring19.IN0
a[20] => oring20.IN0
a[21] => oring21.IN0
a[22] => oring22.IN0
a[23] => oring23.IN0
a[24] => oring24.IN0
a[25] => oring25.IN0
a[26] => oring26.IN0
a[27] => oring27.IN0
a[28] => oring28.IN0
a[29] => oring29.IN0
a[30] => oring30.IN0
a[31] => oring31.IN0
b[0] => oring0.IN1
b[1] => oring1.IN1
b[2] => oring2.IN1
b[3] => oring3.IN1
b[4] => oring4.IN1
b[5] => oring5.IN1
b[6] => oring6.IN1
b[7] => oring7.IN1
b[8] => oring8.IN1
b[9] => oring9.IN1
b[10] => oring10.IN1
b[11] => oring11.IN1
b[12] => oring12.IN1
b[13] => oring13.IN1
b[14] => oring14.IN1
b[15] => oring15.IN1
b[16] => oring16.IN1
b[17] => oring17.IN1
b[18] => oring18.IN1
b[19] => oring19.IN1
b[20] => oring20.IN1
b[21] => oring21.IN1
b[22] => oring22.IN1
b[23] => oring23.IN1
b[24] => oring24.IN1
b[25] => oring25.IN1
b[26] => oring26.IN1
b[27] => oring27.IN1
b[28] => oring28.IN1
b[29] => oring29.IN1
b[30] => oring30.IN1
b[31] => oring31.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit
y[0] <= mux_8x1_1:m8_0.port0
y[1] <= mux_8x1_1:m8_1.port0
y[2] <= mux_8x1_1:m8_2.port0
y[3] <= mux_8x1_1:m8_3.port0
y[4] <= mux_8x1_1:m8_4.port0
y[5] <= mux_8x1_1:m8_5.port0
y[6] <= mux_8x1_1:m8_6.port0
y[7] <= mux_8x1_1:m8_7.port0
y[8] <= mux_8x1_1:m8_8.port0
y[9] <= mux_8x1_1:m8_9.port0
y[10] <= mux_8x1_1:m8_10.port0
y[11] <= mux_8x1_1:m8_11.port0
y[12] <= mux_8x1_1:m8_12.port0
y[13] <= mux_8x1_1:m8_13.port0
y[14] <= mux_8x1_1:m8_14.port0
y[15] <= mux_8x1_1:m8_15.port0
y[16] <= mux_8x1_1:m8_16.port0
y[17] <= mux_8x1_1:m8_17.port0
y[18] <= mux_8x1_1:m8_18.port0
y[19] <= mux_8x1_1:m8_19.port0
y[20] <= mux_8x1_1:m8_20.port0
y[21] <= mux_8x1_1:m8_21.port0
y[22] <= mux_8x1_1:m8_22.port0
y[23] <= mux_8x1_1:m8_23.port0
y[24] <= mux_8x1_1:m8_24.port0
y[25] <= mux_8x1_1:m8_25.port0
y[26] <= mux_8x1_1:m8_26.port0
y[27] <= mux_8x1_1:m8_27.port0
y[28] <= mux_8x1_1:m8_28.port0
y[29] <= mux_8x1_1:m8_29.port0
y[30] <= mux_8x1_1:m8_30.port0
y[31] <= mux_8x1_1:m8_31.port0
op7[0] => op7[0].IN1
op7[1] => op7[1].IN1
op7[2] => op7[2].IN1
op7[3] => op7[3].IN1
op7[4] => op7[4].IN1
op7[5] => op7[5].IN1
op7[6] => op7[6].IN1
op7[7] => op7[7].IN1
op7[8] => op7[8].IN1
op7[9] => op7[9].IN1
op7[10] => op7[10].IN1
op7[11] => op7[11].IN1
op7[12] => op7[12].IN1
op7[13] => op7[13].IN1
op7[14] => op7[14].IN1
op7[15] => op7[15].IN1
op7[16] => op7[16].IN1
op7[17] => op7[17].IN1
op7[18] => op7[18].IN1
op7[19] => op7[19].IN1
op7[20] => op7[20].IN1
op7[21] => op7[21].IN1
op7[22] => op7[22].IN1
op7[23] => op7[23].IN1
op7[24] => op7[24].IN1
op7[25] => op7[25].IN1
op7[26] => op7[26].IN1
op7[27] => op7[27].IN1
op7[28] => op7[28].IN1
op7[29] => op7[29].IN1
op7[30] => op7[30].IN1
op7[31] => op7[31].IN1
op6[0] => op6[0].IN1
op6[1] => op6[1].IN1
op6[2] => op6[2].IN1
op6[3] => op6[3].IN1
op6[4] => op6[4].IN1
op6[5] => op6[5].IN1
op6[6] => op6[6].IN1
op6[7] => op6[7].IN1
op6[8] => op6[8].IN1
op6[9] => op6[9].IN1
op6[10] => op6[10].IN1
op6[11] => op6[11].IN1
op6[12] => op6[12].IN1
op6[13] => op6[13].IN1
op6[14] => op6[14].IN1
op6[15] => op6[15].IN1
op6[16] => op6[16].IN1
op6[17] => op6[17].IN1
op6[18] => op6[18].IN1
op6[19] => op6[19].IN1
op6[20] => op6[20].IN1
op6[21] => op6[21].IN1
op6[22] => op6[22].IN1
op6[23] => op6[23].IN1
op6[24] => op6[24].IN1
op6[25] => op6[25].IN1
op6[26] => op6[26].IN1
op6[27] => op6[27].IN1
op6[28] => op6[28].IN1
op6[29] => op6[29].IN1
op6[30] => op6[30].IN1
op6[31] => op6[31].IN1
op5[0] => op5[0].IN1
op5[1] => op5[1].IN1
op5[2] => op5[2].IN1
op5[3] => op5[3].IN1
op5[4] => op5[4].IN1
op5[5] => op5[5].IN1
op5[6] => op5[6].IN1
op5[7] => op5[7].IN1
op5[8] => op5[8].IN1
op5[9] => op5[9].IN1
op5[10] => op5[10].IN1
op5[11] => op5[11].IN1
op5[12] => op5[12].IN1
op5[13] => op5[13].IN1
op5[14] => op5[14].IN1
op5[15] => op5[15].IN1
op5[16] => op5[16].IN1
op5[17] => op5[17].IN1
op5[18] => op5[18].IN1
op5[19] => op5[19].IN1
op5[20] => op5[20].IN1
op5[21] => op5[21].IN1
op5[22] => op5[22].IN1
op5[23] => op5[23].IN1
op5[24] => op5[24].IN1
op5[25] => op5[25].IN1
op5[26] => op5[26].IN1
op5[27] => op5[27].IN1
op5[28] => op5[28].IN1
op5[29] => op5[29].IN1
op5[30] => op5[30].IN1
op5[31] => op5[31].IN1
op4[0] => op4[0].IN1
op4[1] => op4[1].IN1
op4[2] => op4[2].IN1
op4[3] => op4[3].IN1
op4[4] => op4[4].IN1
op4[5] => op4[5].IN1
op4[6] => op4[6].IN1
op4[7] => op4[7].IN1
op4[8] => op4[8].IN1
op4[9] => op4[9].IN1
op4[10] => op4[10].IN1
op4[11] => op4[11].IN1
op4[12] => op4[12].IN1
op4[13] => op4[13].IN1
op4[14] => op4[14].IN1
op4[15] => op4[15].IN1
op4[16] => op4[16].IN1
op4[17] => op4[17].IN1
op4[18] => op4[18].IN1
op4[19] => op4[19].IN1
op4[20] => op4[20].IN1
op4[21] => op4[21].IN1
op4[22] => op4[22].IN1
op4[23] => op4[23].IN1
op4[24] => op4[24].IN1
op4[25] => op4[25].IN1
op4[26] => op4[26].IN1
op4[27] => op4[27].IN1
op4[28] => op4[28].IN1
op4[29] => op4[29].IN1
op4[30] => op4[30].IN1
op4[31] => op4[31].IN1
op3[0] => op3[0].IN1
op3[1] => op3[1].IN1
op3[2] => op3[2].IN1
op3[3] => op3[3].IN1
op3[4] => op3[4].IN1
op3[5] => op3[5].IN1
op3[6] => op3[6].IN1
op3[7] => op3[7].IN1
op3[8] => op3[8].IN1
op3[9] => op3[9].IN1
op3[10] => op3[10].IN1
op3[11] => op3[11].IN1
op3[12] => op3[12].IN1
op3[13] => op3[13].IN1
op3[14] => op3[14].IN1
op3[15] => op3[15].IN1
op3[16] => op3[16].IN1
op3[17] => op3[17].IN1
op3[18] => op3[18].IN1
op3[19] => op3[19].IN1
op3[20] => op3[20].IN1
op3[21] => op3[21].IN1
op3[22] => op3[22].IN1
op3[23] => op3[23].IN1
op3[24] => op3[24].IN1
op3[25] => op3[25].IN1
op3[26] => op3[26].IN1
op3[27] => op3[27].IN1
op3[28] => op3[28].IN1
op3[29] => op3[29].IN1
op3[30] => op3[30].IN1
op3[31] => op3[31].IN1
op2[0] => op2[0].IN1
op2[1] => op2[1].IN1
op2[2] => op2[2].IN1
op2[3] => op2[3].IN1
op2[4] => op2[4].IN1
op2[5] => op2[5].IN1
op2[6] => op2[6].IN1
op2[7] => op2[7].IN1
op2[8] => op2[8].IN1
op2[9] => op2[9].IN1
op2[10] => op2[10].IN1
op2[11] => op2[11].IN1
op2[12] => op2[12].IN1
op2[13] => op2[13].IN1
op2[14] => op2[14].IN1
op2[15] => op2[15].IN1
op2[16] => op2[16].IN1
op2[17] => op2[17].IN1
op2[18] => op2[18].IN1
op2[19] => op2[19].IN1
op2[20] => op2[20].IN1
op2[21] => op2[21].IN1
op2[22] => op2[22].IN1
op2[23] => op2[23].IN1
op2[24] => op2[24].IN1
op2[25] => op2[25].IN1
op2[26] => op2[26].IN1
op2[27] => op2[27].IN1
op2[28] => op2[28].IN1
op2[29] => op2[29].IN1
op2[30] => op2[30].IN1
op2[31] => op2[31].IN1
op1[0] => op1[0].IN1
op1[1] => op1[1].IN1
op1[2] => op1[2].IN1
op1[3] => op1[3].IN1
op1[4] => op1[4].IN1
op1[5] => op1[5].IN1
op1[6] => op1[6].IN1
op1[7] => op1[7].IN1
op1[8] => op1[8].IN1
op1[9] => op1[9].IN1
op1[10] => op1[10].IN1
op1[11] => op1[11].IN1
op1[12] => op1[12].IN1
op1[13] => op1[13].IN1
op1[14] => op1[14].IN1
op1[15] => op1[15].IN1
op1[16] => op1[16].IN1
op1[17] => op1[17].IN1
op1[18] => op1[18].IN1
op1[19] => op1[19].IN1
op1[20] => op1[20].IN1
op1[21] => op1[21].IN1
op1[22] => op1[22].IN1
op1[23] => op1[23].IN1
op1[24] => op1[24].IN1
op1[25] => op1[25].IN1
op1[26] => op1[26].IN1
op1[27] => op1[27].IN1
op1[28] => op1[28].IN1
op1[29] => op1[29].IN1
op1[30] => op1[30].IN1
op1[31] => op1[31].IN1
op0[0] => op0[0].IN1
op0[1] => op0[1].IN1
op0[2] => op0[2].IN1
op0[3] => op0[3].IN1
op0[4] => op0[4].IN1
op0[5] => op0[5].IN1
op0[6] => op0[6].IN1
op0[7] => op0[7].IN1
op0[8] => op0[8].IN1
op0[9] => op0[9].IN1
op0[10] => op0[10].IN1
op0[11] => op0[11].IN1
op0[12] => op0[12].IN1
op0[13] => op0[13].IN1
op0[14] => op0[14].IN1
op0[15] => op0[15].IN1
op0[16] => op0[16].IN1
op0[17] => op0[17].IN1
op0[18] => op0[18].IN1
op0[19] => op0[19].IN1
op0[20] => op0[20].IN1
op0[21] => op0[21].IN1
op0[22] => op0[22].IN1
op0[23] => op0[23].IN1
op0[24] => op0[24].IN1
op0[25] => op0[25].IN1
op0[26] => op0[26].IN1
op0[27] => op0[27].IN1
op0[28] => op0[28].IN1
op0[29] => op0[29].IN1
op0[30] => op0[30].IN1
op0[31] => op0[31].IN1
s2 => s2.IN32
s1 => s1.IN32
s0 => s0.IN32


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_0
y <= mux_2x1_1:m2_0.port0
op7 => op7.IN1
op6 => op6.IN1
op5 => op5.IN1
op4 => op4.IN1
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s2 => s2.IN1
s1 => s1.IN2
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_0|mux_4x1_1:m4_0
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_0|mux_4x1_1:m4_0|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_0|mux_4x1_1:m4_0|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_0|mux_4x1_1:m4_0|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_0|mux_4x1_1:m4_1
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_0|mux_4x1_1:m4_1|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_0|mux_4x1_1:m4_1|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_0|mux_4x1_1:m4_1|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_0|mux_2x1_1:m2_0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_1
y <= mux_2x1_1:m2_0.port0
op7 => op7.IN1
op6 => op6.IN1
op5 => op5.IN1
op4 => op4.IN1
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s2 => s2.IN1
s1 => s1.IN2
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_1|mux_4x1_1:m4_0
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_1|mux_4x1_1:m4_0|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_1|mux_4x1_1:m4_0|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_1|mux_4x1_1:m4_0|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_1|mux_4x1_1:m4_1
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_1|mux_4x1_1:m4_1|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_1|mux_4x1_1:m4_1|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_1|mux_4x1_1:m4_1|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_1|mux_2x1_1:m2_0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_2
y <= mux_2x1_1:m2_0.port0
op7 => op7.IN1
op6 => op6.IN1
op5 => op5.IN1
op4 => op4.IN1
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s2 => s2.IN1
s1 => s1.IN2
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_2|mux_4x1_1:m4_0
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_2|mux_4x1_1:m4_0|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_2|mux_4x1_1:m4_0|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_2|mux_4x1_1:m4_0|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_2|mux_4x1_1:m4_1
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_2|mux_4x1_1:m4_1|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_2|mux_4x1_1:m4_1|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_2|mux_4x1_1:m4_1|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_2|mux_2x1_1:m2_0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_3
y <= mux_2x1_1:m2_0.port0
op7 => op7.IN1
op6 => op6.IN1
op5 => op5.IN1
op4 => op4.IN1
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s2 => s2.IN1
s1 => s1.IN2
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_3|mux_4x1_1:m4_0
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_3|mux_4x1_1:m4_0|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_3|mux_4x1_1:m4_0|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_3|mux_4x1_1:m4_0|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_3|mux_4x1_1:m4_1
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_3|mux_4x1_1:m4_1|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_3|mux_4x1_1:m4_1|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_3|mux_4x1_1:m4_1|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_3|mux_2x1_1:m2_0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_4
y <= mux_2x1_1:m2_0.port0
op7 => op7.IN1
op6 => op6.IN1
op5 => op5.IN1
op4 => op4.IN1
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s2 => s2.IN1
s1 => s1.IN2
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_4|mux_4x1_1:m4_0
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_4|mux_4x1_1:m4_0|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_4|mux_4x1_1:m4_0|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_4|mux_4x1_1:m4_0|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_4|mux_4x1_1:m4_1
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_4|mux_4x1_1:m4_1|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_4|mux_4x1_1:m4_1|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_4|mux_4x1_1:m4_1|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_4|mux_2x1_1:m2_0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_5
y <= mux_2x1_1:m2_0.port0
op7 => op7.IN1
op6 => op6.IN1
op5 => op5.IN1
op4 => op4.IN1
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s2 => s2.IN1
s1 => s1.IN2
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_5|mux_4x1_1:m4_0
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_5|mux_4x1_1:m4_0|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_5|mux_4x1_1:m4_0|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_5|mux_4x1_1:m4_0|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_5|mux_4x1_1:m4_1
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_5|mux_4x1_1:m4_1|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_5|mux_4x1_1:m4_1|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_5|mux_4x1_1:m4_1|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_5|mux_2x1_1:m2_0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_6
y <= mux_2x1_1:m2_0.port0
op7 => op7.IN1
op6 => op6.IN1
op5 => op5.IN1
op4 => op4.IN1
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s2 => s2.IN1
s1 => s1.IN2
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_6|mux_4x1_1:m4_0
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_6|mux_4x1_1:m4_0|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_6|mux_4x1_1:m4_0|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_6|mux_4x1_1:m4_0|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_6|mux_4x1_1:m4_1
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_6|mux_4x1_1:m4_1|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_6|mux_4x1_1:m4_1|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_6|mux_4x1_1:m4_1|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_6|mux_2x1_1:m2_0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_7
y <= mux_2x1_1:m2_0.port0
op7 => op7.IN1
op6 => op6.IN1
op5 => op5.IN1
op4 => op4.IN1
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s2 => s2.IN1
s1 => s1.IN2
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_7|mux_4x1_1:m4_0
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_7|mux_4x1_1:m4_0|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_7|mux_4x1_1:m4_0|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_7|mux_4x1_1:m4_0|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_7|mux_4x1_1:m4_1
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_7|mux_4x1_1:m4_1|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_7|mux_4x1_1:m4_1|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_7|mux_4x1_1:m4_1|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_7|mux_2x1_1:m2_0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_8
y <= mux_2x1_1:m2_0.port0
op7 => op7.IN1
op6 => op6.IN1
op5 => op5.IN1
op4 => op4.IN1
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s2 => s2.IN1
s1 => s1.IN2
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_8|mux_4x1_1:m4_0
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_8|mux_4x1_1:m4_0|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_8|mux_4x1_1:m4_0|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_8|mux_4x1_1:m4_0|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_8|mux_4x1_1:m4_1
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_8|mux_4x1_1:m4_1|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_8|mux_4x1_1:m4_1|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_8|mux_4x1_1:m4_1|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_8|mux_2x1_1:m2_0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_9
y <= mux_2x1_1:m2_0.port0
op7 => op7.IN1
op6 => op6.IN1
op5 => op5.IN1
op4 => op4.IN1
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s2 => s2.IN1
s1 => s1.IN2
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_9|mux_4x1_1:m4_0
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_9|mux_4x1_1:m4_0|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_9|mux_4x1_1:m4_0|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_9|mux_4x1_1:m4_0|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_9|mux_4x1_1:m4_1
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_9|mux_4x1_1:m4_1|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_9|mux_4x1_1:m4_1|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_9|mux_4x1_1:m4_1|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_9|mux_2x1_1:m2_0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_10
y <= mux_2x1_1:m2_0.port0
op7 => op7.IN1
op6 => op6.IN1
op5 => op5.IN1
op4 => op4.IN1
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s2 => s2.IN1
s1 => s1.IN2
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_10|mux_4x1_1:m4_0
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_10|mux_4x1_1:m4_0|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_10|mux_4x1_1:m4_0|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_10|mux_4x1_1:m4_0|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_10|mux_4x1_1:m4_1
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_10|mux_4x1_1:m4_1|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_10|mux_4x1_1:m4_1|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_10|mux_4x1_1:m4_1|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_10|mux_2x1_1:m2_0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_11
y <= mux_2x1_1:m2_0.port0
op7 => op7.IN1
op6 => op6.IN1
op5 => op5.IN1
op4 => op4.IN1
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s2 => s2.IN1
s1 => s1.IN2
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_11|mux_4x1_1:m4_0
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_11|mux_4x1_1:m4_0|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_11|mux_4x1_1:m4_0|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_11|mux_4x1_1:m4_0|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_11|mux_4x1_1:m4_1
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_11|mux_4x1_1:m4_1|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_11|mux_4x1_1:m4_1|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_11|mux_4x1_1:m4_1|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_11|mux_2x1_1:m2_0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_12
y <= mux_2x1_1:m2_0.port0
op7 => op7.IN1
op6 => op6.IN1
op5 => op5.IN1
op4 => op4.IN1
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s2 => s2.IN1
s1 => s1.IN2
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_12|mux_4x1_1:m4_0
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_12|mux_4x1_1:m4_0|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_12|mux_4x1_1:m4_0|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_12|mux_4x1_1:m4_0|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_12|mux_4x1_1:m4_1
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_12|mux_4x1_1:m4_1|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_12|mux_4x1_1:m4_1|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_12|mux_4x1_1:m4_1|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_12|mux_2x1_1:m2_0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_13
y <= mux_2x1_1:m2_0.port0
op7 => op7.IN1
op6 => op6.IN1
op5 => op5.IN1
op4 => op4.IN1
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s2 => s2.IN1
s1 => s1.IN2
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_13|mux_4x1_1:m4_0
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_13|mux_4x1_1:m4_0|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_13|mux_4x1_1:m4_0|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_13|mux_4x1_1:m4_0|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_13|mux_4x1_1:m4_1
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_13|mux_4x1_1:m4_1|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_13|mux_4x1_1:m4_1|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_13|mux_4x1_1:m4_1|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_13|mux_2x1_1:m2_0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_14
y <= mux_2x1_1:m2_0.port0
op7 => op7.IN1
op6 => op6.IN1
op5 => op5.IN1
op4 => op4.IN1
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s2 => s2.IN1
s1 => s1.IN2
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_14|mux_4x1_1:m4_0
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_14|mux_4x1_1:m4_0|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_14|mux_4x1_1:m4_0|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_14|mux_4x1_1:m4_0|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_14|mux_4x1_1:m4_1
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_14|mux_4x1_1:m4_1|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_14|mux_4x1_1:m4_1|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_14|mux_4x1_1:m4_1|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_14|mux_2x1_1:m2_0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_15
y <= mux_2x1_1:m2_0.port0
op7 => op7.IN1
op6 => op6.IN1
op5 => op5.IN1
op4 => op4.IN1
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s2 => s2.IN1
s1 => s1.IN2
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_15|mux_4x1_1:m4_0
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_15|mux_4x1_1:m4_0|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_15|mux_4x1_1:m4_0|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_15|mux_4x1_1:m4_0|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_15|mux_4x1_1:m4_1
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_15|mux_4x1_1:m4_1|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_15|mux_4x1_1:m4_1|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_15|mux_4x1_1:m4_1|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_15|mux_2x1_1:m2_0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_16
y <= mux_2x1_1:m2_0.port0
op7 => op7.IN1
op6 => op6.IN1
op5 => op5.IN1
op4 => op4.IN1
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s2 => s2.IN1
s1 => s1.IN2
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_16|mux_4x1_1:m4_0
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_16|mux_4x1_1:m4_0|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_16|mux_4x1_1:m4_0|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_16|mux_4x1_1:m4_0|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_16|mux_4x1_1:m4_1
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_16|mux_4x1_1:m4_1|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_16|mux_4x1_1:m4_1|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_16|mux_4x1_1:m4_1|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_16|mux_2x1_1:m2_0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_17
y <= mux_2x1_1:m2_0.port0
op7 => op7.IN1
op6 => op6.IN1
op5 => op5.IN1
op4 => op4.IN1
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s2 => s2.IN1
s1 => s1.IN2
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_17|mux_4x1_1:m4_0
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_17|mux_4x1_1:m4_0|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_17|mux_4x1_1:m4_0|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_17|mux_4x1_1:m4_0|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_17|mux_4x1_1:m4_1
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_17|mux_4x1_1:m4_1|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_17|mux_4x1_1:m4_1|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_17|mux_4x1_1:m4_1|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_17|mux_2x1_1:m2_0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_18
y <= mux_2x1_1:m2_0.port0
op7 => op7.IN1
op6 => op6.IN1
op5 => op5.IN1
op4 => op4.IN1
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s2 => s2.IN1
s1 => s1.IN2
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_18|mux_4x1_1:m4_0
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_18|mux_4x1_1:m4_0|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_18|mux_4x1_1:m4_0|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_18|mux_4x1_1:m4_0|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_18|mux_4x1_1:m4_1
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_18|mux_4x1_1:m4_1|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_18|mux_4x1_1:m4_1|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_18|mux_4x1_1:m4_1|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_18|mux_2x1_1:m2_0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_19
y <= mux_2x1_1:m2_0.port0
op7 => op7.IN1
op6 => op6.IN1
op5 => op5.IN1
op4 => op4.IN1
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s2 => s2.IN1
s1 => s1.IN2
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_19|mux_4x1_1:m4_0
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_19|mux_4x1_1:m4_0|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_19|mux_4x1_1:m4_0|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_19|mux_4x1_1:m4_0|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_19|mux_4x1_1:m4_1
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_19|mux_4x1_1:m4_1|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_19|mux_4x1_1:m4_1|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_19|mux_4x1_1:m4_1|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_19|mux_2x1_1:m2_0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_20
y <= mux_2x1_1:m2_0.port0
op7 => op7.IN1
op6 => op6.IN1
op5 => op5.IN1
op4 => op4.IN1
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s2 => s2.IN1
s1 => s1.IN2
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_20|mux_4x1_1:m4_0
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_20|mux_4x1_1:m4_0|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_20|mux_4x1_1:m4_0|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_20|mux_4x1_1:m4_0|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_20|mux_4x1_1:m4_1
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_20|mux_4x1_1:m4_1|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_20|mux_4x1_1:m4_1|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_20|mux_4x1_1:m4_1|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_20|mux_2x1_1:m2_0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_21
y <= mux_2x1_1:m2_0.port0
op7 => op7.IN1
op6 => op6.IN1
op5 => op5.IN1
op4 => op4.IN1
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s2 => s2.IN1
s1 => s1.IN2
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_21|mux_4x1_1:m4_0
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_21|mux_4x1_1:m4_0|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_21|mux_4x1_1:m4_0|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_21|mux_4x1_1:m4_0|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_21|mux_4x1_1:m4_1
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_21|mux_4x1_1:m4_1|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_21|mux_4x1_1:m4_1|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_21|mux_4x1_1:m4_1|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_21|mux_2x1_1:m2_0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_22
y <= mux_2x1_1:m2_0.port0
op7 => op7.IN1
op6 => op6.IN1
op5 => op5.IN1
op4 => op4.IN1
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s2 => s2.IN1
s1 => s1.IN2
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_22|mux_4x1_1:m4_0
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_22|mux_4x1_1:m4_0|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_22|mux_4x1_1:m4_0|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_22|mux_4x1_1:m4_0|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_22|mux_4x1_1:m4_1
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_22|mux_4x1_1:m4_1|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_22|mux_4x1_1:m4_1|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_22|mux_4x1_1:m4_1|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_22|mux_2x1_1:m2_0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_23
y <= mux_2x1_1:m2_0.port0
op7 => op7.IN1
op6 => op6.IN1
op5 => op5.IN1
op4 => op4.IN1
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s2 => s2.IN1
s1 => s1.IN2
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_23|mux_4x1_1:m4_0
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_23|mux_4x1_1:m4_0|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_23|mux_4x1_1:m4_0|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_23|mux_4x1_1:m4_0|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_23|mux_4x1_1:m4_1
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_23|mux_4x1_1:m4_1|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_23|mux_4x1_1:m4_1|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_23|mux_4x1_1:m4_1|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_23|mux_2x1_1:m2_0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_24
y <= mux_2x1_1:m2_0.port0
op7 => op7.IN1
op6 => op6.IN1
op5 => op5.IN1
op4 => op4.IN1
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s2 => s2.IN1
s1 => s1.IN2
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_24|mux_4x1_1:m4_0
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_24|mux_4x1_1:m4_0|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_24|mux_4x1_1:m4_0|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_24|mux_4x1_1:m4_0|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_24|mux_4x1_1:m4_1
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_24|mux_4x1_1:m4_1|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_24|mux_4x1_1:m4_1|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_24|mux_4x1_1:m4_1|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_24|mux_2x1_1:m2_0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_25
y <= mux_2x1_1:m2_0.port0
op7 => op7.IN1
op6 => op6.IN1
op5 => op5.IN1
op4 => op4.IN1
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s2 => s2.IN1
s1 => s1.IN2
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_25|mux_4x1_1:m4_0
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_25|mux_4x1_1:m4_0|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_25|mux_4x1_1:m4_0|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_25|mux_4x1_1:m4_0|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_25|mux_4x1_1:m4_1
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_25|mux_4x1_1:m4_1|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_25|mux_4x1_1:m4_1|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_25|mux_4x1_1:m4_1|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_25|mux_2x1_1:m2_0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_26
y <= mux_2x1_1:m2_0.port0
op7 => op7.IN1
op6 => op6.IN1
op5 => op5.IN1
op4 => op4.IN1
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s2 => s2.IN1
s1 => s1.IN2
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_26|mux_4x1_1:m4_0
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_26|mux_4x1_1:m4_0|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_26|mux_4x1_1:m4_0|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_26|mux_4x1_1:m4_0|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_26|mux_4x1_1:m4_1
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_26|mux_4x1_1:m4_1|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_26|mux_4x1_1:m4_1|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_26|mux_4x1_1:m4_1|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_26|mux_2x1_1:m2_0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_27
y <= mux_2x1_1:m2_0.port0
op7 => op7.IN1
op6 => op6.IN1
op5 => op5.IN1
op4 => op4.IN1
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s2 => s2.IN1
s1 => s1.IN2
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_27|mux_4x1_1:m4_0
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_27|mux_4x1_1:m4_0|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_27|mux_4x1_1:m4_0|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_27|mux_4x1_1:m4_0|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_27|mux_4x1_1:m4_1
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_27|mux_4x1_1:m4_1|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_27|mux_4x1_1:m4_1|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_27|mux_4x1_1:m4_1|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_27|mux_2x1_1:m2_0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_28
y <= mux_2x1_1:m2_0.port0
op7 => op7.IN1
op6 => op6.IN1
op5 => op5.IN1
op4 => op4.IN1
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s2 => s2.IN1
s1 => s1.IN2
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_28|mux_4x1_1:m4_0
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_28|mux_4x1_1:m4_0|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_28|mux_4x1_1:m4_0|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_28|mux_4x1_1:m4_0|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_28|mux_4x1_1:m4_1
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_28|mux_4x1_1:m4_1|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_28|mux_4x1_1:m4_1|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_28|mux_4x1_1:m4_1|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_28|mux_2x1_1:m2_0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_29
y <= mux_2x1_1:m2_0.port0
op7 => op7.IN1
op6 => op6.IN1
op5 => op5.IN1
op4 => op4.IN1
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s2 => s2.IN1
s1 => s1.IN2
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_29|mux_4x1_1:m4_0
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_29|mux_4x1_1:m4_0|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_29|mux_4x1_1:m4_0|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_29|mux_4x1_1:m4_0|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_29|mux_4x1_1:m4_1
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_29|mux_4x1_1:m4_1|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_29|mux_4x1_1:m4_1|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_29|mux_4x1_1:m4_1|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_29|mux_2x1_1:m2_0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_30
y <= mux_2x1_1:m2_0.port0
op7 => op7.IN1
op6 => op6.IN1
op5 => op5.IN1
op4 => op4.IN1
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s2 => s2.IN1
s1 => s1.IN2
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_30|mux_4x1_1:m4_0
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_30|mux_4x1_1:m4_0|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_30|mux_4x1_1:m4_0|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_30|mux_4x1_1:m4_0|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_30|mux_4x1_1:m4_1
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_30|mux_4x1_1:m4_1|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_30|mux_4x1_1:m4_1|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_30|mux_4x1_1:m4_1|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_30|mux_2x1_1:m2_0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_31
y <= mux_2x1_1:m2_0.port0
op7 => op7.IN1
op6 => op6.IN1
op5 => op5.IN1
op4 => op4.IN1
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s2 => s2.IN1
s1 => s1.IN2
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_31|mux_4x1_1:m4_0
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_31|mux_4x1_1:m4_0|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_31|mux_4x1_1:m4_0|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_31|mux_4x1_1:m4_0|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_31|mux_4x1_1:m4_1
y <= mux_2x1_1:m2.port0
op3 => op3.IN1
op2 => op2.IN1
op1 => op1.IN1
op0 => op0.IN1
s1 => s1.IN1
s0 => s0.IN2


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_31|mux_4x1_1:m4_1|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_31|mux_4x1_1:m4_1|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_31|mux_4x1_1:m4_1|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|mux_8x1_32:mux_8x1_32bit|mux_8x1_1:m8_31|mux_2x1_1:m2_0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|alu32:Alu|zero_founder:Z0
Result[0] => WideOr0.IN0
Result[1] => WideOr0.IN1
Result[2] => WideOr0.IN2
Result[3] => WideOr0.IN3
Result[4] => WideOr0.IN4
Result[5] => WideOr0.IN5
Result[6] => WideOr0.IN6
Result[7] => WideOr0.IN7
Result[8] => WideOr0.IN8
Result[9] => WideOr0.IN9
Result[10] => WideOr0.IN10
Result[11] => WideOr0.IN11
Result[12] => WideOr0.IN12
Result[13] => WideOr0.IN13
Result[14] => WideOr0.IN14
Result[15] => WideOr0.IN15
Result[16] => WideOr0.IN16
Result[17] => WideOr0.IN17
Result[18] => WideOr0.IN18
Result[19] => WideOr0.IN19
Result[20] => WideOr0.IN20
Result[21] => WideOr0.IN21
Result[22] => WideOr0.IN22
Result[23] => WideOr0.IN23
Result[24] => WideOr0.IN24
Result[25] => WideOr0.IN25
Result[26] => WideOr0.IN26
Result[27] => WideOr0.IN27
Result[28] => WideOr0.IN28
Result[29] => WideOr0.IN29
Result[30] => WideOr0.IN30
Result[31] => WideOr0.IN31
zero <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|MiniMIPS|mips_memory:memory
write_data_address[0] => memory.waddr_a[0].DATAIN
write_data_address[0] => memory.WADDR
write_data_address[0] => memory.RADDR
write_data_address[1] => memory.waddr_a[1].DATAIN
write_data_address[1] => memory.WADDR1
write_data_address[1] => memory.RADDR1
write_data_address[2] => memory.waddr_a[2].DATAIN
write_data_address[2] => memory.WADDR2
write_data_address[2] => memory.RADDR2
write_data_address[3] => memory.waddr_a[3].DATAIN
write_data_address[3] => memory.WADDR3
write_data_address[3] => memory.RADDR3
write_data_address[4] => memory.waddr_a[4].DATAIN
write_data_address[4] => memory.WADDR4
write_data_address[4] => memory.RADDR4
write_data_address[5] => memory.waddr_a[5].DATAIN
write_data_address[5] => memory.WADDR5
write_data_address[5] => memory.RADDR5
write_data_address[6] => memory.waddr_a[6].DATAIN
write_data_address[6] => memory.WADDR6
write_data_address[6] => memory.RADDR6
write_data_address[7] => memory.waddr_a[7].DATAIN
write_data_address[7] => memory.WADDR7
write_data_address[7] => memory.RADDR7
write_data_address[8] => ~NO_FANOUT~
write_data_address[9] => ~NO_FANOUT~
write_data_address[10] => ~NO_FANOUT~
write_data_address[11] => ~NO_FANOUT~
write_data_address[12] => ~NO_FANOUT~
write_data_address[13] => ~NO_FANOUT~
write_data_address[14] => ~NO_FANOUT~
write_data_address[15] => ~NO_FANOUT~
write_data_address[16] => ~NO_FANOUT~
write_data_address[17] => ~NO_FANOUT~
write_data_address[18] => ~NO_FANOUT~
write_data_address[19] => ~NO_FANOUT~
write_data_address[20] => ~NO_FANOUT~
write_data_address[21] => ~NO_FANOUT~
write_data_address[22] => ~NO_FANOUT~
write_data_address[23] => ~NO_FANOUT~
write_data_address[24] => ~NO_FANOUT~
write_data_address[25] => ~NO_FANOUT~
write_data_address[26] => ~NO_FANOUT~
write_data_address[27] => ~NO_FANOUT~
write_data_address[28] => ~NO_FANOUT~
write_data_address[29] => ~NO_FANOUT~
write_data_address[30] => ~NO_FANOUT~
write_data_address[31] => ~NO_FANOUT~
write_data[0] => memory.data_a[0].DATAIN
write_data[0] => memory.DATAIN
write_data[1] => memory.data_a[1].DATAIN
write_data[1] => memory.DATAIN1
write_data[2] => memory.data_a[2].DATAIN
write_data[2] => memory.DATAIN2
write_data[3] => memory.data_a[3].DATAIN
write_data[3] => memory.DATAIN3
write_data[4] => memory.data_a[4].DATAIN
write_data[4] => memory.DATAIN4
write_data[5] => memory.data_a[5].DATAIN
write_data[5] => memory.DATAIN5
write_data[6] => memory.data_a[6].DATAIN
write_data[6] => memory.DATAIN6
write_data[7] => memory.data_a[7].DATAIN
write_data[7] => memory.DATAIN7
write_data[8] => memory.data_a[8].DATAIN
write_data[8] => memory.DATAIN8
write_data[9] => memory.data_a[9].DATAIN
write_data[9] => memory.DATAIN9
write_data[10] => memory.data_a[10].DATAIN
write_data[10] => memory.DATAIN10
write_data[11] => memory.data_a[11].DATAIN
write_data[11] => memory.DATAIN11
write_data[12] => memory.data_a[12].DATAIN
write_data[12] => memory.DATAIN12
write_data[13] => memory.data_a[13].DATAIN
write_data[13] => memory.DATAIN13
write_data[14] => memory.data_a[14].DATAIN
write_data[14] => memory.DATAIN14
write_data[15] => memory.data_a[15].DATAIN
write_data[15] => memory.DATAIN15
write_data[16] => memory.data_a[16].DATAIN
write_data[16] => memory.DATAIN16
write_data[17] => memory.data_a[17].DATAIN
write_data[17] => memory.DATAIN17
write_data[18] => memory.data_a[18].DATAIN
write_data[18] => memory.DATAIN18
write_data[19] => memory.data_a[19].DATAIN
write_data[19] => memory.DATAIN19
write_data[20] => memory.data_a[20].DATAIN
write_data[20] => memory.DATAIN20
write_data[21] => memory.data_a[21].DATAIN
write_data[21] => memory.DATAIN21
write_data[22] => memory.data_a[22].DATAIN
write_data[22] => memory.DATAIN22
write_data[23] => memory.data_a[23].DATAIN
write_data[23] => memory.DATAIN23
write_data[24] => memory.data_a[24].DATAIN
write_data[24] => memory.DATAIN24
write_data[25] => memory.data_a[25].DATAIN
write_data[25] => memory.DATAIN25
write_data[26] => memory.data_a[26].DATAIN
write_data[26] => memory.DATAIN26
write_data[27] => memory.data_a[27].DATAIN
write_data[27] => memory.DATAIN27
write_data[28] => memory.data_a[28].DATAIN
write_data[28] => memory.DATAIN28
write_data[29] => memory.data_a[29].DATAIN
write_data[29] => memory.DATAIN29
write_data[30] => memory.data_a[30].DATAIN
write_data[30] => memory.DATAIN30
write_data[31] => memory.data_a[31].DATAIN
write_data[31] => memory.DATAIN31
read_mem[0] <= read_mem[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_mem[1] <= read_mem[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_mem[2] <= read_mem[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_mem[3] <= read_mem[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_mem[4] <= read_mem[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_mem[5] <= read_mem[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_mem[6] <= read_mem[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_mem[7] <= read_mem[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_mem[8] <= read_mem[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_mem[9] <= read_mem[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_mem[10] <= read_mem[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_mem[11] <= read_mem[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_mem[12] <= read_mem[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_mem[13] <= read_mem[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_mem[14] <= read_mem[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_mem[15] <= read_mem[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_mem[16] <= read_mem[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_mem[17] <= read_mem[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_mem[18] <= read_mem[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_mem[19] <= read_mem[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_mem[20] <= read_mem[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_mem[21] <= read_mem[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_mem[22] <= read_mem[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_mem[23] <= read_mem[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_mem[24] <= read_mem[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_mem[25] <= read_mem[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_mem[26] <= read_mem[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_mem[27] <= read_mem[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_mem[28] <= read_mem[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_mem[29] <= read_mem[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_mem[30] <= read_mem[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_mem[31] <= read_mem[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_mem_write => memory.we_a.DATAIN
signal_mem_write => memory.WE
signal_mem_read => read_mem[0]~reg0.ENA
signal_mem_read => read_mem[1]~reg0.ENA
signal_mem_read => read_mem[2]~reg0.ENA
signal_mem_read => read_mem[3]~reg0.ENA
signal_mem_read => read_mem[4]~reg0.ENA
signal_mem_read => read_mem[5]~reg0.ENA
signal_mem_read => read_mem[6]~reg0.ENA
signal_mem_read => read_mem[7]~reg0.ENA
signal_mem_read => read_mem[8]~reg0.ENA
signal_mem_read => read_mem[9]~reg0.ENA
signal_mem_read => read_mem[10]~reg0.ENA
signal_mem_read => read_mem[11]~reg0.ENA
signal_mem_read => read_mem[12]~reg0.ENA
signal_mem_read => read_mem[13]~reg0.ENA
signal_mem_read => read_mem[14]~reg0.ENA
signal_mem_read => read_mem[15]~reg0.ENA
signal_mem_read => read_mem[16]~reg0.ENA
signal_mem_read => read_mem[17]~reg0.ENA
signal_mem_read => read_mem[18]~reg0.ENA
signal_mem_read => read_mem[19]~reg0.ENA
signal_mem_read => read_mem[20]~reg0.ENA
signal_mem_read => read_mem[21]~reg0.ENA
signal_mem_read => read_mem[22]~reg0.ENA
signal_mem_read => read_mem[23]~reg0.ENA
signal_mem_read => read_mem[24]~reg0.ENA
signal_mem_read => read_mem[25]~reg0.ENA
signal_mem_read => read_mem[26]~reg0.ENA
signal_mem_read => read_mem[27]~reg0.ENA
signal_mem_read => read_mem[28]~reg0.ENA
signal_mem_read => read_mem[29]~reg0.ENA
signal_mem_read => read_mem[30]~reg0.ENA
signal_mem_read => read_mem[31]~reg0.ENA
clk => memory.we_a.CLK
clk => memory.waddr_a[7].CLK
clk => memory.waddr_a[6].CLK
clk => memory.waddr_a[5].CLK
clk => memory.waddr_a[4].CLK
clk => memory.waddr_a[3].CLK
clk => memory.waddr_a[2].CLK
clk => memory.waddr_a[1].CLK
clk => memory.waddr_a[0].CLK
clk => memory.data_a[31].CLK
clk => memory.data_a[30].CLK
clk => memory.data_a[29].CLK
clk => memory.data_a[28].CLK
clk => memory.data_a[27].CLK
clk => memory.data_a[26].CLK
clk => memory.data_a[25].CLK
clk => memory.data_a[24].CLK
clk => memory.data_a[23].CLK
clk => memory.data_a[22].CLK
clk => memory.data_a[21].CLK
clk => memory.data_a[20].CLK
clk => memory.data_a[19].CLK
clk => memory.data_a[18].CLK
clk => memory.data_a[17].CLK
clk => memory.data_a[16].CLK
clk => memory.data_a[15].CLK
clk => memory.data_a[14].CLK
clk => memory.data_a[13].CLK
clk => memory.data_a[12].CLK
clk => memory.data_a[11].CLK
clk => memory.data_a[10].CLK
clk => memory.data_a[9].CLK
clk => memory.data_a[8].CLK
clk => memory.data_a[7].CLK
clk => memory.data_a[6].CLK
clk => memory.data_a[5].CLK
clk => memory.data_a[4].CLK
clk => memory.data_a[3].CLK
clk => memory.data_a[2].CLK
clk => memory.data_a[1].CLK
clk => memory.data_a[0].CLK
clk => read_mem[0]~reg0.CLK
clk => read_mem[1]~reg0.CLK
clk => read_mem[2]~reg0.CLK
clk => read_mem[3]~reg0.CLK
clk => read_mem[4]~reg0.CLK
clk => read_mem[5]~reg0.CLK
clk => read_mem[6]~reg0.CLK
clk => read_mem[7]~reg0.CLK
clk => read_mem[8]~reg0.CLK
clk => read_mem[9]~reg0.CLK
clk => read_mem[10]~reg0.CLK
clk => read_mem[11]~reg0.CLK
clk => read_mem[12]~reg0.CLK
clk => read_mem[13]~reg0.CLK
clk => read_mem[14]~reg0.CLK
clk => read_mem[15]~reg0.CLK
clk => read_mem[16]~reg0.CLK
clk => read_mem[17]~reg0.CLK
clk => read_mem[18]~reg0.CLK
clk => read_mem[19]~reg0.CLK
clk => read_mem[20]~reg0.CLK
clk => read_mem[21]~reg0.CLK
clk => read_mem[22]~reg0.CLK
clk => read_mem[23]~reg0.CLK
clk => read_mem[24]~reg0.CLK
clk => read_mem[25]~reg0.CLK
clk => read_mem[26]~reg0.CLK
clk => read_mem[27]~reg0.CLK
clk => read_mem[28]~reg0.CLK
clk => read_mem[29]~reg0.CLK
clk => read_mem[30]~reg0.CLK
clk => read_mem[31]~reg0.CLK
clk => memory.CLK0


|MiniMIPS|mux_2x1_32:mux32_3
y[0] <= mux_2x1_1:m0.port0
y[1] <= mux_2x1_1:m1.port0
y[2] <= mux_2x1_1:m2.port0
y[3] <= mux_2x1_1:m3.port0
y[4] <= mux_2x1_1:m4.port0
y[5] <= mux_2x1_1:m5.port0
y[6] <= mux_2x1_1:m6.port0
y[7] <= mux_2x1_1:m7.port0
y[8] <= mux_2x1_1:m8.port0
y[9] <= mux_2x1_1:m9.port0
y[10] <= mux_2x1_1:m10.port0
y[11] <= mux_2x1_1:m11.port0
y[12] <= mux_2x1_1:m12.port0
y[13] <= mux_2x1_1:m13.port0
y[14] <= mux_2x1_1:m14.port0
y[15] <= mux_2x1_1:m15.port0
y[16] <= mux_2x1_1:m16.port0
y[17] <= mux_2x1_1:m17.port0
y[18] <= mux_2x1_1:m18.port0
y[19] <= mux_2x1_1:m19.port0
y[20] <= mux_2x1_1:m20.port0
y[21] <= mux_2x1_1:m21.port0
y[22] <= mux_2x1_1:m22.port0
y[23] <= mux_2x1_1:m23.port0
y[24] <= mux_2x1_1:m24.port0
y[25] <= mux_2x1_1:m25.port0
y[26] <= mux_2x1_1:m26.port0
y[27] <= mux_2x1_1:m27.port0
y[28] <= mux_2x1_1:m28.port0
y[29] <= mux_2x1_1:m29.port0
y[30] <= mux_2x1_1:m30.port0
y[31] <= mux_2x1_1:m31.port0
op1[0] => op1[0].IN1
op1[1] => op1[1].IN1
op1[2] => op1[2].IN1
op1[3] => op1[3].IN1
op1[4] => op1[4].IN1
op1[5] => op1[5].IN1
op1[6] => op1[6].IN1
op1[7] => op1[7].IN1
op1[8] => op1[8].IN1
op1[9] => op1[9].IN1
op1[10] => op1[10].IN1
op1[11] => op1[11].IN1
op1[12] => op1[12].IN1
op1[13] => op1[13].IN1
op1[14] => op1[14].IN1
op1[15] => op1[15].IN1
op1[16] => op1[16].IN1
op1[17] => op1[17].IN1
op1[18] => op1[18].IN1
op1[19] => op1[19].IN1
op1[20] => op1[20].IN1
op1[21] => op1[21].IN1
op1[22] => op1[22].IN1
op1[23] => op1[23].IN1
op1[24] => op1[24].IN1
op1[25] => op1[25].IN1
op1[26] => op1[26].IN1
op1[27] => op1[27].IN1
op1[28] => op1[28].IN1
op1[29] => op1[29].IN1
op1[30] => op1[30].IN1
op1[31] => op1[31].IN1
op0[0] => op0[0].IN1
op0[1] => op0[1].IN1
op0[2] => op0[2].IN1
op0[3] => op0[3].IN1
op0[4] => op0[4].IN1
op0[5] => op0[5].IN1
op0[6] => op0[6].IN1
op0[7] => op0[7].IN1
op0[8] => op0[8].IN1
op0[9] => op0[9].IN1
op0[10] => op0[10].IN1
op0[11] => op0[11].IN1
op0[12] => op0[12].IN1
op0[13] => op0[13].IN1
op0[14] => op0[14].IN1
op0[15] => op0[15].IN1
op0[16] => op0[16].IN1
op0[17] => op0[17].IN1
op0[18] => op0[18].IN1
op0[19] => op0[19].IN1
op0[20] => op0[20].IN1
op0[21] => op0[21].IN1
op0[22] => op0[22].IN1
op0[23] => op0[23].IN1
op0[24] => op0[24].IN1
op0[25] => op0[25].IN1
op0[26] => op0[26].IN1
op0[27] => op0[27].IN1
op0[28] => op0[28].IN1
op0[29] => op0[29].IN1
op0[30] => op0[30].IN1
op0[31] => op0[31].IN1
s => s.IN32


|MiniMIPS|mux_2x1_32:mux32_3|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_3|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_3|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_3|mux_2x1_1:m3
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_3|mux_2x1_1:m4
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_3|mux_2x1_1:m5
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_3|mux_2x1_1:m6
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_3|mux_2x1_1:m7
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_3|mux_2x1_1:m8
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_3|mux_2x1_1:m9
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_3|mux_2x1_1:m10
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_3|mux_2x1_1:m11
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_3|mux_2x1_1:m12
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_3|mux_2x1_1:m13
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_3|mux_2x1_1:m14
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_3|mux_2x1_1:m15
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_3|mux_2x1_1:m16
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_3|mux_2x1_1:m17
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_3|mux_2x1_1:m18
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_3|mux_2x1_1:m19
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_3|mux_2x1_1:m20
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_3|mux_2x1_1:m21
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_3|mux_2x1_1:m22
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_3|mux_2x1_1:m23
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_3|mux_2x1_1:m24
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_3|mux_2x1_1:m25
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_3|mux_2x1_1:m26
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_3|mux_2x1_1:m27
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_3|mux_2x1_1:m28
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_3|mux_2x1_1:m29
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_3|mux_2x1_1:m30
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_3|mux_2x1_1:m31
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|slt_extender:slt_extenders
in[0] => ~NO_FANOUT~
in[1] => ~NO_FANOUT~
in[2] => ~NO_FANOUT~
in[3] => ~NO_FANOUT~
in[4] => ~NO_FANOUT~
in[5] => ~NO_FANOUT~
in[6] => ~NO_FANOUT~
in[7] => ~NO_FANOUT~
in[8] => ~NO_FANOUT~
in[9] => ~NO_FANOUT~
in[10] => ~NO_FANOUT~
in[11] => ~NO_FANOUT~
in[12] => ~NO_FANOUT~
in[13] => ~NO_FANOUT~
in[14] => ~NO_FANOUT~
in[15] => ~NO_FANOUT~
in[16] => ~NO_FANOUT~
in[17] => ~NO_FANOUT~
in[18] => ~NO_FANOUT~
in[19] => ~NO_FANOUT~
in[20] => ~NO_FANOUT~
in[21] => ~NO_FANOUT~
in[22] => ~NO_FANOUT~
in[23] => ~NO_FANOUT~
in[24] => ~NO_FANOUT~
in[25] => ~NO_FANOUT~
in[26] => ~NO_FANOUT~
in[27] => ~NO_FANOUT~
in[28] => ~NO_FANOUT~
in[29] => ~NO_FANOUT~
in[30] => ~NO_FANOUT~
in[31] => B0.DATAIN
Ext[0] <= B0.DB_MAX_OUTPUT_PORT_TYPE
Ext[1] <= <GND>
Ext[2] <= <GND>
Ext[3] <= <GND>
Ext[4] <= <GND>
Ext[5] <= <GND>
Ext[6] <= <GND>
Ext[7] <= <GND>
Ext[8] <= <GND>
Ext[9] <= <GND>
Ext[10] <= <GND>
Ext[11] <= <GND>
Ext[12] <= <GND>
Ext[13] <= <GND>
Ext[14] <= <GND>
Ext[15] <= <GND>
Ext[16] <= <GND>
Ext[17] <= <GND>
Ext[18] <= <GND>
Ext[19] <= <GND>
Ext[20] <= <GND>
Ext[21] <= <GND>
Ext[22] <= <GND>
Ext[23] <= <GND>
Ext[24] <= <GND>
Ext[25] <= <GND>
Ext[26] <= <GND>
Ext[27] <= <GND>
Ext[28] <= <GND>
Ext[29] <= <GND>
Ext[30] <= <GND>
Ext[31] <= <GND>


|MiniMIPS|mux_2x1_32:mux32_4
y[0] <= mux_2x1_1:m0.port0
y[1] <= mux_2x1_1:m1.port0
y[2] <= mux_2x1_1:m2.port0
y[3] <= mux_2x1_1:m3.port0
y[4] <= mux_2x1_1:m4.port0
y[5] <= mux_2x1_1:m5.port0
y[6] <= mux_2x1_1:m6.port0
y[7] <= mux_2x1_1:m7.port0
y[8] <= mux_2x1_1:m8.port0
y[9] <= mux_2x1_1:m9.port0
y[10] <= mux_2x1_1:m10.port0
y[11] <= mux_2x1_1:m11.port0
y[12] <= mux_2x1_1:m12.port0
y[13] <= mux_2x1_1:m13.port0
y[14] <= mux_2x1_1:m14.port0
y[15] <= mux_2x1_1:m15.port0
y[16] <= mux_2x1_1:m16.port0
y[17] <= mux_2x1_1:m17.port0
y[18] <= mux_2x1_1:m18.port0
y[19] <= mux_2x1_1:m19.port0
y[20] <= mux_2x1_1:m20.port0
y[21] <= mux_2x1_1:m21.port0
y[22] <= mux_2x1_1:m22.port0
y[23] <= mux_2x1_1:m23.port0
y[24] <= mux_2x1_1:m24.port0
y[25] <= mux_2x1_1:m25.port0
y[26] <= mux_2x1_1:m26.port0
y[27] <= mux_2x1_1:m27.port0
y[28] <= mux_2x1_1:m28.port0
y[29] <= mux_2x1_1:m29.port0
y[30] <= mux_2x1_1:m30.port0
y[31] <= mux_2x1_1:m31.port0
op1[0] => op1[0].IN1
op1[1] => op1[1].IN1
op1[2] => op1[2].IN1
op1[3] => op1[3].IN1
op1[4] => op1[4].IN1
op1[5] => op1[5].IN1
op1[6] => op1[6].IN1
op1[7] => op1[7].IN1
op1[8] => op1[8].IN1
op1[9] => op1[9].IN1
op1[10] => op1[10].IN1
op1[11] => op1[11].IN1
op1[12] => op1[12].IN1
op1[13] => op1[13].IN1
op1[14] => op1[14].IN1
op1[15] => op1[15].IN1
op1[16] => op1[16].IN1
op1[17] => op1[17].IN1
op1[18] => op1[18].IN1
op1[19] => op1[19].IN1
op1[20] => op1[20].IN1
op1[21] => op1[21].IN1
op1[22] => op1[22].IN1
op1[23] => op1[23].IN1
op1[24] => op1[24].IN1
op1[25] => op1[25].IN1
op1[26] => op1[26].IN1
op1[27] => op1[27].IN1
op1[28] => op1[28].IN1
op1[29] => op1[29].IN1
op1[30] => op1[30].IN1
op1[31] => op1[31].IN1
op0[0] => op0[0].IN1
op0[1] => op0[1].IN1
op0[2] => op0[2].IN1
op0[3] => op0[3].IN1
op0[4] => op0[4].IN1
op0[5] => op0[5].IN1
op0[6] => op0[6].IN1
op0[7] => op0[7].IN1
op0[8] => op0[8].IN1
op0[9] => op0[9].IN1
op0[10] => op0[10].IN1
op0[11] => op0[11].IN1
op0[12] => op0[12].IN1
op0[13] => op0[13].IN1
op0[14] => op0[14].IN1
op0[15] => op0[15].IN1
op0[16] => op0[16].IN1
op0[17] => op0[17].IN1
op0[18] => op0[18].IN1
op0[19] => op0[19].IN1
op0[20] => op0[20].IN1
op0[21] => op0[21].IN1
op0[22] => op0[22].IN1
op0[23] => op0[23].IN1
op0[24] => op0[24].IN1
op0[25] => op0[25].IN1
op0[26] => op0[26].IN1
op0[27] => op0[27].IN1
op0[28] => op0[28].IN1
op0[29] => op0[29].IN1
op0[30] => op0[30].IN1
op0[31] => op0[31].IN1
s => s.IN32


|MiniMIPS|mux_2x1_32:mux32_4|mux_2x1_1:m0
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_4|mux_2x1_1:m1
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_4|mux_2x1_1:m2
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_4|mux_2x1_1:m3
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_4|mux_2x1_1:m4
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_4|mux_2x1_1:m5
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_4|mux_2x1_1:m6
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_4|mux_2x1_1:m7
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_4|mux_2x1_1:m8
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_4|mux_2x1_1:m9
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_4|mux_2x1_1:m10
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_4|mux_2x1_1:m11
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_4|mux_2x1_1:m12
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_4|mux_2x1_1:m13
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_4|mux_2x1_1:m14
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_4|mux_2x1_1:m15
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_4|mux_2x1_1:m16
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_4|mux_2x1_1:m17
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_4|mux_2x1_1:m18
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_4|mux_2x1_1:m19
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_4|mux_2x1_1:m20
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_4|mux_2x1_1:m21
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_4|mux_2x1_1:m22
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_4|mux_2x1_1:m23
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_4|mux_2x1_1:m24
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_4|mux_2x1_1:m25
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_4|mux_2x1_1:m26
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_4|mux_2x1_1:m27
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_4|mux_2x1_1:m28
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_4|mux_2x1_1:m29
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_4|mux_2x1_1:m30
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


|MiniMIPS|mux_2x1_32:mux32_4|mux_2x1_1:m31
y <= or1.DB_MAX_OUTPUT_PORT_TYPE
op1 => and1.IN0
op0 => and2.IN0
s => and1.IN1
s => and2.IN1


