srcscan starts
INFO: analyzing module inverter (VERI-9002)
Listing tops:
VeriTop library:xil_defaultlib mod:inverter
END of tops
/home/carlositcr/InterfacesZynq/MatrixMultiplier/vivado/src_Verilog/inverter.v(23): INFO: compiling module 'inverter_default' (VERI-1018)
srcscan exits with return value 0
