<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/Hexagon/HexagonGenMux.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L102'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===- HexagonGenMux.cpp --------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// During instruction selection, MUX instructions are generated for</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// conditional assignments. Since such assignments often present an</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// opportunity to predicate instructions, HexagonExpandCondsets</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// expands MUXes into pairs of conditional transfers, and then proceeds</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// with predication of the producers/consumers of the registers involved.</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This happens after exiting from the SSA form, but before the machine</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// instruction scheduler. After the scheduler and after the register</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// allocation there can be cases of pairs of conditional transfers</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// resulting from a MUX where neither of them was further predicated. If</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// these transfers are now placed far enough from the instruction defining</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// the predicate register, they cannot use the .new form. In such cases it</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// is better to collapse them back to a single MUX instruction.</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;HexagonInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;HexagonRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;HexagonSubtarget.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/BitVector.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/DenseMap.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/SmallVector.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/StringRef.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveRegUnits.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineBasicBlock.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunction.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunctionPass.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstr.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstrBuilder.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineOperand.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/DebugLoc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCInstrDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Pass.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/CommandLine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/MathExtras.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;algorithm&gt;</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cassert&gt;</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;iterator&gt;</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;limits&gt;</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;utility&gt;</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;hexmux&quot;</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace llvm {</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  FunctionPass *createHexagonGenMux();</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void initializeHexagonGenMuxPass(PassRegistry&amp; Registry);</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end namespace llvm</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Initialize this to 0 to always prefer generating mux by default.</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;unsigned&gt; MinPredDist(&quot;hexagon-gen-mux-threshold&quot;, cl::Hidden,</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  cl::init(0), cl::desc(&quot;Minimum distance between predicate definition and &quot;</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  &quot;farther of the two predicated uses&quot;));</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace {</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  class HexagonGenMux : public MachineFunctionPass {</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  public:</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    static char ID;</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>    HexagonGenMux() : MachineFunctionPass(ID) {}</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>1.27k</pre></td><td class='code'><pre>    StringRef getPassName() const override {</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='covered-line'><pre>1.27k</pre></td><td class='code'><pre>      return &quot;Hexagon generate mux instructions&quot;;</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>1.27k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>1.27k</pre></td><td class='code'><pre>    void getAnalysisUsage(AnalysisUsage &amp;AU) const override {</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>1.27k</pre></td><td class='code'><pre>      MachineFunctionPass::getAnalysisUsage(AU);</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>1.27k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool runOnMachineFunction(MachineFunction &amp;MF) override;</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>1.27k</pre></td><td class='code'><pre>    MachineFunctionProperties getRequiredProperties() const override {</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>1.27k</pre></td><td class='code'><pre>      return MachineFunctionProperties().set(</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>1.27k</pre></td><td class='code'><pre>          MachineFunctionProperties::Property::NoVRegs);</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>1.27k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  private:</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const HexagonInstrInfo *HII = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const HexagonRegisterInfo *HRI = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    struct CondsetInfo {</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      unsigned PredR = 0;</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      unsigned TrueX = std::numeric_limits&lt;unsigned&gt;::max();</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      unsigned FalseX = std::numeric_limits&lt;unsigned&gt;::max();</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>704</pre></td><td class='code'><pre>      CondsetInfo() = default;</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    struct DefUseInfo {</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      BitVector Defs, Uses;</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      DefUseInfo() = defaul<span class='red'>t</span>;</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>      DefUseInfo(const BitVector &amp;D, const BitVector &amp;U) : Defs(D), Uses(U) {}</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    struct MuxInfo {</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      MachineBasicBlock::iterator At;</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      unsigned DefR, PredR;</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      MachineOperand *SrcT, *SrcF;</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      MachineInstr *Def1, *Def2;</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      MuxInfo(MachineBasicBlock::iterator It, unsigned DR, unsigned PR,</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>              MachineOperand *TOp, MachineOperand *FOp, MachineInstr &amp;D1,</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>              MachineInstr &amp;D2)</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>415</pre></td><td class='code'><pre>          : At(It), DefR(DR), PredR(PR), SrcT(TOp), SrcF(FOp), Def1(&amp;D1),</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>415</pre></td><td class='code'><pre>            Def2(&amp;D2) {}</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    using InstrIndexMap = DenseMap&lt;MachineInstr *, unsigned&gt;;</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    using DefUseInfoMap = DenseMap&lt;unsigned, DefUseInfo&gt;;</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    using MuxInfoList = SmallVector&lt;MuxInfo, 4&gt;;</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>120k</pre></td><td class='code'><pre>    bool isRegPair(unsigned Reg) const {</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>120k</pre></td><td class='code'><pre>      return Hexagon::DoubleRegsRegClass.contains(Reg);</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>120k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    void getSubRegs(unsigned Reg, BitVector &amp;SRs) const;</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    void expandReg(unsigned Reg, BitVector &amp;Set) const;</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    void getDefsUses(const MachineInstr *MI, BitVector &amp;Defs,</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          BitVector &amp;Uses) const;</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    void buildMaps(MachineBasicBlock &amp;B, InstrIndexMap &amp;I2X,</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          DefUseInfoMap &amp;DUM);</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool isCondTransfer(unsigned Opc) const;</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    unsigned getMuxOpcode(const MachineOperand &amp;Src1,</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          const MachineOperand &amp;Src2) const;</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool genMuxInBlock(MachineBasicBlock &amp;B);</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end anonymous namespace</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>char HexagonGenMux::ID = 0;</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>INITIALIZE_PASS(HexagonGenMux, &quot;hexagon-gen-mux&quot;,</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  &quot;Hexagon generate mux instructions&quot;, false, false)</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>7.63k</pre></td><td class='code'><pre>void HexagonGenMux::getSubRegs(unsigned Reg, BitVector &amp;SRs) const {</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>7.63k</pre></td><td class='code'><pre>  for (MCPhysReg I : HRI-&gt;subregs(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L147' href='#L147'><span>147:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.2k</span>, <span class='None'>False</span>: <span class='covered-line'>7.63k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>    SRs[I] = true;</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>7.63k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>void HexagonGenMux::expandReg(unsigned Reg, BitVector &amp;Set) const {</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>  if (isRegPair(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L152' href='#L152'><span>152:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.63k</span>, <span class='None'>False</span>: <span class='covered-line'>111k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>7.63k</pre></td><td class='code'><pre>    getSubRegs(Reg, Set);</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>111k</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>111k</pre></td><td class='code'><pre>    Set[Reg] = true;</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void HexagonGenMux::getDefsUses(const MachineInstr *MI, BitVector &amp;Defs,</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>      BitVector &amp;Uses) const {</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // First, get the implicit defs and uses for this instruction.</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>  unsigned Opc = MI-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>  const MCInstrDesc &amp;D = HII-&gt;get(Opc);</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>  for (MCPhysReg R : D.implicit_defs())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L163' href='#L163'><span>163:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.8k</span>, <span class='None'>False</span>: <span class='covered-line'>49.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>10.8k</pre></td><td class='code'><pre>    expandReg(R, Defs);</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>  for (MCPhysReg R : D.implicit_uses())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L165' href='#L165'><span>165:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.01k</span>, <span class='None'>False</span>: <span class='covered-line'>49.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>5.01k</pre></td><td class='code'><pre>    expandReg(R, Uses);</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Look over all operands, and collect explicit defs and uses.</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>158k</pre></td><td class='code'><pre>  for (const MachineOperand &amp;MO : MI-&gt;operands()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L169' href='#L169'><span>169:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>158k</span>, <span class='None'>False</span>: <span class='covered-line'>49.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>158k</pre></td><td class='code'><pre>    if (!MO.isReg() || <div class='tooltip'>MO.isImplicit()<span class='tooltip-content'>128k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L170' href='#L170'><span>170:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30.8k</span>, <span class='None'>False</span>: <span class='covered-line'>128k</span>]
  Branch (<span class='line-number'><a name='L170' href='#L170'><span>170:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24.5k</span>, <span class='None'>False</span>: <span class='covered-line'>103k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L170'><span>170:9</span></a></span>) to (<span class='line-number'><a href='#L170'><span>170:39</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (170:9)
     Condition C2 --> (170:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>55.4k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>    Register R = MO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>    BitVector &amp;Set = MO.isDef() ? <div class='tooltip'>Defs<span class='tooltip-content'>37.3k</span></div> : <div class='tooltip'>Uses<span class='tooltip-content'>66.1k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L173' href='#L173'><span>173:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37.3k</span>, <span class='None'>False</span>: <span class='covered-line'>66.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>    expandReg(R, Set);</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void HexagonGenMux::buildMaps(MachineBasicBlock &amp;B, InstrIndexMap &amp;I2X,</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>7.41k</pre></td><td class='code'><pre>      DefUseInfoMap &amp;DUM) {</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>7.41k</pre></td><td class='code'><pre>  unsigned Index = 0;</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>7.41k</pre></td><td class='code'><pre>  unsigned NR = HRI-&gt;getNumRegs();</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>7.41k</pre></td><td class='code'><pre>  BitVector Defs(NR), Uses(NR);</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>  for (MachineInstr &amp;MI : B) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L184' href='#L184'><span>184:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49.4k</span>, <span class='None'>False</span>: <span class='covered-line'>7.41k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>    I2X.insert(std::make_pair(&amp;MI, Index));</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>    Defs.reset();</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>    Uses.reset();</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>    getDefsUses(&amp;MI, Defs, Uses);</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>    DUM.insert(std::make_pair(Index, DefUseInfo(Defs, Uses)));</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>    Index++;</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>7.41k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>bool HexagonGenMux::isCondTransfer(unsigned Opc) const {</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>  switch (Opc) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L195' href='#L195'><span>195:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48.2k</span>, <span class='None'>False</span>: <span class='covered-line'>1.23k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>219</pre></td><td class='code'><pre>    case Hexagon::A2_tfrt:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L196' href='#L196'><span>196:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>219</span>, <span class='None'>False</span>: <span class='covered-line'>49.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>570</pre></td><td class='code'><pre>    case Hexagon::A2_tfrf:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L197' href='#L197'><span>197:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>351</span>, <span class='None'>False</span>: <span class='covered-line'>49.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>886</pre></td><td class='code'><pre>    case Hexagon::C2_cmoveit:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L198' href='#L198'><span>198:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>316</span>, <span class='None'>False</span>: <span class='covered-line'>49.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>    case Hexagon::C2_cmoveif:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L199' href='#L199'><span>199:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>351</span>, <span class='None'>False</span>: <span class='covered-line'>49.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>48.2k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned HexagonGenMux::getMuxOpcode(const MachineOperand &amp;Src1,</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>415</pre></td><td class='code'><pre>      const MachineOperand &amp;Src2) const {</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>415</pre></td><td class='code'><pre>  bool IsReg1 = Src1.isReg(), IsReg2 = Src2.isReg();</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>415</pre></td><td class='code'><pre>  if (IsReg1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L208' href='#L208'><span>208:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>180</span>, <span class='None'>False</span>: <span class='covered-line'>235</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>180</pre></td><td class='code'><pre>    return IsReg2 ? <div class='tooltip'>Hexagon::C2_mux<span class='tooltip-content'>107</span></div> : <div class='tooltip'>Hexagon::C2_muxir<span class='tooltip-content'>73</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L209' href='#L209'><span>209:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>107</span>, <span class='None'>False</span>: <span class='covered-line'>73</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>  if (IsReg2)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L210' href='#L210'><span>210:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50</span>, <span class='None'>False</span>: <span class='covered-line'>185</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>    return Hexagon::C2_muxri;</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Neither is a register. The first source is extendable, but the second</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // is not (s8).</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>185</pre></td><td class='code'><pre>  if (Src2.isImm() &amp;&amp; <div class='tooltip'>isInt&lt;8&gt;(Src2.getImm())<span class='tooltip-content'>181</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L215' href='#L215'><span>215:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>181</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
  Branch (<span class='line-number'><a name='L215' href='#L215'><span>215:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>175</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L215'><span>215:7</span></a></span>) to (<span class='line-number'><a href='#L215'><span>215:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (215:7)
     Condition C2 --> (215:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>175</pre></td><td class='code'><pre>    return Hexagon::C2_muxii;</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  return 0;</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>185</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>7.41k</pre></td><td class='code'><pre>bool HexagonGenMux::genMuxInBlock(MachineBasicBlock &amp;B) {</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='covered-line'><pre>7.41k</pre></td><td class='code'><pre>  bool Changed = false;</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='covered-line'><pre>7.41k</pre></td><td class='code'><pre>  InstrIndexMap I2X;</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>7.41k</pre></td><td class='code'><pre>  DefUseInfoMap DUM;</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>7.41k</pre></td><td class='code'><pre>  buildMaps(B, I2X, DUM);</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>7.41k</pre></td><td class='code'><pre>  using CondsetMap = DenseMap&lt;unsigned, CondsetInfo&gt;;</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='covered-line'><pre>7.41k</pre></td><td class='code'><pre>  CondsetMap CM;</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='covered-line'><pre>7.41k</pre></td><td class='code'><pre>  MuxInfoList ML;</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>  for (MachineInstr &amp;MI : llvm::make_early_inc_range(B)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L232' href='#L232'><span>232:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49.4k</span>, <span class='None'>False</span>: <span class='covered-line'>7.41k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>    unsigned Opc = MI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>    if (!isCondTransfer(Opc))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L234' href='#L234'><span>234:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48.2k</span>, <span class='None'>False</span>: <span class='covered-line'>1.23k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>48.2k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>    Register DR = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>    if (isRegPair(DR))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L237' href='#L237'><span>237:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.23k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>continue</span>;</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>    MachineOperand &amp;PredOp = MI.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>    if (PredOp.isUndef())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L240' href='#L240'><span>240:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>1.23k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>    Register PR = PredOp.getReg();</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>    unsigned Idx = I2X.lookup(&amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>    CondsetMap::iterator F = CM.find(DR);</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>    bool IfTrue = HII-&gt;isPredicatedTrue(Opc);</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If there is no record of a conditional transfer for this register,</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // or the predicate register differs, create a new record for it.</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>    if (F != CM.end() &amp;&amp; <div class='tooltip'>F-&gt;second.PredR != PR<span class='tooltip-content'>773</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L250' href='#L250'><span>250:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>246</span>, <span class='None'>False</span>: <span class='covered-line'>985</span>]
  Branch (<span class='line-number'><a name='L250' href='#L250'><span>250:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>773</span>, <span class='None'>False</span>: <span class='covered-line'>458</span>]
  Branch (<span class='line-number'><a name='L250' href='#L250'><span>250:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>246</span>, <span class='None'>False</span>: <span class='covered-line'>527</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L250'><span>250:9</span></a></span>) to (<span class='line-number'><a href='#L250'><span>250:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (250:9)
     Condition C2 --> (250:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>246</pre></td><td class='code'><pre>      CM.erase(F);</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>246</pre></td><td class='code'><pre>      F = CM.end();</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='covered-line'><pre>246</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>    if (F == CM.end()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L254' href='#L254'><span>254:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>704</span>, <span class='None'>False</span>: <span class='covered-line'>527</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>704</pre></td><td class='code'><pre>      auto It = CM.insert(std::make_pair(DR, CondsetInfo()));</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='covered-line'><pre>704</pre></td><td class='code'><pre>      F = It.first;</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='covered-line'><pre>704</pre></td><td class='code'><pre>      F-&gt;second.PredR = PR;</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>704</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>    CondsetInfo &amp;CI = F-&gt;second;</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>    if (IfTrue)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L260' href='#L260'><span>260:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>530</span>, <span class='None'>False</span>: <span class='covered-line'>701</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>      CI.TrueX = Idx;</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='covered-line'><pre>701</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>701</pre></td><td class='code'><pre>      CI.FalseX = Idx;</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>    if (CI.TrueX == std::numeric_limits&lt;unsigned&gt;::max() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L264' href='#L264'><span>264:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>242</span>, <span class='None'>False</span>: <span class='covered-line'>989</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>        <div class='tooltip'>CI.FalseX == std::numeric_limits&lt;unsigned&gt;::max()<span class='tooltip-content'>989</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L265' href='#L265'><span>265:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>471</span>, <span class='None'>False</span>: <span class='covered-line'>518</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L264'><span>264:9</span></a></span>) to (<span class='line-number'><a href='#L264'><span>265:58</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (264:9)
     Condition C2 --> (265:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='covered-line'><pre>713</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // There is now a complete definition of DR, i.e. we have the predicate</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // register, the definition if-true, and definition if-false.</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // First, check if the definitions are far enough from the definition</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // of the predicate register.</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>518</pre></td><td class='code'><pre>    unsigned MinX = std::min(CI.TrueX, CI.FalseX);</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='covered-line'><pre>518</pre></td><td class='code'><pre>    unsigned MaxX = std::max(CI.TrueX, CI.FalseX);</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Specifically, check if the predicate definition is within a prescribed</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // distance from the farther of the two predicated instructions.</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>518</pre></td><td class='code'><pre>    unsigned SearchX = (MaxX &gt;= MinPredDist) ? <div class='tooltip'>MaxX-MinPredDist<span class='tooltip-content'>497</span></div> : <div class='tooltip'>0<span class='tooltip-content'>21</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L277' href='#L277'><span>277:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>497</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>518</pre></td><td class='code'><pre>    bool NearDef = false;</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='covered-line'><pre>522</pre></td><td class='code'><pre>    for (unsigned X = SearchX; X &lt; MaxX; <div class='tooltip'>++X<span class='tooltip-content'>4</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L279' href='#L279'><span>279:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>497</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>      const DefUseInfo &amp;DU = DUM.lookup(X);</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>      if (!DU.Defs[PR])</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L281' href='#L281'><span>281:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>      NearDef = true;</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='covered-line'><pre>518</pre></td><td class='code'><pre>    if (NearDef)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L286' href='#L286'><span>286:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>497</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The predicate register is not defined in the last few instructions.</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Check if the conversion to MUX is possible (either &quot;up&quot;, i.e. at the</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // place of the earlier partial definition, or &quot;down&quot;, where the later</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // definition is located). Examine all defs and uses between these two</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // definitions.</pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // SR1, SR2 - source registers from the first and the second definition.</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='covered-line'><pre>497</pre></td><td class='code'><pre>    MachineBasicBlock::iterator It1 = B.begin(), It2 = B.begin();</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='covered-line'><pre>497</pre></td><td class='code'><pre>    std::advance(It1, MinX);</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>497</pre></td><td class='code'><pre>    std::advance(It2, MaxX);</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='covered-line'><pre>497</pre></td><td class='code'><pre>    MachineInstr &amp;Def1 = *It1, &amp;Def2 = *It2;</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='covered-line'><pre>497</pre></td><td class='code'><pre>    MachineOperand *Src1 = &amp;Def1.getOperand(2), *Src2 = &amp;Def2.getOperand(2);</pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='covered-line'><pre>497</pre></td><td class='code'><pre>    Register SR1 = Src1-&gt;isReg() ? <div class='tooltip'>Src1-&gt;getReg()<span class='tooltip-content'>227</span></div> : <div class='tooltip'>Register()<span class='tooltip-content'>270</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L300' href='#L300'><span>300:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>227</span>, <span class='None'>False</span>: <span class='covered-line'>270</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='covered-line'><pre>497</pre></td><td class='code'><pre>    Register SR2 = Src2-&gt;isReg() ? <div class='tooltip'>Src2-&gt;getReg()<span class='tooltip-content'>204</span></div> : <div class='tooltip'>Register()<span class='tooltip-content'>293</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L301' href='#L301'><span>301:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>204</span>, <span class='None'>False</span>: <span class='covered-line'>293</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='covered-line'><pre>497</pre></td><td class='code'><pre>    bool Failure = false, CanUp = true, CanDown = true;</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='covered-line'><pre>1.89k</pre></td><td class='code'><pre>    for (unsigned X = MinX+1; X &lt; MaxX; <div class='tooltip'>X++<span class='tooltip-content'>1.40k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L303' href='#L303'><span>303:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.47k</span>, <span class='None'>False</span>: <span class='covered-line'>418</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>      const DefUseInfo &amp;DU = DUM.lookup(X);</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>      if (DU.Defs[PR] || <div class='tooltip'>DU.Defs[DR]<span class='tooltip-content'>1.44k</span></div> || <div class='tooltip'>DU.Uses[DR]<span class='tooltip-content'>1.42k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L305' href='#L305'><span>305:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39</span>, <span class='None'>False</span>: <span class='covered-line'>1.44k</span>]
  Branch (<span class='line-number'><a name='L305' href='#L305'><span>305:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>1.42k</span>]
  Branch (<span class='line-number'><a name='L305' href='#L305'><span>305:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>1.40k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L305'><span>305:11</span></a></span>) to (<span class='line-number'><a href='#L305'><span>305:52</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (305:11)
     Condition C2 --> (305:26)
     Condition C3 --> (305:41)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>        Failure = true;</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>      if (CanDown &amp;&amp; <div class='tooltip'>DU.Defs[SR1]<span class='tooltip-content'>1.20k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L309' href='#L309'><span>309:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.20k</span>, <span class='None'>False</span>: <span class='covered-line'>196</span>]
  Branch (<span class='line-number'><a name='L309' href='#L309'><span>309:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49</span>, <span class='None'>False</span>: <span class='covered-line'>1.15k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L309'><span>309:11</span></a></span>) to (<span class='line-number'><a href='#L309'><span>309:34</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (309:11)
     Condition C2 --> (309:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>        CanDown = false;</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>      if (CanUp &amp;&amp; <div class='tooltip'>DU.Defs[SR2]<span class='tooltip-content'>1.29k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L311' href='#L311'><span>311:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.29k</span>, <span class='None'>False</span>: <span class='covered-line'>103</span>]
  Branch (<span class='line-number'><a name='L311' href='#L311'><span>311:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31</span>, <span class='None'>False</span>: <span class='covered-line'>1.26k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L311'><span>311:11</span></a></span>) to (<span class='line-number'><a href='#L311'><span>311:32</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (311:11)
     Condition C2 --> (311:20)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>        CanUp = false;</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='covered-line'><pre>497</pre></td><td class='code'><pre>    if (Failure || <div class='tooltip'>(<span class='tooltip-content'>418</span></div><div class='tooltip'>!CanUp<span class='tooltip-content'>418</span></div> &amp;&amp; <div class='tooltip'>!CanDown<span class='tooltip-content'>20</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L314' href='#L314'><span>314:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>79</span>, <span class='None'>False</span>: <span class='covered-line'>418</span>]
  Branch (<span class='line-number'><a name='L314' href='#L314'><span>314:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>398</span>]
  Branch (<span class='line-number'><a name='L314' href='#L314'><span>314:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L314'><span>314:9</span></a></span>) to (<span class='line-number'><a href='#L314'><span>314:40</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (314:9)
     Condition C2 --> (314:21)
     Condition C3 --> (314:31)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  T,  F  = F      }
  4 { F,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='covered-line'><pre>415</pre></td><td class='code'><pre>    MachineOperand *SrcT = (MinX == CI.TrueX) ? <div class='tooltip'>Src1<span class='tooltip-content'>414</span></div> : <div class='tooltip'>Src2<span class='tooltip-content'>1</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L317' href='#L317'><span>317:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>414</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>415</pre></td><td class='code'><pre>    MachineOperand *SrcF = (MinX == CI.FalseX) ? <div class='tooltip'>Src1<span class='tooltip-content'>1</span></div> : <div class='tooltip'>Src2<span class='tooltip-content'>414</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L318' href='#L318'><span>318:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>414</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Prefer &quot;down&quot;, since this will move the MUX farther away from the</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // predicate definition.</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='covered-line'><pre>415</pre></td><td class='code'><pre>    MachineBasicBlock::iterator At = CanDown ? <div class='tooltip'>Def2<span class='tooltip-content'>381</span></div> : <div class='tooltip'>Def1<span class='tooltip-content'>34</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L321' href='#L321'><span>321:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>381</span>, <span class='None'>False</span>: <span class='covered-line'>34</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>415</pre></td><td class='code'><pre>    ML.push_back(MuxInfo(At, DR, PR, SrcT, SrcF, Def1, Def2));</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='covered-line'><pre>415</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>7.41k</pre></td><td class='code'><pre>  for (MuxInfo &amp;MX : ML) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L325' href='#L325'><span>325:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>415</span>, <span class='None'>False</span>: <span class='covered-line'>7.41k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>415</pre></td><td class='code'><pre>    unsigned MxOpc = getMuxOpcode(*MX.SrcT, *MX.SrcF);</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='covered-line'><pre>415</pre></td><td class='code'><pre>    if (!MxOpc)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L327' href='#L327'><span>327:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Basic correctness check: since we are deleting instructions, validate the</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // iterators. There is a possibility that one of Def1 or Def2 is translated</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // to &quot;mux&quot; and being considered for other &quot;mux&quot; instructions.</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>405</pre></td><td class='code'><pre>    if (!MX.At-&gt;getParent() || !MX.Def1-&gt;getParent() || <div class='tooltip'>!MX.Def2-&gt;getParent()<span class='tooltip-content'>404</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L332' href='#L332'><span>332:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
  Branch (<span class='line-number'><a name='L332' href='#L332'><span>332:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>404</span>]
  Branch (<span class='line-number'><a name='L332' href='#L332'><span>332:57</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>404</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L332'><span>332:9</span></a></span>) to (<span class='line-number'><a href='#L332'><span>332:78</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (332:9)
     Condition C2 --> (332:32)
     Condition C3 --> (332:57)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { F,  T,  -  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>404</pre></td><td class='code'><pre>    MachineBasicBlock &amp;B = *MX.At-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>404</pre></td><td class='code'><pre>    const DebugLoc &amp;DL = B.findDebugLoc(MX.At);</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='covered-line'><pre>404</pre></td><td class='code'><pre>    auto NewMux = BuildMI(B, MX.At, DL, HII-&gt;get(MxOpc), MX.DefR)</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='covered-line'><pre>404</pre></td><td class='code'><pre>                      .addReg(MX.PredR)</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>404</pre></td><td class='code'><pre>                      .add(*MX.SrcT)</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>404</pre></td><td class='code'><pre>                      .add(*MX.SrcF);</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='covered-line'><pre>404</pre></td><td class='code'><pre>    NewMux-&gt;clearKillInfo();</pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>404</pre></td><td class='code'><pre>    B.remove(MX.Def1);</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>404</pre></td><td class='code'><pre>    B.remove(MX.Def2);</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>404</pre></td><td class='code'><pre>    Changed = true;</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>404</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Fix up kill flags.</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>7.41k</pre></td><td class='code'><pre>  LiveRegUnits LPR(*HRI);</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>7.41k</pre></td><td class='code'><pre>  LPR.addLiveOuts(B);</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>49.0k</pre></td><td class='code'><pre>  for (MachineInstr &amp;I : llvm::reverse(B)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L351' href='#L351'><span>351:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49.0k</span>, <span class='None'>False</span>: <span class='covered-line'>7.41k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>49.0k</pre></td><td class='code'><pre>    if (I.isDebugInstr())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L352' href='#L352'><span>352:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>49.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // This isn&apos;t 100% accurate, but it&apos;s safe.</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // It won&apos;t detect (as a kill) a case like this</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //   r0 = add r0, 1    &lt;-- r0 should be &quot;killed&quot;</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //   ... = r0</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='covered-line'><pre>157k</pre></td><td class='code'><pre>    <div class='tooltip'>for (MachineOperand &amp;Op : I.operands())<span class='tooltip-content'>49.0k</span></div> {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L358' href='#L358'><span>358:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>157k</span>, <span class='None'>False</span>: <span class='covered-line'>49.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='covered-line'><pre>157k</pre></td><td class='code'><pre>      if (!Op.isReg() || <div class='tooltip'>!Op.isUse()<span class='tooltip-content'>126k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L359' href='#L359'><span>359:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30.8k</span>, <span class='None'>False</span>: <span class='covered-line'>126k</span>]
  Branch (<span class='line-number'><a name='L359' href='#L359'><span>359:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50.2k</span>, <span class='None'>False</span>: <span class='covered-line'>76.5k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L359'><span>359:11</span></a></span>) to (<span class='line-number'><a href='#L359'><span>359:37</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (359:11)
     Condition C2 --> (359:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='covered-line'><pre>81.0k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='covered-line'><pre>76.5k</pre></td><td class='code'><pre>      assert(Op.getSubReg() == 0 &amp;&amp; &quot;Should have physical registers only&quot;);</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='covered-line'><pre>76.5k</pre></td><td class='code'><pre>      bool Live = !LPR.available(Op.getReg());</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>76.5k</pre></td><td class='code'><pre>      Op.setIsKill(!Live);</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='covered-line'><pre>76.5k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>49.0k</pre></td><td class='code'><pre>    LPR.stepBackward(I);</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>49.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='covered-line'><pre>7.41k</pre></td><td class='code'><pre>  return Changed;</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>7.41k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='covered-line'><pre>4.68k</pre></td><td class='code'><pre>bool HexagonGenMux::runOnMachineFunction(MachineFunction &amp;MF) {</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='covered-line'><pre>4.68k</pre></td><td class='code'><pre>  if (skipFunction(MF.getFunction()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L372' href='#L372'><span>372:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>73</span>, <span class='None'>False</span>: <span class='covered-line'>4.61k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='covered-line'><pre>4.61k</pre></td><td class='code'><pre>  HII = MF.getSubtarget&lt;HexagonSubtarget&gt;().getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='covered-line'><pre>4.61k</pre></td><td class='code'><pre>  HRI = MF.getSubtarget&lt;HexagonSubtarget&gt;().getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='covered-line'><pre>4.61k</pre></td><td class='code'><pre>  bool Changed = false;</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>4.61k</pre></td><td class='code'><pre>  for (auto &amp;I : MF)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L377' href='#L377'><span>377:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.41k</span>, <span class='None'>False</span>: <span class='covered-line'>4.61k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>7.41k</pre></td><td class='code'><pre>    Changed |= genMuxInBlock(I);</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>4.61k</pre></td><td class='code'><pre>  return Changed;</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>4.68k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>FunctionPass *llvm::createHexagonGenMux() {</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>  return new HexagonGenMux();</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>