
Lenna-Bardia-MCU-Board.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e810  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004fc  0800e9a0  0800e9a0  0001e9a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ee9c  0800ee9c  00020294  2**0
                  CONTENTS
  4 .ARM          00000008  0800ee9c  0800ee9c  0001ee9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800eea4  0800eea4  00020294  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800eea4  0800eea4  0001eea4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800eea8  0800eea8  0001eea8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000294  20000000  0800eeac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020294  2**0
                  CONTENTS
 10 .bss          00000730  20000294  20000294  00020294  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200009c4  200009c4  00020294  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020294  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c30e  00000000  00000000  000202c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003aea  00000000  00000000  0003c5d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001688  00000000  00000000  000400c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000014f8  00000000  00000000  00041748  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026b35  00000000  00000000  00042c40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d1f4  00000000  00000000  00069775  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e58c7  00000000  00000000  00086969  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0016c230  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000073fc  00000000  00000000  0016c280  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000294 	.word	0x20000294
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e988 	.word	0x0800e988

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000298 	.word	0x20000298
 80001cc:	0800e988 	.word	0x0800e988

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ffe:	463b      	mov	r3, r7
 8001000:	2200      	movs	r2, #0
 8001002:	601a      	str	r2, [r3, #0]
 8001004:	605a      	str	r2, [r3, #4]
 8001006:	609a      	str	r2, [r3, #8]
 8001008:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800100a:	4b21      	ldr	r3, [pc, #132]	; (8001090 <MX_ADC1_Init+0x98>)
 800100c:	4a21      	ldr	r2, [pc, #132]	; (8001094 <MX_ADC1_Init+0x9c>)
 800100e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001010:	4b1f      	ldr	r3, [pc, #124]	; (8001090 <MX_ADC1_Init+0x98>)
 8001012:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001016:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001018:	4b1d      	ldr	r3, [pc, #116]	; (8001090 <MX_ADC1_Init+0x98>)
 800101a:	2200      	movs	r2, #0
 800101c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800101e:	4b1c      	ldr	r3, [pc, #112]	; (8001090 <MX_ADC1_Init+0x98>)
 8001020:	2200      	movs	r2, #0
 8001022:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001024:	4b1a      	ldr	r3, [pc, #104]	; (8001090 <MX_ADC1_Init+0x98>)
 8001026:	2200      	movs	r2, #0
 8001028:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800102a:	4b19      	ldr	r3, [pc, #100]	; (8001090 <MX_ADC1_Init+0x98>)
 800102c:	2200      	movs	r2, #0
 800102e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001032:	4b17      	ldr	r3, [pc, #92]	; (8001090 <MX_ADC1_Init+0x98>)
 8001034:	2200      	movs	r2, #0
 8001036:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001038:	4b15      	ldr	r3, [pc, #84]	; (8001090 <MX_ADC1_Init+0x98>)
 800103a:	4a17      	ldr	r2, [pc, #92]	; (8001098 <MX_ADC1_Init+0xa0>)
 800103c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800103e:	4b14      	ldr	r3, [pc, #80]	; (8001090 <MX_ADC1_Init+0x98>)
 8001040:	2200      	movs	r2, #0
 8001042:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001044:	4b12      	ldr	r3, [pc, #72]	; (8001090 <MX_ADC1_Init+0x98>)
 8001046:	2201      	movs	r2, #1
 8001048:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800104a:	4b11      	ldr	r3, [pc, #68]	; (8001090 <MX_ADC1_Init+0x98>)
 800104c:	2200      	movs	r2, #0
 800104e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001052:	4b0f      	ldr	r3, [pc, #60]	; (8001090 <MX_ADC1_Init+0x98>)
 8001054:	2201      	movs	r2, #1
 8001056:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001058:	480d      	ldr	r0, [pc, #52]	; (8001090 <MX_ADC1_Init+0x98>)
 800105a:	f001 ffdf 	bl	800301c <HAL_ADC_Init>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d001      	beq.n	8001068 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001064:	f000 fcb2 	bl	80019cc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001068:	2305      	movs	r3, #5
 800106a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800106c:	2301      	movs	r3, #1
 800106e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001070:	2300      	movs	r3, #0
 8001072:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001074:	463b      	mov	r3, r7
 8001076:	4619      	mov	r1, r3
 8001078:	4805      	ldr	r0, [pc, #20]	; (8001090 <MX_ADC1_Init+0x98>)
 800107a:	f002 f813 	bl	80030a4 <HAL_ADC_ConfigChannel>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001084:	f000 fca2 	bl	80019cc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001088:	bf00      	nop
 800108a:	3710      	adds	r7, #16
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	200002b0 	.word	0x200002b0
 8001094:	40012000 	.word	0x40012000
 8001098:	0f000001 	.word	0x0f000001

0800109c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b08a      	sub	sp, #40	; 0x28
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010a4:	f107 0314 	add.w	r3, r7, #20
 80010a8:	2200      	movs	r2, #0
 80010aa:	601a      	str	r2, [r3, #0]
 80010ac:	605a      	str	r2, [r3, #4]
 80010ae:	609a      	str	r2, [r3, #8]
 80010b0:	60da      	str	r2, [r3, #12]
 80010b2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	4a17      	ldr	r2, [pc, #92]	; (8001118 <HAL_ADC_MspInit+0x7c>)
 80010ba:	4293      	cmp	r3, r2
 80010bc:	d127      	bne.n	800110e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010be:	2300      	movs	r3, #0
 80010c0:	613b      	str	r3, [r7, #16]
 80010c2:	4b16      	ldr	r3, [pc, #88]	; (800111c <HAL_ADC_MspInit+0x80>)
 80010c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010c6:	4a15      	ldr	r2, [pc, #84]	; (800111c <HAL_ADC_MspInit+0x80>)
 80010c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010cc:	6453      	str	r3, [r2, #68]	; 0x44
 80010ce:	4b13      	ldr	r3, [pc, #76]	; (800111c <HAL_ADC_MspInit+0x80>)
 80010d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010d6:	613b      	str	r3, [r7, #16]
 80010d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010da:	2300      	movs	r3, #0
 80010dc:	60fb      	str	r3, [r7, #12]
 80010de:	4b0f      	ldr	r3, [pc, #60]	; (800111c <HAL_ADC_MspInit+0x80>)
 80010e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e2:	4a0e      	ldr	r2, [pc, #56]	; (800111c <HAL_ADC_MspInit+0x80>)
 80010e4:	f043 0301 	orr.w	r3, r3, #1
 80010e8:	6313      	str	r3, [r2, #48]	; 0x30
 80010ea:	4b0c      	ldr	r3, [pc, #48]	; (800111c <HAL_ADC_MspInit+0x80>)
 80010ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ee:	f003 0301 	and.w	r3, r3, #1
 80010f2:	60fb      	str	r3, [r7, #12]
 80010f4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = Battery_ADC_Pin;
 80010f6:	2320      	movs	r3, #32
 80010f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010fa:	2303      	movs	r3, #3
 80010fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fe:	2300      	movs	r3, #0
 8001100:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Battery_ADC_GPIO_Port, &GPIO_InitStruct);
 8001102:	f107 0314 	add.w	r3, r7, #20
 8001106:	4619      	mov	r1, r3
 8001108:	4805      	ldr	r0, [pc, #20]	; (8001120 <HAL_ADC_MspInit+0x84>)
 800110a:	f002 fec3 	bl	8003e94 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800110e:	bf00      	nop
 8001110:	3728      	adds	r7, #40	; 0x28
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	40012000 	.word	0x40012000
 800111c:	40023800 	.word	0x40023800
 8001120:	40020000 	.word	0x40020000

08001124 <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001128:	4b1f      	ldr	r3, [pc, #124]	; (80011a8 <MX_ETH_Init+0x84>)
 800112a:	4a20      	ldr	r2, [pc, #128]	; (80011ac <MX_ETH_Init+0x88>)
 800112c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800112e:	4b20      	ldr	r3, [pc, #128]	; (80011b0 <MX_ETH_Init+0x8c>)
 8001130:	2200      	movs	r2, #0
 8001132:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001134:	4b1e      	ldr	r3, [pc, #120]	; (80011b0 <MX_ETH_Init+0x8c>)
 8001136:	2280      	movs	r2, #128	; 0x80
 8001138:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800113a:	4b1d      	ldr	r3, [pc, #116]	; (80011b0 <MX_ETH_Init+0x8c>)
 800113c:	22e1      	movs	r2, #225	; 0xe1
 800113e:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8001140:	4b1b      	ldr	r3, [pc, #108]	; (80011b0 <MX_ETH_Init+0x8c>)
 8001142:	2200      	movs	r2, #0
 8001144:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8001146:	4b1a      	ldr	r3, [pc, #104]	; (80011b0 <MX_ETH_Init+0x8c>)
 8001148:	2200      	movs	r2, #0
 800114a:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 800114c:	4b18      	ldr	r3, [pc, #96]	; (80011b0 <MX_ETH_Init+0x8c>)
 800114e:	2200      	movs	r2, #0
 8001150:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8001152:	4b15      	ldr	r3, [pc, #84]	; (80011a8 <MX_ETH_Init+0x84>)
 8001154:	4a16      	ldr	r2, [pc, #88]	; (80011b0 <MX_ETH_Init+0x8c>)
 8001156:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001158:	4b13      	ldr	r3, [pc, #76]	; (80011a8 <MX_ETH_Init+0x84>)
 800115a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800115e:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001160:	4b11      	ldr	r3, [pc, #68]	; (80011a8 <MX_ETH_Init+0x84>)
 8001162:	4a14      	ldr	r2, [pc, #80]	; (80011b4 <MX_ETH_Init+0x90>)
 8001164:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001166:	4b10      	ldr	r3, [pc, #64]	; (80011a8 <MX_ETH_Init+0x84>)
 8001168:	4a13      	ldr	r2, [pc, #76]	; (80011b8 <MX_ETH_Init+0x94>)
 800116a:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 800116c:	4b0e      	ldr	r3, [pc, #56]	; (80011a8 <MX_ETH_Init+0x84>)
 800116e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8001172:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001174:	480c      	ldr	r0, [pc, #48]	; (80011a8 <MX_ETH_Init+0x84>)
 8001176:	f002 fb65 	bl	8003844 <HAL_ETH_Init>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8001180:	f000 fc24 	bl	80019cc <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001184:	2238      	movs	r2, #56	; 0x38
 8001186:	2100      	movs	r1, #0
 8001188:	480c      	ldr	r0, [pc, #48]	; (80011bc <MX_ETH_Init+0x98>)
 800118a:	f008 ff85 	bl	800a098 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800118e:	4b0b      	ldr	r3, [pc, #44]	; (80011bc <MX_ETH_Init+0x98>)
 8001190:	2221      	movs	r2, #33	; 0x21
 8001192:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001194:	4b09      	ldr	r3, [pc, #36]	; (80011bc <MX_ETH_Init+0x98>)
 8001196:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 800119a:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800119c:	4b07      	ldr	r3, [pc, #28]	; (80011bc <MX_ETH_Init+0x98>)
 800119e:	2200      	movs	r2, #0
 80011a0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80011a2:	bf00      	nop
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	20000470 	.word	0x20000470
 80011ac:	40028000 	.word	0x40028000
 80011b0:	20000520 	.word	0x20000520
 80011b4:	20000398 	.word	0x20000398
 80011b8:	200002f8 	.word	0x200002f8
 80011bc:	20000438 	.word	0x20000438

080011c0 <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b08e      	sub	sp, #56	; 0x38
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	605a      	str	r2, [r3, #4]
 80011d2:	609a      	str	r2, [r3, #8]
 80011d4:	60da      	str	r2, [r3, #12]
 80011d6:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4a46      	ldr	r2, [pc, #280]	; (80012f8 <HAL_ETH_MspInit+0x138>)
 80011de:	4293      	cmp	r3, r2
 80011e0:	f040 8085 	bne.w	80012ee <HAL_ETH_MspInit+0x12e>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80011e4:	2300      	movs	r3, #0
 80011e6:	623b      	str	r3, [r7, #32]
 80011e8:	4b44      	ldr	r3, [pc, #272]	; (80012fc <HAL_ETH_MspInit+0x13c>)
 80011ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ec:	4a43      	ldr	r2, [pc, #268]	; (80012fc <HAL_ETH_MspInit+0x13c>)
 80011ee:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80011f2:	6313      	str	r3, [r2, #48]	; 0x30
 80011f4:	4b41      	ldr	r3, [pc, #260]	; (80012fc <HAL_ETH_MspInit+0x13c>)
 80011f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011fc:	623b      	str	r3, [r7, #32]
 80011fe:	6a3b      	ldr	r3, [r7, #32]
 8001200:	2300      	movs	r3, #0
 8001202:	61fb      	str	r3, [r7, #28]
 8001204:	4b3d      	ldr	r3, [pc, #244]	; (80012fc <HAL_ETH_MspInit+0x13c>)
 8001206:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001208:	4a3c      	ldr	r2, [pc, #240]	; (80012fc <HAL_ETH_MspInit+0x13c>)
 800120a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800120e:	6313      	str	r3, [r2, #48]	; 0x30
 8001210:	4b3a      	ldr	r3, [pc, #232]	; (80012fc <HAL_ETH_MspInit+0x13c>)
 8001212:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001214:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001218:	61fb      	str	r3, [r7, #28]
 800121a:	69fb      	ldr	r3, [r7, #28]
 800121c:	2300      	movs	r3, #0
 800121e:	61bb      	str	r3, [r7, #24]
 8001220:	4b36      	ldr	r3, [pc, #216]	; (80012fc <HAL_ETH_MspInit+0x13c>)
 8001222:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001224:	4a35      	ldr	r2, [pc, #212]	; (80012fc <HAL_ETH_MspInit+0x13c>)
 8001226:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800122a:	6313      	str	r3, [r2, #48]	; 0x30
 800122c:	4b33      	ldr	r3, [pc, #204]	; (80012fc <HAL_ETH_MspInit+0x13c>)
 800122e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001230:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001234:	61bb      	str	r3, [r7, #24]
 8001236:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001238:	2300      	movs	r3, #0
 800123a:	617b      	str	r3, [r7, #20]
 800123c:	4b2f      	ldr	r3, [pc, #188]	; (80012fc <HAL_ETH_MspInit+0x13c>)
 800123e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001240:	4a2e      	ldr	r2, [pc, #184]	; (80012fc <HAL_ETH_MspInit+0x13c>)
 8001242:	f043 0304 	orr.w	r3, r3, #4
 8001246:	6313      	str	r3, [r2, #48]	; 0x30
 8001248:	4b2c      	ldr	r3, [pc, #176]	; (80012fc <HAL_ETH_MspInit+0x13c>)
 800124a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124c:	f003 0304 	and.w	r3, r3, #4
 8001250:	617b      	str	r3, [r7, #20]
 8001252:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001254:	2300      	movs	r3, #0
 8001256:	613b      	str	r3, [r7, #16]
 8001258:	4b28      	ldr	r3, [pc, #160]	; (80012fc <HAL_ETH_MspInit+0x13c>)
 800125a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800125c:	4a27      	ldr	r2, [pc, #156]	; (80012fc <HAL_ETH_MspInit+0x13c>)
 800125e:	f043 0301 	orr.w	r3, r3, #1
 8001262:	6313      	str	r3, [r2, #48]	; 0x30
 8001264:	4b25      	ldr	r3, [pc, #148]	; (80012fc <HAL_ETH_MspInit+0x13c>)
 8001266:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001268:	f003 0301 	and.w	r3, r3, #1
 800126c:	613b      	str	r3, [r7, #16]
 800126e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001270:	2300      	movs	r3, #0
 8001272:	60fb      	str	r3, [r7, #12]
 8001274:	4b21      	ldr	r3, [pc, #132]	; (80012fc <HAL_ETH_MspInit+0x13c>)
 8001276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001278:	4a20      	ldr	r2, [pc, #128]	; (80012fc <HAL_ETH_MspInit+0x13c>)
 800127a:	f043 0302 	orr.w	r3, r3, #2
 800127e:	6313      	str	r3, [r2, #48]	; 0x30
 8001280:	4b1e      	ldr	r3, [pc, #120]	; (80012fc <HAL_ETH_MspInit+0x13c>)
 8001282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001284:	f003 0302 	and.w	r3, r3, #2
 8001288:	60fb      	str	r3, [r7, #12]
 800128a:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PB11     ------> ETH_TX_EN
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800128c:	2332      	movs	r3, #50	; 0x32
 800128e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001290:	2302      	movs	r3, #2
 8001292:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001294:	2300      	movs	r3, #0
 8001296:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001298:	2303      	movs	r3, #3
 800129a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800129c:	230b      	movs	r3, #11
 800129e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012a4:	4619      	mov	r1, r3
 80012a6:	4816      	ldr	r0, [pc, #88]	; (8001300 <HAL_ETH_MspInit+0x140>)
 80012a8:	f002 fdf4 	bl	8003e94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 80012ac:	2386      	movs	r3, #134	; 0x86
 80012ae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b0:	2302      	movs	r3, #2
 80012b2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b4:	2300      	movs	r3, #0
 80012b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012b8:	2303      	movs	r3, #3
 80012ba:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80012bc:	230b      	movs	r3, #11
 80012be:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012c4:	4619      	mov	r1, r3
 80012c6:	480f      	ldr	r0, [pc, #60]	; (8001304 <HAL_ETH_MspInit+0x144>)
 80012c8:	f002 fde4 	bl	8003e94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 80012cc:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80012d0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d2:	2302      	movs	r3, #2
 80012d4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d6:	2300      	movs	r3, #0
 80012d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012da:	2303      	movs	r3, #3
 80012dc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80012de:	230b      	movs	r3, #11
 80012e0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012e6:	4619      	mov	r1, r3
 80012e8:	4807      	ldr	r0, [pc, #28]	; (8001308 <HAL_ETH_MspInit+0x148>)
 80012ea:	f002 fdd3 	bl	8003e94 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 80012ee:	bf00      	nop
 80012f0:	3738      	adds	r7, #56	; 0x38
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	40028000 	.word	0x40028000
 80012fc:	40023800 	.word	0x40023800
 8001300:	40020800 	.word	0x40020800
 8001304:	40020000 	.word	0x40020000
 8001308:	40020400 	.word	0x40020400

0800130c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b08c      	sub	sp, #48	; 0x30
 8001310:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001312:	f107 031c 	add.w	r3, r7, #28
 8001316:	2200      	movs	r2, #0
 8001318:	601a      	str	r2, [r3, #0]
 800131a:	605a      	str	r2, [r3, #4]
 800131c:	609a      	str	r2, [r3, #8]
 800131e:	60da      	str	r2, [r3, #12]
 8001320:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001322:	2300      	movs	r3, #0
 8001324:	61bb      	str	r3, [r7, #24]
 8001326:	4b63      	ldr	r3, [pc, #396]	; (80014b4 <MX_GPIO_Init+0x1a8>)
 8001328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132a:	4a62      	ldr	r2, [pc, #392]	; (80014b4 <MX_GPIO_Init+0x1a8>)
 800132c:	f043 0310 	orr.w	r3, r3, #16
 8001330:	6313      	str	r3, [r2, #48]	; 0x30
 8001332:	4b60      	ldr	r3, [pc, #384]	; (80014b4 <MX_GPIO_Init+0x1a8>)
 8001334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001336:	f003 0310 	and.w	r3, r3, #16
 800133a:	61bb      	str	r3, [r7, #24]
 800133c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800133e:	2300      	movs	r3, #0
 8001340:	617b      	str	r3, [r7, #20]
 8001342:	4b5c      	ldr	r3, [pc, #368]	; (80014b4 <MX_GPIO_Init+0x1a8>)
 8001344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001346:	4a5b      	ldr	r2, [pc, #364]	; (80014b4 <MX_GPIO_Init+0x1a8>)
 8001348:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800134c:	6313      	str	r3, [r2, #48]	; 0x30
 800134e:	4b59      	ldr	r3, [pc, #356]	; (80014b4 <MX_GPIO_Init+0x1a8>)
 8001350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001352:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001356:	617b      	str	r3, [r7, #20]
 8001358:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800135a:	2300      	movs	r3, #0
 800135c:	613b      	str	r3, [r7, #16]
 800135e:	4b55      	ldr	r3, [pc, #340]	; (80014b4 <MX_GPIO_Init+0x1a8>)
 8001360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001362:	4a54      	ldr	r2, [pc, #336]	; (80014b4 <MX_GPIO_Init+0x1a8>)
 8001364:	f043 0304 	orr.w	r3, r3, #4
 8001368:	6313      	str	r3, [r2, #48]	; 0x30
 800136a:	4b52      	ldr	r3, [pc, #328]	; (80014b4 <MX_GPIO_Init+0x1a8>)
 800136c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800136e:	f003 0304 	and.w	r3, r3, #4
 8001372:	613b      	str	r3, [r7, #16]
 8001374:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001376:	2300      	movs	r3, #0
 8001378:	60fb      	str	r3, [r7, #12]
 800137a:	4b4e      	ldr	r3, [pc, #312]	; (80014b4 <MX_GPIO_Init+0x1a8>)
 800137c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800137e:	4a4d      	ldr	r2, [pc, #308]	; (80014b4 <MX_GPIO_Init+0x1a8>)
 8001380:	f043 0301 	orr.w	r3, r3, #1
 8001384:	6313      	str	r3, [r2, #48]	; 0x30
 8001386:	4b4b      	ldr	r3, [pc, #300]	; (80014b4 <MX_GPIO_Init+0x1a8>)
 8001388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138a:	f003 0301 	and.w	r3, r3, #1
 800138e:	60fb      	str	r3, [r7, #12]
 8001390:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001392:	2300      	movs	r3, #0
 8001394:	60bb      	str	r3, [r7, #8]
 8001396:	4b47      	ldr	r3, [pc, #284]	; (80014b4 <MX_GPIO_Init+0x1a8>)
 8001398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139a:	4a46      	ldr	r2, [pc, #280]	; (80014b4 <MX_GPIO_Init+0x1a8>)
 800139c:	f043 0302 	orr.w	r3, r3, #2
 80013a0:	6313      	str	r3, [r2, #48]	; 0x30
 80013a2:	4b44      	ldr	r3, [pc, #272]	; (80014b4 <MX_GPIO_Init+0x1a8>)
 80013a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a6:	f003 0302 	and.w	r3, r3, #2
 80013aa:	60bb      	str	r3, [r7, #8]
 80013ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013ae:	2300      	movs	r3, #0
 80013b0:	607b      	str	r3, [r7, #4]
 80013b2:	4b40      	ldr	r3, [pc, #256]	; (80014b4 <MX_GPIO_Init+0x1a8>)
 80013b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b6:	4a3f      	ldr	r2, [pc, #252]	; (80014b4 <MX_GPIO_Init+0x1a8>)
 80013b8:	f043 0308 	orr.w	r3, r3, #8
 80013bc:	6313      	str	r3, [r2, #48]	; 0x30
 80013be:	4b3d      	ldr	r3, [pc, #244]	; (80014b4 <MX_GPIO_Init+0x1a8>)
 80013c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c2:	f003 0308 	and.w	r3, r3, #8
 80013c6:	607b      	str	r3, [r7, #4]
 80013c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, TRIG_HC_3_Pin|TRIG_HC_4_Pin|GPIO_PIN_7|GPIO_PIN_8
 80013ca:	2200      	movs	r2, #0
 80013cc:	f64f 719b 	movw	r1, #65435	; 0xff9b
 80013d0:	4839      	ldr	r0, [pc, #228]	; (80014b8 <MX_GPIO_Init+0x1ac>)
 80013d2:	f002 fefb 	bl	80041cc <HAL_GPIO_WritePin>
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|TRIG_HC_1_Pin
                          |TRIG_HC_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Buzzer_Pin|GPIO_PIN_11, GPIO_PIN_RESET);
 80013d6:	2200      	movs	r2, #0
 80013d8:	f44f 6101 	mov.w	r1, #2064	; 0x810
 80013dc:	4837      	ldr	r0, [pc, #220]	; (80014bc <MX_GPIO_Init+0x1b0>)
 80013de:	f002 fef5 	bl	80041cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80013e2:	2200      	movs	r2, #0
 80013e4:	f24c 0103 	movw	r1, #49155	; 0xc003
 80013e8:	4835      	ldr	r0, [pc, #212]	; (80014c0 <MX_GPIO_Init+0x1b4>)
 80013ea:	f002 feef 	bl	80041cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80013ee:	2200      	movs	r2, #0
 80013f0:	f643 711b 	movw	r1, #16155	; 0x3f1b
 80013f4:	4833      	ldr	r0, [pc, #204]	; (80014c4 <MX_GPIO_Init+0x1b8>)
 80013f6:	f002 fee9 	bl	80041cc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PE7 PE8
                           PE9 PE10 PE11 PE12
                           PE13 PE14 PE15 PEPin
                           PEPin */
  GPIO_InitStruct.Pin = TRIG_HC_3_Pin|TRIG_HC_4_Pin|GPIO_PIN_7|GPIO_PIN_8
 80013fa:	f64f 739b 	movw	r3, #65435	; 0xff9b
 80013fe:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|TRIG_HC_1_Pin
                          |TRIG_HC_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001400:	2301      	movs	r3, #1
 8001402:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001404:	2300      	movs	r3, #0
 8001406:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001408:	2300      	movs	r3, #0
 800140a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800140c:	f107 031c 	add.w	r3, r7, #28
 8001410:	4619      	mov	r1, r3
 8001412:	4829      	ldr	r0, [pc, #164]	; (80014b8 <MX_GPIO_Init+0x1ac>)
 8001414:	f002 fd3e 	bl	8003e94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Buzzer_Pin;
 8001418:	2310      	movs	r3, #16
 800141a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800141c:	2301      	movs	r3, #1
 800141e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001420:	2302      	movs	r3, #2
 8001422:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001424:	2300      	movs	r3, #0
 8001426:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 8001428:	f107 031c 	add.w	r3, r7, #28
 800142c:	4619      	mov	r1, r3
 800142e:	4823      	ldr	r0, [pc, #140]	; (80014bc <MX_GPIO_Init+0x1b0>)
 8001430:	f002 fd30 	bl	8003e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_14|GPIO_PIN_15;
 8001434:	f24c 0303 	movw	r3, #49155	; 0xc003
 8001438:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800143a:	2301      	movs	r3, #1
 800143c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143e:	2300      	movs	r3, #0
 8001440:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001442:	2300      	movs	r3, #0
 8001444:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001446:	f107 031c 	add.w	r3, r7, #28
 800144a:	4619      	mov	r1, r3
 800144c:	481c      	ldr	r0, [pc, #112]	; (80014c0 <MX_GPIO_Init+0x1b4>)
 800144e:	f002 fd21 	bl	8003e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PDPin PDPin
                           PDPin PDPin */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001452:	f643 731b 	movw	r3, #16155	; 0x3f1b
 8001456:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|MOTOR2_B_Pin|MOTOR2_A_Pin
                          |MOTOR1_B_Pin|MOTOR1_A_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001458:	2301      	movs	r3, #1
 800145a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145c:	2300      	movs	r3, #0
 800145e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001460:	2300      	movs	r3, #0
 8001462:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001464:	f107 031c 	add.w	r3, r7, #28
 8001468:	4619      	mov	r1, r3
 800146a:	4816      	ldr	r0, [pc, #88]	; (80014c4 <MX_GPIO_Init+0x1b8>)
 800146c:	f002 fd12 	bl	8003e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001470:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001474:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001476:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800147a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147c:	2300      	movs	r3, #0
 800147e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001480:	f107 031c 	add.w	r3, r7, #28
 8001484:	4619      	mov	r1, r3
 8001486:	480f      	ldr	r0, [pc, #60]	; (80014c4 <MX_GPIO_Init+0x1b8>)
 8001488:	f002 fd04 	bl	8003e94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 800148c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001490:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001492:	2301      	movs	r3, #1
 8001494:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001496:	2300      	movs	r3, #0
 8001498:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800149a:	2300      	movs	r3, #0
 800149c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800149e:	f107 031c 	add.w	r3, r7, #28
 80014a2:	4619      	mov	r1, r3
 80014a4:	4805      	ldr	r0, [pc, #20]	; (80014bc <MX_GPIO_Init+0x1b0>)
 80014a6:	f002 fcf5 	bl	8003e94 <HAL_GPIO_Init>

}
 80014aa:	bf00      	nop
 80014ac:	3730      	adds	r7, #48	; 0x30
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	40023800 	.word	0x40023800
 80014b8:	40021000 	.word	0x40021000
 80014bc:	40020000 	.word	0x40020000
 80014c0:	40020400 	.word	0x40020400
 80014c4:	40020c00 	.word	0x40020c00

080014c8 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014cc:	4b12      	ldr	r3, [pc, #72]	; (8001518 <MX_I2C1_Init+0x50>)
 80014ce:	4a13      	ldr	r2, [pc, #76]	; (800151c <MX_I2C1_Init+0x54>)
 80014d0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80014d2:	4b11      	ldr	r3, [pc, #68]	; (8001518 <MX_I2C1_Init+0x50>)
 80014d4:	4a12      	ldr	r2, [pc, #72]	; (8001520 <MX_I2C1_Init+0x58>)
 80014d6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014d8:	4b0f      	ldr	r3, [pc, #60]	; (8001518 <MX_I2C1_Init+0x50>)
 80014da:	2200      	movs	r2, #0
 80014dc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80014de:	4b0e      	ldr	r3, [pc, #56]	; (8001518 <MX_I2C1_Init+0x50>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014e4:	4b0c      	ldr	r3, [pc, #48]	; (8001518 <MX_I2C1_Init+0x50>)
 80014e6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80014ea:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014ec:	4b0a      	ldr	r3, [pc, #40]	; (8001518 <MX_I2C1_Init+0x50>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80014f2:	4b09      	ldr	r3, [pc, #36]	; (8001518 <MX_I2C1_Init+0x50>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014f8:	4b07      	ldr	r3, [pc, #28]	; (8001518 <MX_I2C1_Init+0x50>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014fe:	4b06      	ldr	r3, [pc, #24]	; (8001518 <MX_I2C1_Init+0x50>)
 8001500:	2200      	movs	r2, #0
 8001502:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001504:	4804      	ldr	r0, [pc, #16]	; (8001518 <MX_I2C1_Init+0x50>)
 8001506:	f002 fe7b 	bl	8004200 <HAL_I2C_Init>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001510:	f000 fa5c 	bl	80019cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001514:	bf00      	nop
 8001516:	bd80      	pop	{r7, pc}
 8001518:	20000528 	.word	0x20000528
 800151c:	40005400 	.word	0x40005400
 8001520:	000186a0 	.word	0x000186a0

08001524 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001528:	4b12      	ldr	r3, [pc, #72]	; (8001574 <MX_I2C3_Init+0x50>)
 800152a:	4a13      	ldr	r2, [pc, #76]	; (8001578 <MX_I2C3_Init+0x54>)
 800152c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 800152e:	4b11      	ldr	r3, [pc, #68]	; (8001574 <MX_I2C3_Init+0x50>)
 8001530:	4a12      	ldr	r2, [pc, #72]	; (800157c <MX_I2C3_Init+0x58>)
 8001532:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001534:	4b0f      	ldr	r3, [pc, #60]	; (8001574 <MX_I2C3_Init+0x50>)
 8001536:	2200      	movs	r2, #0
 8001538:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800153a:	4b0e      	ldr	r3, [pc, #56]	; (8001574 <MX_I2C3_Init+0x50>)
 800153c:	2200      	movs	r2, #0
 800153e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001540:	4b0c      	ldr	r3, [pc, #48]	; (8001574 <MX_I2C3_Init+0x50>)
 8001542:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001546:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001548:	4b0a      	ldr	r3, [pc, #40]	; (8001574 <MX_I2C3_Init+0x50>)
 800154a:	2200      	movs	r2, #0
 800154c:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800154e:	4b09      	ldr	r3, [pc, #36]	; (8001574 <MX_I2C3_Init+0x50>)
 8001550:	2200      	movs	r2, #0
 8001552:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001554:	4b07      	ldr	r3, [pc, #28]	; (8001574 <MX_I2C3_Init+0x50>)
 8001556:	2200      	movs	r2, #0
 8001558:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800155a:	4b06      	ldr	r3, [pc, #24]	; (8001574 <MX_I2C3_Init+0x50>)
 800155c:	2200      	movs	r2, #0
 800155e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001560:	4804      	ldr	r0, [pc, #16]	; (8001574 <MX_I2C3_Init+0x50>)
 8001562:	f002 fe4d 	bl	8004200 <HAL_I2C_Init>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 800156c:	f000 fa2e 	bl	80019cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001570:	bf00      	nop
 8001572:	bd80      	pop	{r7, pc}
 8001574:	2000057c 	.word	0x2000057c
 8001578:	40005c00 	.word	0x40005c00
 800157c:	000186a0 	.word	0x000186a0

08001580 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b08c      	sub	sp, #48	; 0x30
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001588:	f107 031c 	add.w	r3, r7, #28
 800158c:	2200      	movs	r2, #0
 800158e:	601a      	str	r2, [r3, #0]
 8001590:	605a      	str	r2, [r3, #4]
 8001592:	609a      	str	r2, [r3, #8]
 8001594:	60da      	str	r2, [r3, #12]
 8001596:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4a4a      	ldr	r2, [pc, #296]	; (80016c8 <HAL_I2C_MspInit+0x148>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d12c      	bne.n	80015fc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015a2:	2300      	movs	r3, #0
 80015a4:	61bb      	str	r3, [r7, #24]
 80015a6:	4b49      	ldr	r3, [pc, #292]	; (80016cc <HAL_I2C_MspInit+0x14c>)
 80015a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015aa:	4a48      	ldr	r2, [pc, #288]	; (80016cc <HAL_I2C_MspInit+0x14c>)
 80015ac:	f043 0302 	orr.w	r3, r3, #2
 80015b0:	6313      	str	r3, [r2, #48]	; 0x30
 80015b2:	4b46      	ldr	r3, [pc, #280]	; (80016cc <HAL_I2C_MspInit+0x14c>)
 80015b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b6:	f003 0302 	and.w	r3, r3, #2
 80015ba:	61bb      	str	r3, [r7, #24]
 80015bc:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = JET_I2C_SCL_Pin|JET_I2C_SDA_Pin;
 80015be:	23c0      	movs	r3, #192	; 0xc0
 80015c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015c2:	2312      	movs	r3, #18
 80015c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c6:	2300      	movs	r3, #0
 80015c8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015ca:	2303      	movs	r3, #3
 80015cc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80015ce:	2304      	movs	r3, #4
 80015d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015d2:	f107 031c 	add.w	r3, r7, #28
 80015d6:	4619      	mov	r1, r3
 80015d8:	483d      	ldr	r0, [pc, #244]	; (80016d0 <HAL_I2C_MspInit+0x150>)
 80015da:	f002 fc5b 	bl	8003e94 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015de:	2300      	movs	r3, #0
 80015e0:	617b      	str	r3, [r7, #20]
 80015e2:	4b3a      	ldr	r3, [pc, #232]	; (80016cc <HAL_I2C_MspInit+0x14c>)
 80015e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e6:	4a39      	ldr	r2, [pc, #228]	; (80016cc <HAL_I2C_MspInit+0x14c>)
 80015e8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80015ec:	6413      	str	r3, [r2, #64]	; 0x40
 80015ee:	4b37      	ldr	r3, [pc, #220]	; (80016cc <HAL_I2C_MspInit+0x14c>)
 80015f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015f6:	617b      	str	r3, [r7, #20]
 80015f8:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80015fa:	e060      	b.n	80016be <HAL_I2C_MspInit+0x13e>
  else if(i2cHandle->Instance==I2C3)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a34      	ldr	r2, [pc, #208]	; (80016d4 <HAL_I2C_MspInit+0x154>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d15b      	bne.n	80016be <HAL_I2C_MspInit+0x13e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001606:	2300      	movs	r3, #0
 8001608:	613b      	str	r3, [r7, #16]
 800160a:	4b30      	ldr	r3, [pc, #192]	; (80016cc <HAL_I2C_MspInit+0x14c>)
 800160c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160e:	4a2f      	ldr	r2, [pc, #188]	; (80016cc <HAL_I2C_MspInit+0x14c>)
 8001610:	f043 0304 	orr.w	r3, r3, #4
 8001614:	6313      	str	r3, [r2, #48]	; 0x30
 8001616:	4b2d      	ldr	r3, [pc, #180]	; (80016cc <HAL_I2C_MspInit+0x14c>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161a:	f003 0304 	and.w	r3, r3, #4
 800161e:	613b      	str	r3, [r7, #16]
 8001620:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001622:	2300      	movs	r3, #0
 8001624:	60fb      	str	r3, [r7, #12]
 8001626:	4b29      	ldr	r3, [pc, #164]	; (80016cc <HAL_I2C_MspInit+0x14c>)
 8001628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162a:	4a28      	ldr	r2, [pc, #160]	; (80016cc <HAL_I2C_MspInit+0x14c>)
 800162c:	f043 0301 	orr.w	r3, r3, #1
 8001630:	6313      	str	r3, [r2, #48]	; 0x30
 8001632:	4b26      	ldr	r3, [pc, #152]	; (80016cc <HAL_I2C_MspInit+0x14c>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001636:	f003 0301 	and.w	r3, r3, #1
 800163a:	60fb      	str	r3, [r7, #12]
 800163c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BUS_SDA_Pin;
 800163e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001642:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001644:	2312      	movs	r3, #18
 8001646:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001648:	2300      	movs	r3, #0
 800164a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800164c:	2303      	movs	r3, #3
 800164e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001650:	2304      	movs	r3, #4
 8001652:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(BUS_SDA_GPIO_Port, &GPIO_InitStruct);
 8001654:	f107 031c 	add.w	r3, r7, #28
 8001658:	4619      	mov	r1, r3
 800165a:	481f      	ldr	r0, [pc, #124]	; (80016d8 <HAL_I2C_MspInit+0x158>)
 800165c:	f002 fc1a 	bl	8003e94 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = BUS_SCL_Pin;
 8001660:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001664:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001666:	2312      	movs	r3, #18
 8001668:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166a:	2300      	movs	r3, #0
 800166c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800166e:	2303      	movs	r3, #3
 8001670:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001672:	2304      	movs	r3, #4
 8001674:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(BUS_SCL_GPIO_Port, &GPIO_InitStruct);
 8001676:	f107 031c 	add.w	r3, r7, #28
 800167a:	4619      	mov	r1, r3
 800167c:	4817      	ldr	r0, [pc, #92]	; (80016dc <HAL_I2C_MspInit+0x15c>)
 800167e:	f002 fc09 	bl	8003e94 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001682:	2300      	movs	r3, #0
 8001684:	60bb      	str	r3, [r7, #8]
 8001686:	4b11      	ldr	r3, [pc, #68]	; (80016cc <HAL_I2C_MspInit+0x14c>)
 8001688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800168a:	4a10      	ldr	r2, [pc, #64]	; (80016cc <HAL_I2C_MspInit+0x14c>)
 800168c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001690:	6413      	str	r3, [r2, #64]	; 0x40
 8001692:	4b0e      	ldr	r3, [pc, #56]	; (80016cc <HAL_I2C_MspInit+0x14c>)
 8001694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001696:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800169a:	60bb      	str	r3, [r7, #8]
 800169c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 0, 0);
 800169e:	2200      	movs	r2, #0
 80016a0:	2100      	movs	r1, #0
 80016a2:	2048      	movs	r0, #72	; 0x48
 80016a4:	f001 fff7 	bl	8003696 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 80016a8:	2048      	movs	r0, #72	; 0x48
 80016aa:	f002 f810 	bl	80036ce <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C3_ER_IRQn, 0, 0);
 80016ae:	2200      	movs	r2, #0
 80016b0:	2100      	movs	r1, #0
 80016b2:	2049      	movs	r0, #73	; 0x49
 80016b4:	f001 ffef 	bl	8003696 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 80016b8:	2049      	movs	r0, #73	; 0x49
 80016ba:	f002 f808 	bl	80036ce <HAL_NVIC_EnableIRQ>
}
 80016be:	bf00      	nop
 80016c0:	3730      	adds	r7, #48	; 0x30
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	40005400 	.word	0x40005400
 80016cc:	40023800 	.word	0x40023800
 80016d0:	40020400 	.word	0x40020400
 80016d4:	40005c00 	.word	0x40005c00
 80016d8:	40020800 	.word	0x40020800
 80016dc:	40020000 	.word	0x40020000

080016e0 <__io_putchar>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// ####################   UART Tx -> printf   ####################
PUTCHAR_PROTOTYPE
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 80016e8:	1d39      	adds	r1, r7, #4
 80016ea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016ee:	2201      	movs	r2, #1
 80016f0:	4803      	ldr	r0, [pc, #12]	; (8001700 <__io_putchar+0x20>)
 80016f2:	f007 fc7c 	bl	8008fee <HAL_UART_Transmit>

  return ch;
 80016f6:	687b      	ldr	r3, [r7, #4]
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	3708      	adds	r7, #8
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	20000928 	.word	0x20000928

08001704 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001704:	b590      	push	{r4, r7, lr}
 8001706:	b085      	sub	sp, #20
 8001708:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800170a:	f001 fbf1 	bl	8002ef0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800170e:	f000 f89b 	bl	8001848 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001712:	f7ff fdfb 	bl	800130c <MX_GPIO_Init>
  MX_ADC1_Init();
 8001716:	f7ff fc6f 	bl	8000ff8 <MX_ADC1_Init>
  MX_ETH_Init();
 800171a:	f7ff fd03 	bl	8001124 <MX_ETH_Init>
  MX_I2C1_Init();
 800171e:	f7ff fed3 	bl	80014c8 <MX_I2C1_Init>
  MX_I2C3_Init();
 8001722:	f7ff feff 	bl	8001524 <MX_I2C3_Init>
  MX_SPI2_Init();
 8001726:	f000 fa6f 	bl	8001c08 <MX_SPI2_Init>
  MX_SPI3_Init();
 800172a:	f000 faa3 	bl	8001c74 <MX_SPI3_Init>
  MX_TIM2_Init();
 800172e:	f000 fd21 	bl	8002174 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001732:	f000 fd73 	bl	800221c <MX_TIM3_Init>
  MX_TIM4_Init();
 8001736:	f000 fdc5 	bl	80022c4 <MX_TIM4_Init>
  MX_TIM8_Init();
 800173a:	f000 fe8d 	bl	8002458 <MX_TIM8_Init>
  MX_TIM9_Init();
 800173e:	f000 ff37 	bl	80025b0 <MX_TIM9_Init>
  MX_USART1_UART_Init();
 8001742:	f001 fa77 	bl	8002c34 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001746:	f001 fa9f 	bl	8002c88 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 800174a:	f000 fcc3 	bl	80020d4 <MX_TIM1_Init>
  MX_TIM5_Init();
 800174e:	f000 fe35 	bl	80023bc <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  LRL_Delay_Init();			// TIMER Initialization for Delay us
 8001752:	f001 fb49 	bl	8002de8 <LRL_Delay_Init>
  LRL_US_Init(us_front); 	// TIMER Initialization for Ultrasonics
 8001756:	4b2e      	ldr	r3, [pc, #184]	; (8001810 <main+0x10c>)
 8001758:	466c      	mov	r4, sp
 800175a:	f103 0210 	add.w	r2, r3, #16
 800175e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001760:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001764:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001766:	f001 f923 	bl	80029b0 <LRL_US_Init>

  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 800176a:	2100      	movs	r1, #0
 800176c:	4829      	ldr	r0, [pc, #164]	; (8001814 <main+0x110>)
 800176e:	f005 ffd1 	bl	8007714 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8001772:	2104      	movs	r1, #4
 8001774:	4827      	ldr	r0, [pc, #156]	; (8001814 <main+0x110>)
 8001776:	f005 ffcd 	bl	8007714 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 800177a:	213c      	movs	r1, #60	; 0x3c
 800177c:	4826      	ldr	r0, [pc, #152]	; (8001818 <main+0x114>)
 800177e:	f006 faaf 	bl	8007ce0 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8001782:	213c      	movs	r1, #60	; 0x3c
 8001784:	4825      	ldr	r0, [pc, #148]	; (800181c <main+0x118>)
 8001786:	f006 faab 	bl	8007ce0 <HAL_TIM_Encoder_Start>
//  HAL_TIM_Base_Init(&htim5);
  HAL_TIM_Base_Start_IT(&htim5);
 800178a:	4825      	ldr	r0, [pc, #148]	; (8001820 <main+0x11c>)
 800178c:	f005 fef8 	bl	8007580 <HAL_TIM_Base_Start_IT>
  HAL_I2C_Init(&hi2c3);
 8001790:	4824      	ldr	r0, [pc, #144]	; (8001824 <main+0x120>)
 8001792:	f002 fd35 	bl	8004200 <HAL_I2C_Init>

  //printf("Lenna Robotics Research Lab. \r\n");
  // HAL_Delay(1000);

// ####################   Encoder Initialization   ####################
  TIM2->CNT = 0;
 8001796:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800179a:	2200      	movs	r2, #0
 800179c:	625a      	str	r2, [r3, #36]	; 0x24
  TIM3->CNT = 0;
 800179e:	4b22      	ldr	r3, [pc, #136]	; (8001828 <main+0x124>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	625a      	str	r2, [r3, #36]	; 0x24
  encoder_tick[0] = (TIM2->CNT);
 80017a4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80017a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017aa:	b29a      	uxth	r2, r3
 80017ac:	4b1f      	ldr	r3, [pc, #124]	; (800182c <main+0x128>)
 80017ae:	801a      	strh	r2, [r3, #0]
  encoder_tick[1] = (TIM3->CNT);
 80017b0:	4b1d      	ldr	r3, [pc, #116]	; (8001828 <main+0x124>)
 80017b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017b4:	b29a      	uxth	r2, r3
 80017b6:	4b1d      	ldr	r3, [pc, #116]	; (800182c <main+0x128>)
 80017b8:	805a      	strh	r2, [r3, #2]
  // Receiving info from MATLAB SIMULINK for system identification and commands to run speed
  HAL_UART_Receive_IT(&huart1,&input_speed, 1); // getting the speed

 */

  LRL_PID_Init(&pid_motor_left,  1);
 80017ba:	2101      	movs	r1, #1
 80017bc:	481c      	ldr	r0, [pc, #112]	; (8001830 <main+0x12c>)
 80017be:	f000 fa03 	bl	8001bc8 <LRL_PID_Init>
  LRL_PID_Init(&pid_motor_right, 1);
 80017c2:	2101      	movs	r1, #1
 80017c4:	481b      	ldr	r0, [pc, #108]	; (8001834 <main+0x130>)
 80017c6:	f000 f9ff 	bl	8001bc8 <LRL_PID_Init>
  LRL_MPU6050_EnableBypass(&odom, 0);
 80017ca:	2100      	movs	r1, #0
 80017cc:	481a      	ldr	r0, [pc, #104]	; (8001838 <main+0x134>)
 80017ce:	f000 f9bd 	bl	8001b4c <LRL_MPU6050_EnableBypass>
  LRL_MPU6050_Init(&odom);
 80017d2:	4819      	ldr	r0, [pc, #100]	; (8001838 <main+0x134>)
 80017d4:	f000 f900 	bl	80019d8 <LRL_MPU6050_Init>
//	  HAL_I2C_Mem_Read(&hi2c3,0xD3,0x0F,1,&myimu,1,100);
//	  LRL_GY80_Init(&hi2c3,tstt);
//	  LRL_HMC5883L_ReadHeading(&odom);

//      sprintf(MSG,"the speed is : %3.2f\t %3.2f\t %3.2f\n\r", gy80.roll, gy80.pitch, gy80.yaw);
	  LRL_MPU6050_ReadAccel(&odom);
 80017d8:	4817      	ldr	r0, [pc, #92]	; (8001838 <main+0x134>)
 80017da:	f000 f95b 	bl	8001a94 <LRL_MPU6050_ReadAccel>
	  sprintf(MSG,"accel read: %04d \t %04d \t %04d \n\r", odom.accel.x, odom.accel.y, odom.accel.z);
 80017de:	4b16      	ldr	r3, [pc, #88]	; (8001838 <main+0x134>)
 80017e0:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 80017e4:	461a      	mov	r2, r3
 80017e6:	4b14      	ldr	r3, [pc, #80]	; (8001838 <main+0x134>)
 80017e8:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	; 0x2a
 80017ec:	4619      	mov	r1, r3
 80017ee:	4b12      	ldr	r3, [pc, #72]	; (8001838 <main+0x134>)
 80017f0:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 80017f4:	9300      	str	r3, [sp, #0]
 80017f6:	460b      	mov	r3, r1
 80017f8:	4910      	ldr	r1, [pc, #64]	; (800183c <main+0x138>)
 80017fa:	4811      	ldr	r0, [pc, #68]	; (8001840 <main+0x13c>)
 80017fc:	f009 fad4 	bl	800ada8 <siprintf>
//	  sprintf(MSG,"the speed is : %d\n\r", data[0]);
	  HAL_UART_Transmit(&huart1,MSG, sizeof(MSG),100);
 8001800:	2364      	movs	r3, #100	; 0x64
 8001802:	2280      	movs	r2, #128	; 0x80
 8001804:	490e      	ldr	r1, [pc, #56]	; (8001840 <main+0x13c>)
 8001806:	480f      	ldr	r0, [pc, #60]	; (8001844 <main+0x140>)
 8001808:	f007 fbf1 	bl	8008fee <HAL_UART_Transmit>
	  LRL_MPU6050_ReadAccel(&odom);
 800180c:	e7e4      	b.n	80017d8 <main+0xd4>
 800180e:	bf00      	nop
 8001810:	0800e9c4 	.word	0x0800e9c4
 8001814:	20000880 	.word	0x20000880
 8001818:	200007a8 	.word	0x200007a8
 800181c:	20000760 	.word	0x20000760
 8001820:	20000838 	.word	0x20000838
 8001824:	2000057c 	.word	0x2000057c
 8001828:	40000400 	.word	0x40000400
 800182c:	20000654 	.word	0x20000654
 8001830:	20000054 	.word	0x20000054
 8001834:	20000084 	.word	0x20000084
 8001838:	20000000 	.word	0x20000000
 800183c:	0800e9a0 	.word	0x0800e9a0
 8001840:	200005d0 	.word	0x200005d0
 8001844:	20000928 	.word	0x20000928

08001848 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b094      	sub	sp, #80	; 0x50
 800184c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800184e:	f107 0320 	add.w	r3, r7, #32
 8001852:	2230      	movs	r2, #48	; 0x30
 8001854:	2100      	movs	r1, #0
 8001856:	4618      	mov	r0, r3
 8001858:	f008 fc1e 	bl	800a098 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800185c:	f107 030c 	add.w	r3, r7, #12
 8001860:	2200      	movs	r2, #0
 8001862:	601a      	str	r2, [r3, #0]
 8001864:	605a      	str	r2, [r3, #4]
 8001866:	609a      	str	r2, [r3, #8]
 8001868:	60da      	str	r2, [r3, #12]
 800186a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800186c:	2300      	movs	r3, #0
 800186e:	60bb      	str	r3, [r7, #8]
 8001870:	4b28      	ldr	r3, [pc, #160]	; (8001914 <SystemClock_Config+0xcc>)
 8001872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001874:	4a27      	ldr	r2, [pc, #156]	; (8001914 <SystemClock_Config+0xcc>)
 8001876:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800187a:	6413      	str	r3, [r2, #64]	; 0x40
 800187c:	4b25      	ldr	r3, [pc, #148]	; (8001914 <SystemClock_Config+0xcc>)
 800187e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001880:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001884:	60bb      	str	r3, [r7, #8]
 8001886:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001888:	2300      	movs	r3, #0
 800188a:	607b      	str	r3, [r7, #4]
 800188c:	4b22      	ldr	r3, [pc, #136]	; (8001918 <SystemClock_Config+0xd0>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a21      	ldr	r2, [pc, #132]	; (8001918 <SystemClock_Config+0xd0>)
 8001892:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001896:	6013      	str	r3, [r2, #0]
 8001898:	4b1f      	ldr	r3, [pc, #124]	; (8001918 <SystemClock_Config+0xd0>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018a0:	607b      	str	r3, [r7, #4]
 80018a2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018a4:	2301      	movs	r3, #1
 80018a6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018a8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80018ac:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018ae:	2302      	movs	r3, #2
 80018b0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018b2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80018b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80018b8:	2319      	movs	r3, #25
 80018ba:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80018bc:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80018c0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018c2:	2302      	movs	r3, #2
 80018c4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80018c6:	2304      	movs	r3, #4
 80018c8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018ca:	f107 0320 	add.w	r3, r7, #32
 80018ce:	4618      	mov	r0, r3
 80018d0:	f005 f926 	bl	8006b20 <HAL_RCC_OscConfig>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <SystemClock_Config+0x96>
  {
    Error_Handler();
 80018da:	f000 f877 	bl	80019cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018de:	230f      	movs	r3, #15
 80018e0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018e2:	2302      	movs	r3, #2
 80018e4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018e6:	2300      	movs	r3, #0
 80018e8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80018ea:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80018ee:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80018f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018f4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80018f6:	f107 030c 	add.w	r3, r7, #12
 80018fa:	2105      	movs	r1, #5
 80018fc:	4618      	mov	r0, r3
 80018fe:	f005 fb87 	bl	8007010 <HAL_RCC_ClockConfig>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d001      	beq.n	800190c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001908:	f000 f860 	bl	80019cc <Error_Handler>
  }
}
 800190c:	bf00      	nop
 800190e:	3750      	adds	r7, #80	; 0x50
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}
 8001914:	40023800 	.word	0x40023800
 8001918:	40007000 	.word	0x40007000

0800191c <HAL_TIM_IC_CaptureCallback>:
/* USER CODE BEGIN 4 */

// ####################   Ultra Sonic Callback   ####################

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800191c:	b5b0      	push	{r4, r5, r7, lr}
 800191e:	b086      	sub	sp, #24
 8001920:	af04      	add	r7, sp, #16
 8001922:	6078      	str	r0, [r7, #4]
	// TIMER Input Capture Callback
	LRL_US_TMR_IC_ISR(htim, us_front);
 8001924:	4c07      	ldr	r4, [pc, #28]	; (8001944 <HAL_TIM_IC_CaptureCallback+0x28>)
 8001926:	466d      	mov	r5, sp
 8001928:	f104 030c 	add.w	r3, r4, #12
 800192c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800192e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001932:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001936:	6878      	ldr	r0, [r7, #4]
 8001938:	f001 f852 	bl	80029e0 <LRL_US_TMR_IC_ISR>
}
 800193c:	bf00      	nop
 800193e:	3708      	adds	r7, #8
 8001940:	46bd      	mov	sp, r7
 8001942:	bdb0      	pop	{r4, r5, r7, pc}
 8001944:	0800e9c4 	.word	0x0800e9c4

08001948 <HAL_UART_RxCpltCallback>:

// ####################   UART Receive Callback   ####################

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001948:	b580      	push	{r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart1,&input_speed, 1);
 8001950:	2201      	movs	r2, #1
 8001952:	4905      	ldr	r1, [pc, #20]	; (8001968 <HAL_UART_RxCpltCallback+0x20>)
 8001954:	4805      	ldr	r0, [pc, #20]	; (800196c <HAL_UART_RxCpltCallback+0x24>)
 8001956:	f007 fbdc 	bl	8009112 <HAL_UART_Receive_IT>
	flag_tx = 1;
 800195a:	4b05      	ldr	r3, [pc, #20]	; (8001970 <HAL_UART_RxCpltCallback+0x28>)
 800195c:	2201      	movs	r2, #1
 800195e:	701a      	strb	r2, [r3, #0]
}
 8001960:	bf00      	nop
 8001962:	3708      	adds	r7, #8
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}
 8001968:	20000650 	.word	0x20000650
 800196c:	20000928 	.word	0x20000928
 8001970:	20000658 	.word	0x20000658

08001974 <HAL_TIM_PeriodElapsedCallback>:

// ####################   Timer To Creat 0.01 Delay Callback   ####################

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim){
 8001974:	b480      	push	{r7}
 8001976:	b083      	sub	sp, #12
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
	if(htim == &htim5)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	4a06      	ldr	r2, [pc, #24]	; (8001998 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d102      	bne.n	800198a <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		pid_tim_flag = 1;
 8001984:	4b05      	ldr	r3, [pc, #20]	; (800199c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001986:	2201      	movs	r2, #1
 8001988:	701a      	strb	r2, [r3, #0]
	}

}
 800198a:	bf00      	nop
 800198c:	370c      	adds	r7, #12
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr
 8001996:	bf00      	nop
 8001998:	20000838 	.word	0x20000838
 800199c:	20000659 	.word	0x20000659

080019a0 <HAL_I2C_MemRxCpltCallback>:

// ####################   I2C Callback   ####################

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c){
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b082      	sub	sp, #8
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
if(hi2c == &hi2c3)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	4a06      	ldr	r2, [pc, #24]	; (80019c4 <HAL_I2C_MemRxCpltCallback+0x24>)
 80019ac:	4293      	cmp	r3, r2
 80019ae:	d105      	bne.n	80019bc <HAL_I2C_MemRxCpltCallback+0x1c>
	{
////		LRL_IMU_Read(&gy80);
		HAL_GPIO_WritePin(BLINK_LED_PORT, BLINK_LED_PIN, 1);
 80019b0:	2201      	movs	r2, #1
 80019b2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80019b6:	4804      	ldr	r0, [pc, #16]	; (80019c8 <HAL_I2C_MemRxCpltCallback+0x28>)
 80019b8:	f002 fc08 	bl	80041cc <HAL_GPIO_WritePin>
//	LRL_GYRO_Read(&gy80);
	}
}
 80019bc:	bf00      	nop
 80019be:	3708      	adds	r7, #8
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	2000057c 	.word	0x2000057c
 80019c8:	40020c00 	.word	0x40020c00

080019cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019d0:	b672      	cpsid	i
}
 80019d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019d4:	e7fe      	b.n	80019d4 <Error_Handler+0x8>
	...

080019d8 <LRL_MPU6050_Init>:
// #######################################################
// ####################  IMU MPU6050  ####################
// #######################################################

void LRL_MPU6050_Init(odom_cfgType * odom)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b086      	sub	sp, #24
 80019dc:	af04      	add	r7, sp, #16
 80019de:	6078      	str	r0, [r7, #4]
    HAL_I2C_Mem_Read(odom->hi2c, MPU_ADDR, WHO_AM_I, 1, &_imu_addr_check, 1, DELAY_TIMEOUT);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	6818      	ldr	r0, [r3, #0]
 80019e4:	230a      	movs	r3, #10
 80019e6:	9302      	str	r3, [sp, #8]
 80019e8:	2301      	movs	r3, #1
 80019ea:	9301      	str	r3, [sp, #4]
 80019ec:	4b27      	ldr	r3, [pc, #156]	; (8001a8c <LRL_MPU6050_Init+0xb4>)
 80019ee:	9300      	str	r3, [sp, #0]
 80019f0:	2301      	movs	r3, #1
 80019f2:	2275      	movs	r2, #117	; 0x75
 80019f4:	21d0      	movs	r1, #208	; 0xd0
 80019f6:	f002 fe41 	bl	800467c <HAL_I2C_Mem_Read>

    if (_imu_addr_check == 0x68) // 0x68 will be returned by the sensor if everything goes well
 80019fa:	4b24      	ldr	r3, [pc, #144]	; (8001a8c <LRL_MPU6050_Init+0xb4>)
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	2b68      	cmp	r3, #104	; 0x68
 8001a00:	d13f      	bne.n	8001a82 <LRL_MPU6050_Init+0xaa>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        _i2c_reg_data = 0x00;
 8001a02:	4b23      	ldr	r3, [pc, #140]	; (8001a90 <LRL_MPU6050_Init+0xb8>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	701a      	strb	r2, [r3, #0]
        HAL_I2C_Mem_Write(odom->hi2c, MPU_ADDR, PWR_MGMT_1, 1, &_i2c_reg_data, 1, DELAY_TIMEOUT);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	6818      	ldr	r0, [r3, #0]
 8001a0c:	230a      	movs	r3, #10
 8001a0e:	9302      	str	r3, [sp, #8]
 8001a10:	2301      	movs	r3, #1
 8001a12:	9301      	str	r3, [sp, #4]
 8001a14:	4b1e      	ldr	r3, [pc, #120]	; (8001a90 <LRL_MPU6050_Init+0xb8>)
 8001a16:	9300      	str	r3, [sp, #0]
 8001a18:	2301      	movs	r3, #1
 8001a1a:	226b      	movs	r2, #107	; 0x6b
 8001a1c:	21d0      	movs	r1, #208	; 0xd0
 8001a1e:	f002 fd33 	bl	8004488 <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        _i2c_reg_data = 0x07;
 8001a22:	4b1b      	ldr	r3, [pc, #108]	; (8001a90 <LRL_MPU6050_Init+0xb8>)
 8001a24:	2207      	movs	r2, #7
 8001a26:	701a      	strb	r2, [r3, #0]
        HAL_I2C_Mem_Write(odom->hi2c, MPU_ADDR, SMPLRT_DIV, 1, &_i2c_reg_data, 1, DELAY_TIMEOUT);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6818      	ldr	r0, [r3, #0]
 8001a2c:	230a      	movs	r3, #10
 8001a2e:	9302      	str	r3, [sp, #8]
 8001a30:	2301      	movs	r3, #1
 8001a32:	9301      	str	r3, [sp, #4]
 8001a34:	4b16      	ldr	r3, [pc, #88]	; (8001a90 <LRL_MPU6050_Init+0xb8>)
 8001a36:	9300      	str	r3, [sp, #0]
 8001a38:	2301      	movs	r3, #1
 8001a3a:	2219      	movs	r2, #25
 8001a3c:	21d0      	movs	r1, #208	; 0xd0
 8001a3e:	f002 fd23 	bl	8004488 <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
        _i2c_reg_data = 0x00;
 8001a42:	4b13      	ldr	r3, [pc, #76]	; (8001a90 <LRL_MPU6050_Init+0xb8>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	701a      	strb	r2, [r3, #0]
        HAL_I2C_Mem_Write(odom->hi2c, MPU_ADDR, ACCEL_CONFIG, 1, &_i2c_reg_data, 1, DELAY_TIMEOUT);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6818      	ldr	r0, [r3, #0]
 8001a4c:	230a      	movs	r3, #10
 8001a4e:	9302      	str	r3, [sp, #8]
 8001a50:	2301      	movs	r3, #1
 8001a52:	9301      	str	r3, [sp, #4]
 8001a54:	4b0e      	ldr	r3, [pc, #56]	; (8001a90 <LRL_MPU6050_Init+0xb8>)
 8001a56:	9300      	str	r3, [sp, #0]
 8001a58:	2301      	movs	r3, #1
 8001a5a:	221c      	movs	r2, #28
 8001a5c:	21d0      	movs	r1, #208	; 0xd0
 8001a5e:	f002 fd13 	bl	8004488 <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
        _i2c_reg_data = 0x00;
 8001a62:	4b0b      	ldr	r3, [pc, #44]	; (8001a90 <LRL_MPU6050_Init+0xb8>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	701a      	strb	r2, [r3, #0]
        HAL_I2C_Mem_Write(odom->hi2c, MPU_ADDR, GYRO_CONFIG, 1, &_i2c_reg_data, 1, DELAY_TIMEOUT);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6818      	ldr	r0, [r3, #0]
 8001a6c:	230a      	movs	r3, #10
 8001a6e:	9302      	str	r3, [sp, #8]
 8001a70:	2301      	movs	r3, #1
 8001a72:	9301      	str	r3, [sp, #4]
 8001a74:	4b06      	ldr	r3, [pc, #24]	; (8001a90 <LRL_MPU6050_Init+0xb8>)
 8001a76:	9300      	str	r3, [sp, #0]
 8001a78:	2301      	movs	r3, #1
 8001a7a:	221b      	movs	r2, #27
 8001a7c:	21d0      	movs	r1, #208	; 0xd0
 8001a7e:	f002 fd03 	bl	8004488 <HAL_I2C_Mem_Write>
    }
}
 8001a82:	bf00      	nop
 8001a84:	3708      	adds	r7, #8
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	2000065b 	.word	0x2000065b
 8001a90:	2000065a 	.word	0x2000065a

08001a94 <LRL_MPU6050_ReadAccel>:

void LRL_MPU6050_ReadAccel(odom_cfgType * odom)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b086      	sub	sp, #24
 8001a98:	af04      	add	r7, sp, #16
 8001a9a:	6078      	str	r0, [r7, #4]
    // Read 6 BYTES of data starting from ACCEL_XOUT_H register
    HAL_I2C_Mem_Read(odom->hi2c, MPU_ADDR, ACCEL_XOUT_H, 1, (uint8_t *)&_imu_buffer, 6, DELAY_TIMEOUT);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6818      	ldr	r0, [r3, #0]
 8001aa0:	230a      	movs	r3, #10
 8001aa2:	9302      	str	r3, [sp, #8]
 8001aa4:	2306      	movs	r3, #6
 8001aa6:	9301      	str	r3, [sp, #4]
 8001aa8:	4b26      	ldr	r3, [pc, #152]	; (8001b44 <LRL_MPU6050_ReadAccel+0xb0>)
 8001aaa:	9300      	str	r3, [sp, #0]
 8001aac:	2301      	movs	r3, #1
 8001aae:	223b      	movs	r2, #59	; 0x3b
 8001ab0:	21d0      	movs	r1, #208	; 0xd0
 8001ab2:	f002 fde3 	bl	800467c <HAL_I2C_Mem_Read>

    odom->accel.x = (int16_t)(_imu_buffer[0] << 8 | _imu_buffer[1]);
 8001ab6:	4b23      	ldr	r3, [pc, #140]	; (8001b44 <LRL_MPU6050_ReadAccel+0xb0>)
 8001ab8:	781b      	ldrb	r3, [r3, #0]
 8001aba:	021b      	lsls	r3, r3, #8
 8001abc:	b21a      	sxth	r2, r3
 8001abe:	4b21      	ldr	r3, [pc, #132]	; (8001b44 <LRL_MPU6050_ReadAccel+0xb0>)
 8001ac0:	785b      	ldrb	r3, [r3, #1]
 8001ac2:	b21b      	sxth	r3, r3
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	b21a      	sxth	r2, r3
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	851a      	strh	r2, [r3, #40]	; 0x28
    odom->accel.y = (int16_t)(_imu_buffer[2] << 8 | _imu_buffer[3]);
 8001acc:	4b1d      	ldr	r3, [pc, #116]	; (8001b44 <LRL_MPU6050_ReadAccel+0xb0>)
 8001ace:	789b      	ldrb	r3, [r3, #2]
 8001ad0:	021b      	lsls	r3, r3, #8
 8001ad2:	b21a      	sxth	r2, r3
 8001ad4:	4b1b      	ldr	r3, [pc, #108]	; (8001b44 <LRL_MPU6050_ReadAccel+0xb0>)
 8001ad6:	78db      	ldrb	r3, [r3, #3]
 8001ad8:	b21b      	sxth	r3, r3
 8001ada:	4313      	orrs	r3, r2
 8001adc:	b21a      	sxth	r2, r3
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	855a      	strh	r2, [r3, #42]	; 0x2a
    odom->accel.z = (int16_t)(_imu_buffer[4] << 8 | _imu_buffer[5]);
 8001ae2:	4b18      	ldr	r3, [pc, #96]	; (8001b44 <LRL_MPU6050_ReadAccel+0xb0>)
 8001ae4:	791b      	ldrb	r3, [r3, #4]
 8001ae6:	021b      	lsls	r3, r3, #8
 8001ae8:	b21a      	sxth	r2, r3
 8001aea:	4b16      	ldr	r3, [pc, #88]	; (8001b44 <LRL_MPU6050_ReadAccel+0xb0>)
 8001aec:	795b      	ldrb	r3, [r3, #5]
 8001aee:	b21b      	sxth	r3, r3
 8001af0:	4313      	orrs	r3, r2
 8001af2:	b21a      	sxth	r2, r3
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	859a      	strh	r2, [r3, #44]	; 0x2c
     * we have to divide according to the Full scale value set in FS_SEL
     * I have configured FS_SEL = 0. So I am dividing by 16384.0
     * for more details check ACCEL_CONFIG Register
    ****/

    odom->accel.x /= (ACCEL_X_CORRECTOR / FLOAT_SCALING);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	da00      	bge.n	8001b04 <LRL_MPU6050_ReadAccel+0x70>
 8001b02:	330f      	adds	r3, #15
 8001b04:	111b      	asrs	r3, r3, #4
 8001b06:	b21a      	sxth	r2, r3
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	851a      	strh	r2, [r3, #40]	; 0x28
    odom->accel.y /= (ACCEL_Y_CORRECTOR / FLOAT_SCALING);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	; 0x2a
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	da00      	bge.n	8001b18 <LRL_MPU6050_ReadAccel+0x84>
 8001b16:	330f      	adds	r3, #15
 8001b18:	111b      	asrs	r3, r3, #4
 8001b1a:	b21a      	sxth	r2, r3
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	855a      	strh	r2, [r3, #42]	; 0x2a
    odom->accel.z /= (ACCEL_Z_CORRECTOR / FLOAT_SCALING);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 8001b26:	4a08      	ldr	r2, [pc, #32]	; (8001b48 <LRL_MPU6050_ReadAccel+0xb4>)
 8001b28:	fb82 1203 	smull	r1, r2, r2, r3
 8001b2c:	441a      	add	r2, r3
 8001b2e:	10d2      	asrs	r2, r2, #3
 8001b30:	17db      	asrs	r3, r3, #31
 8001b32:	1ad3      	subs	r3, r2, r3
 8001b34:	b21a      	sxth	r2, r3
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	859a      	strh	r2, [r3, #44]	; 0x2c
}
 8001b3a:	bf00      	nop
 8001b3c:	3708      	adds	r7, #8
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	2000065c 	.word	0x2000065c
 8001b48:	92492493 	.word	0x92492493

08001b4c <LRL_MPU6050_EnableBypass>:

void LRL_MPU6050_EnableBypass(odom_cfgType * odom, uint8_t enable)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b086      	sub	sp, #24
 8001b50:	af04      	add	r7, sp, #16
 8001b52:	6078      	str	r0, [r7, #4]
 8001b54:	460b      	mov	r3, r1
 8001b56:	70fb      	strb	r3, [r7, #3]
	_i2c_reg_data = 0x00;
 8001b58:	4b1a      	ldr	r3, [pc, #104]	; (8001bc4 <LRL_MPU6050_EnableBypass+0x78>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(odom->hi2c, MPU_ADDR, USER_CTRL, 1, &_i2c_reg_data, 1, DELAY_TIMEOUT);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6818      	ldr	r0, [r3, #0]
 8001b62:	230a      	movs	r3, #10
 8001b64:	9302      	str	r3, [sp, #8]
 8001b66:	2301      	movs	r3, #1
 8001b68:	9301      	str	r3, [sp, #4]
 8001b6a:	4b16      	ldr	r3, [pc, #88]	; (8001bc4 <LRL_MPU6050_EnableBypass+0x78>)
 8001b6c:	9300      	str	r3, [sp, #0]
 8001b6e:	2301      	movs	r3, #1
 8001b70:	226a      	movs	r2, #106	; 0x6a
 8001b72:	21d0      	movs	r1, #208	; 0xd0
 8001b74:	f002 fc88 	bl	8004488 <HAL_I2C_Mem_Write>
	_i2c_reg_data = 0x02 * enable;
 8001b78:	78fb      	ldrb	r3, [r7, #3]
 8001b7a:	005b      	lsls	r3, r3, #1
 8001b7c:	b2da      	uxtb	r2, r3
 8001b7e:	4b11      	ldr	r3, [pc, #68]	; (8001bc4 <LRL_MPU6050_EnableBypass+0x78>)
 8001b80:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(odom->hi2c, MPU_ADDR, INT_PIN_CFG, 1, &_i2c_reg_data, 1, DELAY_TIMEOUT);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6818      	ldr	r0, [r3, #0]
 8001b86:	230a      	movs	r3, #10
 8001b88:	9302      	str	r3, [sp, #8]
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	9301      	str	r3, [sp, #4]
 8001b8e:	4b0d      	ldr	r3, [pc, #52]	; (8001bc4 <LRL_MPU6050_EnableBypass+0x78>)
 8001b90:	9300      	str	r3, [sp, #0]
 8001b92:	2301      	movs	r3, #1
 8001b94:	2237      	movs	r2, #55	; 0x37
 8001b96:	21d0      	movs	r1, #208	; 0xd0
 8001b98:	f002 fc76 	bl	8004488 <HAL_I2C_Mem_Write>
	_i2c_reg_data = 0x00;
 8001b9c:	4b09      	ldr	r3, [pc, #36]	; (8001bc4 <LRL_MPU6050_EnableBypass+0x78>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(odom->hi2c, MPU_ADDR, PWR_MGMT_1, 1, &_i2c_reg_data, 1, DELAY_TIMEOUT);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6818      	ldr	r0, [r3, #0]
 8001ba6:	230a      	movs	r3, #10
 8001ba8:	9302      	str	r3, [sp, #8]
 8001baa:	2301      	movs	r3, #1
 8001bac:	9301      	str	r3, [sp, #4]
 8001bae:	4b05      	ldr	r3, [pc, #20]	; (8001bc4 <LRL_MPU6050_EnableBypass+0x78>)
 8001bb0:	9300      	str	r3, [sp, #0]
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	226b      	movs	r2, #107	; 0x6b
 8001bb6:	21d0      	movs	r1, #208	; 0xd0
 8001bb8:	f002 fc66 	bl	8004488 <HAL_I2C_Mem_Write>
}
 8001bbc:	bf00      	nop
 8001bbe:	3708      	adds	r7, #8
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	2000065a 	.word	0x2000065a

08001bc8 <LRL_PID_Init>:
#include "pid.h"
#include "main.h"


void LRL_PID_Init(pid_cfgType *pid_cfg,uint8_t AntiWindup)
	{
 8001bc8:	b480      	push	{r7}
 8001bca:	b083      	sub	sp, #12
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
 8001bd0:	460b      	mov	r3, r1
 8001bd2:	70fb      	strb	r3, [r7, #3]
	// Resetting the PID parameters
	pid_cfg->Anti_windup_EN = AntiWindup;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	78fa      	ldrb	r2, [r7, #3]
 8001bd8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	pid_cfg->Prev_Measurement = 0.0f;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	f04f 0200 	mov.w	r2, #0
 8001be2:	61da      	str	r2, [r3, #28]
	pid_cfg->Integrator_Amount = 0;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	f04f 0200 	mov.w	r2, #0
 8001bea:	615a      	str	r2, [r3, #20]
	pid_cfg->Prev_Error = 0.0f;// initial error you can change it if by default you have an error
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	f04f 0200 	mov.w	r2, #0
 8001bf2:	621a      	str	r2, [r3, #32]
	pid_cfg->Control_Signal = 0;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	}
 8001bfc:	bf00      	nop
 8001bfe:	370c      	adds	r7, #12
 8001c00:	46bd      	mov	sp, r7
 8001c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c06:	4770      	bx	lr

08001c08 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001c0c:	4b17      	ldr	r3, [pc, #92]	; (8001c6c <MX_SPI2_Init+0x64>)
 8001c0e:	4a18      	ldr	r2, [pc, #96]	; (8001c70 <MX_SPI2_Init+0x68>)
 8001c10:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001c12:	4b16      	ldr	r3, [pc, #88]	; (8001c6c <MX_SPI2_Init+0x64>)
 8001c14:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001c18:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001c1a:	4b14      	ldr	r3, [pc, #80]	; (8001c6c <MX_SPI2_Init+0x64>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c20:	4b12      	ldr	r3, [pc, #72]	; (8001c6c <MX_SPI2_Init+0x64>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c26:	4b11      	ldr	r3, [pc, #68]	; (8001c6c <MX_SPI2_Init+0x64>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c2c:	4b0f      	ldr	r3, [pc, #60]	; (8001c6c <MX_SPI2_Init+0x64>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001c32:	4b0e      	ldr	r3, [pc, #56]	; (8001c6c <MX_SPI2_Init+0x64>)
 8001c34:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c38:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001c3a:	4b0c      	ldr	r3, [pc, #48]	; (8001c6c <MX_SPI2_Init+0x64>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c40:	4b0a      	ldr	r3, [pc, #40]	; (8001c6c <MX_SPI2_Init+0x64>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c46:	4b09      	ldr	r3, [pc, #36]	; (8001c6c <MX_SPI2_Init+0x64>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c4c:	4b07      	ldr	r3, [pc, #28]	; (8001c6c <MX_SPI2_Init+0x64>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001c52:	4b06      	ldr	r3, [pc, #24]	; (8001c6c <MX_SPI2_Init+0x64>)
 8001c54:	220a      	movs	r2, #10
 8001c56:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001c58:	4804      	ldr	r0, [pc, #16]	; (8001c6c <MX_SPI2_Init+0x64>)
 8001c5a:	f005 fbb9 	bl	80073d0 <HAL_SPI_Init>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d001      	beq.n	8001c68 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001c64:	f7ff feb2 	bl	80019cc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001c68:	bf00      	nop
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	20000664 	.word	0x20000664
 8001c70:	40003800 	.word	0x40003800

08001c74 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001c78:	4b17      	ldr	r3, [pc, #92]	; (8001cd8 <MX_SPI3_Init+0x64>)
 8001c7a:	4a18      	ldr	r2, [pc, #96]	; (8001cdc <MX_SPI3_Init+0x68>)
 8001c7c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001c7e:	4b16      	ldr	r3, [pc, #88]	; (8001cd8 <MX_SPI3_Init+0x64>)
 8001c80:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001c84:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001c86:	4b14      	ldr	r3, [pc, #80]	; (8001cd8 <MX_SPI3_Init+0x64>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c8c:	4b12      	ldr	r3, [pc, #72]	; (8001cd8 <MX_SPI3_Init+0x64>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c92:	4b11      	ldr	r3, [pc, #68]	; (8001cd8 <MX_SPI3_Init+0x64>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c98:	4b0f      	ldr	r3, [pc, #60]	; (8001cd8 <MX_SPI3_Init+0x64>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001c9e:	4b0e      	ldr	r3, [pc, #56]	; (8001cd8 <MX_SPI3_Init+0x64>)
 8001ca0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ca4:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001ca6:	4b0c      	ldr	r3, [pc, #48]	; (8001cd8 <MX_SPI3_Init+0x64>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001cac:	4b0a      	ldr	r3, [pc, #40]	; (8001cd8 <MX_SPI3_Init+0x64>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001cb2:	4b09      	ldr	r3, [pc, #36]	; (8001cd8 <MX_SPI3_Init+0x64>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001cb8:	4b07      	ldr	r3, [pc, #28]	; (8001cd8 <MX_SPI3_Init+0x64>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001cbe:	4b06      	ldr	r3, [pc, #24]	; (8001cd8 <MX_SPI3_Init+0x64>)
 8001cc0:	220a      	movs	r2, #10
 8001cc2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001cc4:	4804      	ldr	r0, [pc, #16]	; (8001cd8 <MX_SPI3_Init+0x64>)
 8001cc6:	f005 fb83 	bl	80073d0 <HAL_SPI_Init>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d001      	beq.n	8001cd4 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8001cd0:	f7ff fe7c 	bl	80019cc <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001cd4:	bf00      	nop
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	200006bc 	.word	0x200006bc
 8001cdc:	40003c00 	.word	0x40003c00

08001ce0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b08c      	sub	sp, #48	; 0x30
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce8:	f107 031c 	add.w	r3, r7, #28
 8001cec:	2200      	movs	r2, #0
 8001cee:	601a      	str	r2, [r3, #0]
 8001cf0:	605a      	str	r2, [r3, #4]
 8001cf2:	609a      	str	r2, [r3, #8]
 8001cf4:	60da      	str	r2, [r3, #12]
 8001cf6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a42      	ldr	r2, [pc, #264]	; (8001e08 <HAL_SPI_MspInit+0x128>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d14b      	bne.n	8001d9a <HAL_SPI_MspInit+0xba>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001d02:	2300      	movs	r3, #0
 8001d04:	61bb      	str	r3, [r7, #24]
 8001d06:	4b41      	ldr	r3, [pc, #260]	; (8001e0c <HAL_SPI_MspInit+0x12c>)
 8001d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d0a:	4a40      	ldr	r2, [pc, #256]	; (8001e0c <HAL_SPI_MspInit+0x12c>)
 8001d0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d10:	6413      	str	r3, [r2, #64]	; 0x40
 8001d12:	4b3e      	ldr	r3, [pc, #248]	; (8001e0c <HAL_SPI_MspInit+0x12c>)
 8001d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d1a:	61bb      	str	r3, [r7, #24]
 8001d1c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d1e:	2300      	movs	r3, #0
 8001d20:	617b      	str	r3, [r7, #20]
 8001d22:	4b3a      	ldr	r3, [pc, #232]	; (8001e0c <HAL_SPI_MspInit+0x12c>)
 8001d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d26:	4a39      	ldr	r2, [pc, #228]	; (8001e0c <HAL_SPI_MspInit+0x12c>)
 8001d28:	f043 0304 	orr.w	r3, r3, #4
 8001d2c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d2e:	4b37      	ldr	r3, [pc, #220]	; (8001e0c <HAL_SPI_MspInit+0x12c>)
 8001d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d32:	f003 0304 	and.w	r3, r3, #4
 8001d36:	617b      	str	r3, [r7, #20]
 8001d38:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	613b      	str	r3, [r7, #16]
 8001d3e:	4b33      	ldr	r3, [pc, #204]	; (8001e0c <HAL_SPI_MspInit+0x12c>)
 8001d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d42:	4a32      	ldr	r2, [pc, #200]	; (8001e0c <HAL_SPI_MspInit+0x12c>)
 8001d44:	f043 0302 	orr.w	r3, r3, #2
 8001d48:	6313      	str	r3, [r2, #48]	; 0x30
 8001d4a:	4b30      	ldr	r3, [pc, #192]	; (8001e0c <HAL_SPI_MspInit+0x12c>)
 8001d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d4e:	f003 0302 	and.w	r3, r3, #2
 8001d52:	613b      	str	r3, [r7, #16]
 8001d54:	693b      	ldr	r3, [r7, #16]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = JET_SPI_MISO_Pin|JET_SPI_MOSI_Pin;
 8001d56:	230c      	movs	r3, #12
 8001d58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d5a:	2302      	movs	r3, #2
 8001d5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d62:	2303      	movs	r3, #3
 8001d64:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001d66:	2305      	movs	r3, #5
 8001d68:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d6a:	f107 031c 	add.w	r3, r7, #28
 8001d6e:	4619      	mov	r1, r3
 8001d70:	4827      	ldr	r0, [pc, #156]	; (8001e10 <HAL_SPI_MspInit+0x130>)
 8001d72:	f002 f88f 	bl	8003e94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = JET_SPI_SCK_Pin;
 8001d76:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d7c:	2302      	movs	r3, #2
 8001d7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d80:	2300      	movs	r3, #0
 8001d82:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d84:	2303      	movs	r3, #3
 8001d86:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001d88:	2305      	movs	r3, #5
 8001d8a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(JET_SPI_SCK_GPIO_Port, &GPIO_InitStruct);
 8001d8c:	f107 031c 	add.w	r3, r7, #28
 8001d90:	4619      	mov	r1, r3
 8001d92:	4820      	ldr	r0, [pc, #128]	; (8001e14 <HAL_SPI_MspInit+0x134>)
 8001d94:	f002 f87e 	bl	8003e94 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001d98:	e031      	b.n	8001dfe <HAL_SPI_MspInit+0x11e>
  else if(spiHandle->Instance==SPI3)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a1e      	ldr	r2, [pc, #120]	; (8001e18 <HAL_SPI_MspInit+0x138>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d12c      	bne.n	8001dfe <HAL_SPI_MspInit+0x11e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001da4:	2300      	movs	r3, #0
 8001da6:	60fb      	str	r3, [r7, #12]
 8001da8:	4b18      	ldr	r3, [pc, #96]	; (8001e0c <HAL_SPI_MspInit+0x12c>)
 8001daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dac:	4a17      	ldr	r2, [pc, #92]	; (8001e0c <HAL_SPI_MspInit+0x12c>)
 8001dae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001db2:	6413      	str	r3, [r2, #64]	; 0x40
 8001db4:	4b15      	ldr	r3, [pc, #84]	; (8001e0c <HAL_SPI_MspInit+0x12c>)
 8001db6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001dbc:	60fb      	str	r3, [r7, #12]
 8001dbe:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	60bb      	str	r3, [r7, #8]
 8001dc4:	4b11      	ldr	r3, [pc, #68]	; (8001e0c <HAL_SPI_MspInit+0x12c>)
 8001dc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc8:	4a10      	ldr	r2, [pc, #64]	; (8001e0c <HAL_SPI_MspInit+0x12c>)
 8001dca:	f043 0304 	orr.w	r3, r3, #4
 8001dce:	6313      	str	r3, [r2, #48]	; 0x30
 8001dd0:	4b0e      	ldr	r3, [pc, #56]	; (8001e0c <HAL_SPI_MspInit+0x12c>)
 8001dd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd4:	f003 0304 	and.w	r3, r3, #4
 8001dd8:	60bb      	str	r3, [r7, #8]
 8001dda:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001ddc:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001de0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de2:	2302      	movs	r3, #2
 8001de4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de6:	2300      	movs	r3, #0
 8001de8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dea:	2303      	movs	r3, #3
 8001dec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001dee:	2306      	movs	r3, #6
 8001df0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001df2:	f107 031c 	add.w	r3, r7, #28
 8001df6:	4619      	mov	r1, r3
 8001df8:	4805      	ldr	r0, [pc, #20]	; (8001e10 <HAL_SPI_MspInit+0x130>)
 8001dfa:	f002 f84b 	bl	8003e94 <HAL_GPIO_Init>
}
 8001dfe:	bf00      	nop
 8001e00:	3730      	adds	r7, #48	; 0x30
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	40003800 	.word	0x40003800
 8001e0c:	40023800 	.word	0x40023800
 8001e10:	40020800 	.word	0x40020800
 8001e14:	40020400 	.word	0x40020400
 8001e18:	40003c00 	.word	0x40003c00

08001e1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e22:	2300      	movs	r3, #0
 8001e24:	607b      	str	r3, [r7, #4]
 8001e26:	4b10      	ldr	r3, [pc, #64]	; (8001e68 <HAL_MspInit+0x4c>)
 8001e28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e2a:	4a0f      	ldr	r2, [pc, #60]	; (8001e68 <HAL_MspInit+0x4c>)
 8001e2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e30:	6453      	str	r3, [r2, #68]	; 0x44
 8001e32:	4b0d      	ldr	r3, [pc, #52]	; (8001e68 <HAL_MspInit+0x4c>)
 8001e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e3a:	607b      	str	r3, [r7, #4]
 8001e3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e3e:	2300      	movs	r3, #0
 8001e40:	603b      	str	r3, [r7, #0]
 8001e42:	4b09      	ldr	r3, [pc, #36]	; (8001e68 <HAL_MspInit+0x4c>)
 8001e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e46:	4a08      	ldr	r2, [pc, #32]	; (8001e68 <HAL_MspInit+0x4c>)
 8001e48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e4c:	6413      	str	r3, [r2, #64]	; 0x40
 8001e4e:	4b06      	ldr	r3, [pc, #24]	; (8001e68 <HAL_MspInit+0x4c>)
 8001e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e56:	603b      	str	r3, [r7, #0]
 8001e58:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e5a:	bf00      	nop
 8001e5c:	370c      	adds	r7, #12
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e64:	4770      	bx	lr
 8001e66:	bf00      	nop
 8001e68:	40023800 	.word	0x40023800

08001e6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e70:	e7fe      	b.n	8001e70 <NMI_Handler+0x4>

08001e72 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e72:	b480      	push	{r7}
 8001e74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e76:	e7fe      	b.n	8001e76 <HardFault_Handler+0x4>

08001e78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e7c:	e7fe      	b.n	8001e7c <MemManage_Handler+0x4>

08001e7e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e7e:	b480      	push	{r7}
 8001e80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e82:	e7fe      	b.n	8001e82 <BusFault_Handler+0x4>

08001e84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e88:	e7fe      	b.n	8001e88 <UsageFault_Handler+0x4>

08001e8a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e8a:	b480      	push	{r7}
 8001e8c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e8e:	bf00      	nop
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr

08001e98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e9c:	bf00      	nop
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr

08001ea6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ea6:	b480      	push	{r7}
 8001ea8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001eaa:	bf00      	nop
 8001eac:	46bd      	mov	sp, r7
 8001eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb2:	4770      	bx	lr

08001eb4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001eb8:	f001 f86c 	bl	8002f94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ebc:	bf00      	nop
 8001ebe:	bd80      	pop	{r7, pc}

08001ec0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001ec4:	4802      	ldr	r0, [pc, #8]	; (8001ed0 <TIM4_IRQHandler+0x10>)
 8001ec6:	f005 ff99 	bl	8007dfc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001eca:	bf00      	nop
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	200007f0 	.word	0x200007f0

08001ed4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001ed8:	4802      	ldr	r0, [pc, #8]	; (8001ee4 <USART1_IRQHandler+0x10>)
 8001eda:	f007 f94b 	bl	8009174 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001ede:	bf00      	nop
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	20000928 	.word	0x20000928

08001ee8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001eec:	4802      	ldr	r0, [pc, #8]	; (8001ef8 <TIM5_IRQHandler+0x10>)
 8001eee:	f005 ff85 	bl	8007dfc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001ef2:	bf00      	nop
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	20000838 	.word	0x20000838

08001efc <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt.
  */
void I2C3_EV_IRQHandler(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 8001f00:	4802      	ldr	r0, [pc, #8]	; (8001f0c <I2C3_EV_IRQHandler+0x10>)
 8001f02:	f002 fde1 	bl	8004ac8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 8001f06:	bf00      	nop
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	2000057c 	.word	0x2000057c

08001f10 <I2C3_ER_IRQHandler>:

/**
  * @brief This function handles I2C3 error interrupt.
  */
void I2C3_ER_IRQHandler(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_ER_IRQn 0 */

  /* USER CODE END I2C3_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c3);
 8001f14:	4802      	ldr	r0, [pc, #8]	; (8001f20 <I2C3_ER_IRQHandler+0x10>)
 8001f16:	f002 ff48 	bl	8004daa <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C3_ER_IRQn 1 */

  /* USER CODE END I2C3_ER_IRQn 1 */
}
 8001f1a:	bf00      	nop
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	2000057c 	.word	0x2000057c

08001f24 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0
	return 1;
 8001f28:	2301      	movs	r3, #1
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f32:	4770      	bx	lr

08001f34 <_kill>:

int _kill(int pid, int sig)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
 8001f3c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001f3e:	f008 f881 	bl	800a044 <__errno>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2216      	movs	r2, #22
 8001f46:	601a      	str	r2, [r3, #0]
	return -1;
 8001f48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	3708      	adds	r7, #8
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}

08001f54 <_exit>:

void _exit (int status)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001f5c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	f7ff ffe7 	bl	8001f34 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001f66:	e7fe      	b.n	8001f66 <_exit+0x12>

08001f68 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b086      	sub	sp, #24
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	60f8      	str	r0, [r7, #12]
 8001f70:	60b9      	str	r1, [r7, #8]
 8001f72:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f74:	2300      	movs	r3, #0
 8001f76:	617b      	str	r3, [r7, #20]
 8001f78:	e00a      	b.n	8001f90 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001f7a:	f3af 8000 	nop.w
 8001f7e:	4601      	mov	r1, r0
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	1c5a      	adds	r2, r3, #1
 8001f84:	60ba      	str	r2, [r7, #8]
 8001f86:	b2ca      	uxtb	r2, r1
 8001f88:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	3301      	adds	r3, #1
 8001f8e:	617b      	str	r3, [r7, #20]
 8001f90:	697a      	ldr	r2, [r7, #20]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	429a      	cmp	r2, r3
 8001f96:	dbf0      	blt.n	8001f7a <_read+0x12>
	}

return len;
 8001f98:	687b      	ldr	r3, [r7, #4]
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	3718      	adds	r7, #24
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}

08001fa2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001fa2:	b580      	push	{r7, lr}
 8001fa4:	b086      	sub	sp, #24
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	60f8      	str	r0, [r7, #12]
 8001faa:	60b9      	str	r1, [r7, #8]
 8001fac:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fae:	2300      	movs	r3, #0
 8001fb0:	617b      	str	r3, [r7, #20]
 8001fb2:	e009      	b.n	8001fc8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001fb4:	68bb      	ldr	r3, [r7, #8]
 8001fb6:	1c5a      	adds	r2, r3, #1
 8001fb8:	60ba      	str	r2, [r7, #8]
 8001fba:	781b      	ldrb	r3, [r3, #0]
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f7ff fb8f 	bl	80016e0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fc2:	697b      	ldr	r3, [r7, #20]
 8001fc4:	3301      	adds	r3, #1
 8001fc6:	617b      	str	r3, [r7, #20]
 8001fc8:	697a      	ldr	r2, [r7, #20]
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	dbf1      	blt.n	8001fb4 <_write+0x12>
	}
	return len;
 8001fd0:	687b      	ldr	r3, [r7, #4]
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	3718      	adds	r7, #24
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}

08001fda <_close>:

int _close(int file)
{
 8001fda:	b480      	push	{r7}
 8001fdc:	b083      	sub	sp, #12
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	6078      	str	r0, [r7, #4]
	return -1;
 8001fe2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	370c      	adds	r7, #12
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr

08001ff2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ff2:	b480      	push	{r7}
 8001ff4:	b083      	sub	sp, #12
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	6078      	str	r0, [r7, #4]
 8001ffa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002002:	605a      	str	r2, [r3, #4]
	return 0;
 8002004:	2300      	movs	r3, #0
}
 8002006:	4618      	mov	r0, r3
 8002008:	370c      	adds	r7, #12
 800200a:	46bd      	mov	sp, r7
 800200c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002010:	4770      	bx	lr

08002012 <_isatty>:

int _isatty(int file)
{
 8002012:	b480      	push	{r7}
 8002014:	b083      	sub	sp, #12
 8002016:	af00      	add	r7, sp, #0
 8002018:	6078      	str	r0, [r7, #4]
	return 1;
 800201a:	2301      	movs	r3, #1
}
 800201c:	4618      	mov	r0, r3
 800201e:	370c      	adds	r7, #12
 8002020:	46bd      	mov	sp, r7
 8002022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002026:	4770      	bx	lr

08002028 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002028:	b480      	push	{r7}
 800202a:	b085      	sub	sp, #20
 800202c:	af00      	add	r7, sp, #0
 800202e:	60f8      	str	r0, [r7, #12]
 8002030:	60b9      	str	r1, [r7, #8]
 8002032:	607a      	str	r2, [r7, #4]
	return 0;
 8002034:	2300      	movs	r3, #0
}
 8002036:	4618      	mov	r0, r3
 8002038:	3714      	adds	r7, #20
 800203a:	46bd      	mov	sp, r7
 800203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002040:	4770      	bx	lr
	...

08002044 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b086      	sub	sp, #24
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800204c:	4a14      	ldr	r2, [pc, #80]	; (80020a0 <_sbrk+0x5c>)
 800204e:	4b15      	ldr	r3, [pc, #84]	; (80020a4 <_sbrk+0x60>)
 8002050:	1ad3      	subs	r3, r2, r3
 8002052:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002058:	4b13      	ldr	r3, [pc, #76]	; (80020a8 <_sbrk+0x64>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d102      	bne.n	8002066 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002060:	4b11      	ldr	r3, [pc, #68]	; (80020a8 <_sbrk+0x64>)
 8002062:	4a12      	ldr	r2, [pc, #72]	; (80020ac <_sbrk+0x68>)
 8002064:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002066:	4b10      	ldr	r3, [pc, #64]	; (80020a8 <_sbrk+0x64>)
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	4413      	add	r3, r2
 800206e:	693a      	ldr	r2, [r7, #16]
 8002070:	429a      	cmp	r2, r3
 8002072:	d207      	bcs.n	8002084 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002074:	f007 ffe6 	bl	800a044 <__errno>
 8002078:	4603      	mov	r3, r0
 800207a:	220c      	movs	r2, #12
 800207c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800207e:	f04f 33ff 	mov.w	r3, #4294967295
 8002082:	e009      	b.n	8002098 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002084:	4b08      	ldr	r3, [pc, #32]	; (80020a8 <_sbrk+0x64>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800208a:	4b07      	ldr	r3, [pc, #28]	; (80020a8 <_sbrk+0x64>)
 800208c:	681a      	ldr	r2, [r3, #0]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	4413      	add	r3, r2
 8002092:	4a05      	ldr	r2, [pc, #20]	; (80020a8 <_sbrk+0x64>)
 8002094:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002096:	68fb      	ldr	r3, [r7, #12]
}
 8002098:	4618      	mov	r0, r3
 800209a:	3718      	adds	r7, #24
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	20020000 	.word	0x20020000
 80020a4:	00000400 	.word	0x00000400
 80020a8:	20000714 	.word	0x20000714
 80020ac:	200009c8 	.word	0x200009c8

080020b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020b0:	b480      	push	{r7}
 80020b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020b4:	4b06      	ldr	r3, [pc, #24]	; (80020d0 <SystemInit+0x20>)
 80020b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020ba:	4a05      	ldr	r2, [pc, #20]	; (80020d0 <SystemInit+0x20>)
 80020bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80020c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020c4:	bf00      	nop
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	e000ed00 	.word	0xe000ed00

080020d4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim9;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b086      	sub	sp, #24
 80020d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020da:	f107 0308 	add.w	r3, r7, #8
 80020de:	2200      	movs	r2, #0
 80020e0:	601a      	str	r2, [r3, #0]
 80020e2:	605a      	str	r2, [r3, #4]
 80020e4:	609a      	str	r2, [r3, #8]
 80020e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020e8:	463b      	mov	r3, r7
 80020ea:	2200      	movs	r2, #0
 80020ec:	601a      	str	r2, [r3, #0]
 80020ee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80020f0:	4b1e      	ldr	r3, [pc, #120]	; (800216c <MX_TIM1_Init+0x98>)
 80020f2:	4a1f      	ldr	r2, [pc, #124]	; (8002170 <MX_TIM1_Init+0x9c>)
 80020f4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168-1;
 80020f6:	4b1d      	ldr	r3, [pc, #116]	; (800216c <MX_TIM1_Init+0x98>)
 80020f8:	22a7      	movs	r2, #167	; 0xa7
 80020fa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020fc:	4b1b      	ldr	r3, [pc, #108]	; (800216c <MX_TIM1_Init+0x98>)
 80020fe:	2200      	movs	r2, #0
 8002100:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002102:	4b1a      	ldr	r3, [pc, #104]	; (800216c <MX_TIM1_Init+0x98>)
 8002104:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002108:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800210a:	4b18      	ldr	r3, [pc, #96]	; (800216c <MX_TIM1_Init+0x98>)
 800210c:	2200      	movs	r2, #0
 800210e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002110:	4b16      	ldr	r3, [pc, #88]	; (800216c <MX_TIM1_Init+0x98>)
 8002112:	2200      	movs	r2, #0
 8002114:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002116:	4b15      	ldr	r3, [pc, #84]	; (800216c <MX_TIM1_Init+0x98>)
 8002118:	2200      	movs	r2, #0
 800211a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800211c:	4813      	ldr	r0, [pc, #76]	; (800216c <MX_TIM1_Init+0x98>)
 800211e:	f005 f9e0 	bl	80074e2 <HAL_TIM_Base_Init>
 8002122:	4603      	mov	r3, r0
 8002124:	2b00      	cmp	r3, #0
 8002126:	d001      	beq.n	800212c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8002128:	f7ff fc50 	bl	80019cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800212c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002130:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002132:	f107 0308 	add.w	r3, r7, #8
 8002136:	4619      	mov	r1, r3
 8002138:	480c      	ldr	r0, [pc, #48]	; (800216c <MX_TIM1_Init+0x98>)
 800213a:	f006 f8c5 	bl	80082c8 <HAL_TIM_ConfigClockSource>
 800213e:	4603      	mov	r3, r0
 8002140:	2b00      	cmp	r3, #0
 8002142:	d001      	beq.n	8002148 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8002144:	f7ff fc42 	bl	80019cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002148:	2300      	movs	r3, #0
 800214a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800214c:	2300      	movs	r3, #0
 800214e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002150:	463b      	mov	r3, r7
 8002152:	4619      	mov	r1, r3
 8002154:	4805      	ldr	r0, [pc, #20]	; (800216c <MX_TIM1_Init+0x98>)
 8002156:	f006 fe1b 	bl	8008d90 <HAL_TIMEx_MasterConfigSynchronization>
 800215a:	4603      	mov	r3, r0
 800215c:	2b00      	cmp	r3, #0
 800215e:	d001      	beq.n	8002164 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8002160:	f7ff fc34 	bl	80019cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002164:	bf00      	nop
 8002166:	3718      	adds	r7, #24
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}
 800216c:	20000718 	.word	0x20000718
 8002170:	40010000 	.word	0x40010000

08002174 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b08c      	sub	sp, #48	; 0x30
 8002178:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800217a:	f107 030c 	add.w	r3, r7, #12
 800217e:	2224      	movs	r2, #36	; 0x24
 8002180:	2100      	movs	r1, #0
 8002182:	4618      	mov	r0, r3
 8002184:	f007 ff88 	bl	800a098 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002188:	1d3b      	adds	r3, r7, #4
 800218a:	2200      	movs	r2, #0
 800218c:	601a      	str	r2, [r3, #0]
 800218e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002190:	4b21      	ldr	r3, [pc, #132]	; (8002218 <MX_TIM2_Init+0xa4>)
 8002192:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002196:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002198:	4b1f      	ldr	r3, [pc, #124]	; (8002218 <MX_TIM2_Init+0xa4>)
 800219a:	2200      	movs	r2, #0
 800219c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800219e:	4b1e      	ldr	r3, [pc, #120]	; (8002218 <MX_TIM2_Init+0xa4>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 48960;
 80021a4:	4b1c      	ldr	r3, [pc, #112]	; (8002218 <MX_TIM2_Init+0xa4>)
 80021a6:	f64b 7240 	movw	r2, #48960	; 0xbf40
 80021aa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021ac:	4b1a      	ldr	r3, [pc, #104]	; (8002218 <MX_TIM2_Init+0xa4>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80021b2:	4b19      	ldr	r3, [pc, #100]	; (8002218 <MX_TIM2_Init+0xa4>)
 80021b4:	2280      	movs	r2, #128	; 0x80
 80021b6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80021b8:	2303      	movs	r3, #3
 80021ba:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 80021bc:	2302      	movs	r3, #2
 80021be:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80021c0:	2301      	movs	r3, #1
 80021c2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80021c4:	2300      	movs	r3, #0
 80021c6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80021c8:	230a      	movs	r3, #10
 80021ca:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80021cc:	2300      	movs	r3, #0
 80021ce:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80021d0:	2301      	movs	r3, #1
 80021d2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80021d4:	2300      	movs	r3, #0
 80021d6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 80021d8:	230a      	movs	r3, #10
 80021da:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80021dc:	f107 030c 	add.w	r3, r7, #12
 80021e0:	4619      	mov	r1, r3
 80021e2:	480d      	ldr	r0, [pc, #52]	; (8002218 <MX_TIM2_Init+0xa4>)
 80021e4:	f005 fcd6 	bl	8007b94 <HAL_TIM_Encoder_Init>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80021ee:	f7ff fbed 	bl	80019cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021f2:	2300      	movs	r3, #0
 80021f4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021f6:	2300      	movs	r3, #0
 80021f8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80021fa:	1d3b      	adds	r3, r7, #4
 80021fc:	4619      	mov	r1, r3
 80021fe:	4806      	ldr	r0, [pc, #24]	; (8002218 <MX_TIM2_Init+0xa4>)
 8002200:	f006 fdc6 	bl	8008d90 <HAL_TIMEx_MasterConfigSynchronization>
 8002204:	4603      	mov	r3, r0
 8002206:	2b00      	cmp	r3, #0
 8002208:	d001      	beq.n	800220e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800220a:	f7ff fbdf 	bl	80019cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800220e:	bf00      	nop
 8002210:	3730      	adds	r7, #48	; 0x30
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	20000760 	.word	0x20000760

0800221c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b08c      	sub	sp, #48	; 0x30
 8002220:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002222:	f107 030c 	add.w	r3, r7, #12
 8002226:	2224      	movs	r2, #36	; 0x24
 8002228:	2100      	movs	r1, #0
 800222a:	4618      	mov	r0, r3
 800222c:	f007 ff34 	bl	800a098 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002230:	1d3b      	adds	r3, r7, #4
 8002232:	2200      	movs	r2, #0
 8002234:	601a      	str	r2, [r3, #0]
 8002236:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002238:	4b20      	ldr	r3, [pc, #128]	; (80022bc <MX_TIM3_Init+0xa0>)
 800223a:	4a21      	ldr	r2, [pc, #132]	; (80022c0 <MX_TIM3_Init+0xa4>)
 800223c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800223e:	4b1f      	ldr	r3, [pc, #124]	; (80022bc <MX_TIM3_Init+0xa0>)
 8002240:	2200      	movs	r2, #0
 8002242:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002244:	4b1d      	ldr	r3, [pc, #116]	; (80022bc <MX_TIM3_Init+0xa0>)
 8002246:	2200      	movs	r2, #0
 8002248:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 48960;
 800224a:	4b1c      	ldr	r3, [pc, #112]	; (80022bc <MX_TIM3_Init+0xa0>)
 800224c:	f64b 7240 	movw	r2, #48960	; 0xbf40
 8002250:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002252:	4b1a      	ldr	r3, [pc, #104]	; (80022bc <MX_TIM3_Init+0xa0>)
 8002254:	2200      	movs	r2, #0
 8002256:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002258:	4b18      	ldr	r3, [pc, #96]	; (80022bc <MX_TIM3_Init+0xa0>)
 800225a:	2280      	movs	r2, #128	; 0x80
 800225c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800225e:	2303      	movs	r3, #3
 8002260:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002262:	2300      	movs	r3, #0
 8002264:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002266:	2301      	movs	r3, #1
 8002268:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800226a:	2300      	movs	r3, #0
 800226c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 800226e:	230a      	movs	r3, #10
 8002270:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002272:	2300      	movs	r3, #0
 8002274:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002276:	2301      	movs	r3, #1
 8002278:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800227a:	2300      	movs	r3, #0
 800227c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 800227e:	230a      	movs	r3, #10
 8002280:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002282:	f107 030c 	add.w	r3, r7, #12
 8002286:	4619      	mov	r1, r3
 8002288:	480c      	ldr	r0, [pc, #48]	; (80022bc <MX_TIM3_Init+0xa0>)
 800228a:	f005 fc83 	bl	8007b94 <HAL_TIM_Encoder_Init>
 800228e:	4603      	mov	r3, r0
 8002290:	2b00      	cmp	r3, #0
 8002292:	d001      	beq.n	8002298 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002294:	f7ff fb9a 	bl	80019cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002298:	2300      	movs	r3, #0
 800229a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800229c:	2300      	movs	r3, #0
 800229e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80022a0:	1d3b      	adds	r3, r7, #4
 80022a2:	4619      	mov	r1, r3
 80022a4:	4805      	ldr	r0, [pc, #20]	; (80022bc <MX_TIM3_Init+0xa0>)
 80022a6:	f006 fd73 	bl	8008d90 <HAL_TIMEx_MasterConfigSynchronization>
 80022aa:	4603      	mov	r3, r0
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d001      	beq.n	80022b4 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80022b0:	f7ff fb8c 	bl	80019cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80022b4:	bf00      	nop
 80022b6:	3730      	adds	r7, #48	; 0x30
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	200007a8 	.word	0x200007a8
 80022c0:	40000400 	.word	0x40000400

080022c4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b08a      	sub	sp, #40	; 0x28
 80022c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022ca:	f107 0318 	add.w	r3, r7, #24
 80022ce:	2200      	movs	r2, #0
 80022d0:	601a      	str	r2, [r3, #0]
 80022d2:	605a      	str	r2, [r3, #4]
 80022d4:	609a      	str	r2, [r3, #8]
 80022d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022d8:	f107 0310 	add.w	r3, r7, #16
 80022dc:	2200      	movs	r2, #0
 80022de:	601a      	str	r2, [r3, #0]
 80022e0:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80022e2:	463b      	mov	r3, r7
 80022e4:	2200      	movs	r2, #0
 80022e6:	601a      	str	r2, [r3, #0]
 80022e8:	605a      	str	r2, [r3, #4]
 80022ea:	609a      	str	r2, [r3, #8]
 80022ec:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80022ee:	4b31      	ldr	r3, [pc, #196]	; (80023b4 <MX_TIM4_Init+0xf0>)
 80022f0:	4a31      	ldr	r2, [pc, #196]	; (80023b8 <MX_TIM4_Init+0xf4>)
 80022f2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80022f4:	4b2f      	ldr	r3, [pc, #188]	; (80023b4 <MX_TIM4_Init+0xf0>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022fa:	4b2e      	ldr	r3, [pc, #184]	; (80023b4 <MX_TIM4_Init+0xf0>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002300:	4b2c      	ldr	r3, [pc, #176]	; (80023b4 <MX_TIM4_Init+0xf0>)
 8002302:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002306:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002308:	4b2a      	ldr	r3, [pc, #168]	; (80023b4 <MX_TIM4_Init+0xf0>)
 800230a:	2200      	movs	r2, #0
 800230c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800230e:	4b29      	ldr	r3, [pc, #164]	; (80023b4 <MX_TIM4_Init+0xf0>)
 8002310:	2200      	movs	r2, #0
 8002312:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002314:	4827      	ldr	r0, [pc, #156]	; (80023b4 <MX_TIM4_Init+0xf0>)
 8002316:	f005 f8e4 	bl	80074e2 <HAL_TIM_Base_Init>
 800231a:	4603      	mov	r3, r0
 800231c:	2b00      	cmp	r3, #0
 800231e:	d001      	beq.n	8002324 <MX_TIM4_Init+0x60>
  {
    Error_Handler();
 8002320:	f7ff fb54 	bl	80019cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002324:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002328:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800232a:	f107 0318 	add.w	r3, r7, #24
 800232e:	4619      	mov	r1, r3
 8002330:	4820      	ldr	r0, [pc, #128]	; (80023b4 <MX_TIM4_Init+0xf0>)
 8002332:	f005 ffc9 	bl	80082c8 <HAL_TIM_ConfigClockSource>
 8002336:	4603      	mov	r3, r0
 8002338:	2b00      	cmp	r3, #0
 800233a:	d001      	beq.n	8002340 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800233c:	f7ff fb46 	bl	80019cc <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8002340:	481c      	ldr	r0, [pc, #112]	; (80023b4 <MX_TIM4_Init+0xf0>)
 8002342:	f005 faaf 	bl	80078a4 <HAL_TIM_IC_Init>
 8002346:	4603      	mov	r3, r0
 8002348:	2b00      	cmp	r3, #0
 800234a:	d001      	beq.n	8002350 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 800234c:	f7ff fb3e 	bl	80019cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002350:	2300      	movs	r3, #0
 8002352:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002354:	2300      	movs	r3, #0
 8002356:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002358:	f107 0310 	add.w	r3, r7, #16
 800235c:	4619      	mov	r1, r3
 800235e:	4815      	ldr	r0, [pc, #84]	; (80023b4 <MX_TIM4_Init+0xf0>)
 8002360:	f006 fd16 	bl	8008d90 <HAL_TIMEx_MasterConfigSynchronization>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	d001      	beq.n	800236e <MX_TIM4_Init+0xaa>
  {
    Error_Handler();
 800236a:	f7ff fb2f 	bl	80019cc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800236e:	2300      	movs	r3, #0
 8002370:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002372:	2301      	movs	r3, #1
 8002374:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002376:	2300      	movs	r3, #0
 8002378:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800237a:	2300      	movs	r3, #0
 800237c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 800237e:	463b      	mov	r3, r7
 8002380:	2208      	movs	r2, #8
 8002382:	4619      	mov	r1, r3
 8002384:	480b      	ldr	r0, [pc, #44]	; (80023b4 <MX_TIM4_Init+0xf0>)
 8002386:	f005 fe41 	bl	800800c <HAL_TIM_IC_ConfigChannel>
 800238a:	4603      	mov	r3, r0
 800238c:	2b00      	cmp	r3, #0
 800238e:	d001      	beq.n	8002394 <MX_TIM4_Init+0xd0>
  {
    Error_Handler();
 8002390:	f7ff fb1c 	bl	80019cc <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8002394:	463b      	mov	r3, r7
 8002396:	220c      	movs	r2, #12
 8002398:	4619      	mov	r1, r3
 800239a:	4806      	ldr	r0, [pc, #24]	; (80023b4 <MX_TIM4_Init+0xf0>)
 800239c:	f005 fe36 	bl	800800c <HAL_TIM_IC_ConfigChannel>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d001      	beq.n	80023aa <MX_TIM4_Init+0xe6>
  {
    Error_Handler();
 80023a6:	f7ff fb11 	bl	80019cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80023aa:	bf00      	nop
 80023ac:	3728      	adds	r7, #40	; 0x28
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	200007f0 	.word	0x200007f0
 80023b8:	40000800 	.word	0x40000800

080023bc <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b086      	sub	sp, #24
 80023c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023c2:	f107 0308 	add.w	r3, r7, #8
 80023c6:	2200      	movs	r2, #0
 80023c8:	601a      	str	r2, [r3, #0]
 80023ca:	605a      	str	r2, [r3, #4]
 80023cc:	609a      	str	r2, [r3, #8]
 80023ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023d0:	463b      	mov	r3, r7
 80023d2:	2200      	movs	r2, #0
 80023d4:	601a      	str	r2, [r3, #0]
 80023d6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80023d8:	4b1d      	ldr	r3, [pc, #116]	; (8002450 <MX_TIM5_Init+0x94>)
 80023da:	4a1e      	ldr	r2, [pc, #120]	; (8002454 <MX_TIM5_Init+0x98>)
 80023dc:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 10000;
 80023de:	4b1c      	ldr	r3, [pc, #112]	; (8002450 <MX_TIM5_Init+0x94>)
 80023e0:	f242 7210 	movw	r2, #10000	; 0x2710
 80023e4:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023e6:	4b1a      	ldr	r3, [pc, #104]	; (8002450 <MX_TIM5_Init+0x94>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 83;
 80023ec:	4b18      	ldr	r3, [pc, #96]	; (8002450 <MX_TIM5_Init+0x94>)
 80023ee:	2253      	movs	r2, #83	; 0x53
 80023f0:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023f2:	4b17      	ldr	r3, [pc, #92]	; (8002450 <MX_TIM5_Init+0x94>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023f8:	4b15      	ldr	r3, [pc, #84]	; (8002450 <MX_TIM5_Init+0x94>)
 80023fa:	2200      	movs	r2, #0
 80023fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80023fe:	4814      	ldr	r0, [pc, #80]	; (8002450 <MX_TIM5_Init+0x94>)
 8002400:	f005 f86f 	bl	80074e2 <HAL_TIM_Base_Init>
 8002404:	4603      	mov	r3, r0
 8002406:	2b00      	cmp	r3, #0
 8002408:	d001      	beq.n	800240e <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 800240a:	f7ff fadf 	bl	80019cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800240e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002412:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002414:	f107 0308 	add.w	r3, r7, #8
 8002418:	4619      	mov	r1, r3
 800241a:	480d      	ldr	r0, [pc, #52]	; (8002450 <MX_TIM5_Init+0x94>)
 800241c:	f005 ff54 	bl	80082c8 <HAL_TIM_ConfigClockSource>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d001      	beq.n	800242a <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8002426:	f7ff fad1 	bl	80019cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800242a:	2300      	movs	r3, #0
 800242c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800242e:	2300      	movs	r3, #0
 8002430:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002432:	463b      	mov	r3, r7
 8002434:	4619      	mov	r1, r3
 8002436:	4806      	ldr	r0, [pc, #24]	; (8002450 <MX_TIM5_Init+0x94>)
 8002438:	f006 fcaa 	bl	8008d90 <HAL_TIMEx_MasterConfigSynchronization>
 800243c:	4603      	mov	r3, r0
 800243e:	2b00      	cmp	r3, #0
 8002440:	d001      	beq.n	8002446 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8002442:	f7ff fac3 	bl	80019cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002446:	bf00      	nop
 8002448:	3718      	adds	r7, #24
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	20000838 	.word	0x20000838
 8002454:	40000c00 	.word	0x40000c00

08002458 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b096      	sub	sp, #88	; 0x58
 800245c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800245e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002462:	2200      	movs	r2, #0
 8002464:	601a      	str	r2, [r3, #0]
 8002466:	605a      	str	r2, [r3, #4]
 8002468:	609a      	str	r2, [r3, #8]
 800246a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800246c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002470:	2200      	movs	r2, #0
 8002472:	601a      	str	r2, [r3, #0]
 8002474:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002476:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800247a:	2200      	movs	r2, #0
 800247c:	601a      	str	r2, [r3, #0]
 800247e:	605a      	str	r2, [r3, #4]
 8002480:	609a      	str	r2, [r3, #8]
 8002482:	60da      	str	r2, [r3, #12]
 8002484:	611a      	str	r2, [r3, #16]
 8002486:	615a      	str	r2, [r3, #20]
 8002488:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800248a:	1d3b      	adds	r3, r7, #4
 800248c:	2220      	movs	r2, #32
 800248e:	2100      	movs	r1, #0
 8002490:	4618      	mov	r0, r3
 8002492:	f007 fe01 	bl	800a098 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002496:	4b44      	ldr	r3, [pc, #272]	; (80025a8 <MX_TIM8_Init+0x150>)
 8002498:	4a44      	ldr	r2, [pc, #272]	; (80025ac <MX_TIM8_Init+0x154>)
 800249a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 8-1;
 800249c:	4b42      	ldr	r3, [pc, #264]	; (80025a8 <MX_TIM8_Init+0x150>)
 800249e:	2207      	movs	r2, #7
 80024a0:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024a2:	4b41      	ldr	r3, [pc, #260]	; (80025a8 <MX_TIM8_Init+0x150>)
 80024a4:	2200      	movs	r2, #0
 80024a6:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1000;
 80024a8:	4b3f      	ldr	r3, [pc, #252]	; (80025a8 <MX_TIM8_Init+0x150>)
 80024aa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80024ae:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024b0:	4b3d      	ldr	r3, [pc, #244]	; (80025a8 <MX_TIM8_Init+0x150>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80024b6:	4b3c      	ldr	r3, [pc, #240]	; (80025a8 <MX_TIM8_Init+0x150>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80024bc:	4b3a      	ldr	r3, [pc, #232]	; (80025a8 <MX_TIM8_Init+0x150>)
 80024be:	2280      	movs	r2, #128	; 0x80
 80024c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80024c2:	4839      	ldr	r0, [pc, #228]	; (80025a8 <MX_TIM8_Init+0x150>)
 80024c4:	f005 f80d 	bl	80074e2 <HAL_TIM_Base_Init>
 80024c8:	4603      	mov	r3, r0
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d001      	beq.n	80024d2 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 80024ce:	f7ff fa7d 	bl	80019cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024d6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80024d8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80024dc:	4619      	mov	r1, r3
 80024de:	4832      	ldr	r0, [pc, #200]	; (80025a8 <MX_TIM8_Init+0x150>)
 80024e0:	f005 fef2 	bl	80082c8 <HAL_TIM_ConfigClockSource>
 80024e4:	4603      	mov	r3, r0
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d001      	beq.n	80024ee <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 80024ea:	f7ff fa6f 	bl	80019cc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80024ee:	482e      	ldr	r0, [pc, #184]	; (80025a8 <MX_TIM8_Init+0x150>)
 80024f0:	f005 f8b6 	bl	8007660 <HAL_TIM_PWM_Init>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d001      	beq.n	80024fe <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 80024fa:	f7ff fa67 	bl	80019cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024fe:	2300      	movs	r3, #0
 8002500:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002502:	2300      	movs	r3, #0
 8002504:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002506:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800250a:	4619      	mov	r1, r3
 800250c:	4826      	ldr	r0, [pc, #152]	; (80025a8 <MX_TIM8_Init+0x150>)
 800250e:	f006 fc3f 	bl	8008d90 <HAL_TIMEx_MasterConfigSynchronization>
 8002512:	4603      	mov	r3, r0
 8002514:	2b00      	cmp	r3, #0
 8002516:	d001      	beq.n	800251c <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8002518:	f7ff fa58 	bl	80019cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800251c:	2360      	movs	r3, #96	; 0x60
 800251e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002520:	2300      	movs	r3, #0
 8002522:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002524:	2300      	movs	r3, #0
 8002526:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002528:	2300      	movs	r3, #0
 800252a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800252c:	2300      	movs	r3, #0
 800252e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002530:	2300      	movs	r3, #0
 8002532:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002534:	2300      	movs	r3, #0
 8002536:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002538:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800253c:	2200      	movs	r2, #0
 800253e:	4619      	mov	r1, r3
 8002540:	4819      	ldr	r0, [pc, #100]	; (80025a8 <MX_TIM8_Init+0x150>)
 8002542:	f005 fdff 	bl	8008144 <HAL_TIM_PWM_ConfigChannel>
 8002546:	4603      	mov	r3, r0
 8002548:	2b00      	cmp	r3, #0
 800254a:	d001      	beq.n	8002550 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 800254c:	f7ff fa3e 	bl	80019cc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002550:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002554:	2204      	movs	r2, #4
 8002556:	4619      	mov	r1, r3
 8002558:	4813      	ldr	r0, [pc, #76]	; (80025a8 <MX_TIM8_Init+0x150>)
 800255a:	f005 fdf3 	bl	8008144 <HAL_TIM_PWM_ConfigChannel>
 800255e:	4603      	mov	r3, r0
 8002560:	2b00      	cmp	r3, #0
 8002562:	d001      	beq.n	8002568 <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 8002564:	f7ff fa32 	bl	80019cc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002568:	2300      	movs	r3, #0
 800256a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800256c:	2300      	movs	r3, #0
 800256e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002570:	2300      	movs	r3, #0
 8002572:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002574:	2300      	movs	r3, #0
 8002576:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002578:	2300      	movs	r3, #0
 800257a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800257c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002580:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002582:	2300      	movs	r3, #0
 8002584:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002586:	1d3b      	adds	r3, r7, #4
 8002588:	4619      	mov	r1, r3
 800258a:	4807      	ldr	r0, [pc, #28]	; (80025a8 <MX_TIM8_Init+0x150>)
 800258c:	f006 fc7c 	bl	8008e88 <HAL_TIMEx_ConfigBreakDeadTime>
 8002590:	4603      	mov	r3, r0
 8002592:	2b00      	cmp	r3, #0
 8002594:	d001      	beq.n	800259a <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 8002596:	f7ff fa19 	bl	80019cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800259a:	4803      	ldr	r0, [pc, #12]	; (80025a8 <MX_TIM8_Init+0x150>)
 800259c:	f000 f9ce 	bl	800293c <HAL_TIM_MspPostInit>

}
 80025a0:	bf00      	nop
 80025a2:	3758      	adds	r7, #88	; 0x58
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}
 80025a8:	20000880 	.word	0x20000880
 80025ac:	40010400 	.word	0x40010400

080025b0 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b084      	sub	sp, #16
 80025b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_IC_InitTypeDef sConfigIC = {0};
 80025b6:	463b      	mov	r3, r7
 80025b8:	2200      	movs	r2, #0
 80025ba:	601a      	str	r2, [r3, #0]
 80025bc:	605a      	str	r2, [r3, #4]
 80025be:	609a      	str	r2, [r3, #8]
 80025c0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80025c2:	4b1e      	ldr	r3, [pc, #120]	; (800263c <MX_TIM9_Init+0x8c>)
 80025c4:	4a1e      	ldr	r2, [pc, #120]	; (8002640 <MX_TIM9_Init+0x90>)
 80025c6:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 80025c8:	4b1c      	ldr	r3, [pc, #112]	; (800263c <MX_TIM9_Init+0x8c>)
 80025ca:	2200      	movs	r2, #0
 80025cc:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025ce:	4b1b      	ldr	r3, [pc, #108]	; (800263c <MX_TIM9_Init+0x8c>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 80025d4:	4b19      	ldr	r3, [pc, #100]	; (800263c <MX_TIM9_Init+0x8c>)
 80025d6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80025da:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025dc:	4b17      	ldr	r3, [pc, #92]	; (800263c <MX_TIM9_Init+0x8c>)
 80025de:	2200      	movs	r2, #0
 80025e0:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025e2:	4b16      	ldr	r3, [pc, #88]	; (800263c <MX_TIM9_Init+0x8c>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim9) != HAL_OK)
 80025e8:	4814      	ldr	r0, [pc, #80]	; (800263c <MX_TIM9_Init+0x8c>)
 80025ea:	f005 f95b 	bl	80078a4 <HAL_TIM_IC_Init>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d001      	beq.n	80025f8 <MX_TIM9_Init+0x48>
  {
    Error_Handler();
 80025f4:	f7ff f9ea 	bl	80019cc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80025f8:	2300      	movs	r3, #0
 80025fa:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80025fc:	2301      	movs	r3, #1
 80025fe:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002600:	2300      	movs	r3, #0
 8002602:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002604:	2300      	movs	r3, #0
 8002606:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002608:	463b      	mov	r3, r7
 800260a:	2200      	movs	r2, #0
 800260c:	4619      	mov	r1, r3
 800260e:	480b      	ldr	r0, [pc, #44]	; (800263c <MX_TIM9_Init+0x8c>)
 8002610:	f005 fcfc 	bl	800800c <HAL_TIM_IC_ConfigChannel>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d001      	beq.n	800261e <MX_TIM9_Init+0x6e>
  {
    Error_Handler();
 800261a:	f7ff f9d7 	bl	80019cc <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800261e:	463b      	mov	r3, r7
 8002620:	2204      	movs	r2, #4
 8002622:	4619      	mov	r1, r3
 8002624:	4805      	ldr	r0, [pc, #20]	; (800263c <MX_TIM9_Init+0x8c>)
 8002626:	f005 fcf1 	bl	800800c <HAL_TIM_IC_ConfigChannel>
 800262a:	4603      	mov	r3, r0
 800262c:	2b00      	cmp	r3, #0
 800262e:	d001      	beq.n	8002634 <MX_TIM9_Init+0x84>
  {
    Error_Handler();
 8002630:	f7ff f9cc 	bl	80019cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8002634:	bf00      	nop
 8002636:	3710      	adds	r7, #16
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}
 800263c:	200008c8 	.word	0x200008c8
 8002640:	40014000 	.word	0x40014000

08002644 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b08c      	sub	sp, #48	; 0x30
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800264c:	f107 031c 	add.w	r3, r7, #28
 8002650:	2200      	movs	r2, #0
 8002652:	601a      	str	r2, [r3, #0]
 8002654:	605a      	str	r2, [r3, #4]
 8002656:	609a      	str	r2, [r3, #8]
 8002658:	60da      	str	r2, [r3, #12]
 800265a:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a3f      	ldr	r2, [pc, #252]	; (8002760 <HAL_TIM_Base_MspInit+0x11c>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d10e      	bne.n	8002684 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002666:	2300      	movs	r3, #0
 8002668:	61bb      	str	r3, [r7, #24]
 800266a:	4b3e      	ldr	r3, [pc, #248]	; (8002764 <HAL_TIM_Base_MspInit+0x120>)
 800266c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800266e:	4a3d      	ldr	r2, [pc, #244]	; (8002764 <HAL_TIM_Base_MspInit+0x120>)
 8002670:	f043 0301 	orr.w	r3, r3, #1
 8002674:	6453      	str	r3, [r2, #68]	; 0x44
 8002676:	4b3b      	ldr	r3, [pc, #236]	; (8002764 <HAL_TIM_Base_MspInit+0x120>)
 8002678:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800267a:	f003 0301 	and.w	r3, r3, #1
 800267e:	61bb      	str	r3, [r7, #24]
 8002680:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8002682:	e069      	b.n	8002758 <HAL_TIM_Base_MspInit+0x114>
  else if(tim_baseHandle->Instance==TIM4)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a37      	ldr	r2, [pc, #220]	; (8002768 <HAL_TIM_Base_MspInit+0x124>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d135      	bne.n	80026fa <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800268e:	2300      	movs	r3, #0
 8002690:	617b      	str	r3, [r7, #20]
 8002692:	4b34      	ldr	r3, [pc, #208]	; (8002764 <HAL_TIM_Base_MspInit+0x120>)
 8002694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002696:	4a33      	ldr	r2, [pc, #204]	; (8002764 <HAL_TIM_Base_MspInit+0x120>)
 8002698:	f043 0304 	orr.w	r3, r3, #4
 800269c:	6413      	str	r3, [r2, #64]	; 0x40
 800269e:	4b31      	ldr	r3, [pc, #196]	; (8002764 <HAL_TIM_Base_MspInit+0x120>)
 80026a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a2:	f003 0304 	and.w	r3, r3, #4
 80026a6:	617b      	str	r3, [r7, #20]
 80026a8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026aa:	2300      	movs	r3, #0
 80026ac:	613b      	str	r3, [r7, #16]
 80026ae:	4b2d      	ldr	r3, [pc, #180]	; (8002764 <HAL_TIM_Base_MspInit+0x120>)
 80026b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b2:	4a2c      	ldr	r2, [pc, #176]	; (8002764 <HAL_TIM_Base_MspInit+0x120>)
 80026b4:	f043 0302 	orr.w	r3, r3, #2
 80026b8:	6313      	str	r3, [r2, #48]	; 0x30
 80026ba:	4b2a      	ldr	r3, [pc, #168]	; (8002764 <HAL_TIM_Base_MspInit+0x120>)
 80026bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026be:	f003 0302 	and.w	r3, r3, #2
 80026c2:	613b      	str	r3, [r7, #16]
 80026c4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ECHO_HC_1_Pin|ECHO_HC_2_Pin;
 80026c6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80026ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026cc:	2302      	movs	r3, #2
 80026ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026d0:	2300      	movs	r3, #0
 80026d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026d4:	2300      	movs	r3, #0
 80026d6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80026d8:	2302      	movs	r3, #2
 80026da:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026dc:	f107 031c 	add.w	r3, r7, #28
 80026e0:	4619      	mov	r1, r3
 80026e2:	4822      	ldr	r0, [pc, #136]	; (800276c <HAL_TIM_Base_MspInit+0x128>)
 80026e4:	f001 fbd6 	bl	8003e94 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80026e8:	2200      	movs	r2, #0
 80026ea:	2100      	movs	r1, #0
 80026ec:	201e      	movs	r0, #30
 80026ee:	f000 ffd2 	bl	8003696 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80026f2:	201e      	movs	r0, #30
 80026f4:	f000 ffeb 	bl	80036ce <HAL_NVIC_EnableIRQ>
}
 80026f8:	e02e      	b.n	8002758 <HAL_TIM_Base_MspInit+0x114>
  else if(tim_baseHandle->Instance==TIM5)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a1c      	ldr	r2, [pc, #112]	; (8002770 <HAL_TIM_Base_MspInit+0x12c>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d116      	bne.n	8002732 <HAL_TIM_Base_MspInit+0xee>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002704:	2300      	movs	r3, #0
 8002706:	60fb      	str	r3, [r7, #12]
 8002708:	4b16      	ldr	r3, [pc, #88]	; (8002764 <HAL_TIM_Base_MspInit+0x120>)
 800270a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800270c:	4a15      	ldr	r2, [pc, #84]	; (8002764 <HAL_TIM_Base_MspInit+0x120>)
 800270e:	f043 0308 	orr.w	r3, r3, #8
 8002712:	6413      	str	r3, [r2, #64]	; 0x40
 8002714:	4b13      	ldr	r3, [pc, #76]	; (8002764 <HAL_TIM_Base_MspInit+0x120>)
 8002716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002718:	f003 0308 	and.w	r3, r3, #8
 800271c:	60fb      	str	r3, [r7, #12]
 800271e:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8002720:	2200      	movs	r2, #0
 8002722:	2100      	movs	r1, #0
 8002724:	2032      	movs	r0, #50	; 0x32
 8002726:	f000 ffb6 	bl	8003696 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800272a:	2032      	movs	r0, #50	; 0x32
 800272c:	f000 ffcf 	bl	80036ce <HAL_NVIC_EnableIRQ>
}
 8002730:	e012      	b.n	8002758 <HAL_TIM_Base_MspInit+0x114>
  else if(tim_baseHandle->Instance==TIM8)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a0f      	ldr	r2, [pc, #60]	; (8002774 <HAL_TIM_Base_MspInit+0x130>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d10d      	bne.n	8002758 <HAL_TIM_Base_MspInit+0x114>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800273c:	2300      	movs	r3, #0
 800273e:	60bb      	str	r3, [r7, #8]
 8002740:	4b08      	ldr	r3, [pc, #32]	; (8002764 <HAL_TIM_Base_MspInit+0x120>)
 8002742:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002744:	4a07      	ldr	r2, [pc, #28]	; (8002764 <HAL_TIM_Base_MspInit+0x120>)
 8002746:	f043 0302 	orr.w	r3, r3, #2
 800274a:	6453      	str	r3, [r2, #68]	; 0x44
 800274c:	4b05      	ldr	r3, [pc, #20]	; (8002764 <HAL_TIM_Base_MspInit+0x120>)
 800274e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002750:	f003 0302 	and.w	r3, r3, #2
 8002754:	60bb      	str	r3, [r7, #8]
 8002756:	68bb      	ldr	r3, [r7, #8]
}
 8002758:	bf00      	nop
 800275a:	3730      	adds	r7, #48	; 0x30
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}
 8002760:	40010000 	.word	0x40010000
 8002764:	40023800 	.word	0x40023800
 8002768:	40000800 	.word	0x40000800
 800276c:	40020400 	.word	0x40020400
 8002770:	40000c00 	.word	0x40000c00
 8002774:	40010400 	.word	0x40010400

08002778 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b08c      	sub	sp, #48	; 0x30
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002780:	f107 031c 	add.w	r3, r7, #28
 8002784:	2200      	movs	r2, #0
 8002786:	601a      	str	r2, [r3, #0]
 8002788:	605a      	str	r2, [r3, #4]
 800278a:	609a      	str	r2, [r3, #8]
 800278c:	60da      	str	r2, [r3, #12]
 800278e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002798:	d14b      	bne.n	8002832 <HAL_TIM_Encoder_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800279a:	2300      	movs	r3, #0
 800279c:	61bb      	str	r3, [r7, #24]
 800279e:	4b3f      	ldr	r3, [pc, #252]	; (800289c <HAL_TIM_Encoder_MspInit+0x124>)
 80027a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a2:	4a3e      	ldr	r2, [pc, #248]	; (800289c <HAL_TIM_Encoder_MspInit+0x124>)
 80027a4:	f043 0301 	orr.w	r3, r3, #1
 80027a8:	6413      	str	r3, [r2, #64]	; 0x40
 80027aa:	4b3c      	ldr	r3, [pc, #240]	; (800289c <HAL_TIM_Encoder_MspInit+0x124>)
 80027ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ae:	f003 0301 	and.w	r3, r3, #1
 80027b2:	61bb      	str	r3, [r7, #24]
 80027b4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027b6:	2300      	movs	r3, #0
 80027b8:	617b      	str	r3, [r7, #20]
 80027ba:	4b38      	ldr	r3, [pc, #224]	; (800289c <HAL_TIM_Encoder_MspInit+0x124>)
 80027bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027be:	4a37      	ldr	r2, [pc, #220]	; (800289c <HAL_TIM_Encoder_MspInit+0x124>)
 80027c0:	f043 0301 	orr.w	r3, r3, #1
 80027c4:	6313      	str	r3, [r2, #48]	; 0x30
 80027c6:	4b35      	ldr	r3, [pc, #212]	; (800289c <HAL_TIM_Encoder_MspInit+0x124>)
 80027c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ca:	f003 0301 	and.w	r3, r3, #1
 80027ce:	617b      	str	r3, [r7, #20]
 80027d0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027d2:	2300      	movs	r3, #0
 80027d4:	613b      	str	r3, [r7, #16]
 80027d6:	4b31      	ldr	r3, [pc, #196]	; (800289c <HAL_TIM_Encoder_MspInit+0x124>)
 80027d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027da:	4a30      	ldr	r2, [pc, #192]	; (800289c <HAL_TIM_Encoder_MspInit+0x124>)
 80027dc:	f043 0302 	orr.w	r3, r3, #2
 80027e0:	6313      	str	r3, [r2, #48]	; 0x30
 80027e2:	4b2e      	ldr	r3, [pc, #184]	; (800289c <HAL_TIM_Encoder_MspInit+0x124>)
 80027e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e6:	f003 0302 	and.w	r3, r3, #2
 80027ea:	613b      	str	r3, [r7, #16]
 80027ec:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENCODER2_A_Pin;
 80027ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80027f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027f4:	2302      	movs	r3, #2
 80027f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f8:	2300      	movs	r3, #0
 80027fa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027fc:	2300      	movs	r3, #0
 80027fe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002800:	2301      	movs	r3, #1
 8002802:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ENCODER2_A_GPIO_Port, &GPIO_InitStruct);
 8002804:	f107 031c 	add.w	r3, r7, #28
 8002808:	4619      	mov	r1, r3
 800280a:	4825      	ldr	r0, [pc, #148]	; (80028a0 <HAL_TIM_Encoder_MspInit+0x128>)
 800280c:	f001 fb42 	bl	8003e94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENCODER2_B_Pin;
 8002810:	2308      	movs	r3, #8
 8002812:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002814:	2302      	movs	r3, #2
 8002816:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002818:	2300      	movs	r3, #0
 800281a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800281c:	2300      	movs	r3, #0
 800281e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002820:	2301      	movs	r3, #1
 8002822:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ENCODER2_B_GPIO_Port, &GPIO_InitStruct);
 8002824:	f107 031c 	add.w	r3, r7, #28
 8002828:	4619      	mov	r1, r3
 800282a:	481e      	ldr	r0, [pc, #120]	; (80028a4 <HAL_TIM_Encoder_MspInit+0x12c>)
 800282c:	f001 fb32 	bl	8003e94 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002830:	e030      	b.n	8002894 <HAL_TIM_Encoder_MspInit+0x11c>
  else if(tim_encoderHandle->Instance==TIM3)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4a1c      	ldr	r2, [pc, #112]	; (80028a8 <HAL_TIM_Encoder_MspInit+0x130>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d12b      	bne.n	8002894 <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800283c:	2300      	movs	r3, #0
 800283e:	60fb      	str	r3, [r7, #12]
 8002840:	4b16      	ldr	r3, [pc, #88]	; (800289c <HAL_TIM_Encoder_MspInit+0x124>)
 8002842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002844:	4a15      	ldr	r2, [pc, #84]	; (800289c <HAL_TIM_Encoder_MspInit+0x124>)
 8002846:	f043 0302 	orr.w	r3, r3, #2
 800284a:	6413      	str	r3, [r2, #64]	; 0x40
 800284c:	4b13      	ldr	r3, [pc, #76]	; (800289c <HAL_TIM_Encoder_MspInit+0x124>)
 800284e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002850:	f003 0302 	and.w	r3, r3, #2
 8002854:	60fb      	str	r3, [r7, #12]
 8002856:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002858:	2300      	movs	r3, #0
 800285a:	60bb      	str	r3, [r7, #8]
 800285c:	4b0f      	ldr	r3, [pc, #60]	; (800289c <HAL_TIM_Encoder_MspInit+0x124>)
 800285e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002860:	4a0e      	ldr	r2, [pc, #56]	; (800289c <HAL_TIM_Encoder_MspInit+0x124>)
 8002862:	f043 0302 	orr.w	r3, r3, #2
 8002866:	6313      	str	r3, [r2, #48]	; 0x30
 8002868:	4b0c      	ldr	r3, [pc, #48]	; (800289c <HAL_TIM_Encoder_MspInit+0x124>)
 800286a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800286c:	f003 0302 	and.w	r3, r3, #2
 8002870:	60bb      	str	r3, [r7, #8]
 8002872:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENCODER1_A_Pin|ENCODER1_B_Pin;
 8002874:	2330      	movs	r3, #48	; 0x30
 8002876:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002878:	2302      	movs	r3, #2
 800287a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800287c:	2300      	movs	r3, #0
 800287e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002880:	2300      	movs	r3, #0
 8002882:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002884:	2302      	movs	r3, #2
 8002886:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002888:	f107 031c 	add.w	r3, r7, #28
 800288c:	4619      	mov	r1, r3
 800288e:	4805      	ldr	r0, [pc, #20]	; (80028a4 <HAL_TIM_Encoder_MspInit+0x12c>)
 8002890:	f001 fb00 	bl	8003e94 <HAL_GPIO_Init>
}
 8002894:	bf00      	nop
 8002896:	3730      	adds	r7, #48	; 0x30
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}
 800289c:	40023800 	.word	0x40023800
 80028a0:	40020000 	.word	0x40020000
 80028a4:	40020400 	.word	0x40020400
 80028a8:	40000400 	.word	0x40000400

080028ac <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b08a      	sub	sp, #40	; 0x28
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028b4:	f107 0314 	add.w	r3, r7, #20
 80028b8:	2200      	movs	r2, #0
 80028ba:	601a      	str	r2, [r3, #0]
 80028bc:	605a      	str	r2, [r3, #4]
 80028be:	609a      	str	r2, [r3, #8]
 80028c0:	60da      	str	r2, [r3, #12]
 80028c2:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM9)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a19      	ldr	r2, [pc, #100]	; (8002930 <HAL_TIM_IC_MspInit+0x84>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d12b      	bne.n	8002926 <HAL_TIM_IC_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM9_MspInit 0 */

  /* USER CODE END TIM9_MspInit 0 */
    /* TIM9 clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 80028ce:	2300      	movs	r3, #0
 80028d0:	613b      	str	r3, [r7, #16]
 80028d2:	4b18      	ldr	r3, [pc, #96]	; (8002934 <HAL_TIM_IC_MspInit+0x88>)
 80028d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028d6:	4a17      	ldr	r2, [pc, #92]	; (8002934 <HAL_TIM_IC_MspInit+0x88>)
 80028d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028dc:	6453      	str	r3, [r2, #68]	; 0x44
 80028de:	4b15      	ldr	r3, [pc, #84]	; (8002934 <HAL_TIM_IC_MspInit+0x88>)
 80028e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028e6:	613b      	str	r3, [r7, #16]
 80028e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80028ea:	2300      	movs	r3, #0
 80028ec:	60fb      	str	r3, [r7, #12]
 80028ee:	4b11      	ldr	r3, [pc, #68]	; (8002934 <HAL_TIM_IC_MspInit+0x88>)
 80028f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f2:	4a10      	ldr	r2, [pc, #64]	; (8002934 <HAL_TIM_IC_MspInit+0x88>)
 80028f4:	f043 0310 	orr.w	r3, r3, #16
 80028f8:	6313      	str	r3, [r2, #48]	; 0x30
 80028fa:	4b0e      	ldr	r3, [pc, #56]	; (8002934 <HAL_TIM_IC_MspInit+0x88>)
 80028fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028fe:	f003 0310 	and.w	r3, r3, #16
 8002902:	60fb      	str	r3, [r7, #12]
 8002904:	68fb      	ldr	r3, [r7, #12]
    /**TIM9 GPIO Configuration
    PE5     ------> TIM9_CH1
    PE6     ------> TIM9_CH2
    */
    GPIO_InitStruct.Pin = ECHO_HC_3_Pin|ECHO_HC_4_Pin;
 8002906:	2360      	movs	r3, #96	; 0x60
 8002908:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800290a:	2302      	movs	r3, #2
 800290c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800290e:	2300      	movs	r3, #0
 8002910:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002912:	2300      	movs	r3, #0
 8002914:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8002916:	2303      	movs	r3, #3
 8002918:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800291a:	f107 0314 	add.w	r3, r7, #20
 800291e:	4619      	mov	r1, r3
 8002920:	4805      	ldr	r0, [pc, #20]	; (8002938 <HAL_TIM_IC_MspInit+0x8c>)
 8002922:	f001 fab7 	bl	8003e94 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 8002926:	bf00      	nop
 8002928:	3728      	adds	r7, #40	; 0x28
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}
 800292e:	bf00      	nop
 8002930:	40014000 	.word	0x40014000
 8002934:	40023800 	.word	0x40023800
 8002938:	40021000 	.word	0x40021000

0800293c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b088      	sub	sp, #32
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002944:	f107 030c 	add.w	r3, r7, #12
 8002948:	2200      	movs	r2, #0
 800294a:	601a      	str	r2, [r3, #0]
 800294c:	605a      	str	r2, [r3, #4]
 800294e:	609a      	str	r2, [r3, #8]
 8002950:	60da      	str	r2, [r3, #12]
 8002952:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM8)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a12      	ldr	r2, [pc, #72]	; (80029a4 <HAL_TIM_MspPostInit+0x68>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d11d      	bne.n	800299a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800295e:	2300      	movs	r3, #0
 8002960:	60bb      	str	r3, [r7, #8]
 8002962:	4b11      	ldr	r3, [pc, #68]	; (80029a8 <HAL_TIM_MspPostInit+0x6c>)
 8002964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002966:	4a10      	ldr	r2, [pc, #64]	; (80029a8 <HAL_TIM_MspPostInit+0x6c>)
 8002968:	f043 0304 	orr.w	r3, r3, #4
 800296c:	6313      	str	r3, [r2, #48]	; 0x30
 800296e:	4b0e      	ldr	r3, [pc, #56]	; (80029a8 <HAL_TIM_MspPostInit+0x6c>)
 8002970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002972:	f003 0304 	and.w	r3, r3, #4
 8002976:	60bb      	str	r3, [r7, #8]
 8002978:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = MOTOR1_PWM_Pin|MOTOR2_PWM_Pin;
 800297a:	23c0      	movs	r3, #192	; 0xc0
 800297c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800297e:	2302      	movs	r3, #2
 8002980:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002982:	2300      	movs	r3, #0
 8002984:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002986:	2300      	movs	r3, #0
 8002988:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800298a:	2303      	movs	r3, #3
 800298c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800298e:	f107 030c 	add.w	r3, r7, #12
 8002992:	4619      	mov	r1, r3
 8002994:	4805      	ldr	r0, [pc, #20]	; (80029ac <HAL_TIM_MspPostInit+0x70>)
 8002996:	f001 fa7d 	bl	8003e94 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800299a:	bf00      	nop
 800299c:	3720      	adds	r7, #32
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}
 80029a2:	bf00      	nop
 80029a4:	40010400 	.word	0x40010400
 80029a8:	40023800 	.word	0x40023800
 80029ac:	40020800 	.word	0x40020800

080029b0 <LRL_US_Init>:

static ultrasonic_info us_info = {0};

/* LRL Ultrasonics Functions --------------------------------------------------*/
void LRL_US_Init(ultrasonic_cfgType us)
{
 80029b0:	b084      	sub	sp, #16
 80029b2:	b580      	push	{r7, lr}
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	f107 0c08 	add.w	ip, r7, #8
 80029ba:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	 * WARNING:
	 * Always Remember to Start the Timer in Interrupt Mode!
	 */

	// Start the TIM generation
	HAL_TIM_Base_Start_IT(us.TIM_Handle);
 80029be:	693b      	ldr	r3, [r7, #16]
 80029c0:	4618      	mov	r0, r3
 80029c2:	f004 fddd 	bl	8007580 <HAL_TIM_Base_Start_IT>
	HAL_TIM_IC_Start_IT(us.TIM_Handle, us.IC_TIM_CH);
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	69ba      	ldr	r2, [r7, #24]
 80029ca:	4611      	mov	r1, r2
 80029cc:	4618      	mov	r0, r3
 80029ce:	f004 ffb9 	bl	8007944 <HAL_TIM_IC_Start_IT>
}
 80029d2:	bf00      	nop
 80029d4:	46bd      	mov	sp, r7
 80029d6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80029da:	b004      	add	sp, #16
 80029dc:	4770      	bx	lr
	...

080029e0 <LRL_US_TMR_IC_ISR>:
		us_info.TMR_OVC++;
	}
}

void LRL_US_TMR_IC_ISR(TIM_HandleTypeDef* htim, ultrasonic_cfgType us)
{
 80029e0:	b084      	sub	sp, #16
 80029e2:	b5b0      	push	{r4, r5, r7, lr}
 80029e4:	b082      	sub	sp, #8
 80029e6:	af00      	add	r7, sp, #0
 80029e8:	6078      	str	r0, [r7, #4]
 80029ea:	f107 001c 	add.w	r0, r7, #28
 80029ee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	if ((htim->Instance == us.TIM_Instance) && (htim->Channel == us.IC_TIM_CH))
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029f8:	429a      	cmp	r2, r3
 80029fa:	f040 810d 	bne.w	8002c18 <LRL_US_TMR_IC_ISR+0x238>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	7f1b      	ldrb	r3, [r3, #28]
 8002a02:	461a      	mov	r2, r3
 8002a04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a06:	429a      	cmp	r2, r3
 8002a08:	f040 8106 	bne.w	8002c18 <LRL_US_TMR_IC_ISR+0x238>
	{
		if (!us_info.FIRST_CAPTURED)
 8002a0c:	4b88      	ldr	r3, [pc, #544]	; (8002c30 <LRL_US_TMR_IC_ISR+0x250>)
 8002a0e:	781b      	ldrb	r3, [r3, #0]
 8002a10:	f083 0301 	eor.w	r3, r3, #1
 8002a14:	b2db      	uxtb	r3, r3
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d066      	beq.n	8002ae8 <LRL_US_TMR_IC_ISR+0x108>
		{
			us_info.T1 = HAL_TIM_ReadCapturedValue(htim, us.IC_TIM_CH);
 8002a1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a1c:	4619      	mov	r1, r3
 8002a1e:	6878      	ldr	r0, [r7, #4]
 8002a20:	f005 fd1a 	bl	8008458 <HAL_TIM_ReadCapturedValue>
 8002a24:	4603      	mov	r3, r0
 8002a26:	4a82      	ldr	r2, [pc, #520]	; (8002c30 <LRL_US_TMR_IC_ISR+0x250>)
 8002a28:	6093      	str	r3, [r2, #8]
			us_info.FIRST_CAPTURED = 1;		// the Echo Signal is Captured
 8002a2a:	4b81      	ldr	r3, [pc, #516]	; (8002c30 <LRL_US_TMR_IC_ISR+0x250>)
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	701a      	strb	r2, [r3, #0]
			us_info.TMR_OVC = 0;			// Reset the Overflow Counter:
 8002a30:	4b7f      	ldr	r3, [pc, #508]	; (8002c30 <LRL_US_TMR_IC_ISR+0x250>)
 8002a32:	2200      	movs	r2, #0
 8002a34:	805a      	strh	r2, [r3, #2]
											// this counter is used to evaluate T2
											// and time difference if it overflows
											// the Counter Period (Max. ARR)

			// Reverse the Polarity for Capturing the Incoming Signal
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, us.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_FALLING);
 8002a36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d108      	bne.n	8002a4e <LRL_US_TMR_IC_ISR+0x6e>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	6a1a      	ldr	r2, [r3, #32]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f022 020a 	bic.w	r2, r2, #10
 8002a4a:	621a      	str	r2, [r3, #32]
 8002a4c:	e01f      	b.n	8002a8e <LRL_US_TMR_IC_ISR+0xae>
 8002a4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a50:	2b04      	cmp	r3, #4
 8002a52:	d108      	bne.n	8002a66 <LRL_US_TMR_IC_ISR+0x86>
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	6a1b      	ldr	r3, [r3, #32]
 8002a5a:	687a      	ldr	r2, [r7, #4]
 8002a5c:	6812      	ldr	r2, [r2, #0]
 8002a5e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002a62:	6213      	str	r3, [r2, #32]
 8002a64:	e013      	b.n	8002a8e <LRL_US_TMR_IC_ISR+0xae>
 8002a66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a68:	2b08      	cmp	r3, #8
 8002a6a:	d108      	bne.n	8002a7e <LRL_US_TMR_IC_ISR+0x9e>
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	6a1b      	ldr	r3, [r3, #32]
 8002a72:	687a      	ldr	r2, [r7, #4]
 8002a74:	6812      	ldr	r2, [r2, #0]
 8002a76:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8002a7a:	6213      	str	r3, [r2, #32]
 8002a7c:	e007      	b.n	8002a8e <LRL_US_TMR_IC_ISR+0xae>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	6a1b      	ldr	r3, [r3, #32]
 8002a84:	687a      	ldr	r2, [r7, #4]
 8002a86:	6812      	ldr	r2, [r2, #0]
 8002a88:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8002a8c:	6213      	str	r3, [r2, #32]
 8002a8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d108      	bne.n	8002aa6 <LRL_US_TMR_IC_ISR+0xc6>
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	6a1a      	ldr	r2, [r3, #32]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f042 0202 	orr.w	r2, r2, #2
 8002aa2:	621a      	str	r2, [r3, #32]

			// one might disable the interrupt mode after capturing the time difference.
			// if so, REMEMBER to enable it when waiting for an echo; e.g. after triggering
		}
	}
}
 8002aa4:	e0b8      	b.n	8002c18 <LRL_US_TMR_IC_ISR+0x238>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, us.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_FALLING);
 8002aa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002aa8:	2b04      	cmp	r3, #4
 8002aaa:	d108      	bne.n	8002abe <LRL_US_TMR_IC_ISR+0xde>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	6a1b      	ldr	r3, [r3, #32]
 8002ab2:	687a      	ldr	r2, [r7, #4]
 8002ab4:	6812      	ldr	r2, [r2, #0]
 8002ab6:	f043 0320 	orr.w	r3, r3, #32
 8002aba:	6213      	str	r3, [r2, #32]
 8002abc:	e0ac      	b.n	8002c18 <LRL_US_TMR_IC_ISR+0x238>
 8002abe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ac0:	2b08      	cmp	r3, #8
 8002ac2:	d108      	bne.n	8002ad6 <LRL_US_TMR_IC_ISR+0xf6>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	6a1b      	ldr	r3, [r3, #32]
 8002aca:	687a      	ldr	r2, [r7, #4]
 8002acc:	6812      	ldr	r2, [r2, #0]
 8002ace:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ad2:	6213      	str	r3, [r2, #32]
 8002ad4:	e0a0      	b.n	8002c18 <LRL_US_TMR_IC_ISR+0x238>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	6a1b      	ldr	r3, [r3, #32]
 8002adc:	687a      	ldr	r2, [r7, #4]
 8002ade:	6812      	ldr	r2, [r2, #0]
 8002ae0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002ae4:	6213      	str	r3, [r2, #32]
}
 8002ae6:	e097      	b.n	8002c18 <LRL_US_TMR_IC_ISR+0x238>
			us_info.T2 = HAL_TIM_ReadCapturedValue(htim, us.IC_TIM_CH);
 8002ae8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002aea:	4619      	mov	r1, r3
 8002aec:	6878      	ldr	r0, [r7, #4]
 8002aee:	f005 fcb3 	bl	8008458 <HAL_TIM_ReadCapturedValue>
 8002af2:	4603      	mov	r3, r0
 8002af4:	4a4e      	ldr	r2, [pc, #312]	; (8002c30 <LRL_US_TMR_IC_ISR+0x250>)
 8002af6:	60d3      	str	r3, [r2, #12]
			us_info.TMR_ARR = us.TIM_Instance->ARR; 				// Check for the ARR Value
 8002af8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002afc:	4a4c      	ldr	r2, [pc, #304]	; (8002c30 <LRL_US_TMR_IC_ISR+0x250>)
 8002afe:	6053      	str	r3, [r2, #4]
			us_info.T2 += (us_info.TMR_OVC * (us_info.TMR_ARR+1));	// Estimate T2 When It Overflows the ARR
 8002b00:	4b4b      	ldr	r3, [pc, #300]	; (8002c30 <LRL_US_TMR_IC_ISR+0x250>)
 8002b02:	68da      	ldr	r2, [r3, #12]
 8002b04:	4b4a      	ldr	r3, [pc, #296]	; (8002c30 <LRL_US_TMR_IC_ISR+0x250>)
 8002b06:	885b      	ldrh	r3, [r3, #2]
 8002b08:	4619      	mov	r1, r3
 8002b0a:	4b49      	ldr	r3, [pc, #292]	; (8002c30 <LRL_US_TMR_IC_ISR+0x250>)
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	3301      	adds	r3, #1
 8002b10:	fb01 f303 	mul.w	r3, r1, r3
 8002b14:	4413      	add	r3, r2
 8002b16:	4a46      	ldr	r2, [pc, #280]	; (8002c30 <LRL_US_TMR_IC_ISR+0x250>)
 8002b18:	60d3      	str	r3, [r2, #12]
			us_info.DIFF = us_info.T2 - us_info.T1;
 8002b1a:	4b45      	ldr	r3, [pc, #276]	; (8002c30 <LRL_US_TMR_IC_ISR+0x250>)
 8002b1c:	68da      	ldr	r2, [r3, #12]
 8002b1e:	4b44      	ldr	r3, [pc, #272]	; (8002c30 <LRL_US_TMR_IC_ISR+0x250>)
 8002b20:	689b      	ldr	r3, [r3, #8]
 8002b22:	1ad3      	subs	r3, r2, r3
 8002b24:	4a42      	ldr	r2, [pc, #264]	; (8002c30 <LRL_US_TMR_IC_ISR+0x250>)
 8002b26:	6113      	str	r3, [r2, #16]
			us_info.DISTANCE = ((us_info.DIFF * 0.017) / (us.TIM_CLK_MHz / us.TIM_PSC));
 8002b28:	4b41      	ldr	r3, [pc, #260]	; (8002c30 <LRL_US_TMR_IC_ISR+0x250>)
 8002b2a:	691b      	ldr	r3, [r3, #16]
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f7fd fce9 	bl	8000504 <__aeabi_ui2d>
 8002b32:	a33d      	add	r3, pc, #244	; (adr r3, 8002c28 <LRL_US_TMR_IC_ISR+0x248>)
 8002b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b38:	f7fd fd5e 	bl	80005f8 <__aeabi_dmul>
 8002b3c:	4602      	mov	r2, r0
 8002b3e:	460b      	mov	r3, r1
 8002b40:	4614      	mov	r4, r2
 8002b42:	461d      	mov	r5, r3
 8002b44:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b48:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f7fd fcd9 	bl	8000504 <__aeabi_ui2d>
 8002b52:	4602      	mov	r2, r0
 8002b54:	460b      	mov	r3, r1
 8002b56:	4620      	mov	r0, r4
 8002b58:	4629      	mov	r1, r5
 8002b5a:	f7fd fe77 	bl	800084c <__aeabi_ddiv>
 8002b5e:	4602      	mov	r2, r0
 8002b60:	460b      	mov	r3, r1
 8002b62:	4610      	mov	r0, r2
 8002b64:	4619      	mov	r1, r3
 8002b66:	f7fe f83f 	bl	8000be8 <__aeabi_d2f>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	4a30      	ldr	r2, [pc, #192]	; (8002c30 <LRL_US_TMR_IC_ISR+0x250>)
 8002b6e:	6153      	str	r3, [r2, #20]
			us_info.FIRST_CAPTURED = 0;		// the Echo Signal is Fully Captured
 8002b70:	4b2f      	ldr	r3, [pc, #188]	; (8002c30 <LRL_US_TMR_IC_ISR+0x250>)
 8002b72:	2200      	movs	r2, #0
 8002b74:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, us.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_RISING);
 8002b76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d108      	bne.n	8002b8e <LRL_US_TMR_IC_ISR+0x1ae>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	6a1a      	ldr	r2, [r3, #32]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f022 020a 	bic.w	r2, r2, #10
 8002b8a:	621a      	str	r2, [r3, #32]
 8002b8c:	e01f      	b.n	8002bce <LRL_US_TMR_IC_ISR+0x1ee>
 8002b8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b90:	2b04      	cmp	r3, #4
 8002b92:	d108      	bne.n	8002ba6 <LRL_US_TMR_IC_ISR+0x1c6>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	6a1b      	ldr	r3, [r3, #32]
 8002b9a:	687a      	ldr	r2, [r7, #4]
 8002b9c:	6812      	ldr	r2, [r2, #0]
 8002b9e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002ba2:	6213      	str	r3, [r2, #32]
 8002ba4:	e013      	b.n	8002bce <LRL_US_TMR_IC_ISR+0x1ee>
 8002ba6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ba8:	2b08      	cmp	r3, #8
 8002baa:	d108      	bne.n	8002bbe <LRL_US_TMR_IC_ISR+0x1de>
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	6a1b      	ldr	r3, [r3, #32]
 8002bb2:	687a      	ldr	r2, [r7, #4]
 8002bb4:	6812      	ldr	r2, [r2, #0]
 8002bb6:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8002bba:	6213      	str	r3, [r2, #32]
 8002bbc:	e007      	b.n	8002bce <LRL_US_TMR_IC_ISR+0x1ee>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	6a1b      	ldr	r3, [r3, #32]
 8002bc4:	687a      	ldr	r2, [r7, #4]
 8002bc6:	6812      	ldr	r2, [r2, #0]
 8002bc8:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8002bcc:	6213      	str	r3, [r2, #32]
 8002bce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d106      	bne.n	8002be2 <LRL_US_TMR_IC_ISR+0x202>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681a      	ldr	r2, [r3, #0]
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	6a12      	ldr	r2, [r2, #32]
 8002bde:	621a      	str	r2, [r3, #32]
}
 8002be0:	e01a      	b.n	8002c18 <LRL_US_TMR_IC_ISR+0x238>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, us.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_RISING);
 8002be2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002be4:	2b04      	cmp	r3, #4
 8002be6:	d106      	bne.n	8002bf6 <LRL_US_TMR_IC_ISR+0x216>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	687a      	ldr	r2, [r7, #4]
 8002bee:	6812      	ldr	r2, [r2, #0]
 8002bf0:	6a1b      	ldr	r3, [r3, #32]
 8002bf2:	6213      	str	r3, [r2, #32]
}
 8002bf4:	e010      	b.n	8002c18 <LRL_US_TMR_IC_ISR+0x238>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, us.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_RISING);
 8002bf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bf8:	2b08      	cmp	r3, #8
 8002bfa:	d106      	bne.n	8002c0a <LRL_US_TMR_IC_ISR+0x22a>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	687a      	ldr	r2, [r7, #4]
 8002c02:	6812      	ldr	r2, [r2, #0]
 8002c04:	6a1b      	ldr	r3, [r3, #32]
 8002c06:	6213      	str	r3, [r2, #32]
}
 8002c08:	e006      	b.n	8002c18 <LRL_US_TMR_IC_ISR+0x238>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, us.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_RISING);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	687a      	ldr	r2, [r7, #4]
 8002c10:	6812      	ldr	r2, [r2, #0]
 8002c12:	6a1b      	ldr	r3, [r3, #32]
 8002c14:	6213      	str	r3, [r2, #32]
}
 8002c16:	e7ff      	b.n	8002c18 <LRL_US_TMR_IC_ISR+0x238>
 8002c18:	bf00      	nop
 8002c1a:	3708      	adds	r7, #8
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8002c22:	b004      	add	sp, #16
 8002c24:	4770      	bx	lr
 8002c26:	bf00      	nop
 8002c28:	b020c49c 	.word	0xb020c49c
 8002c2c:	3f916872 	.word	0x3f916872
 8002c30:	20000910 	.word	0x20000910

08002c34 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002c38:	4b11      	ldr	r3, [pc, #68]	; (8002c80 <MX_USART1_UART_Init+0x4c>)
 8002c3a:	4a12      	ldr	r2, [pc, #72]	; (8002c84 <MX_USART1_UART_Init+0x50>)
 8002c3c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002c3e:	4b10      	ldr	r3, [pc, #64]	; (8002c80 <MX_USART1_UART_Init+0x4c>)
 8002c40:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002c44:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002c46:	4b0e      	ldr	r3, [pc, #56]	; (8002c80 <MX_USART1_UART_Init+0x4c>)
 8002c48:	2200      	movs	r2, #0
 8002c4a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002c4c:	4b0c      	ldr	r3, [pc, #48]	; (8002c80 <MX_USART1_UART_Init+0x4c>)
 8002c4e:	2200      	movs	r2, #0
 8002c50:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002c52:	4b0b      	ldr	r3, [pc, #44]	; (8002c80 <MX_USART1_UART_Init+0x4c>)
 8002c54:	2200      	movs	r2, #0
 8002c56:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002c58:	4b09      	ldr	r3, [pc, #36]	; (8002c80 <MX_USART1_UART_Init+0x4c>)
 8002c5a:	220c      	movs	r2, #12
 8002c5c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c5e:	4b08      	ldr	r3, [pc, #32]	; (8002c80 <MX_USART1_UART_Init+0x4c>)
 8002c60:	2200      	movs	r2, #0
 8002c62:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c64:	4b06      	ldr	r3, [pc, #24]	; (8002c80 <MX_USART1_UART_Init+0x4c>)
 8002c66:	2200      	movs	r2, #0
 8002c68:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002c6a:	4805      	ldr	r0, [pc, #20]	; (8002c80 <MX_USART1_UART_Init+0x4c>)
 8002c6c:	f006 f972 	bl	8008f54 <HAL_UART_Init>
 8002c70:	4603      	mov	r3, r0
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d001      	beq.n	8002c7a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002c76:	f7fe fea9 	bl	80019cc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002c7a:	bf00      	nop
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	bf00      	nop
 8002c80:	20000928 	.word	0x20000928
 8002c84:	40011000 	.word	0x40011000

08002c88 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002c8c:	4b11      	ldr	r3, [pc, #68]	; (8002cd4 <MX_USART2_UART_Init+0x4c>)
 8002c8e:	4a12      	ldr	r2, [pc, #72]	; (8002cd8 <MX_USART2_UART_Init+0x50>)
 8002c90:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002c92:	4b10      	ldr	r3, [pc, #64]	; (8002cd4 <MX_USART2_UART_Init+0x4c>)
 8002c94:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002c98:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002c9a:	4b0e      	ldr	r3, [pc, #56]	; (8002cd4 <MX_USART2_UART_Init+0x4c>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002ca0:	4b0c      	ldr	r3, [pc, #48]	; (8002cd4 <MX_USART2_UART_Init+0x4c>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002ca6:	4b0b      	ldr	r3, [pc, #44]	; (8002cd4 <MX_USART2_UART_Init+0x4c>)
 8002ca8:	2200      	movs	r2, #0
 8002caa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002cac:	4b09      	ldr	r3, [pc, #36]	; (8002cd4 <MX_USART2_UART_Init+0x4c>)
 8002cae:	220c      	movs	r2, #12
 8002cb0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002cb2:	4b08      	ldr	r3, [pc, #32]	; (8002cd4 <MX_USART2_UART_Init+0x4c>)
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002cb8:	4b06      	ldr	r3, [pc, #24]	; (8002cd4 <MX_USART2_UART_Init+0x4c>)
 8002cba:	2200      	movs	r2, #0
 8002cbc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002cbe:	4805      	ldr	r0, [pc, #20]	; (8002cd4 <MX_USART2_UART_Init+0x4c>)
 8002cc0:	f006 f948 	bl	8008f54 <HAL_UART_Init>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d001      	beq.n	8002cce <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002cca:	f7fe fe7f 	bl	80019cc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002cce:	bf00      	nop
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	bf00      	nop
 8002cd4:	2000096c 	.word	0x2000096c
 8002cd8:	40004400 	.word	0x40004400

08002cdc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b08c      	sub	sp, #48	; 0x30
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ce4:	f107 031c 	add.w	r3, r7, #28
 8002ce8:	2200      	movs	r2, #0
 8002cea:	601a      	str	r2, [r3, #0]
 8002cec:	605a      	str	r2, [r3, #4]
 8002cee:	609a      	str	r2, [r3, #8]
 8002cf0:	60da      	str	r2, [r3, #12]
 8002cf2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4a36      	ldr	r2, [pc, #216]	; (8002dd4 <HAL_UART_MspInit+0xf8>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d135      	bne.n	8002d6a <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002cfe:	2300      	movs	r3, #0
 8002d00:	61bb      	str	r3, [r7, #24]
 8002d02:	4b35      	ldr	r3, [pc, #212]	; (8002dd8 <HAL_UART_MspInit+0xfc>)
 8002d04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d06:	4a34      	ldr	r2, [pc, #208]	; (8002dd8 <HAL_UART_MspInit+0xfc>)
 8002d08:	f043 0310 	orr.w	r3, r3, #16
 8002d0c:	6453      	str	r3, [r2, #68]	; 0x44
 8002d0e:	4b32      	ldr	r3, [pc, #200]	; (8002dd8 <HAL_UART_MspInit+0xfc>)
 8002d10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d12:	f003 0310 	and.w	r3, r3, #16
 8002d16:	61bb      	str	r3, [r7, #24]
 8002d18:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	617b      	str	r3, [r7, #20]
 8002d1e:	4b2e      	ldr	r3, [pc, #184]	; (8002dd8 <HAL_UART_MspInit+0xfc>)
 8002d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d22:	4a2d      	ldr	r2, [pc, #180]	; (8002dd8 <HAL_UART_MspInit+0xfc>)
 8002d24:	f043 0301 	orr.w	r3, r3, #1
 8002d28:	6313      	str	r3, [r2, #48]	; 0x30
 8002d2a:	4b2b      	ldr	r3, [pc, #172]	; (8002dd8 <HAL_UART_MspInit+0xfc>)
 8002d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d2e:	f003 0301 	and.w	r3, r3, #1
 8002d32:	617b      	str	r3, [r7, #20]
 8002d34:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = USB2Serial_TX_Pin|USB2Serial_RX_Pin;
 8002d36:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002d3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d3c:	2302      	movs	r3, #2
 8002d3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d40:	2300      	movs	r3, #0
 8002d42:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d44:	2303      	movs	r3, #3
 8002d46:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002d48:	2307      	movs	r3, #7
 8002d4a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d4c:	f107 031c 	add.w	r3, r7, #28
 8002d50:	4619      	mov	r1, r3
 8002d52:	4822      	ldr	r0, [pc, #136]	; (8002ddc <HAL_UART_MspInit+0x100>)
 8002d54:	f001 f89e 	bl	8003e94 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002d58:	2200      	movs	r2, #0
 8002d5a:	2100      	movs	r1, #0
 8002d5c:	2025      	movs	r0, #37	; 0x25
 8002d5e:	f000 fc9a 	bl	8003696 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002d62:	2025      	movs	r0, #37	; 0x25
 8002d64:	f000 fcb3 	bl	80036ce <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002d68:	e030      	b.n	8002dcc <HAL_UART_MspInit+0xf0>
  else if(uartHandle->Instance==USART2)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a1c      	ldr	r2, [pc, #112]	; (8002de0 <HAL_UART_MspInit+0x104>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d12b      	bne.n	8002dcc <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002d74:	2300      	movs	r3, #0
 8002d76:	613b      	str	r3, [r7, #16]
 8002d78:	4b17      	ldr	r3, [pc, #92]	; (8002dd8 <HAL_UART_MspInit+0xfc>)
 8002d7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d7c:	4a16      	ldr	r2, [pc, #88]	; (8002dd8 <HAL_UART_MspInit+0xfc>)
 8002d7e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d82:	6413      	str	r3, [r2, #64]	; 0x40
 8002d84:	4b14      	ldr	r3, [pc, #80]	; (8002dd8 <HAL_UART_MspInit+0xfc>)
 8002d86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d8c:	613b      	str	r3, [r7, #16]
 8002d8e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002d90:	2300      	movs	r3, #0
 8002d92:	60fb      	str	r3, [r7, #12]
 8002d94:	4b10      	ldr	r3, [pc, #64]	; (8002dd8 <HAL_UART_MspInit+0xfc>)
 8002d96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d98:	4a0f      	ldr	r2, [pc, #60]	; (8002dd8 <HAL_UART_MspInit+0xfc>)
 8002d9a:	f043 0308 	orr.w	r3, r3, #8
 8002d9e:	6313      	str	r3, [r2, #48]	; 0x30
 8002da0:	4b0d      	ldr	r3, [pc, #52]	; (8002dd8 <HAL_UART_MspInit+0xfc>)
 8002da2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da4:	f003 0308 	and.w	r3, r3, #8
 8002da8:	60fb      	str	r3, [r7, #12]
 8002daa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002dac:	2360      	movs	r3, #96	; 0x60
 8002dae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002db0:	2302      	movs	r3, #2
 8002db2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db4:	2300      	movs	r3, #0
 8002db6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002db8:	2303      	movs	r3, #3
 8002dba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002dbc:	2307      	movs	r3, #7
 8002dbe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002dc0:	f107 031c 	add.w	r3, r7, #28
 8002dc4:	4619      	mov	r1, r3
 8002dc6:	4807      	ldr	r0, [pc, #28]	; (8002de4 <HAL_UART_MspInit+0x108>)
 8002dc8:	f001 f864 	bl	8003e94 <HAL_GPIO_Init>
}
 8002dcc:	bf00      	nop
 8002dce:	3730      	adds	r7, #48	; 0x30
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}
 8002dd4:	40011000 	.word	0x40011000
 8002dd8:	40023800 	.word	0x40023800
 8002ddc:	40020000 	.word	0x40020000
 8002de0:	40004400 	.word	0x40004400
 8002de4:	40020c00 	.word	0x40020c00

08002de8 <LRL_Delay_Init>:
 */

#include "utilities.h"

void LRL_Delay_Init()
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b086      	sub	sp, #24
 8002dec:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002dee:	f107 0308 	add.w	r3, r7, #8
 8002df2:	2200      	movs	r2, #0
 8002df4:	601a      	str	r2, [r3, #0]
 8002df6:	605a      	str	r2, [r3, #4]
 8002df8:	609a      	str	r2, [r3, #8]
 8002dfa:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002dfc:	463b      	mov	r3, r7
 8002dfe:	2200      	movs	r2, #0
 8002e00:	601a      	str	r2, [r3, #0]
 8002e02:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	DELAY_TIM_HANDLE.Instance = DELAY_TIM_INISTANCE;
 8002e04:	4b22      	ldr	r3, [pc, #136]	; (8002e90 <LRL_Delay_Init+0xa8>)
 8002e06:	4a23      	ldr	r2, [pc, #140]	; (8002e94 <LRL_Delay_Init+0xac>)
 8002e08:	601a      	str	r2, [r3, #0]
	DELAY_TIM_HANDLE.Init.Prescaler = (HAL_RCC_GetHCLKFreq() / 1000000)-1;
 8002e0a:	f004 faad 	bl	8007368 <HAL_RCC_GetHCLKFreq>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	4a21      	ldr	r2, [pc, #132]	; (8002e98 <LRL_Delay_Init+0xb0>)
 8002e12:	fba2 2303 	umull	r2, r3, r2, r3
 8002e16:	0c9b      	lsrs	r3, r3, #18
 8002e18:	3b01      	subs	r3, #1
 8002e1a:	4a1d      	ldr	r2, [pc, #116]	; (8002e90 <LRL_Delay_Init+0xa8>)
 8002e1c:	6053      	str	r3, [r2, #4]
	DELAY_TIM_HANDLE.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e1e:	4b1c      	ldr	r3, [pc, #112]	; (8002e90 <LRL_Delay_Init+0xa8>)
 8002e20:	2200      	movs	r2, #0
 8002e22:	609a      	str	r2, [r3, #8]
	DELAY_TIM_HANDLE.Init.Period = 65535;
 8002e24:	4b1a      	ldr	r3, [pc, #104]	; (8002e90 <LRL_Delay_Init+0xa8>)
 8002e26:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002e2a:	60da      	str	r2, [r3, #12]
	DELAY_TIM_HANDLE.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e2c:	4b18      	ldr	r3, [pc, #96]	; (8002e90 <LRL_Delay_Init+0xa8>)
 8002e2e:	2200      	movs	r2, #0
 8002e30:	611a      	str	r2, [r3, #16]
	DELAY_TIM_HANDLE.Init.RepetitionCounter = 0;
 8002e32:	4b17      	ldr	r3, [pc, #92]	; (8002e90 <LRL_Delay_Init+0xa8>)
 8002e34:	2200      	movs	r2, #0
 8002e36:	615a      	str	r2, [r3, #20]
	DELAY_TIM_HANDLE.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e38:	4b15      	ldr	r3, [pc, #84]	; (8002e90 <LRL_Delay_Init+0xa8>)
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&DELAY_TIM_HANDLE) != HAL_OK)
 8002e3e:	4814      	ldr	r0, [pc, #80]	; (8002e90 <LRL_Delay_Init+0xa8>)
 8002e40:	f004 fb4f 	bl	80074e2 <HAL_TIM_Base_Init>
 8002e44:	4603      	mov	r3, r0
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d001      	beq.n	8002e4e <LRL_Delay_Init+0x66>
	{
		Error_Handler();
 8002e4a:	f7fe fdbf 	bl	80019cc <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e4e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e52:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&DELAY_TIM_HANDLE, &sClockSourceConfig) != HAL_OK)
 8002e54:	f107 0308 	add.w	r3, r7, #8
 8002e58:	4619      	mov	r1, r3
 8002e5a:	480d      	ldr	r0, [pc, #52]	; (8002e90 <LRL_Delay_Init+0xa8>)
 8002e5c:	f005 fa34 	bl	80082c8 <HAL_TIM_ConfigClockSource>
 8002e60:	4603      	mov	r3, r0
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d001      	beq.n	8002e6a <LRL_Delay_Init+0x82>
	{
		Error_Handler();
 8002e66:	f7fe fdb1 	bl	80019cc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&DELAY_TIM_HANDLE, &sMasterConfig) != HAL_OK)
 8002e72:	463b      	mov	r3, r7
 8002e74:	4619      	mov	r1, r3
 8002e76:	4806      	ldr	r0, [pc, #24]	; (8002e90 <LRL_Delay_Init+0xa8>)
 8002e78:	f005 ff8a 	bl	8008d90 <HAL_TIMEx_MasterConfigSynchronization>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d001      	beq.n	8002e86 <LRL_Delay_Init+0x9e>
	{
		Error_Handler();
 8002e82:	f7fe fda3 	bl	80019cc <Error_Handler>
	}
}
 8002e86:	bf00      	nop
 8002e88:	3718      	adds	r7, #24
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	20000718 	.word	0x20000718
 8002e94:	40010000 	.word	0x40010000
 8002e98:	431bde83 	.word	0x431bde83

08002e9c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002e9c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002ed4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002ea0:	480d      	ldr	r0, [pc, #52]	; (8002ed8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002ea2:	490e      	ldr	r1, [pc, #56]	; (8002edc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002ea4:	4a0e      	ldr	r2, [pc, #56]	; (8002ee0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002ea6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ea8:	e002      	b.n	8002eb0 <LoopCopyDataInit>

08002eaa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002eaa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002eac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002eae:	3304      	adds	r3, #4

08002eb0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002eb0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002eb2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002eb4:	d3f9      	bcc.n	8002eaa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002eb6:	4a0b      	ldr	r2, [pc, #44]	; (8002ee4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002eb8:	4c0b      	ldr	r4, [pc, #44]	; (8002ee8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002eba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ebc:	e001      	b.n	8002ec2 <LoopFillZerobss>

08002ebe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ebe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ec0:	3204      	adds	r2, #4

08002ec2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ec2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ec4:	d3fb      	bcc.n	8002ebe <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002ec6:	f7ff f8f3 	bl	80020b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002eca:	f007 f8c1 	bl	800a050 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002ece:	f7fe fc19 	bl	8001704 <main>
  bx  lr    
 8002ed2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002ed4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002ed8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002edc:	20000294 	.word	0x20000294
  ldr r2, =_sidata
 8002ee0:	0800eeac 	.word	0x0800eeac
  ldr r2, =_sbss
 8002ee4:	20000294 	.word	0x20000294
  ldr r4, =_ebss
 8002ee8:	200009c4 	.word	0x200009c4

08002eec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002eec:	e7fe      	b.n	8002eec <ADC_IRQHandler>
	...

08002ef0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002ef4:	4b0e      	ldr	r3, [pc, #56]	; (8002f30 <HAL_Init+0x40>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a0d      	ldr	r2, [pc, #52]	; (8002f30 <HAL_Init+0x40>)
 8002efa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002efe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002f00:	4b0b      	ldr	r3, [pc, #44]	; (8002f30 <HAL_Init+0x40>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a0a      	ldr	r2, [pc, #40]	; (8002f30 <HAL_Init+0x40>)
 8002f06:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002f0a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f0c:	4b08      	ldr	r3, [pc, #32]	; (8002f30 <HAL_Init+0x40>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a07      	ldr	r2, [pc, #28]	; (8002f30 <HAL_Init+0x40>)
 8002f12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f16:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f18:	2003      	movs	r0, #3
 8002f1a:	f000 fbb1 	bl	8003680 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f1e:	200f      	movs	r0, #15
 8002f20:	f000 f808 	bl	8002f34 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002f24:	f7fe ff7a 	bl	8001e1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f28:	2300      	movs	r3, #0
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	bd80      	pop	{r7, pc}
 8002f2e:	bf00      	nop
 8002f30:	40023c00 	.word	0x40023c00

08002f34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b082      	sub	sp, #8
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002f3c:	4b12      	ldr	r3, [pc, #72]	; (8002f88 <HAL_InitTick+0x54>)
 8002f3e:	681a      	ldr	r2, [r3, #0]
 8002f40:	4b12      	ldr	r3, [pc, #72]	; (8002f8c <HAL_InitTick+0x58>)
 8002f42:	781b      	ldrb	r3, [r3, #0]
 8002f44:	4619      	mov	r1, r3
 8002f46:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f52:	4618      	mov	r0, r3
 8002f54:	f000 fbc9 	bl	80036ea <HAL_SYSTICK_Config>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d001      	beq.n	8002f62 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e00e      	b.n	8002f80 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2b0f      	cmp	r3, #15
 8002f66:	d80a      	bhi.n	8002f7e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f68:	2200      	movs	r2, #0
 8002f6a:	6879      	ldr	r1, [r7, #4]
 8002f6c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f70:	f000 fb91 	bl	8003696 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f74:	4a06      	ldr	r2, [pc, #24]	; (8002f90 <HAL_InitTick+0x5c>)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	e000      	b.n	8002f80 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f7e:	2301      	movs	r3, #1
}
 8002f80:	4618      	mov	r0, r3
 8002f82:	3708      	adds	r7, #8
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd80      	pop	{r7, pc}
 8002f88:	200000b4 	.word	0x200000b4
 8002f8c:	200000bc 	.word	0x200000bc
 8002f90:	200000b8 	.word	0x200000b8

08002f94 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f94:	b480      	push	{r7}
 8002f96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f98:	4b06      	ldr	r3, [pc, #24]	; (8002fb4 <HAL_IncTick+0x20>)
 8002f9a:	781b      	ldrb	r3, [r3, #0]
 8002f9c:	461a      	mov	r2, r3
 8002f9e:	4b06      	ldr	r3, [pc, #24]	; (8002fb8 <HAL_IncTick+0x24>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4413      	add	r3, r2
 8002fa4:	4a04      	ldr	r2, [pc, #16]	; (8002fb8 <HAL_IncTick+0x24>)
 8002fa6:	6013      	str	r3, [r2, #0]
}
 8002fa8:	bf00      	nop
 8002faa:	46bd      	mov	sp, r7
 8002fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb0:	4770      	bx	lr
 8002fb2:	bf00      	nop
 8002fb4:	200000bc 	.word	0x200000bc
 8002fb8:	200009b0 	.word	0x200009b0

08002fbc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	af00      	add	r7, sp, #0
  return uwTick;
 8002fc0:	4b03      	ldr	r3, [pc, #12]	; (8002fd0 <HAL_GetTick+0x14>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr
 8002fce:	bf00      	nop
 8002fd0:	200009b0 	.word	0x200009b0

08002fd4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b084      	sub	sp, #16
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002fdc:	f7ff ffee 	bl	8002fbc <HAL_GetTick>
 8002fe0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fec:	d005      	beq.n	8002ffa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002fee:	4b0a      	ldr	r3, [pc, #40]	; (8003018 <HAL_Delay+0x44>)
 8002ff0:	781b      	ldrb	r3, [r3, #0]
 8002ff2:	461a      	mov	r2, r3
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	4413      	add	r3, r2
 8002ff8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002ffa:	bf00      	nop
 8002ffc:	f7ff ffde 	bl	8002fbc <HAL_GetTick>
 8003000:	4602      	mov	r2, r0
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	1ad3      	subs	r3, r2, r3
 8003006:	68fa      	ldr	r2, [r7, #12]
 8003008:	429a      	cmp	r2, r3
 800300a:	d8f7      	bhi.n	8002ffc <HAL_Delay+0x28>
  {
  }
}
 800300c:	bf00      	nop
 800300e:	bf00      	nop
 8003010:	3710      	adds	r7, #16
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}
 8003016:	bf00      	nop
 8003018:	200000bc 	.word	0x200000bc

0800301c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b084      	sub	sp, #16
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003024:	2300      	movs	r3, #0
 8003026:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d101      	bne.n	8003032 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800302e:	2301      	movs	r3, #1
 8003030:	e033      	b.n	800309a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003036:	2b00      	cmp	r3, #0
 8003038:	d109      	bne.n	800304e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800303a:	6878      	ldr	r0, [r7, #4]
 800303c:	f7fe f82e 	bl	800109c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2200      	movs	r2, #0
 8003044:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2200      	movs	r2, #0
 800304a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003052:	f003 0310 	and.w	r3, r3, #16
 8003056:	2b00      	cmp	r3, #0
 8003058:	d118      	bne.n	800308c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800305e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003062:	f023 0302 	bic.w	r3, r3, #2
 8003066:	f043 0202 	orr.w	r2, r3, #2
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	f000 f93a 	bl	80032e8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2200      	movs	r2, #0
 8003078:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800307e:	f023 0303 	bic.w	r3, r3, #3
 8003082:	f043 0201 	orr.w	r2, r3, #1
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	641a      	str	r2, [r3, #64]	; 0x40
 800308a:	e001      	b.n	8003090 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800308c:	2301      	movs	r3, #1
 800308e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2200      	movs	r2, #0
 8003094:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003098:	7bfb      	ldrb	r3, [r7, #15]
}
 800309a:	4618      	mov	r0, r3
 800309c:	3710      	adds	r7, #16
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}
	...

080030a4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b085      	sub	sp, #20
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
 80030ac:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80030ae:	2300      	movs	r3, #0
 80030b0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030b8:	2b01      	cmp	r3, #1
 80030ba:	d101      	bne.n	80030c0 <HAL_ADC_ConfigChannel+0x1c>
 80030bc:	2302      	movs	r3, #2
 80030be:	e105      	b.n	80032cc <HAL_ADC_ConfigChannel+0x228>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2201      	movs	r2, #1
 80030c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	2b09      	cmp	r3, #9
 80030ce:	d925      	bls.n	800311c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	68d9      	ldr	r1, [r3, #12]
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	b29b      	uxth	r3, r3
 80030dc:	461a      	mov	r2, r3
 80030de:	4613      	mov	r3, r2
 80030e0:	005b      	lsls	r3, r3, #1
 80030e2:	4413      	add	r3, r2
 80030e4:	3b1e      	subs	r3, #30
 80030e6:	2207      	movs	r2, #7
 80030e8:	fa02 f303 	lsl.w	r3, r2, r3
 80030ec:	43da      	mvns	r2, r3
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	400a      	ands	r2, r1
 80030f4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	68d9      	ldr	r1, [r3, #12]
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	689a      	ldr	r2, [r3, #8]
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	b29b      	uxth	r3, r3
 8003106:	4618      	mov	r0, r3
 8003108:	4603      	mov	r3, r0
 800310a:	005b      	lsls	r3, r3, #1
 800310c:	4403      	add	r3, r0
 800310e:	3b1e      	subs	r3, #30
 8003110:	409a      	lsls	r2, r3
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	430a      	orrs	r2, r1
 8003118:	60da      	str	r2, [r3, #12]
 800311a:	e022      	b.n	8003162 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	6919      	ldr	r1, [r3, #16]
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	b29b      	uxth	r3, r3
 8003128:	461a      	mov	r2, r3
 800312a:	4613      	mov	r3, r2
 800312c:	005b      	lsls	r3, r3, #1
 800312e:	4413      	add	r3, r2
 8003130:	2207      	movs	r2, #7
 8003132:	fa02 f303 	lsl.w	r3, r2, r3
 8003136:	43da      	mvns	r2, r3
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	400a      	ands	r2, r1
 800313e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	6919      	ldr	r1, [r3, #16]
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	689a      	ldr	r2, [r3, #8]
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	b29b      	uxth	r3, r3
 8003150:	4618      	mov	r0, r3
 8003152:	4603      	mov	r3, r0
 8003154:	005b      	lsls	r3, r3, #1
 8003156:	4403      	add	r3, r0
 8003158:	409a      	lsls	r2, r3
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	430a      	orrs	r2, r1
 8003160:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	2b06      	cmp	r3, #6
 8003168:	d824      	bhi.n	80031b4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	685a      	ldr	r2, [r3, #4]
 8003174:	4613      	mov	r3, r2
 8003176:	009b      	lsls	r3, r3, #2
 8003178:	4413      	add	r3, r2
 800317a:	3b05      	subs	r3, #5
 800317c:	221f      	movs	r2, #31
 800317e:	fa02 f303 	lsl.w	r3, r2, r3
 8003182:	43da      	mvns	r2, r3
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	400a      	ands	r2, r1
 800318a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	b29b      	uxth	r3, r3
 8003198:	4618      	mov	r0, r3
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	685a      	ldr	r2, [r3, #4]
 800319e:	4613      	mov	r3, r2
 80031a0:	009b      	lsls	r3, r3, #2
 80031a2:	4413      	add	r3, r2
 80031a4:	3b05      	subs	r3, #5
 80031a6:	fa00 f203 	lsl.w	r2, r0, r3
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	430a      	orrs	r2, r1
 80031b0:	635a      	str	r2, [r3, #52]	; 0x34
 80031b2:	e04c      	b.n	800324e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	2b0c      	cmp	r3, #12
 80031ba:	d824      	bhi.n	8003206 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	685a      	ldr	r2, [r3, #4]
 80031c6:	4613      	mov	r3, r2
 80031c8:	009b      	lsls	r3, r3, #2
 80031ca:	4413      	add	r3, r2
 80031cc:	3b23      	subs	r3, #35	; 0x23
 80031ce:	221f      	movs	r2, #31
 80031d0:	fa02 f303 	lsl.w	r3, r2, r3
 80031d4:	43da      	mvns	r2, r3
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	400a      	ands	r2, r1
 80031dc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	b29b      	uxth	r3, r3
 80031ea:	4618      	mov	r0, r3
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	685a      	ldr	r2, [r3, #4]
 80031f0:	4613      	mov	r3, r2
 80031f2:	009b      	lsls	r3, r3, #2
 80031f4:	4413      	add	r3, r2
 80031f6:	3b23      	subs	r3, #35	; 0x23
 80031f8:	fa00 f203 	lsl.w	r2, r0, r3
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	430a      	orrs	r2, r1
 8003202:	631a      	str	r2, [r3, #48]	; 0x30
 8003204:	e023      	b.n	800324e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	685a      	ldr	r2, [r3, #4]
 8003210:	4613      	mov	r3, r2
 8003212:	009b      	lsls	r3, r3, #2
 8003214:	4413      	add	r3, r2
 8003216:	3b41      	subs	r3, #65	; 0x41
 8003218:	221f      	movs	r2, #31
 800321a:	fa02 f303 	lsl.w	r3, r2, r3
 800321e:	43da      	mvns	r2, r3
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	400a      	ands	r2, r1
 8003226:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	b29b      	uxth	r3, r3
 8003234:	4618      	mov	r0, r3
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	685a      	ldr	r2, [r3, #4]
 800323a:	4613      	mov	r3, r2
 800323c:	009b      	lsls	r3, r3, #2
 800323e:	4413      	add	r3, r2
 8003240:	3b41      	subs	r3, #65	; 0x41
 8003242:	fa00 f203 	lsl.w	r2, r0, r3
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	430a      	orrs	r2, r1
 800324c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800324e:	4b22      	ldr	r3, [pc, #136]	; (80032d8 <HAL_ADC_ConfigChannel+0x234>)
 8003250:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a21      	ldr	r2, [pc, #132]	; (80032dc <HAL_ADC_ConfigChannel+0x238>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d109      	bne.n	8003270 <HAL_ADC_ConfigChannel+0x1cc>
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	2b12      	cmp	r3, #18
 8003262:	d105      	bne.n	8003270 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a19      	ldr	r2, [pc, #100]	; (80032dc <HAL_ADC_ConfigChannel+0x238>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d123      	bne.n	80032c2 <HAL_ADC_ConfigChannel+0x21e>
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	2b10      	cmp	r3, #16
 8003280:	d003      	beq.n	800328a <HAL_ADC_ConfigChannel+0x1e6>
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	2b11      	cmp	r3, #17
 8003288:	d11b      	bne.n	80032c2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	2b10      	cmp	r3, #16
 800329c:	d111      	bne.n	80032c2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800329e:	4b10      	ldr	r3, [pc, #64]	; (80032e0 <HAL_ADC_ConfigChannel+0x23c>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a10      	ldr	r2, [pc, #64]	; (80032e4 <HAL_ADC_ConfigChannel+0x240>)
 80032a4:	fba2 2303 	umull	r2, r3, r2, r3
 80032a8:	0c9a      	lsrs	r2, r3, #18
 80032aa:	4613      	mov	r3, r2
 80032ac:	009b      	lsls	r3, r3, #2
 80032ae:	4413      	add	r3, r2
 80032b0:	005b      	lsls	r3, r3, #1
 80032b2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80032b4:	e002      	b.n	80032bc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	3b01      	subs	r3, #1
 80032ba:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d1f9      	bne.n	80032b6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2200      	movs	r2, #0
 80032c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80032ca:	2300      	movs	r3, #0
}
 80032cc:	4618      	mov	r0, r3
 80032ce:	3714      	adds	r7, #20
 80032d0:	46bd      	mov	sp, r7
 80032d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d6:	4770      	bx	lr
 80032d8:	40012300 	.word	0x40012300
 80032dc:	40012000 	.word	0x40012000
 80032e0:	200000b4 	.word	0x200000b4
 80032e4:	431bde83 	.word	0x431bde83

080032e8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b085      	sub	sp, #20
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80032f0:	4b79      	ldr	r3, [pc, #484]	; (80034d8 <ADC_Init+0x1f0>)
 80032f2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	685a      	ldr	r2, [r3, #4]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	431a      	orrs	r2, r3
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	685a      	ldr	r2, [r3, #4]
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800331c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	6859      	ldr	r1, [r3, #4]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	691b      	ldr	r3, [r3, #16]
 8003328:	021a      	lsls	r2, r3, #8
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	430a      	orrs	r2, r1
 8003330:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	685a      	ldr	r2, [r3, #4]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003340:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	6859      	ldr	r1, [r3, #4]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	689a      	ldr	r2, [r3, #8]
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	430a      	orrs	r2, r1
 8003352:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	689a      	ldr	r2, [r3, #8]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003362:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	6899      	ldr	r1, [r3, #8]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	68da      	ldr	r2, [r3, #12]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	430a      	orrs	r2, r1
 8003374:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800337a:	4a58      	ldr	r2, [pc, #352]	; (80034dc <ADC_Init+0x1f4>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d022      	beq.n	80033c6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	689a      	ldr	r2, [r3, #8]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800338e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	6899      	ldr	r1, [r3, #8]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	430a      	orrs	r2, r1
 80033a0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	689a      	ldr	r2, [r3, #8]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80033b0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	6899      	ldr	r1, [r3, #8]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	430a      	orrs	r2, r1
 80033c2:	609a      	str	r2, [r3, #8]
 80033c4:	e00f      	b.n	80033e6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	689a      	ldr	r2, [r3, #8]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80033d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	689a      	ldr	r2, [r3, #8]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80033e4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	689a      	ldr	r2, [r3, #8]
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f022 0202 	bic.w	r2, r2, #2
 80033f4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	6899      	ldr	r1, [r3, #8]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	7e1b      	ldrb	r3, [r3, #24]
 8003400:	005a      	lsls	r2, r3, #1
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	430a      	orrs	r2, r1
 8003408:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d01b      	beq.n	800344c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	685a      	ldr	r2, [r3, #4]
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003422:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	685a      	ldr	r2, [r3, #4]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003432:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	6859      	ldr	r1, [r3, #4]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800343e:	3b01      	subs	r3, #1
 8003440:	035a      	lsls	r2, r3, #13
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	430a      	orrs	r2, r1
 8003448:	605a      	str	r2, [r3, #4]
 800344a:	e007      	b.n	800345c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	685a      	ldr	r2, [r3, #4]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800345a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800346a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	69db      	ldr	r3, [r3, #28]
 8003476:	3b01      	subs	r3, #1
 8003478:	051a      	lsls	r2, r3, #20
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	430a      	orrs	r2, r1
 8003480:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	689a      	ldr	r2, [r3, #8]
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003490:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	6899      	ldr	r1, [r3, #8]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800349e:	025a      	lsls	r2, r3, #9
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	430a      	orrs	r2, r1
 80034a6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	689a      	ldr	r2, [r3, #8]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034b6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	6899      	ldr	r1, [r3, #8]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	695b      	ldr	r3, [r3, #20]
 80034c2:	029a      	lsls	r2, r3, #10
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	430a      	orrs	r2, r1
 80034ca:	609a      	str	r2, [r3, #8]
}
 80034cc:	bf00      	nop
 80034ce:	3714      	adds	r7, #20
 80034d0:	46bd      	mov	sp, r7
 80034d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d6:	4770      	bx	lr
 80034d8:	40012300 	.word	0x40012300
 80034dc:	0f000001 	.word	0x0f000001

080034e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034e0:	b480      	push	{r7}
 80034e2:	b085      	sub	sp, #20
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	f003 0307 	and.w	r3, r3, #7
 80034ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80034f0:	4b0c      	ldr	r3, [pc, #48]	; (8003524 <__NVIC_SetPriorityGrouping+0x44>)
 80034f2:	68db      	ldr	r3, [r3, #12]
 80034f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80034f6:	68ba      	ldr	r2, [r7, #8]
 80034f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80034fc:	4013      	ands	r3, r2
 80034fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003508:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800350c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003510:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003512:	4a04      	ldr	r2, [pc, #16]	; (8003524 <__NVIC_SetPriorityGrouping+0x44>)
 8003514:	68bb      	ldr	r3, [r7, #8]
 8003516:	60d3      	str	r3, [r2, #12]
}
 8003518:	bf00      	nop
 800351a:	3714      	adds	r7, #20
 800351c:	46bd      	mov	sp, r7
 800351e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003522:	4770      	bx	lr
 8003524:	e000ed00 	.word	0xe000ed00

08003528 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003528:	b480      	push	{r7}
 800352a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800352c:	4b04      	ldr	r3, [pc, #16]	; (8003540 <__NVIC_GetPriorityGrouping+0x18>)
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	0a1b      	lsrs	r3, r3, #8
 8003532:	f003 0307 	and.w	r3, r3, #7
}
 8003536:	4618      	mov	r0, r3
 8003538:	46bd      	mov	sp, r7
 800353a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353e:	4770      	bx	lr
 8003540:	e000ed00 	.word	0xe000ed00

08003544 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003544:	b480      	push	{r7}
 8003546:	b083      	sub	sp, #12
 8003548:	af00      	add	r7, sp, #0
 800354a:	4603      	mov	r3, r0
 800354c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800354e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003552:	2b00      	cmp	r3, #0
 8003554:	db0b      	blt.n	800356e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003556:	79fb      	ldrb	r3, [r7, #7]
 8003558:	f003 021f 	and.w	r2, r3, #31
 800355c:	4907      	ldr	r1, [pc, #28]	; (800357c <__NVIC_EnableIRQ+0x38>)
 800355e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003562:	095b      	lsrs	r3, r3, #5
 8003564:	2001      	movs	r0, #1
 8003566:	fa00 f202 	lsl.w	r2, r0, r2
 800356a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800356e:	bf00      	nop
 8003570:	370c      	adds	r7, #12
 8003572:	46bd      	mov	sp, r7
 8003574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003578:	4770      	bx	lr
 800357a:	bf00      	nop
 800357c:	e000e100 	.word	0xe000e100

08003580 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003580:	b480      	push	{r7}
 8003582:	b083      	sub	sp, #12
 8003584:	af00      	add	r7, sp, #0
 8003586:	4603      	mov	r3, r0
 8003588:	6039      	str	r1, [r7, #0]
 800358a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800358c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003590:	2b00      	cmp	r3, #0
 8003592:	db0a      	blt.n	80035aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	b2da      	uxtb	r2, r3
 8003598:	490c      	ldr	r1, [pc, #48]	; (80035cc <__NVIC_SetPriority+0x4c>)
 800359a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800359e:	0112      	lsls	r2, r2, #4
 80035a0:	b2d2      	uxtb	r2, r2
 80035a2:	440b      	add	r3, r1
 80035a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035a8:	e00a      	b.n	80035c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	b2da      	uxtb	r2, r3
 80035ae:	4908      	ldr	r1, [pc, #32]	; (80035d0 <__NVIC_SetPriority+0x50>)
 80035b0:	79fb      	ldrb	r3, [r7, #7]
 80035b2:	f003 030f 	and.w	r3, r3, #15
 80035b6:	3b04      	subs	r3, #4
 80035b8:	0112      	lsls	r2, r2, #4
 80035ba:	b2d2      	uxtb	r2, r2
 80035bc:	440b      	add	r3, r1
 80035be:	761a      	strb	r2, [r3, #24]
}
 80035c0:	bf00      	nop
 80035c2:	370c      	adds	r7, #12
 80035c4:	46bd      	mov	sp, r7
 80035c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ca:	4770      	bx	lr
 80035cc:	e000e100 	.word	0xe000e100
 80035d0:	e000ed00 	.word	0xe000ed00

080035d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b089      	sub	sp, #36	; 0x24
 80035d8:	af00      	add	r7, sp, #0
 80035da:	60f8      	str	r0, [r7, #12]
 80035dc:	60b9      	str	r1, [r7, #8]
 80035de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	f003 0307 	and.w	r3, r3, #7
 80035e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80035e8:	69fb      	ldr	r3, [r7, #28]
 80035ea:	f1c3 0307 	rsb	r3, r3, #7
 80035ee:	2b04      	cmp	r3, #4
 80035f0:	bf28      	it	cs
 80035f2:	2304      	movcs	r3, #4
 80035f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80035f6:	69fb      	ldr	r3, [r7, #28]
 80035f8:	3304      	adds	r3, #4
 80035fa:	2b06      	cmp	r3, #6
 80035fc:	d902      	bls.n	8003604 <NVIC_EncodePriority+0x30>
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	3b03      	subs	r3, #3
 8003602:	e000      	b.n	8003606 <NVIC_EncodePriority+0x32>
 8003604:	2300      	movs	r3, #0
 8003606:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003608:	f04f 32ff 	mov.w	r2, #4294967295
 800360c:	69bb      	ldr	r3, [r7, #24]
 800360e:	fa02 f303 	lsl.w	r3, r2, r3
 8003612:	43da      	mvns	r2, r3
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	401a      	ands	r2, r3
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800361c:	f04f 31ff 	mov.w	r1, #4294967295
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	fa01 f303 	lsl.w	r3, r1, r3
 8003626:	43d9      	mvns	r1, r3
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800362c:	4313      	orrs	r3, r2
         );
}
 800362e:	4618      	mov	r0, r3
 8003630:	3724      	adds	r7, #36	; 0x24
 8003632:	46bd      	mov	sp, r7
 8003634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003638:	4770      	bx	lr
	...

0800363c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b082      	sub	sp, #8
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	3b01      	subs	r3, #1
 8003648:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800364c:	d301      	bcc.n	8003652 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800364e:	2301      	movs	r3, #1
 8003650:	e00f      	b.n	8003672 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003652:	4a0a      	ldr	r2, [pc, #40]	; (800367c <SysTick_Config+0x40>)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	3b01      	subs	r3, #1
 8003658:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800365a:	210f      	movs	r1, #15
 800365c:	f04f 30ff 	mov.w	r0, #4294967295
 8003660:	f7ff ff8e 	bl	8003580 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003664:	4b05      	ldr	r3, [pc, #20]	; (800367c <SysTick_Config+0x40>)
 8003666:	2200      	movs	r2, #0
 8003668:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800366a:	4b04      	ldr	r3, [pc, #16]	; (800367c <SysTick_Config+0x40>)
 800366c:	2207      	movs	r2, #7
 800366e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003670:	2300      	movs	r3, #0
}
 8003672:	4618      	mov	r0, r3
 8003674:	3708      	adds	r7, #8
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	e000e010 	.word	0xe000e010

08003680 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b082      	sub	sp, #8
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003688:	6878      	ldr	r0, [r7, #4]
 800368a:	f7ff ff29 	bl	80034e0 <__NVIC_SetPriorityGrouping>
}
 800368e:	bf00      	nop
 8003690:	3708      	adds	r7, #8
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}

08003696 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003696:	b580      	push	{r7, lr}
 8003698:	b086      	sub	sp, #24
 800369a:	af00      	add	r7, sp, #0
 800369c:	4603      	mov	r3, r0
 800369e:	60b9      	str	r1, [r7, #8]
 80036a0:	607a      	str	r2, [r7, #4]
 80036a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80036a4:	2300      	movs	r3, #0
 80036a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80036a8:	f7ff ff3e 	bl	8003528 <__NVIC_GetPriorityGrouping>
 80036ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036ae:	687a      	ldr	r2, [r7, #4]
 80036b0:	68b9      	ldr	r1, [r7, #8]
 80036b2:	6978      	ldr	r0, [r7, #20]
 80036b4:	f7ff ff8e 	bl	80035d4 <NVIC_EncodePriority>
 80036b8:	4602      	mov	r2, r0
 80036ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036be:	4611      	mov	r1, r2
 80036c0:	4618      	mov	r0, r3
 80036c2:	f7ff ff5d 	bl	8003580 <__NVIC_SetPriority>
}
 80036c6:	bf00      	nop
 80036c8:	3718      	adds	r7, #24
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}

080036ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036ce:	b580      	push	{r7, lr}
 80036d0:	b082      	sub	sp, #8
 80036d2:	af00      	add	r7, sp, #0
 80036d4:	4603      	mov	r3, r0
 80036d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036dc:	4618      	mov	r0, r3
 80036de:	f7ff ff31 	bl	8003544 <__NVIC_EnableIRQ>
}
 80036e2:	bf00      	nop
 80036e4:	3708      	adds	r7, #8
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}

080036ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80036ea:	b580      	push	{r7, lr}
 80036ec:	b082      	sub	sp, #8
 80036ee:	af00      	add	r7, sp, #0
 80036f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80036f2:	6878      	ldr	r0, [r7, #4]
 80036f4:	f7ff ffa2 	bl	800363c <SysTick_Config>
 80036f8:	4603      	mov	r3, r0
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	3708      	adds	r7, #8
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}

08003702 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003702:	b580      	push	{r7, lr}
 8003704:	b084      	sub	sp, #16
 8003706:	af00      	add	r7, sp, #0
 8003708:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800370e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003710:	f7ff fc54 	bl	8002fbc <HAL_GetTick>
 8003714:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800371c:	b2db      	uxtb	r3, r3
 800371e:	2b02      	cmp	r3, #2
 8003720:	d008      	beq.n	8003734 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2280      	movs	r2, #128	; 0x80
 8003726:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2200      	movs	r2, #0
 800372c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	e052      	b.n	80037da <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f022 0216 	bic.w	r2, r2, #22
 8003742:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	695a      	ldr	r2, [r3, #20]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003752:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003758:	2b00      	cmp	r3, #0
 800375a:	d103      	bne.n	8003764 <HAL_DMA_Abort+0x62>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003760:	2b00      	cmp	r3, #0
 8003762:	d007      	beq.n	8003774 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	681a      	ldr	r2, [r3, #0]
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f022 0208 	bic.w	r2, r2, #8
 8003772:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	681a      	ldr	r2, [r3, #0]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f022 0201 	bic.w	r2, r2, #1
 8003782:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003784:	e013      	b.n	80037ae <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003786:	f7ff fc19 	bl	8002fbc <HAL_GetTick>
 800378a:	4602      	mov	r2, r0
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	1ad3      	subs	r3, r2, r3
 8003790:	2b05      	cmp	r3, #5
 8003792:	d90c      	bls.n	80037ae <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2220      	movs	r2, #32
 8003798:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2203      	movs	r2, #3
 800379e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2200      	movs	r2, #0
 80037a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80037aa:	2303      	movs	r3, #3
 80037ac:	e015      	b.n	80037da <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f003 0301 	and.w	r3, r3, #1
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d1e4      	bne.n	8003786 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037c0:	223f      	movs	r2, #63	; 0x3f
 80037c2:	409a      	lsls	r2, r3
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2201      	movs	r2, #1
 80037cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2200      	movs	r2, #0
 80037d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80037d8:	2300      	movs	r3, #0
}
 80037da:	4618      	mov	r0, r3
 80037dc:	3710      	adds	r7, #16
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}

080037e2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80037e2:	b480      	push	{r7}
 80037e4:	b083      	sub	sp, #12
 80037e6:	af00      	add	r7, sp, #0
 80037e8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	2b02      	cmp	r3, #2
 80037f4:	d004      	beq.n	8003800 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2280      	movs	r2, #128	; 0x80
 80037fa:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80037fc:	2301      	movs	r3, #1
 80037fe:	e00c      	b.n	800381a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2205      	movs	r2, #5
 8003804:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	681a      	ldr	r2, [r3, #0]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f022 0201 	bic.w	r2, r2, #1
 8003816:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003818:	2300      	movs	r3, #0
}
 800381a:	4618      	mov	r0, r3
 800381c:	370c      	adds	r7, #12
 800381e:	46bd      	mov	sp, r7
 8003820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003824:	4770      	bx	lr

08003826 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003826:	b480      	push	{r7}
 8003828:	b083      	sub	sp, #12
 800382a:	af00      	add	r7, sp, #0
 800382c:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003834:	b2db      	uxtb	r3, r3
}
 8003836:	4618      	mov	r0, r3
 8003838:	370c      	adds	r7, #12
 800383a:	46bd      	mov	sp, r7
 800383c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003840:	4770      	bx	lr
	...

08003844 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b084      	sub	sp, #16
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d101      	bne.n	8003856 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	e06c      	b.n	8003930 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800385c:	2b00      	cmp	r3, #0
 800385e:	d106      	bne.n	800386e <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2223      	movs	r2, #35	; 0x23
 8003864:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003868:	6878      	ldr	r0, [r7, #4]
 800386a:	f7fd fca9 	bl	80011c0 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800386e:	2300      	movs	r3, #0
 8003870:	60bb      	str	r3, [r7, #8]
 8003872:	4b31      	ldr	r3, [pc, #196]	; (8003938 <HAL_ETH_Init+0xf4>)
 8003874:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003876:	4a30      	ldr	r2, [pc, #192]	; (8003938 <HAL_ETH_Init+0xf4>)
 8003878:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800387c:	6453      	str	r3, [r2, #68]	; 0x44
 800387e:	4b2e      	ldr	r3, [pc, #184]	; (8003938 <HAL_ETH_Init+0xf4>)
 8003880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003882:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003886:	60bb      	str	r3, [r7, #8]
 8003888:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800388a:	4b2c      	ldr	r3, [pc, #176]	; (800393c <HAL_ETH_Init+0xf8>)
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	4a2b      	ldr	r2, [pc, #172]	; (800393c <HAL_ETH_Init+0xf8>)
 8003890:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003894:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8003896:	4b29      	ldr	r3, [pc, #164]	; (800393c <HAL_ETH_Init+0xf8>)
 8003898:	685a      	ldr	r2, [r3, #4]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	689b      	ldr	r3, [r3, #8]
 800389e:	4927      	ldr	r1, [pc, #156]	; (800393c <HAL_ETH_Init+0xf8>)
 80038a0:	4313      	orrs	r3, r2
 80038a2:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80038a4:	4b25      	ldr	r3, [pc, #148]	; (800393c <HAL_ETH_Init+0xf8>)
 80038a6:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	687a      	ldr	r2, [r7, #4]
 80038b4:	6812      	ldr	r2, [r2, #0]
 80038b6:	f043 0301 	orr.w	r3, r3, #1
 80038ba:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80038be:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80038c0:	f7ff fb7c 	bl	8002fbc <HAL_GetTick>
 80038c4:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80038c6:	e011      	b.n	80038ec <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80038c8:	f7ff fb78 	bl	8002fbc <HAL_GetTick>
 80038cc:	4602      	mov	r2, r0
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	1ad3      	subs	r3, r2, r3
 80038d2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80038d6:	d909      	bls.n	80038ec <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2204      	movs	r2, #4
 80038dc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	22e0      	movs	r2, #224	; 0xe0
 80038e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 80038e8:	2301      	movs	r3, #1
 80038ea:	e021      	b.n	8003930 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 0301 	and.w	r3, r3, #1
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d1e4      	bne.n	80038c8 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f000 f958 	bl	8003bb4 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8003904:	6878      	ldr	r0, [r7, #4]
 8003906:	f000 f9ff 	bl	8003d08 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800390a:	6878      	ldr	r0, [r7, #4]
 800390c:	f000 fa55 	bl	8003dba <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	461a      	mov	r2, r3
 8003916:	2100      	movs	r1, #0
 8003918:	6878      	ldr	r0, [r7, #4]
 800391a:	f000 f9bd 	bl	8003c98 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2200      	movs	r2, #0
 8003922:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2210      	movs	r2, #16
 800392a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800392e:	2300      	movs	r3, #0
}
 8003930:	4618      	mov	r0, r3
 8003932:	3710      	adds	r7, #16
 8003934:	46bd      	mov	sp, r7
 8003936:	bd80      	pop	{r7, pc}
 8003938:	40023800 	.word	0x40023800
 800393c:	40013800 	.word	0x40013800

08003940 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b084      	sub	sp, #16
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
 8003948:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8003952:	68fa      	ldr	r2, [r7, #12]
 8003954:	4b51      	ldr	r3, [pc, #324]	; (8003a9c <ETH_SetMACConfig+0x15c>)
 8003956:	4013      	ands	r3, r2
 8003958:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	7c1b      	ldrb	r3, [r3, #16]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d102      	bne.n	8003968 <ETH_SetMACConfig+0x28>
 8003962:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8003966:	e000      	b.n	800396a <ETH_SetMACConfig+0x2a>
 8003968:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	7c5b      	ldrb	r3, [r3, #17]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d102      	bne.n	8003978 <ETH_SetMACConfig+0x38>
 8003972:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003976:	e000      	b.n	800397a <ETH_SetMACConfig+0x3a>
 8003978:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800397a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003980:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	7fdb      	ldrb	r3, [r3, #31]
 8003986:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8003988:	431a      	orrs	r2, r3
                        macconf->Speed |
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800398e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003990:	683a      	ldr	r2, [r7, #0]
 8003992:	7f92      	ldrb	r2, [r2, #30]
 8003994:	2a00      	cmp	r2, #0
 8003996:	d102      	bne.n	800399e <ETH_SetMACConfig+0x5e>
 8003998:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800399c:	e000      	b.n	80039a0 <ETH_SetMACConfig+0x60>
 800399e:	2200      	movs	r2, #0
                        macconf->Speed |
 80039a0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	7f1b      	ldrb	r3, [r3, #28]
 80039a6:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80039a8:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80039ae:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	791b      	ldrb	r3, [r3, #4]
 80039b4:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80039b6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80039b8:	683a      	ldr	r2, [r7, #0]
 80039ba:	f892 2020 	ldrb.w	r2, [r2, #32]
 80039be:	2a00      	cmp	r2, #0
 80039c0:	d102      	bne.n	80039c8 <ETH_SetMACConfig+0x88>
 80039c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80039c6:	e000      	b.n	80039ca <ETH_SetMACConfig+0x8a>
 80039c8:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80039ca:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	7bdb      	ldrb	r3, [r3, #15]
 80039d0:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80039d2:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80039d8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80039e0:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80039e2:	4313      	orrs	r3, r2
 80039e4:	68fa      	ldr	r2, [r7, #12]
 80039e6:	4313      	orrs	r3, r2
 80039e8:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	68fa      	ldr	r2, [r7, #12]
 80039f0:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80039fa:	2001      	movs	r0, #1
 80039fc:	f7ff faea 	bl	8002fd4 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	68fa      	ldr	r2, [r7, #12]
 8003a06:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	699b      	ldr	r3, [r3, #24]
 8003a0e:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003a10:	68fa      	ldr	r2, [r7, #12]
 8003a12:	f64f 7341 	movw	r3, #65345	; 0xff41
 8003a16:	4013      	ands	r3, r2
 8003a18:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a1e:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003a20:	683a      	ldr	r2, [r7, #0]
 8003a22:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8003a26:	2a00      	cmp	r2, #0
 8003a28:	d101      	bne.n	8003a2e <ETH_SetMACConfig+0xee>
 8003a2a:	2280      	movs	r2, #128	; 0x80
 8003a2c:	e000      	b.n	8003a30 <ETH_SetMACConfig+0xf0>
 8003a2e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003a30:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003a36:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003a38:	683a      	ldr	r2, [r7, #0]
 8003a3a:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8003a3e:	2a01      	cmp	r2, #1
 8003a40:	d101      	bne.n	8003a46 <ETH_SetMACConfig+0x106>
 8003a42:	2208      	movs	r2, #8
 8003a44:	e000      	b.n	8003a48 <ETH_SetMACConfig+0x108>
 8003a46:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8003a48:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8003a4a:	683a      	ldr	r2, [r7, #0]
 8003a4c:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8003a50:	2a01      	cmp	r2, #1
 8003a52:	d101      	bne.n	8003a58 <ETH_SetMACConfig+0x118>
 8003a54:	2204      	movs	r2, #4
 8003a56:	e000      	b.n	8003a5a <ETH_SetMACConfig+0x11a>
 8003a58:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003a5a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8003a5c:	683a      	ldr	r2, [r7, #0]
 8003a5e:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8003a62:	2a01      	cmp	r2, #1
 8003a64:	d101      	bne.n	8003a6a <ETH_SetMACConfig+0x12a>
 8003a66:	2202      	movs	r2, #2
 8003a68:	e000      	b.n	8003a6c <ETH_SetMACConfig+0x12c>
 8003a6a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	68fa      	ldr	r2, [r7, #12]
 8003a70:	4313      	orrs	r3, r2
 8003a72:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	68fa      	ldr	r2, [r7, #12]
 8003a7a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	699b      	ldr	r3, [r3, #24]
 8003a82:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003a84:	2001      	movs	r0, #1
 8003a86:	f7ff faa5 	bl	8002fd4 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	68fa      	ldr	r2, [r7, #12]
 8003a90:	619a      	str	r2, [r3, #24]
}
 8003a92:	bf00      	nop
 8003a94:	3710      	adds	r7, #16
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bd80      	pop	{r7, pc}
 8003a9a:	bf00      	nop
 8003a9c:	ff20810f 	.word	0xff20810f

08003aa0 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b084      	sub	sp, #16
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
 8003aa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ab2:	699b      	ldr	r3, [r3, #24]
 8003ab4:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8003ab6:	68fa      	ldr	r2, [r7, #12]
 8003ab8:	4b3d      	ldr	r3, [pc, #244]	; (8003bb0 <ETH_SetDMAConfig+0x110>)
 8003aba:	4013      	ands	r3, r2
 8003abc:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	7b1b      	ldrb	r3, [r3, #12]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d102      	bne.n	8003acc <ETH_SetDMAConfig+0x2c>
 8003ac6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003aca:	e000      	b.n	8003ace <ETH_SetDMAConfig+0x2e>
 8003acc:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	7b5b      	ldrb	r3, [r3, #13]
 8003ad2:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003ad4:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003ad6:	683a      	ldr	r2, [r7, #0]
 8003ad8:	7f52      	ldrb	r2, [r2, #29]
 8003ada:	2a00      	cmp	r2, #0
 8003adc:	d102      	bne.n	8003ae4 <ETH_SetDMAConfig+0x44>
 8003ade:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003ae2:	e000      	b.n	8003ae6 <ETH_SetDMAConfig+0x46>
 8003ae4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003ae6:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	7b9b      	ldrb	r3, [r3, #14]
 8003aec:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003aee:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003af4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	7f1b      	ldrb	r3, [r3, #28]
 8003afa:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8003afc:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	7f9b      	ldrb	r3, [r3, #30]
 8003b02:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003b04:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003b0a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003b12:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003b14:	4313      	orrs	r3, r2
 8003b16:	68fa      	ldr	r2, [r7, #12]
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b24:	461a      	mov	r2, r3
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b32:	699b      	ldr	r3, [r3, #24]
 8003b34:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003b36:	2001      	movs	r0, #1
 8003b38:	f7ff fa4c 	bl	8002fd4 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b44:	461a      	mov	r2, r3
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	791b      	ldrb	r3, [r3, #4]
 8003b4e:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003b54:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8003b5a:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003b60:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003b68:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8003b6a:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b70:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003b72:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003b78:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003b7a:	687a      	ldr	r2, [r7, #4]
 8003b7c:	6812      	ldr	r2, [r2, #0]
 8003b7e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003b82:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003b86:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003b94:	2001      	movs	r0, #1
 8003b96:	f7ff fa1d 	bl	8002fd4 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ba2:	461a      	mov	r2, r3
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	6013      	str	r3, [r2, #0]
}
 8003ba8:	bf00      	nop
 8003baa:	3710      	adds	r7, #16
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}
 8003bb0:	f8de3f23 	.word	0xf8de3f23

08003bb4 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b0a6      	sub	sp, #152	; 0x98
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8003bc8:	2300      	movs	r3, #0
 8003bca:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8003bcc:	2300      	movs	r3, #0
 8003bce:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8003bd8:	2300      	movs	r3, #0
 8003bda:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8003bde:	2301      	movs	r3, #1
 8003be0:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8003be4:	2300      	movs	r3, #0
 8003be6:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8003bea:	2300      	movs	r3, #0
 8003bec:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8003c04:	2300      	movs	r3, #0
 8003c06:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8003c10:	2300      	movs	r3, #0
 8003c12:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003c16:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003c1a:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8003c1c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003c20:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8003c22:	2300      	movs	r3, #0
 8003c24:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003c28:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003c2c:	4619      	mov	r1, r3
 8003c2e:	6878      	ldr	r0, [r7, #4]
 8003c30:	f7ff fe86 	bl	8003940 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8003c34:	2301      	movs	r3, #1
 8003c36:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8003c42:	2301      	movs	r3, #1
 8003c44:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8003c46:	2300      	movs	r3, #0
 8003c48:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8003c50:	2300      	movs	r3, #0
 8003c52:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8003c56:	2300      	movs	r3, #0
 8003c58:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8003c60:	2301      	movs	r3, #1
 8003c62:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8003c64:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003c68:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003c6a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003c6e:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003c70:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003c74:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8003c76:	2301      	movs	r3, #1
 8003c78:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8003c80:	2300      	movs	r3, #0
 8003c82:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8003c84:	f107 0308 	add.w	r3, r7, #8
 8003c88:	4619      	mov	r1, r3
 8003c8a:	6878      	ldr	r0, [r7, #4]
 8003c8c:	f7ff ff08 	bl	8003aa0 <ETH_SetDMAConfig>
}
 8003c90:	bf00      	nop
 8003c92:	3798      	adds	r7, #152	; 0x98
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bd80      	pop	{r7, pc}

08003c98 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b087      	sub	sp, #28
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	60f8      	str	r0, [r7, #12]
 8003ca0:	60b9      	str	r1, [r7, #8]
 8003ca2:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	3305      	adds	r3, #5
 8003ca8:	781b      	ldrb	r3, [r3, #0]
 8003caa:	021b      	lsls	r3, r3, #8
 8003cac:	687a      	ldr	r2, [r7, #4]
 8003cae:	3204      	adds	r2, #4
 8003cb0:	7812      	ldrb	r2, [r2, #0]
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8003cb6:	68ba      	ldr	r2, [r7, #8]
 8003cb8:	4b11      	ldr	r3, [pc, #68]	; (8003d00 <ETH_MACAddressConfig+0x68>)
 8003cba:	4413      	add	r3, r2
 8003cbc:	461a      	mov	r2, r3
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	3303      	adds	r3, #3
 8003cc6:	781b      	ldrb	r3, [r3, #0]
 8003cc8:	061a      	lsls	r2, r3, #24
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	3302      	adds	r3, #2
 8003cce:	781b      	ldrb	r3, [r3, #0]
 8003cd0:	041b      	lsls	r3, r3, #16
 8003cd2:	431a      	orrs	r2, r3
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	3301      	adds	r3, #1
 8003cd8:	781b      	ldrb	r3, [r3, #0]
 8003cda:	021b      	lsls	r3, r3, #8
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	687a      	ldr	r2, [r7, #4]
 8003ce0:	7812      	ldrb	r2, [r2, #0]
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8003ce6:	68ba      	ldr	r2, [r7, #8]
 8003ce8:	4b06      	ldr	r3, [pc, #24]	; (8003d04 <ETH_MACAddressConfig+0x6c>)
 8003cea:	4413      	add	r3, r2
 8003cec:	461a      	mov	r2, r3
 8003cee:	697b      	ldr	r3, [r7, #20]
 8003cf0:	6013      	str	r3, [r2, #0]
}
 8003cf2:	bf00      	nop
 8003cf4:	371c      	adds	r7, #28
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfc:	4770      	bx	lr
 8003cfe:	bf00      	nop
 8003d00:	40028040 	.word	0x40028040
 8003d04:	40028044 	.word	0x40028044

08003d08 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b085      	sub	sp, #20
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003d10:	2300      	movs	r3, #0
 8003d12:	60fb      	str	r3, [r7, #12]
 8003d14:	e03e      	b.n	8003d94 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	68d9      	ldr	r1, [r3, #12]
 8003d1a:	68fa      	ldr	r2, [r7, #12]
 8003d1c:	4613      	mov	r3, r2
 8003d1e:	009b      	lsls	r3, r3, #2
 8003d20:	4413      	add	r3, r2
 8003d22:	00db      	lsls	r3, r3, #3
 8003d24:	440b      	add	r3, r1
 8003d26:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8003d28:	68bb      	ldr	r3, [r7, #8]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8003d2e:	68bb      	ldr	r3, [r7, #8]
 8003d30:	2200      	movs	r2, #0
 8003d32:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	2200      	movs	r2, #0
 8003d38:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8003d40:	68b9      	ldr	r1, [r7, #8]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	68fa      	ldr	r2, [r7, #12]
 8003d46:	3206      	adds	r2, #6
 8003d48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2b02      	cmp	r3, #2
 8003d5c:	d80c      	bhi.n	8003d78 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	68d9      	ldr	r1, [r3, #12]
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	1c5a      	adds	r2, r3, #1
 8003d66:	4613      	mov	r3, r2
 8003d68:	009b      	lsls	r3, r3, #2
 8003d6a:	4413      	add	r3, r2
 8003d6c:	00db      	lsls	r3, r3, #3
 8003d6e:	440b      	add	r3, r1
 8003d70:	461a      	mov	r2, r3
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	60da      	str	r2, [r3, #12]
 8003d76:	e004      	b.n	8003d82 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	68db      	ldr	r3, [r3, #12]
 8003d7c:	461a      	mov	r2, r3
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8003d8a:	68bb      	ldr	r3, [r7, #8]
 8003d8c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	3301      	adds	r3, #1
 8003d92:	60fb      	str	r3, [r7, #12]
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2b03      	cmp	r3, #3
 8003d98:	d9bd      	bls.n	8003d16 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	68da      	ldr	r2, [r3, #12]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003dac:	611a      	str	r2, [r3, #16]
}
 8003dae:	bf00      	nop
 8003db0:	3714      	adds	r7, #20
 8003db2:	46bd      	mov	sp, r7
 8003db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db8:	4770      	bx	lr

08003dba <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8003dba:	b480      	push	{r7}
 8003dbc:	b085      	sub	sp, #20
 8003dbe:	af00      	add	r7, sp, #0
 8003dc0:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	60fb      	str	r3, [r7, #12]
 8003dc6:	e046      	b.n	8003e56 <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6919      	ldr	r1, [r3, #16]
 8003dcc:	68fa      	ldr	r2, [r7, #12]
 8003dce:	4613      	mov	r3, r2
 8003dd0:	009b      	lsls	r3, r3, #2
 8003dd2:	4413      	add	r3, r2
 8003dd4:	00db      	lsls	r3, r3, #3
 8003dd6:	440b      	add	r3, r1
 8003dd8:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	2200      	movs	r2, #0
 8003de4:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	2200      	movs	r2, #0
 8003dea:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	2200      	movs	r2, #0
 8003df0:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	2200      	movs	r2, #0
 8003df6:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8003df8:	68bb      	ldr	r3, [r7, #8]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003e04:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	f244 52f8 	movw	r2, #17912	; 0x45f8
 8003e0c:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003e16:	68bb      	ldr	r3, [r7, #8]
 8003e18:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003e1a:	68b9      	ldr	r1, [r7, #8]
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	68fa      	ldr	r2, [r7, #12]
 8003e20:	3212      	adds	r2, #18
 8003e22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2b02      	cmp	r3, #2
 8003e2a:	d80c      	bhi.n	8003e46 <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6919      	ldr	r1, [r3, #16]
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	1c5a      	adds	r2, r3, #1
 8003e34:	4613      	mov	r3, r2
 8003e36:	009b      	lsls	r3, r3, #2
 8003e38:	4413      	add	r3, r2
 8003e3a:	00db      	lsls	r3, r3, #3
 8003e3c:	440b      	add	r3, r1
 8003e3e:	461a      	mov	r2, r3
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	60da      	str	r2, [r3, #12]
 8003e44:	e004      	b.n	8003e50 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	691b      	ldr	r3, [r3, #16]
 8003e4a:	461a      	mov	r2, r3
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	3301      	adds	r3, #1
 8003e54:	60fb      	str	r3, [r7, #12]
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2b03      	cmp	r3, #3
 8003e5a:	d9b5      	bls.n	8003dc8 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2200      	movs	r2, #0
 8003e66:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2200      	movs	r2, #0
 8003e72:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2200      	movs	r2, #0
 8003e78:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	691a      	ldr	r2, [r3, #16]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e86:	60da      	str	r2, [r3, #12]
}
 8003e88:	bf00      	nop
 8003e8a:	3714      	adds	r7, #20
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e92:	4770      	bx	lr

08003e94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e94:	b480      	push	{r7}
 8003e96:	b089      	sub	sp, #36	; 0x24
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
 8003e9c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003eaa:	2300      	movs	r3, #0
 8003eac:	61fb      	str	r3, [r7, #28]
 8003eae:	e16b      	b.n	8004188 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003eb0:	2201      	movs	r2, #1
 8003eb2:	69fb      	ldr	r3, [r7, #28]
 8003eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	697a      	ldr	r2, [r7, #20]
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003ec4:	693a      	ldr	r2, [r7, #16]
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	429a      	cmp	r2, r3
 8003eca:	f040 815a 	bne.w	8004182 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	f003 0303 	and.w	r3, r3, #3
 8003ed6:	2b01      	cmp	r3, #1
 8003ed8:	d005      	beq.n	8003ee6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003ee2:	2b02      	cmp	r3, #2
 8003ee4:	d130      	bne.n	8003f48 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003eec:	69fb      	ldr	r3, [r7, #28]
 8003eee:	005b      	lsls	r3, r3, #1
 8003ef0:	2203      	movs	r2, #3
 8003ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef6:	43db      	mvns	r3, r3
 8003ef8:	69ba      	ldr	r2, [r7, #24]
 8003efa:	4013      	ands	r3, r2
 8003efc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	68da      	ldr	r2, [r3, #12]
 8003f02:	69fb      	ldr	r3, [r7, #28]
 8003f04:	005b      	lsls	r3, r3, #1
 8003f06:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0a:	69ba      	ldr	r2, [r7, #24]
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	69ba      	ldr	r2, [r7, #24]
 8003f14:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003f1c:	2201      	movs	r2, #1
 8003f1e:	69fb      	ldr	r3, [r7, #28]
 8003f20:	fa02 f303 	lsl.w	r3, r2, r3
 8003f24:	43db      	mvns	r3, r3
 8003f26:	69ba      	ldr	r2, [r7, #24]
 8003f28:	4013      	ands	r3, r2
 8003f2a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	091b      	lsrs	r3, r3, #4
 8003f32:	f003 0201 	and.w	r2, r3, #1
 8003f36:	69fb      	ldr	r3, [r7, #28]
 8003f38:	fa02 f303 	lsl.w	r3, r2, r3
 8003f3c:	69ba      	ldr	r2, [r7, #24]
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	69ba      	ldr	r2, [r7, #24]
 8003f46:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	f003 0303 	and.w	r3, r3, #3
 8003f50:	2b03      	cmp	r3, #3
 8003f52:	d017      	beq.n	8003f84 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	68db      	ldr	r3, [r3, #12]
 8003f58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003f5a:	69fb      	ldr	r3, [r7, #28]
 8003f5c:	005b      	lsls	r3, r3, #1
 8003f5e:	2203      	movs	r2, #3
 8003f60:	fa02 f303 	lsl.w	r3, r2, r3
 8003f64:	43db      	mvns	r3, r3
 8003f66:	69ba      	ldr	r2, [r7, #24]
 8003f68:	4013      	ands	r3, r2
 8003f6a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	689a      	ldr	r2, [r3, #8]
 8003f70:	69fb      	ldr	r3, [r7, #28]
 8003f72:	005b      	lsls	r3, r3, #1
 8003f74:	fa02 f303 	lsl.w	r3, r2, r3
 8003f78:	69ba      	ldr	r2, [r7, #24]
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	69ba      	ldr	r2, [r7, #24]
 8003f82:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	f003 0303 	and.w	r3, r3, #3
 8003f8c:	2b02      	cmp	r3, #2
 8003f8e:	d123      	bne.n	8003fd8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003f90:	69fb      	ldr	r3, [r7, #28]
 8003f92:	08da      	lsrs	r2, r3, #3
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	3208      	adds	r2, #8
 8003f98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f9e:	69fb      	ldr	r3, [r7, #28]
 8003fa0:	f003 0307 	and.w	r3, r3, #7
 8003fa4:	009b      	lsls	r3, r3, #2
 8003fa6:	220f      	movs	r2, #15
 8003fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fac:	43db      	mvns	r3, r3
 8003fae:	69ba      	ldr	r2, [r7, #24]
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	691a      	ldr	r2, [r3, #16]
 8003fb8:	69fb      	ldr	r3, [r7, #28]
 8003fba:	f003 0307 	and.w	r3, r3, #7
 8003fbe:	009b      	lsls	r3, r3, #2
 8003fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc4:	69ba      	ldr	r2, [r7, #24]
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003fca:	69fb      	ldr	r3, [r7, #28]
 8003fcc:	08da      	lsrs	r2, r3, #3
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	3208      	adds	r2, #8
 8003fd2:	69b9      	ldr	r1, [r7, #24]
 8003fd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003fde:	69fb      	ldr	r3, [r7, #28]
 8003fe0:	005b      	lsls	r3, r3, #1
 8003fe2:	2203      	movs	r2, #3
 8003fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe8:	43db      	mvns	r3, r3
 8003fea:	69ba      	ldr	r2, [r7, #24]
 8003fec:	4013      	ands	r3, r2
 8003fee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	f003 0203 	and.w	r2, r3, #3
 8003ff8:	69fb      	ldr	r3, [r7, #28]
 8003ffa:	005b      	lsls	r3, r3, #1
 8003ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8004000:	69ba      	ldr	r2, [r7, #24]
 8004002:	4313      	orrs	r3, r2
 8004004:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	69ba      	ldr	r2, [r7, #24]
 800400a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004014:	2b00      	cmp	r3, #0
 8004016:	f000 80b4 	beq.w	8004182 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800401a:	2300      	movs	r3, #0
 800401c:	60fb      	str	r3, [r7, #12]
 800401e:	4b60      	ldr	r3, [pc, #384]	; (80041a0 <HAL_GPIO_Init+0x30c>)
 8004020:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004022:	4a5f      	ldr	r2, [pc, #380]	; (80041a0 <HAL_GPIO_Init+0x30c>)
 8004024:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004028:	6453      	str	r3, [r2, #68]	; 0x44
 800402a:	4b5d      	ldr	r3, [pc, #372]	; (80041a0 <HAL_GPIO_Init+0x30c>)
 800402c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800402e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004032:	60fb      	str	r3, [r7, #12]
 8004034:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004036:	4a5b      	ldr	r2, [pc, #364]	; (80041a4 <HAL_GPIO_Init+0x310>)
 8004038:	69fb      	ldr	r3, [r7, #28]
 800403a:	089b      	lsrs	r3, r3, #2
 800403c:	3302      	adds	r3, #2
 800403e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004042:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004044:	69fb      	ldr	r3, [r7, #28]
 8004046:	f003 0303 	and.w	r3, r3, #3
 800404a:	009b      	lsls	r3, r3, #2
 800404c:	220f      	movs	r2, #15
 800404e:	fa02 f303 	lsl.w	r3, r2, r3
 8004052:	43db      	mvns	r3, r3
 8004054:	69ba      	ldr	r2, [r7, #24]
 8004056:	4013      	ands	r3, r2
 8004058:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	4a52      	ldr	r2, [pc, #328]	; (80041a8 <HAL_GPIO_Init+0x314>)
 800405e:	4293      	cmp	r3, r2
 8004060:	d02b      	beq.n	80040ba <HAL_GPIO_Init+0x226>
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	4a51      	ldr	r2, [pc, #324]	; (80041ac <HAL_GPIO_Init+0x318>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d025      	beq.n	80040b6 <HAL_GPIO_Init+0x222>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	4a50      	ldr	r2, [pc, #320]	; (80041b0 <HAL_GPIO_Init+0x31c>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d01f      	beq.n	80040b2 <HAL_GPIO_Init+0x21e>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	4a4f      	ldr	r2, [pc, #316]	; (80041b4 <HAL_GPIO_Init+0x320>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d019      	beq.n	80040ae <HAL_GPIO_Init+0x21a>
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	4a4e      	ldr	r2, [pc, #312]	; (80041b8 <HAL_GPIO_Init+0x324>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d013      	beq.n	80040aa <HAL_GPIO_Init+0x216>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	4a4d      	ldr	r2, [pc, #308]	; (80041bc <HAL_GPIO_Init+0x328>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d00d      	beq.n	80040a6 <HAL_GPIO_Init+0x212>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	4a4c      	ldr	r2, [pc, #304]	; (80041c0 <HAL_GPIO_Init+0x32c>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d007      	beq.n	80040a2 <HAL_GPIO_Init+0x20e>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	4a4b      	ldr	r2, [pc, #300]	; (80041c4 <HAL_GPIO_Init+0x330>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d101      	bne.n	800409e <HAL_GPIO_Init+0x20a>
 800409a:	2307      	movs	r3, #7
 800409c:	e00e      	b.n	80040bc <HAL_GPIO_Init+0x228>
 800409e:	2308      	movs	r3, #8
 80040a0:	e00c      	b.n	80040bc <HAL_GPIO_Init+0x228>
 80040a2:	2306      	movs	r3, #6
 80040a4:	e00a      	b.n	80040bc <HAL_GPIO_Init+0x228>
 80040a6:	2305      	movs	r3, #5
 80040a8:	e008      	b.n	80040bc <HAL_GPIO_Init+0x228>
 80040aa:	2304      	movs	r3, #4
 80040ac:	e006      	b.n	80040bc <HAL_GPIO_Init+0x228>
 80040ae:	2303      	movs	r3, #3
 80040b0:	e004      	b.n	80040bc <HAL_GPIO_Init+0x228>
 80040b2:	2302      	movs	r3, #2
 80040b4:	e002      	b.n	80040bc <HAL_GPIO_Init+0x228>
 80040b6:	2301      	movs	r3, #1
 80040b8:	e000      	b.n	80040bc <HAL_GPIO_Init+0x228>
 80040ba:	2300      	movs	r3, #0
 80040bc:	69fa      	ldr	r2, [r7, #28]
 80040be:	f002 0203 	and.w	r2, r2, #3
 80040c2:	0092      	lsls	r2, r2, #2
 80040c4:	4093      	lsls	r3, r2
 80040c6:	69ba      	ldr	r2, [r7, #24]
 80040c8:	4313      	orrs	r3, r2
 80040ca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80040cc:	4935      	ldr	r1, [pc, #212]	; (80041a4 <HAL_GPIO_Init+0x310>)
 80040ce:	69fb      	ldr	r3, [r7, #28]
 80040d0:	089b      	lsrs	r3, r3, #2
 80040d2:	3302      	adds	r3, #2
 80040d4:	69ba      	ldr	r2, [r7, #24]
 80040d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80040da:	4b3b      	ldr	r3, [pc, #236]	; (80041c8 <HAL_GPIO_Init+0x334>)
 80040dc:	689b      	ldr	r3, [r3, #8]
 80040de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040e0:	693b      	ldr	r3, [r7, #16]
 80040e2:	43db      	mvns	r3, r3
 80040e4:	69ba      	ldr	r2, [r7, #24]
 80040e6:	4013      	ands	r3, r2
 80040e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d003      	beq.n	80040fe <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80040f6:	69ba      	ldr	r2, [r7, #24]
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	4313      	orrs	r3, r2
 80040fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80040fe:	4a32      	ldr	r2, [pc, #200]	; (80041c8 <HAL_GPIO_Init+0x334>)
 8004100:	69bb      	ldr	r3, [r7, #24]
 8004102:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004104:	4b30      	ldr	r3, [pc, #192]	; (80041c8 <HAL_GPIO_Init+0x334>)
 8004106:	68db      	ldr	r3, [r3, #12]
 8004108:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800410a:	693b      	ldr	r3, [r7, #16]
 800410c:	43db      	mvns	r3, r3
 800410e:	69ba      	ldr	r2, [r7, #24]
 8004110:	4013      	ands	r3, r2
 8004112:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800411c:	2b00      	cmp	r3, #0
 800411e:	d003      	beq.n	8004128 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004120:	69ba      	ldr	r2, [r7, #24]
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	4313      	orrs	r3, r2
 8004126:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004128:	4a27      	ldr	r2, [pc, #156]	; (80041c8 <HAL_GPIO_Init+0x334>)
 800412a:	69bb      	ldr	r3, [r7, #24]
 800412c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800412e:	4b26      	ldr	r3, [pc, #152]	; (80041c8 <HAL_GPIO_Init+0x334>)
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004134:	693b      	ldr	r3, [r7, #16]
 8004136:	43db      	mvns	r3, r3
 8004138:	69ba      	ldr	r2, [r7, #24]
 800413a:	4013      	ands	r3, r2
 800413c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004146:	2b00      	cmp	r3, #0
 8004148:	d003      	beq.n	8004152 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800414a:	69ba      	ldr	r2, [r7, #24]
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	4313      	orrs	r3, r2
 8004150:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004152:	4a1d      	ldr	r2, [pc, #116]	; (80041c8 <HAL_GPIO_Init+0x334>)
 8004154:	69bb      	ldr	r3, [r7, #24]
 8004156:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004158:	4b1b      	ldr	r3, [pc, #108]	; (80041c8 <HAL_GPIO_Init+0x334>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800415e:	693b      	ldr	r3, [r7, #16]
 8004160:	43db      	mvns	r3, r3
 8004162:	69ba      	ldr	r2, [r7, #24]
 8004164:	4013      	ands	r3, r2
 8004166:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004170:	2b00      	cmp	r3, #0
 8004172:	d003      	beq.n	800417c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004174:	69ba      	ldr	r2, [r7, #24]
 8004176:	693b      	ldr	r3, [r7, #16]
 8004178:	4313      	orrs	r3, r2
 800417a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800417c:	4a12      	ldr	r2, [pc, #72]	; (80041c8 <HAL_GPIO_Init+0x334>)
 800417e:	69bb      	ldr	r3, [r7, #24]
 8004180:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004182:	69fb      	ldr	r3, [r7, #28]
 8004184:	3301      	adds	r3, #1
 8004186:	61fb      	str	r3, [r7, #28]
 8004188:	69fb      	ldr	r3, [r7, #28]
 800418a:	2b0f      	cmp	r3, #15
 800418c:	f67f ae90 	bls.w	8003eb0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004190:	bf00      	nop
 8004192:	bf00      	nop
 8004194:	3724      	adds	r7, #36	; 0x24
 8004196:	46bd      	mov	sp, r7
 8004198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419c:	4770      	bx	lr
 800419e:	bf00      	nop
 80041a0:	40023800 	.word	0x40023800
 80041a4:	40013800 	.word	0x40013800
 80041a8:	40020000 	.word	0x40020000
 80041ac:	40020400 	.word	0x40020400
 80041b0:	40020800 	.word	0x40020800
 80041b4:	40020c00 	.word	0x40020c00
 80041b8:	40021000 	.word	0x40021000
 80041bc:	40021400 	.word	0x40021400
 80041c0:	40021800 	.word	0x40021800
 80041c4:	40021c00 	.word	0x40021c00
 80041c8:	40013c00 	.word	0x40013c00

080041cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80041cc:	b480      	push	{r7}
 80041ce:	b083      	sub	sp, #12
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
 80041d4:	460b      	mov	r3, r1
 80041d6:	807b      	strh	r3, [r7, #2]
 80041d8:	4613      	mov	r3, r2
 80041da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80041dc:	787b      	ldrb	r3, [r7, #1]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d003      	beq.n	80041ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80041e2:	887a      	ldrh	r2, [r7, #2]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80041e8:	e003      	b.n	80041f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80041ea:	887b      	ldrh	r3, [r7, #2]
 80041ec:	041a      	lsls	r2, r3, #16
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	619a      	str	r2, [r3, #24]
}
 80041f2:	bf00      	nop
 80041f4:	370c      	adds	r7, #12
 80041f6:	46bd      	mov	sp, r7
 80041f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fc:	4770      	bx	lr
	...

08004200 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b084      	sub	sp, #16
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d101      	bne.n	8004212 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800420e:	2301      	movs	r3, #1
 8004210:	e12b      	b.n	800446a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004218:	b2db      	uxtb	r3, r3
 800421a:	2b00      	cmp	r3, #0
 800421c:	d106      	bne.n	800422c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2200      	movs	r2, #0
 8004222:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f7fd f9aa 	bl	8001580 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2224      	movs	r2, #36	; 0x24
 8004230:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	681a      	ldr	r2, [r3, #0]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f022 0201 	bic.w	r2, r2, #1
 8004242:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	681a      	ldr	r2, [r3, #0]
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004252:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	681a      	ldr	r2, [r3, #0]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004262:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004264:	f003 f88c 	bl	8007380 <HAL_RCC_GetPCLK1Freq>
 8004268:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	4a81      	ldr	r2, [pc, #516]	; (8004474 <HAL_I2C_Init+0x274>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d807      	bhi.n	8004284 <HAL_I2C_Init+0x84>
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	4a80      	ldr	r2, [pc, #512]	; (8004478 <HAL_I2C_Init+0x278>)
 8004278:	4293      	cmp	r3, r2
 800427a:	bf94      	ite	ls
 800427c:	2301      	movls	r3, #1
 800427e:	2300      	movhi	r3, #0
 8004280:	b2db      	uxtb	r3, r3
 8004282:	e006      	b.n	8004292 <HAL_I2C_Init+0x92>
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	4a7d      	ldr	r2, [pc, #500]	; (800447c <HAL_I2C_Init+0x27c>)
 8004288:	4293      	cmp	r3, r2
 800428a:	bf94      	ite	ls
 800428c:	2301      	movls	r3, #1
 800428e:	2300      	movhi	r3, #0
 8004290:	b2db      	uxtb	r3, r3
 8004292:	2b00      	cmp	r3, #0
 8004294:	d001      	beq.n	800429a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	e0e7      	b.n	800446a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	4a78      	ldr	r2, [pc, #480]	; (8004480 <HAL_I2C_Init+0x280>)
 800429e:	fba2 2303 	umull	r2, r3, r2, r3
 80042a2:	0c9b      	lsrs	r3, r3, #18
 80042a4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	68ba      	ldr	r2, [r7, #8]
 80042b6:	430a      	orrs	r2, r1
 80042b8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	6a1b      	ldr	r3, [r3, #32]
 80042c0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	4a6a      	ldr	r2, [pc, #424]	; (8004474 <HAL_I2C_Init+0x274>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d802      	bhi.n	80042d4 <HAL_I2C_Init+0xd4>
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	3301      	adds	r3, #1
 80042d2:	e009      	b.n	80042e8 <HAL_I2C_Init+0xe8>
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80042da:	fb02 f303 	mul.w	r3, r2, r3
 80042de:	4a69      	ldr	r2, [pc, #420]	; (8004484 <HAL_I2C_Init+0x284>)
 80042e0:	fba2 2303 	umull	r2, r3, r2, r3
 80042e4:	099b      	lsrs	r3, r3, #6
 80042e6:	3301      	adds	r3, #1
 80042e8:	687a      	ldr	r2, [r7, #4]
 80042ea:	6812      	ldr	r2, [r2, #0]
 80042ec:	430b      	orrs	r3, r1
 80042ee:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	69db      	ldr	r3, [r3, #28]
 80042f6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80042fa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	495c      	ldr	r1, [pc, #368]	; (8004474 <HAL_I2C_Init+0x274>)
 8004304:	428b      	cmp	r3, r1
 8004306:	d819      	bhi.n	800433c <HAL_I2C_Init+0x13c>
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	1e59      	subs	r1, r3, #1
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	685b      	ldr	r3, [r3, #4]
 8004310:	005b      	lsls	r3, r3, #1
 8004312:	fbb1 f3f3 	udiv	r3, r1, r3
 8004316:	1c59      	adds	r1, r3, #1
 8004318:	f640 73fc 	movw	r3, #4092	; 0xffc
 800431c:	400b      	ands	r3, r1
 800431e:	2b00      	cmp	r3, #0
 8004320:	d00a      	beq.n	8004338 <HAL_I2C_Init+0x138>
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	1e59      	subs	r1, r3, #1
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	005b      	lsls	r3, r3, #1
 800432c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004330:	3301      	adds	r3, #1
 8004332:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004336:	e051      	b.n	80043dc <HAL_I2C_Init+0x1dc>
 8004338:	2304      	movs	r3, #4
 800433a:	e04f      	b.n	80043dc <HAL_I2C_Init+0x1dc>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	689b      	ldr	r3, [r3, #8]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d111      	bne.n	8004368 <HAL_I2C_Init+0x168>
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	1e58      	subs	r0, r3, #1
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6859      	ldr	r1, [r3, #4]
 800434c:	460b      	mov	r3, r1
 800434e:	005b      	lsls	r3, r3, #1
 8004350:	440b      	add	r3, r1
 8004352:	fbb0 f3f3 	udiv	r3, r0, r3
 8004356:	3301      	adds	r3, #1
 8004358:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800435c:	2b00      	cmp	r3, #0
 800435e:	bf0c      	ite	eq
 8004360:	2301      	moveq	r3, #1
 8004362:	2300      	movne	r3, #0
 8004364:	b2db      	uxtb	r3, r3
 8004366:	e012      	b.n	800438e <HAL_I2C_Init+0x18e>
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	1e58      	subs	r0, r3, #1
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6859      	ldr	r1, [r3, #4]
 8004370:	460b      	mov	r3, r1
 8004372:	009b      	lsls	r3, r3, #2
 8004374:	440b      	add	r3, r1
 8004376:	0099      	lsls	r1, r3, #2
 8004378:	440b      	add	r3, r1
 800437a:	fbb0 f3f3 	udiv	r3, r0, r3
 800437e:	3301      	adds	r3, #1
 8004380:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004384:	2b00      	cmp	r3, #0
 8004386:	bf0c      	ite	eq
 8004388:	2301      	moveq	r3, #1
 800438a:	2300      	movne	r3, #0
 800438c:	b2db      	uxtb	r3, r3
 800438e:	2b00      	cmp	r3, #0
 8004390:	d001      	beq.n	8004396 <HAL_I2C_Init+0x196>
 8004392:	2301      	movs	r3, #1
 8004394:	e022      	b.n	80043dc <HAL_I2C_Init+0x1dc>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	689b      	ldr	r3, [r3, #8]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d10e      	bne.n	80043bc <HAL_I2C_Init+0x1bc>
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	1e58      	subs	r0, r3, #1
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6859      	ldr	r1, [r3, #4]
 80043a6:	460b      	mov	r3, r1
 80043a8:	005b      	lsls	r3, r3, #1
 80043aa:	440b      	add	r3, r1
 80043ac:	fbb0 f3f3 	udiv	r3, r0, r3
 80043b0:	3301      	adds	r3, #1
 80043b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80043ba:	e00f      	b.n	80043dc <HAL_I2C_Init+0x1dc>
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	1e58      	subs	r0, r3, #1
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6859      	ldr	r1, [r3, #4]
 80043c4:	460b      	mov	r3, r1
 80043c6:	009b      	lsls	r3, r3, #2
 80043c8:	440b      	add	r3, r1
 80043ca:	0099      	lsls	r1, r3, #2
 80043cc:	440b      	add	r3, r1
 80043ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80043d2:	3301      	adds	r3, #1
 80043d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043d8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80043dc:	6879      	ldr	r1, [r7, #4]
 80043de:	6809      	ldr	r1, [r1, #0]
 80043e0:	4313      	orrs	r3, r2
 80043e2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	69da      	ldr	r2, [r3, #28]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6a1b      	ldr	r3, [r3, #32]
 80043f6:	431a      	orrs	r2, r3
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	430a      	orrs	r2, r1
 80043fe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	689b      	ldr	r3, [r3, #8]
 8004406:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800440a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800440e:	687a      	ldr	r2, [r7, #4]
 8004410:	6911      	ldr	r1, [r2, #16]
 8004412:	687a      	ldr	r2, [r7, #4]
 8004414:	68d2      	ldr	r2, [r2, #12]
 8004416:	4311      	orrs	r1, r2
 8004418:	687a      	ldr	r2, [r7, #4]
 800441a:	6812      	ldr	r2, [r2, #0]
 800441c:	430b      	orrs	r3, r1
 800441e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	68db      	ldr	r3, [r3, #12]
 8004426:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	695a      	ldr	r2, [r3, #20]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	699b      	ldr	r3, [r3, #24]
 8004432:	431a      	orrs	r2, r3
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	430a      	orrs	r2, r1
 800443a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f042 0201 	orr.w	r2, r2, #1
 800444a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2200      	movs	r2, #0
 8004450:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2220      	movs	r2, #32
 8004456:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2200      	movs	r2, #0
 800445e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2200      	movs	r2, #0
 8004464:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004468:	2300      	movs	r3, #0
}
 800446a:	4618      	mov	r0, r3
 800446c:	3710      	adds	r7, #16
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}
 8004472:	bf00      	nop
 8004474:	000186a0 	.word	0x000186a0
 8004478:	001e847f 	.word	0x001e847f
 800447c:	003d08ff 	.word	0x003d08ff
 8004480:	431bde83 	.word	0x431bde83
 8004484:	10624dd3 	.word	0x10624dd3

08004488 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b088      	sub	sp, #32
 800448c:	af02      	add	r7, sp, #8
 800448e:	60f8      	str	r0, [r7, #12]
 8004490:	4608      	mov	r0, r1
 8004492:	4611      	mov	r1, r2
 8004494:	461a      	mov	r2, r3
 8004496:	4603      	mov	r3, r0
 8004498:	817b      	strh	r3, [r7, #10]
 800449a:	460b      	mov	r3, r1
 800449c:	813b      	strh	r3, [r7, #8]
 800449e:	4613      	mov	r3, r2
 80044a0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80044a2:	f7fe fd8b 	bl	8002fbc <HAL_GetTick>
 80044a6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044ae:	b2db      	uxtb	r3, r3
 80044b0:	2b20      	cmp	r3, #32
 80044b2:	f040 80d9 	bne.w	8004668 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80044b6:	697b      	ldr	r3, [r7, #20]
 80044b8:	9300      	str	r3, [sp, #0]
 80044ba:	2319      	movs	r3, #25
 80044bc:	2201      	movs	r2, #1
 80044be:	496d      	ldr	r1, [pc, #436]	; (8004674 <HAL_I2C_Mem_Write+0x1ec>)
 80044c0:	68f8      	ldr	r0, [r7, #12]
 80044c2:	f002 f903 	bl	80066cc <I2C_WaitOnFlagUntilTimeout>
 80044c6:	4603      	mov	r3, r0
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d001      	beq.n	80044d0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80044cc:	2302      	movs	r3, #2
 80044ce:	e0cc      	b.n	800466a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044d6:	2b01      	cmp	r3, #1
 80044d8:	d101      	bne.n	80044de <HAL_I2C_Mem_Write+0x56>
 80044da:	2302      	movs	r3, #2
 80044dc:	e0c5      	b.n	800466a <HAL_I2C_Mem_Write+0x1e2>
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	2201      	movs	r2, #1
 80044e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f003 0301 	and.w	r3, r3, #1
 80044f0:	2b01      	cmp	r3, #1
 80044f2:	d007      	beq.n	8004504 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f042 0201 	orr.w	r2, r2, #1
 8004502:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	681a      	ldr	r2, [r3, #0]
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004512:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	2221      	movs	r2, #33	; 0x21
 8004518:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2240      	movs	r2, #64	; 0x40
 8004520:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2200      	movs	r2, #0
 8004528:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	6a3a      	ldr	r2, [r7, #32]
 800452e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004534:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800453a:	b29a      	uxth	r2, r3
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	4a4d      	ldr	r2, [pc, #308]	; (8004678 <HAL_I2C_Mem_Write+0x1f0>)
 8004544:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004546:	88f8      	ldrh	r0, [r7, #6]
 8004548:	893a      	ldrh	r2, [r7, #8]
 800454a:	8979      	ldrh	r1, [r7, #10]
 800454c:	697b      	ldr	r3, [r7, #20]
 800454e:	9301      	str	r3, [sp, #4]
 8004550:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004552:	9300      	str	r3, [sp, #0]
 8004554:	4603      	mov	r3, r0
 8004556:	68f8      	ldr	r0, [r7, #12]
 8004558:	f001 fe92 	bl	8006280 <I2C_RequestMemoryWrite>
 800455c:	4603      	mov	r3, r0
 800455e:	2b00      	cmp	r3, #0
 8004560:	d052      	beq.n	8004608 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004562:	2301      	movs	r3, #1
 8004564:	e081      	b.n	800466a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004566:	697a      	ldr	r2, [r7, #20]
 8004568:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800456a:	68f8      	ldr	r0, [r7, #12]
 800456c:	f002 f984 	bl	8006878 <I2C_WaitOnTXEFlagUntilTimeout>
 8004570:	4603      	mov	r3, r0
 8004572:	2b00      	cmp	r3, #0
 8004574:	d00d      	beq.n	8004592 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800457a:	2b04      	cmp	r3, #4
 800457c:	d107      	bne.n	800458e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	681a      	ldr	r2, [r3, #0]
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800458c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800458e:	2301      	movs	r3, #1
 8004590:	e06b      	b.n	800466a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004596:	781a      	ldrb	r2, [r3, #0]
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045a2:	1c5a      	adds	r2, r3, #1
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045ac:	3b01      	subs	r3, #1
 80045ae:	b29a      	uxth	r2, r3
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045b8:	b29b      	uxth	r3, r3
 80045ba:	3b01      	subs	r3, #1
 80045bc:	b29a      	uxth	r2, r3
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	695b      	ldr	r3, [r3, #20]
 80045c8:	f003 0304 	and.w	r3, r3, #4
 80045cc:	2b04      	cmp	r3, #4
 80045ce:	d11b      	bne.n	8004608 <HAL_I2C_Mem_Write+0x180>
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d017      	beq.n	8004608 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045dc:	781a      	ldrb	r2, [r3, #0]
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045e8:	1c5a      	adds	r2, r3, #1
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045f2:	3b01      	subs	r3, #1
 80045f4:	b29a      	uxth	r2, r3
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045fe:	b29b      	uxth	r3, r3
 8004600:	3b01      	subs	r3, #1
 8004602:	b29a      	uxth	r2, r3
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800460c:	2b00      	cmp	r3, #0
 800460e:	d1aa      	bne.n	8004566 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004610:	697a      	ldr	r2, [r7, #20]
 8004612:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004614:	68f8      	ldr	r0, [r7, #12]
 8004616:	f002 f970 	bl	80068fa <I2C_WaitOnBTFFlagUntilTimeout>
 800461a:	4603      	mov	r3, r0
 800461c:	2b00      	cmp	r3, #0
 800461e:	d00d      	beq.n	800463c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004624:	2b04      	cmp	r3, #4
 8004626:	d107      	bne.n	8004638 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	681a      	ldr	r2, [r3, #0]
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004636:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004638:	2301      	movs	r3, #1
 800463a:	e016      	b.n	800466a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	681a      	ldr	r2, [r3, #0]
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800464a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	2220      	movs	r2, #32
 8004650:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	2200      	movs	r2, #0
 8004658:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	2200      	movs	r2, #0
 8004660:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004664:	2300      	movs	r3, #0
 8004666:	e000      	b.n	800466a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004668:	2302      	movs	r3, #2
  }
}
 800466a:	4618      	mov	r0, r3
 800466c:	3718      	adds	r7, #24
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}
 8004672:	bf00      	nop
 8004674:	00100002 	.word	0x00100002
 8004678:	ffff0000 	.word	0xffff0000

0800467c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b08c      	sub	sp, #48	; 0x30
 8004680:	af02      	add	r7, sp, #8
 8004682:	60f8      	str	r0, [r7, #12]
 8004684:	4608      	mov	r0, r1
 8004686:	4611      	mov	r1, r2
 8004688:	461a      	mov	r2, r3
 800468a:	4603      	mov	r3, r0
 800468c:	817b      	strh	r3, [r7, #10]
 800468e:	460b      	mov	r3, r1
 8004690:	813b      	strh	r3, [r7, #8]
 8004692:	4613      	mov	r3, r2
 8004694:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004696:	f7fe fc91 	bl	8002fbc <HAL_GetTick>
 800469a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046a2:	b2db      	uxtb	r3, r3
 80046a4:	2b20      	cmp	r3, #32
 80046a6:	f040 8208 	bne.w	8004aba <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80046aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ac:	9300      	str	r3, [sp, #0]
 80046ae:	2319      	movs	r3, #25
 80046b0:	2201      	movs	r2, #1
 80046b2:	497b      	ldr	r1, [pc, #492]	; (80048a0 <HAL_I2C_Mem_Read+0x224>)
 80046b4:	68f8      	ldr	r0, [r7, #12]
 80046b6:	f002 f809 	bl	80066cc <I2C_WaitOnFlagUntilTimeout>
 80046ba:	4603      	mov	r3, r0
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d001      	beq.n	80046c4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80046c0:	2302      	movs	r3, #2
 80046c2:	e1fb      	b.n	8004abc <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046ca:	2b01      	cmp	r3, #1
 80046cc:	d101      	bne.n	80046d2 <HAL_I2C_Mem_Read+0x56>
 80046ce:	2302      	movs	r3, #2
 80046d0:	e1f4      	b.n	8004abc <HAL_I2C_Mem_Read+0x440>
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2201      	movs	r2, #1
 80046d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f003 0301 	and.w	r3, r3, #1
 80046e4:	2b01      	cmp	r3, #1
 80046e6:	d007      	beq.n	80046f8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	681a      	ldr	r2, [r3, #0]
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f042 0201 	orr.w	r2, r2, #1
 80046f6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	681a      	ldr	r2, [r3, #0]
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004706:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	2222      	movs	r2, #34	; 0x22
 800470c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	2240      	movs	r2, #64	; 0x40
 8004714:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	2200      	movs	r2, #0
 800471c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004722:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004728:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800472e:	b29a      	uxth	r2, r3
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	4a5b      	ldr	r2, [pc, #364]	; (80048a4 <HAL_I2C_Mem_Read+0x228>)
 8004738:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800473a:	88f8      	ldrh	r0, [r7, #6]
 800473c:	893a      	ldrh	r2, [r7, #8]
 800473e:	8979      	ldrh	r1, [r7, #10]
 8004740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004742:	9301      	str	r3, [sp, #4]
 8004744:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004746:	9300      	str	r3, [sp, #0]
 8004748:	4603      	mov	r3, r0
 800474a:	68f8      	ldr	r0, [r7, #12]
 800474c:	f001 fe2e 	bl	80063ac <I2C_RequestMemoryRead>
 8004750:	4603      	mov	r3, r0
 8004752:	2b00      	cmp	r3, #0
 8004754:	d001      	beq.n	800475a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004756:	2301      	movs	r3, #1
 8004758:	e1b0      	b.n	8004abc <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800475e:	2b00      	cmp	r3, #0
 8004760:	d113      	bne.n	800478a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004762:	2300      	movs	r3, #0
 8004764:	623b      	str	r3, [r7, #32]
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	695b      	ldr	r3, [r3, #20]
 800476c:	623b      	str	r3, [r7, #32]
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	699b      	ldr	r3, [r3, #24]
 8004774:	623b      	str	r3, [r7, #32]
 8004776:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	681a      	ldr	r2, [r3, #0]
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004786:	601a      	str	r2, [r3, #0]
 8004788:	e184      	b.n	8004a94 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800478e:	2b01      	cmp	r3, #1
 8004790:	d11b      	bne.n	80047ca <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	681a      	ldr	r2, [r3, #0]
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047a0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047a2:	2300      	movs	r3, #0
 80047a4:	61fb      	str	r3, [r7, #28]
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	695b      	ldr	r3, [r3, #20]
 80047ac:	61fb      	str	r3, [r7, #28]
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	699b      	ldr	r3, [r3, #24]
 80047b4:	61fb      	str	r3, [r7, #28]
 80047b6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	681a      	ldr	r2, [r3, #0]
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80047c6:	601a      	str	r2, [r3, #0]
 80047c8:	e164      	b.n	8004a94 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047ce:	2b02      	cmp	r3, #2
 80047d0:	d11b      	bne.n	800480a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	681a      	ldr	r2, [r3, #0]
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047e0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	681a      	ldr	r2, [r3, #0]
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80047f0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047f2:	2300      	movs	r3, #0
 80047f4:	61bb      	str	r3, [r7, #24]
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	695b      	ldr	r3, [r3, #20]
 80047fc:	61bb      	str	r3, [r7, #24]
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	699b      	ldr	r3, [r3, #24]
 8004804:	61bb      	str	r3, [r7, #24]
 8004806:	69bb      	ldr	r3, [r7, #24]
 8004808:	e144      	b.n	8004a94 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800480a:	2300      	movs	r3, #0
 800480c:	617b      	str	r3, [r7, #20]
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	695b      	ldr	r3, [r3, #20]
 8004814:	617b      	str	r3, [r7, #20]
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	699b      	ldr	r3, [r3, #24]
 800481c:	617b      	str	r3, [r7, #20]
 800481e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004820:	e138      	b.n	8004a94 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004826:	2b03      	cmp	r3, #3
 8004828:	f200 80f1 	bhi.w	8004a0e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004830:	2b01      	cmp	r3, #1
 8004832:	d123      	bne.n	800487c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004834:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004836:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004838:	68f8      	ldr	r0, [r7, #12]
 800483a:	f002 f8d1 	bl	80069e0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800483e:	4603      	mov	r3, r0
 8004840:	2b00      	cmp	r3, #0
 8004842:	d001      	beq.n	8004848 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004844:	2301      	movs	r3, #1
 8004846:	e139      	b.n	8004abc <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	691a      	ldr	r2, [r3, #16]
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004852:	b2d2      	uxtb	r2, r2
 8004854:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800485a:	1c5a      	adds	r2, r3, #1
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004864:	3b01      	subs	r3, #1
 8004866:	b29a      	uxth	r2, r3
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004870:	b29b      	uxth	r3, r3
 8004872:	3b01      	subs	r3, #1
 8004874:	b29a      	uxth	r2, r3
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	855a      	strh	r2, [r3, #42]	; 0x2a
 800487a:	e10b      	b.n	8004a94 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004880:	2b02      	cmp	r3, #2
 8004882:	d14e      	bne.n	8004922 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004886:	9300      	str	r3, [sp, #0]
 8004888:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800488a:	2200      	movs	r2, #0
 800488c:	4906      	ldr	r1, [pc, #24]	; (80048a8 <HAL_I2C_Mem_Read+0x22c>)
 800488e:	68f8      	ldr	r0, [r7, #12]
 8004890:	f001 ff1c 	bl	80066cc <I2C_WaitOnFlagUntilTimeout>
 8004894:	4603      	mov	r3, r0
 8004896:	2b00      	cmp	r3, #0
 8004898:	d008      	beq.n	80048ac <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	e10e      	b.n	8004abc <HAL_I2C_Mem_Read+0x440>
 800489e:	bf00      	nop
 80048a0:	00100002 	.word	0x00100002
 80048a4:	ffff0000 	.word	0xffff0000
 80048a8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	681a      	ldr	r2, [r3, #0]
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048ba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	691a      	ldr	r2, [r3, #16]
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048c6:	b2d2      	uxtb	r2, r2
 80048c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ce:	1c5a      	adds	r2, r3, #1
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048d8:	3b01      	subs	r3, #1
 80048da:	b29a      	uxth	r2, r3
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048e4:	b29b      	uxth	r3, r3
 80048e6:	3b01      	subs	r3, #1
 80048e8:	b29a      	uxth	r2, r3
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	691a      	ldr	r2, [r3, #16]
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048f8:	b2d2      	uxtb	r2, r2
 80048fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004900:	1c5a      	adds	r2, r3, #1
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800490a:	3b01      	subs	r3, #1
 800490c:	b29a      	uxth	r2, r3
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004916:	b29b      	uxth	r3, r3
 8004918:	3b01      	subs	r3, #1
 800491a:	b29a      	uxth	r2, r3
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004920:	e0b8      	b.n	8004a94 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004924:	9300      	str	r3, [sp, #0]
 8004926:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004928:	2200      	movs	r2, #0
 800492a:	4966      	ldr	r1, [pc, #408]	; (8004ac4 <HAL_I2C_Mem_Read+0x448>)
 800492c:	68f8      	ldr	r0, [r7, #12]
 800492e:	f001 fecd 	bl	80066cc <I2C_WaitOnFlagUntilTimeout>
 8004932:	4603      	mov	r3, r0
 8004934:	2b00      	cmp	r3, #0
 8004936:	d001      	beq.n	800493c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	e0bf      	b.n	8004abc <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	681a      	ldr	r2, [r3, #0]
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800494a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	691a      	ldr	r2, [r3, #16]
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004956:	b2d2      	uxtb	r2, r2
 8004958:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800495e:	1c5a      	adds	r2, r3, #1
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004968:	3b01      	subs	r3, #1
 800496a:	b29a      	uxth	r2, r3
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004974:	b29b      	uxth	r3, r3
 8004976:	3b01      	subs	r3, #1
 8004978:	b29a      	uxth	r2, r3
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800497e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004980:	9300      	str	r3, [sp, #0]
 8004982:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004984:	2200      	movs	r2, #0
 8004986:	494f      	ldr	r1, [pc, #316]	; (8004ac4 <HAL_I2C_Mem_Read+0x448>)
 8004988:	68f8      	ldr	r0, [r7, #12]
 800498a:	f001 fe9f 	bl	80066cc <I2C_WaitOnFlagUntilTimeout>
 800498e:	4603      	mov	r3, r0
 8004990:	2b00      	cmp	r3, #0
 8004992:	d001      	beq.n	8004998 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004994:	2301      	movs	r3, #1
 8004996:	e091      	b.n	8004abc <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	681a      	ldr	r2, [r3, #0]
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049a6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	691a      	ldr	r2, [r3, #16]
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b2:	b2d2      	uxtb	r2, r2
 80049b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ba:	1c5a      	adds	r2, r3, #1
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049c4:	3b01      	subs	r3, #1
 80049c6:	b29a      	uxth	r2, r3
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049d0:	b29b      	uxth	r3, r3
 80049d2:	3b01      	subs	r3, #1
 80049d4:	b29a      	uxth	r2, r3
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	691a      	ldr	r2, [r3, #16]
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049e4:	b2d2      	uxtb	r2, r2
 80049e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ec:	1c5a      	adds	r2, r3, #1
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049f6:	3b01      	subs	r3, #1
 80049f8:	b29a      	uxth	r2, r3
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a02:	b29b      	uxth	r3, r3
 8004a04:	3b01      	subs	r3, #1
 8004a06:	b29a      	uxth	r2, r3
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004a0c:	e042      	b.n	8004a94 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a10:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004a12:	68f8      	ldr	r0, [r7, #12]
 8004a14:	f001 ffe4 	bl	80069e0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004a18:	4603      	mov	r3, r0
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d001      	beq.n	8004a22 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004a1e:	2301      	movs	r3, #1
 8004a20:	e04c      	b.n	8004abc <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	691a      	ldr	r2, [r3, #16]
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a2c:	b2d2      	uxtb	r2, r2
 8004a2e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a34:	1c5a      	adds	r2, r3, #1
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a3e:	3b01      	subs	r3, #1
 8004a40:	b29a      	uxth	r2, r3
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a4a:	b29b      	uxth	r3, r3
 8004a4c:	3b01      	subs	r3, #1
 8004a4e:	b29a      	uxth	r2, r3
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	695b      	ldr	r3, [r3, #20]
 8004a5a:	f003 0304 	and.w	r3, r3, #4
 8004a5e:	2b04      	cmp	r3, #4
 8004a60:	d118      	bne.n	8004a94 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	691a      	ldr	r2, [r3, #16]
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a6c:	b2d2      	uxtb	r2, r2
 8004a6e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a74:	1c5a      	adds	r2, r3, #1
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a7e:	3b01      	subs	r3, #1
 8004a80:	b29a      	uxth	r2, r3
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a8a:	b29b      	uxth	r3, r3
 8004a8c:	3b01      	subs	r3, #1
 8004a8e:	b29a      	uxth	r2, r3
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	f47f aec2 	bne.w	8004822 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	2220      	movs	r2, #32
 8004aa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	e000      	b.n	8004abc <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004aba:	2302      	movs	r3, #2
  }
}
 8004abc:	4618      	mov	r0, r3
 8004abe:	3728      	adds	r7, #40	; 0x28
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd80      	pop	{r7, pc}
 8004ac4:	00010004 	.word	0x00010004

08004ac8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b088      	sub	sp, #32
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ae0:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ae8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004af0:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004af2:	7bfb      	ldrb	r3, [r7, #15]
 8004af4:	2b10      	cmp	r3, #16
 8004af6:	d003      	beq.n	8004b00 <HAL_I2C_EV_IRQHandler+0x38>
 8004af8:	7bfb      	ldrb	r3, [r7, #15]
 8004afa:	2b40      	cmp	r3, #64	; 0x40
 8004afc:	f040 80c1 	bne.w	8004c82 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	699b      	ldr	r3, [r3, #24]
 8004b06:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	695b      	ldr	r3, [r3, #20]
 8004b0e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004b10:	69fb      	ldr	r3, [r7, #28]
 8004b12:	f003 0301 	and.w	r3, r3, #1
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d10d      	bne.n	8004b36 <HAL_I2C_EV_IRQHandler+0x6e>
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004b20:	d003      	beq.n	8004b2a <HAL_I2C_EV_IRQHandler+0x62>
 8004b22:	693b      	ldr	r3, [r7, #16]
 8004b24:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004b28:	d101      	bne.n	8004b2e <HAL_I2C_EV_IRQHandler+0x66>
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	e000      	b.n	8004b30 <HAL_I2C_EV_IRQHandler+0x68>
 8004b2e:	2300      	movs	r3, #0
 8004b30:	2b01      	cmp	r3, #1
 8004b32:	f000 8132 	beq.w	8004d9a <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b36:	69fb      	ldr	r3, [r7, #28]
 8004b38:	f003 0301 	and.w	r3, r3, #1
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d00c      	beq.n	8004b5a <HAL_I2C_EV_IRQHandler+0x92>
 8004b40:	697b      	ldr	r3, [r7, #20]
 8004b42:	0a5b      	lsrs	r3, r3, #9
 8004b44:	f003 0301 	and.w	r3, r3, #1
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d006      	beq.n	8004b5a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004b4c:	6878      	ldr	r0, [r7, #4]
 8004b4e:	f001 ffcc 	bl	8006aea <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8004b52:	6878      	ldr	r0, [r7, #4]
 8004b54:	f000 fd79 	bl	800564a <I2C_Master_SB>
 8004b58:	e092      	b.n	8004c80 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b5a:	69fb      	ldr	r3, [r7, #28]
 8004b5c:	08db      	lsrs	r3, r3, #3
 8004b5e:	f003 0301 	and.w	r3, r3, #1
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d009      	beq.n	8004b7a <HAL_I2C_EV_IRQHandler+0xb2>
 8004b66:	697b      	ldr	r3, [r7, #20]
 8004b68:	0a5b      	lsrs	r3, r3, #9
 8004b6a:	f003 0301 	and.w	r3, r3, #1
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d003      	beq.n	8004b7a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	f000 fdef 	bl	8005756 <I2C_Master_ADD10>
 8004b78:	e082      	b.n	8004c80 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b7a:	69fb      	ldr	r3, [r7, #28]
 8004b7c:	085b      	lsrs	r3, r3, #1
 8004b7e:	f003 0301 	and.w	r3, r3, #1
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d009      	beq.n	8004b9a <HAL_I2C_EV_IRQHandler+0xd2>
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	0a5b      	lsrs	r3, r3, #9
 8004b8a:	f003 0301 	and.w	r3, r3, #1
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d003      	beq.n	8004b9a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8004b92:	6878      	ldr	r0, [r7, #4]
 8004b94:	f000 fe09 	bl	80057aa <I2C_Master_ADDR>
 8004b98:	e072      	b.n	8004c80 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004b9a:	69bb      	ldr	r3, [r7, #24]
 8004b9c:	089b      	lsrs	r3, r3, #2
 8004b9e:	f003 0301 	and.w	r3, r3, #1
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d03b      	beq.n	8004c1e <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004bb0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004bb4:	f000 80f3 	beq.w	8004d9e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004bb8:	69fb      	ldr	r3, [r7, #28]
 8004bba:	09db      	lsrs	r3, r3, #7
 8004bbc:	f003 0301 	and.w	r3, r3, #1
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d00f      	beq.n	8004be4 <HAL_I2C_EV_IRQHandler+0x11c>
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	0a9b      	lsrs	r3, r3, #10
 8004bc8:	f003 0301 	and.w	r3, r3, #1
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d009      	beq.n	8004be4 <HAL_I2C_EV_IRQHandler+0x11c>
 8004bd0:	69fb      	ldr	r3, [r7, #28]
 8004bd2:	089b      	lsrs	r3, r3, #2
 8004bd4:	f003 0301 	and.w	r3, r3, #1
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d103      	bne.n	8004be4 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8004bdc:	6878      	ldr	r0, [r7, #4]
 8004bde:	f000 f9e9 	bl	8004fb4 <I2C_MasterTransmit_TXE>
 8004be2:	e04d      	b.n	8004c80 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004be4:	69fb      	ldr	r3, [r7, #28]
 8004be6:	089b      	lsrs	r3, r3, #2
 8004be8:	f003 0301 	and.w	r3, r3, #1
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	f000 80d6 	beq.w	8004d9e <HAL_I2C_EV_IRQHandler+0x2d6>
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	0a5b      	lsrs	r3, r3, #9
 8004bf6:	f003 0301 	and.w	r3, r3, #1
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	f000 80cf 	beq.w	8004d9e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004c00:	7bbb      	ldrb	r3, [r7, #14]
 8004c02:	2b21      	cmp	r3, #33	; 0x21
 8004c04:	d103      	bne.n	8004c0e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	f000 fa70 	bl	80050ec <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004c0c:	e0c7      	b.n	8004d9e <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8004c0e:	7bfb      	ldrb	r3, [r7, #15]
 8004c10:	2b40      	cmp	r3, #64	; 0x40
 8004c12:	f040 80c4 	bne.w	8004d9e <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004c16:	6878      	ldr	r0, [r7, #4]
 8004c18:	f000 fade 	bl	80051d8 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004c1c:	e0bf      	b.n	8004d9e <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c28:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c2c:	f000 80b7 	beq.w	8004d9e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004c30:	69fb      	ldr	r3, [r7, #28]
 8004c32:	099b      	lsrs	r3, r3, #6
 8004c34:	f003 0301 	and.w	r3, r3, #1
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d00f      	beq.n	8004c5c <HAL_I2C_EV_IRQHandler+0x194>
 8004c3c:	697b      	ldr	r3, [r7, #20]
 8004c3e:	0a9b      	lsrs	r3, r3, #10
 8004c40:	f003 0301 	and.w	r3, r3, #1
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d009      	beq.n	8004c5c <HAL_I2C_EV_IRQHandler+0x194>
 8004c48:	69fb      	ldr	r3, [r7, #28]
 8004c4a:	089b      	lsrs	r3, r3, #2
 8004c4c:	f003 0301 	and.w	r3, r3, #1
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d103      	bne.n	8004c5c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8004c54:	6878      	ldr	r0, [r7, #4]
 8004c56:	f000 fb53 	bl	8005300 <I2C_MasterReceive_RXNE>
 8004c5a:	e011      	b.n	8004c80 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004c5c:	69fb      	ldr	r3, [r7, #28]
 8004c5e:	089b      	lsrs	r3, r3, #2
 8004c60:	f003 0301 	and.w	r3, r3, #1
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	f000 809a 	beq.w	8004d9e <HAL_I2C_EV_IRQHandler+0x2d6>
 8004c6a:	697b      	ldr	r3, [r7, #20]
 8004c6c:	0a5b      	lsrs	r3, r3, #9
 8004c6e:	f003 0301 	and.w	r3, r3, #1
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	f000 8093 	beq.w	8004d9e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8004c78:	6878      	ldr	r0, [r7, #4]
 8004c7a:	f000 fbfc 	bl	8005476 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004c7e:	e08e      	b.n	8004d9e <HAL_I2C_EV_IRQHandler+0x2d6>
 8004c80:	e08d      	b.n	8004d9e <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d004      	beq.n	8004c94 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	695b      	ldr	r3, [r3, #20]
 8004c90:	61fb      	str	r3, [r7, #28]
 8004c92:	e007      	b.n	8004ca4 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	699b      	ldr	r3, [r3, #24]
 8004c9a:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	695b      	ldr	r3, [r3, #20]
 8004ca2:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004ca4:	69fb      	ldr	r3, [r7, #28]
 8004ca6:	085b      	lsrs	r3, r3, #1
 8004ca8:	f003 0301 	and.w	r3, r3, #1
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d012      	beq.n	8004cd6 <HAL_I2C_EV_IRQHandler+0x20e>
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	0a5b      	lsrs	r3, r3, #9
 8004cb4:	f003 0301 	and.w	r3, r3, #1
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d00c      	beq.n	8004cd6 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d003      	beq.n	8004ccc <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	699b      	ldr	r3, [r3, #24]
 8004cca:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8004ccc:	69b9      	ldr	r1, [r7, #24]
 8004cce:	6878      	ldr	r0, [r7, #4]
 8004cd0:	f000 ffba 	bl	8005c48 <I2C_Slave_ADDR>
 8004cd4:	e066      	b.n	8004da4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004cd6:	69fb      	ldr	r3, [r7, #28]
 8004cd8:	091b      	lsrs	r3, r3, #4
 8004cda:	f003 0301 	and.w	r3, r3, #1
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d009      	beq.n	8004cf6 <HAL_I2C_EV_IRQHandler+0x22e>
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	0a5b      	lsrs	r3, r3, #9
 8004ce6:	f003 0301 	and.w	r3, r3, #1
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d003      	beq.n	8004cf6 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8004cee:	6878      	ldr	r0, [r7, #4]
 8004cf0:	f000 fff4 	bl	8005cdc <I2C_Slave_STOPF>
 8004cf4:	e056      	b.n	8004da4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004cf6:	7bbb      	ldrb	r3, [r7, #14]
 8004cf8:	2b21      	cmp	r3, #33	; 0x21
 8004cfa:	d002      	beq.n	8004d02 <HAL_I2C_EV_IRQHandler+0x23a>
 8004cfc:	7bbb      	ldrb	r3, [r7, #14]
 8004cfe:	2b29      	cmp	r3, #41	; 0x29
 8004d00:	d125      	bne.n	8004d4e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004d02:	69fb      	ldr	r3, [r7, #28]
 8004d04:	09db      	lsrs	r3, r3, #7
 8004d06:	f003 0301 	and.w	r3, r3, #1
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d00f      	beq.n	8004d2e <HAL_I2C_EV_IRQHandler+0x266>
 8004d0e:	697b      	ldr	r3, [r7, #20]
 8004d10:	0a9b      	lsrs	r3, r3, #10
 8004d12:	f003 0301 	and.w	r3, r3, #1
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d009      	beq.n	8004d2e <HAL_I2C_EV_IRQHandler+0x266>
 8004d1a:	69fb      	ldr	r3, [r7, #28]
 8004d1c:	089b      	lsrs	r3, r3, #2
 8004d1e:	f003 0301 	and.w	r3, r3, #1
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d103      	bne.n	8004d2e <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8004d26:	6878      	ldr	r0, [r7, #4]
 8004d28:	f000 fed0 	bl	8005acc <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004d2c:	e039      	b.n	8004da2 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004d2e:	69fb      	ldr	r3, [r7, #28]
 8004d30:	089b      	lsrs	r3, r3, #2
 8004d32:	f003 0301 	and.w	r3, r3, #1
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d033      	beq.n	8004da2 <HAL_I2C_EV_IRQHandler+0x2da>
 8004d3a:	697b      	ldr	r3, [r7, #20]
 8004d3c:	0a5b      	lsrs	r3, r3, #9
 8004d3e:	f003 0301 	and.w	r3, r3, #1
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d02d      	beq.n	8004da2 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8004d46:	6878      	ldr	r0, [r7, #4]
 8004d48:	f000 fefd 	bl	8005b46 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004d4c:	e029      	b.n	8004da2 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004d4e:	69fb      	ldr	r3, [r7, #28]
 8004d50:	099b      	lsrs	r3, r3, #6
 8004d52:	f003 0301 	and.w	r3, r3, #1
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d00f      	beq.n	8004d7a <HAL_I2C_EV_IRQHandler+0x2b2>
 8004d5a:	697b      	ldr	r3, [r7, #20]
 8004d5c:	0a9b      	lsrs	r3, r3, #10
 8004d5e:	f003 0301 	and.w	r3, r3, #1
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d009      	beq.n	8004d7a <HAL_I2C_EV_IRQHandler+0x2b2>
 8004d66:	69fb      	ldr	r3, [r7, #28]
 8004d68:	089b      	lsrs	r3, r3, #2
 8004d6a:	f003 0301 	and.w	r3, r3, #1
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d103      	bne.n	8004d7a <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	f000 ff08 	bl	8005b88 <I2C_SlaveReceive_RXNE>
 8004d78:	e014      	b.n	8004da4 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004d7a:	69fb      	ldr	r3, [r7, #28]
 8004d7c:	089b      	lsrs	r3, r3, #2
 8004d7e:	f003 0301 	and.w	r3, r3, #1
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d00e      	beq.n	8004da4 <HAL_I2C_EV_IRQHandler+0x2dc>
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	0a5b      	lsrs	r3, r3, #9
 8004d8a:	f003 0301 	and.w	r3, r3, #1
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d008      	beq.n	8004da4 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8004d92:	6878      	ldr	r0, [r7, #4]
 8004d94:	f000 ff36 	bl	8005c04 <I2C_SlaveReceive_BTF>
 8004d98:	e004      	b.n	8004da4 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8004d9a:	bf00      	nop
 8004d9c:	e002      	b.n	8004da4 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004d9e:	bf00      	nop
 8004da0:	e000      	b.n	8004da4 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004da2:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004da4:	3720      	adds	r7, #32
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}

08004daa <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004daa:	b580      	push	{r7, lr}
 8004dac:	b08a      	sub	sp, #40	; 0x28
 8004dae:	af00      	add	r7, sp, #0
 8004db0:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	695b      	ldr	r3, [r3, #20]
 8004db8:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004dcc:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004dce:	6a3b      	ldr	r3, [r7, #32]
 8004dd0:	0a1b      	lsrs	r3, r3, #8
 8004dd2:	f003 0301 	and.w	r3, r3, #1
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d00e      	beq.n	8004df8 <HAL_I2C_ER_IRQHandler+0x4e>
 8004dda:	69fb      	ldr	r3, [r7, #28]
 8004ddc:	0a1b      	lsrs	r3, r3, #8
 8004dde:	f003 0301 	and.w	r3, r3, #1
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d008      	beq.n	8004df8 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8004de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004de8:	f043 0301 	orr.w	r3, r3, #1
 8004dec:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004df6:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004df8:	6a3b      	ldr	r3, [r7, #32]
 8004dfa:	0a5b      	lsrs	r3, r3, #9
 8004dfc:	f003 0301 	and.w	r3, r3, #1
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d00e      	beq.n	8004e22 <HAL_I2C_ER_IRQHandler+0x78>
 8004e04:	69fb      	ldr	r3, [r7, #28]
 8004e06:	0a1b      	lsrs	r3, r3, #8
 8004e08:	f003 0301 	and.w	r3, r3, #1
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d008      	beq.n	8004e22 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8004e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e12:	f043 0302 	orr.w	r3, r3, #2
 8004e16:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8004e20:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004e22:	6a3b      	ldr	r3, [r7, #32]
 8004e24:	0a9b      	lsrs	r3, r3, #10
 8004e26:	f003 0301 	and.w	r3, r3, #1
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d03f      	beq.n	8004eae <HAL_I2C_ER_IRQHandler+0x104>
 8004e2e:	69fb      	ldr	r3, [r7, #28]
 8004e30:	0a1b      	lsrs	r3, r3, #8
 8004e32:	f003 0301 	and.w	r3, r3, #1
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d039      	beq.n	8004eae <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8004e3a:	7efb      	ldrb	r3, [r7, #27]
 8004e3c:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e42:	b29b      	uxth	r3, r3
 8004e44:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e4c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e52:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004e54:	7ebb      	ldrb	r3, [r7, #26]
 8004e56:	2b20      	cmp	r3, #32
 8004e58:	d112      	bne.n	8004e80 <HAL_I2C_ER_IRQHandler+0xd6>
 8004e5a:	697b      	ldr	r3, [r7, #20]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d10f      	bne.n	8004e80 <HAL_I2C_ER_IRQHandler+0xd6>
 8004e60:	7cfb      	ldrb	r3, [r7, #19]
 8004e62:	2b21      	cmp	r3, #33	; 0x21
 8004e64:	d008      	beq.n	8004e78 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8004e66:	7cfb      	ldrb	r3, [r7, #19]
 8004e68:	2b29      	cmp	r3, #41	; 0x29
 8004e6a:	d005      	beq.n	8004e78 <HAL_I2C_ER_IRQHandler+0xce>
 8004e6c:	7cfb      	ldrb	r3, [r7, #19]
 8004e6e:	2b28      	cmp	r3, #40	; 0x28
 8004e70:	d106      	bne.n	8004e80 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2b21      	cmp	r3, #33	; 0x21
 8004e76:	d103      	bne.n	8004e80 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8004e78:	6878      	ldr	r0, [r7, #4]
 8004e7a:	f001 f85f 	bl	8005f3c <I2C_Slave_AF>
 8004e7e:	e016      	b.n	8004eae <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004e88:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8004e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e8c:	f043 0304 	orr.w	r3, r3, #4
 8004e90:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004e92:	7efb      	ldrb	r3, [r7, #27]
 8004e94:	2b10      	cmp	r3, #16
 8004e96:	d002      	beq.n	8004e9e <HAL_I2C_ER_IRQHandler+0xf4>
 8004e98:	7efb      	ldrb	r3, [r7, #27]
 8004e9a:	2b40      	cmp	r3, #64	; 0x40
 8004e9c:	d107      	bne.n	8004eae <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004eac:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004eae:	6a3b      	ldr	r3, [r7, #32]
 8004eb0:	0adb      	lsrs	r3, r3, #11
 8004eb2:	f003 0301 	and.w	r3, r3, #1
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d00e      	beq.n	8004ed8 <HAL_I2C_ER_IRQHandler+0x12e>
 8004eba:	69fb      	ldr	r3, [r7, #28]
 8004ebc:	0a1b      	lsrs	r3, r3, #8
 8004ebe:	f003 0301 	and.w	r3, r3, #1
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d008      	beq.n	8004ed8 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8004ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec8:	f043 0308 	orr.w	r3, r3, #8
 8004ecc:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8004ed6:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8004ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d008      	beq.n	8004ef0 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ee4:	431a      	orrs	r2, r3
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8004eea:	6878      	ldr	r0, [r7, #4]
 8004eec:	f001 f896 	bl	800601c <I2C_ITError>
  }
}
 8004ef0:	bf00      	nop
 8004ef2:	3728      	adds	r7, #40	; 0x28
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bd80      	pop	{r7, pc}

08004ef8 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004ef8:	b480      	push	{r7}
 8004efa:	b083      	sub	sp, #12
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004f00:	bf00      	nop
 8004f02:	370c      	adds	r7, #12
 8004f04:	46bd      	mov	sp, r7
 8004f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0a:	4770      	bx	lr

08004f0c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	b083      	sub	sp, #12
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004f14:	bf00      	nop
 8004f16:	370c      	adds	r7, #12
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1e:	4770      	bx	lr

08004f20 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004f20:	b480      	push	{r7}
 8004f22:	b083      	sub	sp, #12
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004f28:	bf00      	nop
 8004f2a:	370c      	adds	r7, #12
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f32:	4770      	bx	lr

08004f34 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004f34:	b480      	push	{r7}
 8004f36:	b083      	sub	sp, #12
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004f3c:	bf00      	nop
 8004f3e:	370c      	adds	r7, #12
 8004f40:	46bd      	mov	sp, r7
 8004f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f46:	4770      	bx	lr

08004f48 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	b083      	sub	sp, #12
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
 8004f50:	460b      	mov	r3, r1
 8004f52:	70fb      	strb	r3, [r7, #3]
 8004f54:	4613      	mov	r3, r2
 8004f56:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004f58:	bf00      	nop
 8004f5a:	370c      	adds	r7, #12
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f62:	4770      	bx	lr

08004f64 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004f64:	b480      	push	{r7}
 8004f66:	b083      	sub	sp, #12
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004f6c:	bf00      	nop
 8004f6e:	370c      	adds	r7, #12
 8004f70:	46bd      	mov	sp, r7
 8004f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f76:	4770      	bx	lr

08004f78 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004f78:	b480      	push	{r7}
 8004f7a:	b083      	sub	sp, #12
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004f80:	bf00      	nop
 8004f82:	370c      	adds	r7, #12
 8004f84:	46bd      	mov	sp, r7
 8004f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8a:	4770      	bx	lr

08004f8c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	b083      	sub	sp, #12
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004f94:	bf00      	nop
 8004f96:	370c      	adds	r7, #12
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9e:	4770      	bx	lr

08004fa0 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	b083      	sub	sp, #12
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004fa8:	bf00      	nop
 8004faa:	370c      	adds	r7, #12
 8004fac:	46bd      	mov	sp, r7
 8004fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb2:	4770      	bx	lr

08004fb4 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b084      	sub	sp, #16
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fc2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004fca:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fd0:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d150      	bne.n	800507c <I2C_MasterTransmit_TXE+0xc8>
 8004fda:	7bfb      	ldrb	r3, [r7, #15]
 8004fdc:	2b21      	cmp	r3, #33	; 0x21
 8004fde:	d14d      	bne.n	800507c <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	2b08      	cmp	r3, #8
 8004fe4:	d01d      	beq.n	8005022 <I2C_MasterTransmit_TXE+0x6e>
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	2b20      	cmp	r3, #32
 8004fea:	d01a      	beq.n	8005022 <I2C_MasterTransmit_TXE+0x6e>
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004ff2:	d016      	beq.n	8005022 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	685a      	ldr	r2, [r3, #4]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005002:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2211      	movs	r2, #17
 8005008:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2200      	movs	r2, #0
 800500e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2220      	movs	r2, #32
 8005016:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800501a:	6878      	ldr	r0, [r7, #4]
 800501c:	f7ff ff6c 	bl	8004ef8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005020:	e060      	b.n	80050e4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	685a      	ldr	r2, [r3, #4]
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005030:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	681a      	ldr	r2, [r3, #0]
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005040:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2200      	movs	r2, #0
 8005046:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2220      	movs	r2, #32
 800504c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005056:	b2db      	uxtb	r3, r3
 8005058:	2b40      	cmp	r3, #64	; 0x40
 800505a:	d107      	bne.n	800506c <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2200      	movs	r2, #0
 8005060:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8005064:	6878      	ldr	r0, [r7, #4]
 8005066:	f7ff ff87 	bl	8004f78 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800506a:	e03b      	b.n	80050e4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2200      	movs	r2, #0
 8005070:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005074:	6878      	ldr	r0, [r7, #4]
 8005076:	f7ff ff3f 	bl	8004ef8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800507a:	e033      	b.n	80050e4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800507c:	7bfb      	ldrb	r3, [r7, #15]
 800507e:	2b21      	cmp	r3, #33	; 0x21
 8005080:	d005      	beq.n	800508e <I2C_MasterTransmit_TXE+0xda>
 8005082:	7bbb      	ldrb	r3, [r7, #14]
 8005084:	2b40      	cmp	r3, #64	; 0x40
 8005086:	d12d      	bne.n	80050e4 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8005088:	7bfb      	ldrb	r3, [r7, #15]
 800508a:	2b22      	cmp	r3, #34	; 0x22
 800508c:	d12a      	bne.n	80050e4 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005092:	b29b      	uxth	r3, r3
 8005094:	2b00      	cmp	r3, #0
 8005096:	d108      	bne.n	80050aa <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	685a      	ldr	r2, [r3, #4]
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050a6:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80050a8:	e01c      	b.n	80050e4 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80050b0:	b2db      	uxtb	r3, r3
 80050b2:	2b40      	cmp	r3, #64	; 0x40
 80050b4:	d103      	bne.n	80050be <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80050b6:	6878      	ldr	r0, [r7, #4]
 80050b8:	f000 f88e 	bl	80051d8 <I2C_MemoryTransmit_TXE_BTF>
}
 80050bc:	e012      	b.n	80050e4 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050c2:	781a      	ldrb	r2, [r3, #0]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ce:	1c5a      	adds	r2, r3, #1
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050d8:	b29b      	uxth	r3, r3
 80050da:	3b01      	subs	r3, #1
 80050dc:	b29a      	uxth	r2, r3
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80050e2:	e7ff      	b.n	80050e4 <I2C_MasterTransmit_TXE+0x130>
 80050e4:	bf00      	nop
 80050e6:	3710      	adds	r7, #16
 80050e8:	46bd      	mov	sp, r7
 80050ea:	bd80      	pop	{r7, pc}

080050ec <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b084      	sub	sp, #16
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050f8:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005100:	b2db      	uxtb	r3, r3
 8005102:	2b21      	cmp	r3, #33	; 0x21
 8005104:	d164      	bne.n	80051d0 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800510a:	b29b      	uxth	r3, r3
 800510c:	2b00      	cmp	r3, #0
 800510e:	d012      	beq.n	8005136 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005114:	781a      	ldrb	r2, [r3, #0]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005120:	1c5a      	adds	r2, r3, #1
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800512a:	b29b      	uxth	r3, r3
 800512c:	3b01      	subs	r3, #1
 800512e:	b29a      	uxth	r2, r3
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8005134:	e04c      	b.n	80051d0 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	2b08      	cmp	r3, #8
 800513a:	d01d      	beq.n	8005178 <I2C_MasterTransmit_BTF+0x8c>
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	2b20      	cmp	r3, #32
 8005140:	d01a      	beq.n	8005178 <I2C_MasterTransmit_BTF+0x8c>
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005148:	d016      	beq.n	8005178 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	685a      	ldr	r2, [r3, #4]
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005158:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2211      	movs	r2, #17
 800515e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2200      	movs	r2, #0
 8005164:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2220      	movs	r2, #32
 800516c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005170:	6878      	ldr	r0, [r7, #4]
 8005172:	f7ff fec1 	bl	8004ef8 <HAL_I2C_MasterTxCpltCallback>
}
 8005176:	e02b      	b.n	80051d0 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	685a      	ldr	r2, [r3, #4]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005186:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	681a      	ldr	r2, [r3, #0]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005196:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2200      	movs	r2, #0
 800519c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2220      	movs	r2, #32
 80051a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80051ac:	b2db      	uxtb	r3, r3
 80051ae:	2b40      	cmp	r3, #64	; 0x40
 80051b0:	d107      	bne.n	80051c2 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2200      	movs	r2, #0
 80051b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80051ba:	6878      	ldr	r0, [r7, #4]
 80051bc:	f7ff fedc 	bl	8004f78 <HAL_I2C_MemTxCpltCallback>
}
 80051c0:	e006      	b.n	80051d0 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2200      	movs	r2, #0
 80051c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80051ca:	6878      	ldr	r0, [r7, #4]
 80051cc:	f7ff fe94 	bl	8004ef8 <HAL_I2C_MasterTxCpltCallback>
}
 80051d0:	bf00      	nop
 80051d2:	3710      	adds	r7, #16
 80051d4:	46bd      	mov	sp, r7
 80051d6:	bd80      	pop	{r7, pc}

080051d8 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b084      	sub	sp, #16
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051e6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d11d      	bne.n	800522c <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051f4:	2b01      	cmp	r3, #1
 80051f6:	d10b      	bne.n	8005210 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80051fc:	b2da      	uxtb	r2, r3
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005208:	1c9a      	adds	r2, r3, #2
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 800520e:	e073      	b.n	80052f8 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005214:	b29b      	uxth	r3, r3
 8005216:	121b      	asrs	r3, r3, #8
 8005218:	b2da      	uxtb	r2, r3
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005224:	1c5a      	adds	r2, r3, #1
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	651a      	str	r2, [r3, #80]	; 0x50
}
 800522a:	e065      	b.n	80052f8 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005230:	2b01      	cmp	r3, #1
 8005232:	d10b      	bne.n	800524c <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005238:	b2da      	uxtb	r2, r3
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005244:	1c5a      	adds	r2, r3, #1
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	651a      	str	r2, [r3, #80]	; 0x50
}
 800524a:	e055      	b.n	80052f8 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005250:	2b02      	cmp	r3, #2
 8005252:	d151      	bne.n	80052f8 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8005254:	7bfb      	ldrb	r3, [r7, #15]
 8005256:	2b22      	cmp	r3, #34	; 0x22
 8005258:	d10d      	bne.n	8005276 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	681a      	ldr	r2, [r3, #0]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005268:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800526e:	1c5a      	adds	r2, r3, #1
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005274:	e040      	b.n	80052f8 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800527a:	b29b      	uxth	r3, r3
 800527c:	2b00      	cmp	r3, #0
 800527e:	d015      	beq.n	80052ac <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8005280:	7bfb      	ldrb	r3, [r7, #15]
 8005282:	2b21      	cmp	r3, #33	; 0x21
 8005284:	d112      	bne.n	80052ac <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800528a:	781a      	ldrb	r2, [r3, #0]
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005296:	1c5a      	adds	r2, r3, #1
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052a0:	b29b      	uxth	r3, r3
 80052a2:	3b01      	subs	r3, #1
 80052a4:	b29a      	uxth	r2, r3
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80052aa:	e025      	b.n	80052f8 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052b0:	b29b      	uxth	r3, r3
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d120      	bne.n	80052f8 <I2C_MemoryTransmit_TXE_BTF+0x120>
 80052b6:	7bfb      	ldrb	r3, [r7, #15]
 80052b8:	2b21      	cmp	r3, #33	; 0x21
 80052ba:	d11d      	bne.n	80052f8 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	685a      	ldr	r2, [r3, #4]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80052ca:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	681a      	ldr	r2, [r3, #0]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052da:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2200      	movs	r2, #0
 80052e0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2220      	movs	r2, #32
 80052e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2200      	movs	r2, #0
 80052ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80052f2:	6878      	ldr	r0, [r7, #4]
 80052f4:	f7ff fe40 	bl	8004f78 <HAL_I2C_MemTxCpltCallback>
}
 80052f8:	bf00      	nop
 80052fa:	3710      	adds	r7, #16
 80052fc:	46bd      	mov	sp, r7
 80052fe:	bd80      	pop	{r7, pc}

08005300 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b084      	sub	sp, #16
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800530e:	b2db      	uxtb	r3, r3
 8005310:	2b22      	cmp	r3, #34	; 0x22
 8005312:	f040 80ac 	bne.w	800546e <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800531a:	b29b      	uxth	r3, r3
 800531c:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	2b03      	cmp	r3, #3
 8005322:	d921      	bls.n	8005368 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	691a      	ldr	r2, [r3, #16]
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800532e:	b2d2      	uxtb	r2, r2
 8005330:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005336:	1c5a      	adds	r2, r3, #1
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005340:	b29b      	uxth	r3, r3
 8005342:	3b01      	subs	r3, #1
 8005344:	b29a      	uxth	r2, r3
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800534e:	b29b      	uxth	r3, r3
 8005350:	2b03      	cmp	r3, #3
 8005352:	f040 808c 	bne.w	800546e <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	685a      	ldr	r2, [r3, #4]
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005364:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8005366:	e082      	b.n	800546e <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800536c:	2b02      	cmp	r3, #2
 800536e:	d075      	beq.n	800545c <I2C_MasterReceive_RXNE+0x15c>
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	2b01      	cmp	r3, #1
 8005374:	d002      	beq.n	800537c <I2C_MasterReceive_RXNE+0x7c>
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d16f      	bne.n	800545c <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800537c:	6878      	ldr	r0, [r7, #4]
 800537e:	f001 fafd 	bl	800697c <I2C_WaitOnSTOPRequestThroughIT>
 8005382:	4603      	mov	r3, r0
 8005384:	2b00      	cmp	r3, #0
 8005386:	d142      	bne.n	800540e <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	681a      	ldr	r2, [r3, #0]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005396:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	685a      	ldr	r2, [r3, #4]
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80053a6:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	691a      	ldr	r2, [r3, #16]
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053b2:	b2d2      	uxtb	r2, r2
 80053b4:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ba:	1c5a      	adds	r2, r3, #1
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053c4:	b29b      	uxth	r3, r3
 80053c6:	3b01      	subs	r3, #1
 80053c8:	b29a      	uxth	r2, r3
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2220      	movs	r2, #32
 80053d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80053dc:	b2db      	uxtb	r3, r3
 80053de:	2b40      	cmp	r3, #64	; 0x40
 80053e0:	d10a      	bne.n	80053f8 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2200      	movs	r2, #0
 80053e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2200      	movs	r2, #0
 80053ee:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80053f0:	6878      	ldr	r0, [r7, #4]
 80053f2:	f7fc fad5 	bl	80019a0 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80053f6:	e03a      	b.n	800546e <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2200      	movs	r2, #0
 80053fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2212      	movs	r2, #18
 8005404:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8005406:	6878      	ldr	r0, [r7, #4]
 8005408:	f7ff fd80 	bl	8004f0c <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800540c:	e02f      	b.n	800546e <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	685a      	ldr	r2, [r3, #4]
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800541c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	691a      	ldr	r2, [r3, #16]
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005428:	b2d2      	uxtb	r2, r2
 800542a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005430:	1c5a      	adds	r2, r3, #1
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800543a:	b29b      	uxth	r3, r3
 800543c:	3b01      	subs	r3, #1
 800543e:	b29a      	uxth	r2, r3
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2220      	movs	r2, #32
 8005448:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2200      	movs	r2, #0
 8005450:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8005454:	6878      	ldr	r0, [r7, #4]
 8005456:	f7ff fd99 	bl	8004f8c <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800545a:	e008      	b.n	800546e <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	685a      	ldr	r2, [r3, #4]
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800546a:	605a      	str	r2, [r3, #4]
}
 800546c:	e7ff      	b.n	800546e <I2C_MasterReceive_RXNE+0x16e>
 800546e:	bf00      	nop
 8005470:	3710      	adds	r7, #16
 8005472:	46bd      	mov	sp, r7
 8005474:	bd80      	pop	{r7, pc}

08005476 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005476:	b580      	push	{r7, lr}
 8005478:	b084      	sub	sp, #16
 800547a:	af00      	add	r7, sp, #0
 800547c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005482:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005488:	b29b      	uxth	r3, r3
 800548a:	2b04      	cmp	r3, #4
 800548c:	d11b      	bne.n	80054c6 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	685a      	ldr	r2, [r3, #4]
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800549c:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	691a      	ldr	r2, [r3, #16]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054a8:	b2d2      	uxtb	r2, r2
 80054aa:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054b0:	1c5a      	adds	r2, r3, #1
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054ba:	b29b      	uxth	r3, r3
 80054bc:	3b01      	subs	r3, #1
 80054be:	b29a      	uxth	r2, r3
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80054c4:	e0bd      	b.n	8005642 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054ca:	b29b      	uxth	r3, r3
 80054cc:	2b03      	cmp	r3, #3
 80054ce:	d129      	bne.n	8005524 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	685a      	ldr	r2, [r3, #4]
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054de:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	2b04      	cmp	r3, #4
 80054e4:	d00a      	beq.n	80054fc <I2C_MasterReceive_BTF+0x86>
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2b02      	cmp	r3, #2
 80054ea:	d007      	beq.n	80054fc <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	681a      	ldr	r2, [r3, #0]
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054fa:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	691a      	ldr	r2, [r3, #16]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005506:	b2d2      	uxtb	r2, r2
 8005508:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800550e:	1c5a      	adds	r2, r3, #1
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005518:	b29b      	uxth	r3, r3
 800551a:	3b01      	subs	r3, #1
 800551c:	b29a      	uxth	r2, r3
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005522:	e08e      	b.n	8005642 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005528:	b29b      	uxth	r3, r3
 800552a:	2b02      	cmp	r3, #2
 800552c:	d176      	bne.n	800561c <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	2b01      	cmp	r3, #1
 8005532:	d002      	beq.n	800553a <I2C_MasterReceive_BTF+0xc4>
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	2b10      	cmp	r3, #16
 8005538:	d108      	bne.n	800554c <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	681a      	ldr	r2, [r3, #0]
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005548:	601a      	str	r2, [r3, #0]
 800554a:	e019      	b.n	8005580 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	2b04      	cmp	r3, #4
 8005550:	d002      	beq.n	8005558 <I2C_MasterReceive_BTF+0xe2>
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	2b02      	cmp	r3, #2
 8005556:	d108      	bne.n	800556a <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	681a      	ldr	r2, [r3, #0]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005566:	601a      	str	r2, [r3, #0]
 8005568:	e00a      	b.n	8005580 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	2b10      	cmp	r3, #16
 800556e:	d007      	beq.n	8005580 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	681a      	ldr	r2, [r3, #0]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800557e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	691a      	ldr	r2, [r3, #16]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800558a:	b2d2      	uxtb	r2, r2
 800558c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005592:	1c5a      	adds	r2, r3, #1
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800559c:	b29b      	uxth	r3, r3
 800559e:	3b01      	subs	r3, #1
 80055a0:	b29a      	uxth	r2, r3
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	691a      	ldr	r2, [r3, #16]
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055b0:	b2d2      	uxtb	r2, r2
 80055b2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055b8:	1c5a      	adds	r2, r3, #1
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055c2:	b29b      	uxth	r3, r3
 80055c4:	3b01      	subs	r3, #1
 80055c6:	b29a      	uxth	r2, r3
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	685a      	ldr	r2, [r3, #4]
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80055da:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2220      	movs	r2, #32
 80055e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80055ea:	b2db      	uxtb	r3, r3
 80055ec:	2b40      	cmp	r3, #64	; 0x40
 80055ee:	d10a      	bne.n	8005606 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2200      	movs	r2, #0
 80055f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2200      	movs	r2, #0
 80055fc:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80055fe:	6878      	ldr	r0, [r7, #4]
 8005600:	f7fc f9ce 	bl	80019a0 <HAL_I2C_MemRxCpltCallback>
}
 8005604:	e01d      	b.n	8005642 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2200      	movs	r2, #0
 800560a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2212      	movs	r2, #18
 8005612:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005614:	6878      	ldr	r0, [r7, #4]
 8005616:	f7ff fc79 	bl	8004f0c <HAL_I2C_MasterRxCpltCallback>
}
 800561a:	e012      	b.n	8005642 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	691a      	ldr	r2, [r3, #16]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005626:	b2d2      	uxtb	r2, r2
 8005628:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800562e:	1c5a      	adds	r2, r3, #1
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005638:	b29b      	uxth	r3, r3
 800563a:	3b01      	subs	r3, #1
 800563c:	b29a      	uxth	r2, r3
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005642:	bf00      	nop
 8005644:	3710      	adds	r7, #16
 8005646:	46bd      	mov	sp, r7
 8005648:	bd80      	pop	{r7, pc}

0800564a <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800564a:	b480      	push	{r7}
 800564c:	b083      	sub	sp, #12
 800564e:	af00      	add	r7, sp, #0
 8005650:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005658:	b2db      	uxtb	r3, r3
 800565a:	2b40      	cmp	r3, #64	; 0x40
 800565c:	d117      	bne.n	800568e <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005662:	2b00      	cmp	r3, #0
 8005664:	d109      	bne.n	800567a <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800566a:	b2db      	uxtb	r3, r3
 800566c:	461a      	mov	r2, r3
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005676:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8005678:	e067      	b.n	800574a <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800567e:	b2db      	uxtb	r3, r3
 8005680:	f043 0301 	orr.w	r3, r3, #1
 8005684:	b2da      	uxtb	r2, r3
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	611a      	str	r2, [r3, #16]
}
 800568c:	e05d      	b.n	800574a <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	691b      	ldr	r3, [r3, #16]
 8005692:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005696:	d133      	bne.n	8005700 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800569e:	b2db      	uxtb	r3, r3
 80056a0:	2b21      	cmp	r3, #33	; 0x21
 80056a2:	d109      	bne.n	80056b8 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056a8:	b2db      	uxtb	r3, r3
 80056aa:	461a      	mov	r2, r3
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80056b4:	611a      	str	r2, [r3, #16]
 80056b6:	e008      	b.n	80056ca <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056bc:	b2db      	uxtb	r3, r3
 80056be:	f043 0301 	orr.w	r3, r3, #1
 80056c2:	b2da      	uxtb	r2, r3
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d004      	beq.n	80056dc <I2C_Master_SB+0x92>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d108      	bne.n	80056ee <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d032      	beq.n	800574a <I2C_Master_SB+0x100>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d02d      	beq.n	800574a <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	685a      	ldr	r2, [r3, #4]
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80056fc:	605a      	str	r2, [r3, #4]
}
 80056fe:	e024      	b.n	800574a <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005704:	2b00      	cmp	r3, #0
 8005706:	d10e      	bne.n	8005726 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800570c:	b29b      	uxth	r3, r3
 800570e:	11db      	asrs	r3, r3, #7
 8005710:	b2db      	uxtb	r3, r3
 8005712:	f003 0306 	and.w	r3, r3, #6
 8005716:	b2db      	uxtb	r3, r3
 8005718:	f063 030f 	orn	r3, r3, #15
 800571c:	b2da      	uxtb	r2, r3
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	611a      	str	r2, [r3, #16]
}
 8005724:	e011      	b.n	800574a <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800572a:	2b01      	cmp	r3, #1
 800572c:	d10d      	bne.n	800574a <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005732:	b29b      	uxth	r3, r3
 8005734:	11db      	asrs	r3, r3, #7
 8005736:	b2db      	uxtb	r3, r3
 8005738:	f003 0306 	and.w	r3, r3, #6
 800573c:	b2db      	uxtb	r3, r3
 800573e:	f063 030e 	orn	r3, r3, #14
 8005742:	b2da      	uxtb	r2, r3
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	611a      	str	r2, [r3, #16]
}
 800574a:	bf00      	nop
 800574c:	370c      	adds	r7, #12
 800574e:	46bd      	mov	sp, r7
 8005750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005754:	4770      	bx	lr

08005756 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8005756:	b480      	push	{r7}
 8005758:	b083      	sub	sp, #12
 800575a:	af00      	add	r7, sp, #0
 800575c:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005762:	b2da      	uxtb	r2, r3
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800576e:	2b00      	cmp	r3, #0
 8005770:	d004      	beq.n	800577c <I2C_Master_ADD10+0x26>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005776:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005778:	2b00      	cmp	r3, #0
 800577a:	d108      	bne.n	800578e <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005780:	2b00      	cmp	r3, #0
 8005782:	d00c      	beq.n	800579e <I2C_Master_ADD10+0x48>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005788:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800578a:	2b00      	cmp	r3, #0
 800578c:	d007      	beq.n	800579e <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	685a      	ldr	r2, [r3, #4]
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800579c:	605a      	str	r2, [r3, #4]
  }
}
 800579e:	bf00      	nop
 80057a0:	370c      	adds	r7, #12
 80057a2:	46bd      	mov	sp, r7
 80057a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a8:	4770      	bx	lr

080057aa <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80057aa:	b480      	push	{r7}
 80057ac:	b091      	sub	sp, #68	; 0x44
 80057ae:	af00      	add	r7, sp, #0
 80057b0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80057b8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057c0:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057c6:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057ce:	b2db      	uxtb	r3, r3
 80057d0:	2b22      	cmp	r3, #34	; 0x22
 80057d2:	f040 8169 	bne.w	8005aa8 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d10f      	bne.n	80057fe <I2C_Master_ADDR+0x54>
 80057de:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80057e2:	2b40      	cmp	r3, #64	; 0x40
 80057e4:	d10b      	bne.n	80057fe <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057e6:	2300      	movs	r3, #0
 80057e8:	633b      	str	r3, [r7, #48]	; 0x30
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	695b      	ldr	r3, [r3, #20]
 80057f0:	633b      	str	r3, [r7, #48]	; 0x30
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	699b      	ldr	r3, [r3, #24]
 80057f8:	633b      	str	r3, [r7, #48]	; 0x30
 80057fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057fc:	e160      	b.n	8005ac0 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005802:	2b00      	cmp	r3, #0
 8005804:	d11d      	bne.n	8005842 <I2C_Master_ADDR+0x98>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	691b      	ldr	r3, [r3, #16]
 800580a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800580e:	d118      	bne.n	8005842 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005810:	2300      	movs	r3, #0
 8005812:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	695b      	ldr	r3, [r3, #20]
 800581a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	699b      	ldr	r3, [r3, #24]
 8005822:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005824:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	681a      	ldr	r2, [r3, #0]
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005834:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800583a:	1c5a      	adds	r2, r3, #1
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	651a      	str	r2, [r3, #80]	; 0x50
 8005840:	e13e      	b.n	8005ac0 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005846:	b29b      	uxth	r3, r3
 8005848:	2b00      	cmp	r3, #0
 800584a:	d113      	bne.n	8005874 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800584c:	2300      	movs	r3, #0
 800584e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	695b      	ldr	r3, [r3, #20]
 8005856:	62bb      	str	r3, [r7, #40]	; 0x28
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	699b      	ldr	r3, [r3, #24]
 800585e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005860:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	681a      	ldr	r2, [r3, #0]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005870:	601a      	str	r2, [r3, #0]
 8005872:	e115      	b.n	8005aa0 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005878:	b29b      	uxth	r3, r3
 800587a:	2b01      	cmp	r3, #1
 800587c:	f040 808a 	bne.w	8005994 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8005880:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005882:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005886:	d137      	bne.n	80058f8 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	681a      	ldr	r2, [r3, #0]
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005896:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80058a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80058a6:	d113      	bne.n	80058d0 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	681a      	ldr	r2, [r3, #0]
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80058b6:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058b8:	2300      	movs	r3, #0
 80058ba:	627b      	str	r3, [r7, #36]	; 0x24
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	695b      	ldr	r3, [r3, #20]
 80058c2:	627b      	str	r3, [r7, #36]	; 0x24
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	699b      	ldr	r3, [r3, #24]
 80058ca:	627b      	str	r3, [r7, #36]	; 0x24
 80058cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ce:	e0e7      	b.n	8005aa0 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058d0:	2300      	movs	r3, #0
 80058d2:	623b      	str	r3, [r7, #32]
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	695b      	ldr	r3, [r3, #20]
 80058da:	623b      	str	r3, [r7, #32]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	699b      	ldr	r3, [r3, #24]
 80058e2:	623b      	str	r3, [r7, #32]
 80058e4:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	681a      	ldr	r2, [r3, #0]
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058f4:	601a      	str	r2, [r3, #0]
 80058f6:	e0d3      	b.n	8005aa0 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80058f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058fa:	2b08      	cmp	r3, #8
 80058fc:	d02e      	beq.n	800595c <I2C_Master_ADDR+0x1b2>
 80058fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005900:	2b20      	cmp	r3, #32
 8005902:	d02b      	beq.n	800595c <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8005904:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005906:	2b12      	cmp	r3, #18
 8005908:	d102      	bne.n	8005910 <I2C_Master_ADDR+0x166>
 800590a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800590c:	2b01      	cmp	r3, #1
 800590e:	d125      	bne.n	800595c <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005910:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005912:	2b04      	cmp	r3, #4
 8005914:	d00e      	beq.n	8005934 <I2C_Master_ADDR+0x18a>
 8005916:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005918:	2b02      	cmp	r3, #2
 800591a:	d00b      	beq.n	8005934 <I2C_Master_ADDR+0x18a>
 800591c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800591e:	2b10      	cmp	r3, #16
 8005920:	d008      	beq.n	8005934 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	681a      	ldr	r2, [r3, #0]
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005930:	601a      	str	r2, [r3, #0]
 8005932:	e007      	b.n	8005944 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	681a      	ldr	r2, [r3, #0]
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005942:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005944:	2300      	movs	r3, #0
 8005946:	61fb      	str	r3, [r7, #28]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	695b      	ldr	r3, [r3, #20]
 800594e:	61fb      	str	r3, [r7, #28]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	699b      	ldr	r3, [r3, #24]
 8005956:	61fb      	str	r3, [r7, #28]
 8005958:	69fb      	ldr	r3, [r7, #28]
 800595a:	e0a1      	b.n	8005aa0 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	681a      	ldr	r2, [r3, #0]
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800596a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800596c:	2300      	movs	r3, #0
 800596e:	61bb      	str	r3, [r7, #24]
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	695b      	ldr	r3, [r3, #20]
 8005976:	61bb      	str	r3, [r7, #24]
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	699b      	ldr	r3, [r3, #24]
 800597e:	61bb      	str	r3, [r7, #24]
 8005980:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	681a      	ldr	r2, [r3, #0]
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005990:	601a      	str	r2, [r3, #0]
 8005992:	e085      	b.n	8005aa0 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005998:	b29b      	uxth	r3, r3
 800599a:	2b02      	cmp	r3, #2
 800599c:	d14d      	bne.n	8005a3a <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800599e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059a0:	2b04      	cmp	r3, #4
 80059a2:	d016      	beq.n	80059d2 <I2C_Master_ADDR+0x228>
 80059a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059a6:	2b02      	cmp	r3, #2
 80059a8:	d013      	beq.n	80059d2 <I2C_Master_ADDR+0x228>
 80059aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059ac:	2b10      	cmp	r3, #16
 80059ae:	d010      	beq.n	80059d2 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	681a      	ldr	r2, [r3, #0]
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059be:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	681a      	ldr	r2, [r3, #0]
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80059ce:	601a      	str	r2, [r3, #0]
 80059d0:	e007      	b.n	80059e2 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	681a      	ldr	r2, [r3, #0]
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80059e0:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80059ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80059f0:	d117      	bne.n	8005a22 <I2C_Master_ADDR+0x278>
 80059f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059f4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80059f8:	d00b      	beq.n	8005a12 <I2C_Master_ADDR+0x268>
 80059fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059fc:	2b01      	cmp	r3, #1
 80059fe:	d008      	beq.n	8005a12 <I2C_Master_ADDR+0x268>
 8005a00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a02:	2b08      	cmp	r3, #8
 8005a04:	d005      	beq.n	8005a12 <I2C_Master_ADDR+0x268>
 8005a06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a08:	2b10      	cmp	r3, #16
 8005a0a:	d002      	beq.n	8005a12 <I2C_Master_ADDR+0x268>
 8005a0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a0e:	2b20      	cmp	r3, #32
 8005a10:	d107      	bne.n	8005a22 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	685a      	ldr	r2, [r3, #4]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005a20:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a22:	2300      	movs	r3, #0
 8005a24:	617b      	str	r3, [r7, #20]
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	695b      	ldr	r3, [r3, #20]
 8005a2c:	617b      	str	r3, [r7, #20]
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	699b      	ldr	r3, [r3, #24]
 8005a34:	617b      	str	r3, [r7, #20]
 8005a36:	697b      	ldr	r3, [r7, #20]
 8005a38:	e032      	b.n	8005aa0 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	681a      	ldr	r2, [r3, #0]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005a48:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	685b      	ldr	r3, [r3, #4]
 8005a50:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005a54:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a58:	d117      	bne.n	8005a8a <I2C_Master_ADDR+0x2e0>
 8005a5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a5c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005a60:	d00b      	beq.n	8005a7a <I2C_Master_ADDR+0x2d0>
 8005a62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a64:	2b01      	cmp	r3, #1
 8005a66:	d008      	beq.n	8005a7a <I2C_Master_ADDR+0x2d0>
 8005a68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a6a:	2b08      	cmp	r3, #8
 8005a6c:	d005      	beq.n	8005a7a <I2C_Master_ADDR+0x2d0>
 8005a6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a70:	2b10      	cmp	r3, #16
 8005a72:	d002      	beq.n	8005a7a <I2C_Master_ADDR+0x2d0>
 8005a74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a76:	2b20      	cmp	r3, #32
 8005a78:	d107      	bne.n	8005a8a <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	685a      	ldr	r2, [r3, #4]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005a88:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	613b      	str	r3, [r7, #16]
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	695b      	ldr	r3, [r3, #20]
 8005a94:	613b      	str	r3, [r7, #16]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	699b      	ldr	r3, [r3, #24]
 8005a9c:	613b      	str	r3, [r7, #16]
 8005a9e:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8005aa6:	e00b      	b.n	8005ac0 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	60fb      	str	r3, [r7, #12]
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	695b      	ldr	r3, [r3, #20]
 8005ab2:	60fb      	str	r3, [r7, #12]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	699b      	ldr	r3, [r3, #24]
 8005aba:	60fb      	str	r3, [r7, #12]
 8005abc:	68fb      	ldr	r3, [r7, #12]
}
 8005abe:	e7ff      	b.n	8005ac0 <I2C_Master_ADDR+0x316>
 8005ac0:	bf00      	nop
 8005ac2:	3744      	adds	r7, #68	; 0x44
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aca:	4770      	bx	lr

08005acc <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b084      	sub	sp, #16
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ada:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ae0:	b29b      	uxth	r3, r3
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d02b      	beq.n	8005b3e <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aea:	781a      	ldrb	r2, [r3, #0]
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005af6:	1c5a      	adds	r2, r3, #1
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b00:	b29b      	uxth	r3, r3
 8005b02:	3b01      	subs	r3, #1
 8005b04:	b29a      	uxth	r2, r3
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b0e:	b29b      	uxth	r3, r3
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d114      	bne.n	8005b3e <I2C_SlaveTransmit_TXE+0x72>
 8005b14:	7bfb      	ldrb	r3, [r7, #15]
 8005b16:	2b29      	cmp	r3, #41	; 0x29
 8005b18:	d111      	bne.n	8005b3e <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	685a      	ldr	r2, [r3, #4]
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b28:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2221      	movs	r2, #33	; 0x21
 8005b2e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2228      	movs	r2, #40	; 0x28
 8005b34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005b38:	6878      	ldr	r0, [r7, #4]
 8005b3a:	f7ff f9f1 	bl	8004f20 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005b3e:	bf00      	nop
 8005b40:	3710      	adds	r7, #16
 8005b42:	46bd      	mov	sp, r7
 8005b44:	bd80      	pop	{r7, pc}

08005b46 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005b46:	b480      	push	{r7}
 8005b48:	b083      	sub	sp, #12
 8005b4a:	af00      	add	r7, sp, #0
 8005b4c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b52:	b29b      	uxth	r3, r3
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d011      	beq.n	8005b7c <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b5c:	781a      	ldrb	r2, [r3, #0]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b68:	1c5a      	adds	r2, r3, #1
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b72:	b29b      	uxth	r3, r3
 8005b74:	3b01      	subs	r3, #1
 8005b76:	b29a      	uxth	r2, r3
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005b7c:	bf00      	nop
 8005b7e:	370c      	adds	r7, #12
 8005b80:	46bd      	mov	sp, r7
 8005b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b86:	4770      	bx	lr

08005b88 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b084      	sub	sp, #16
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b96:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b9c:	b29b      	uxth	r3, r3
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d02c      	beq.n	8005bfc <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	691a      	ldr	r2, [r3, #16]
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bac:	b2d2      	uxtb	r2, r2
 8005bae:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bb4:	1c5a      	adds	r2, r3, #1
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bbe:	b29b      	uxth	r3, r3
 8005bc0:	3b01      	subs	r3, #1
 8005bc2:	b29a      	uxth	r2, r3
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bcc:	b29b      	uxth	r3, r3
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d114      	bne.n	8005bfc <I2C_SlaveReceive_RXNE+0x74>
 8005bd2:	7bfb      	ldrb	r3, [r7, #15]
 8005bd4:	2b2a      	cmp	r3, #42	; 0x2a
 8005bd6:	d111      	bne.n	8005bfc <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	685a      	ldr	r2, [r3, #4]
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005be6:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2222      	movs	r2, #34	; 0x22
 8005bec:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2228      	movs	r2, #40	; 0x28
 8005bf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005bf6:	6878      	ldr	r0, [r7, #4]
 8005bf8:	f7ff f99c 	bl	8004f34 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005bfc:	bf00      	nop
 8005bfe:	3710      	adds	r7, #16
 8005c00:	46bd      	mov	sp, r7
 8005c02:	bd80      	pop	{r7, pc}

08005c04 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005c04:	b480      	push	{r7}
 8005c06:	b083      	sub	sp, #12
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c10:	b29b      	uxth	r3, r3
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d012      	beq.n	8005c3c <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	691a      	ldr	r2, [r3, #16]
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c20:	b2d2      	uxtb	r2, r2
 8005c22:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c28:	1c5a      	adds	r2, r3, #1
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c32:	b29b      	uxth	r3, r3
 8005c34:	3b01      	subs	r3, #1
 8005c36:	b29a      	uxth	r2, r3
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005c3c:	bf00      	nop
 8005c3e:	370c      	adds	r7, #12
 8005c40:	46bd      	mov	sp, r7
 8005c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c46:	4770      	bx	lr

08005c48 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b084      	sub	sp, #16
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
 8005c50:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8005c52:	2300      	movs	r3, #0
 8005c54:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c5c:	b2db      	uxtb	r3, r3
 8005c5e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005c62:	2b28      	cmp	r3, #40	; 0x28
 8005c64:	d127      	bne.n	8005cb6 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	685a      	ldr	r2, [r3, #4]
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c74:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	089b      	lsrs	r3, r3, #2
 8005c7a:	f003 0301 	and.w	r3, r3, #1
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d101      	bne.n	8005c86 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8005c82:	2301      	movs	r3, #1
 8005c84:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	09db      	lsrs	r3, r3, #7
 8005c8a:	f003 0301 	and.w	r3, r3, #1
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d103      	bne.n	8005c9a <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	68db      	ldr	r3, [r3, #12]
 8005c96:	81bb      	strh	r3, [r7, #12]
 8005c98:	e002      	b.n	8005ca0 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	699b      	ldr	r3, [r3, #24]
 8005c9e:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005ca8:	89ba      	ldrh	r2, [r7, #12]
 8005caa:	7bfb      	ldrb	r3, [r7, #15]
 8005cac:	4619      	mov	r1, r3
 8005cae:	6878      	ldr	r0, [r7, #4]
 8005cb0:	f7ff f94a 	bl	8004f48 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005cb4:	e00e      	b.n	8005cd4 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	60bb      	str	r3, [r7, #8]
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	695b      	ldr	r3, [r3, #20]
 8005cc0:	60bb      	str	r3, [r7, #8]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	699b      	ldr	r3, [r3, #24]
 8005cc8:	60bb      	str	r3, [r7, #8]
 8005cca:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2200      	movs	r2, #0
 8005cd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8005cd4:	bf00      	nop
 8005cd6:	3710      	adds	r7, #16
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	bd80      	pop	{r7, pc}

08005cdc <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b084      	sub	sp, #16
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cea:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	685a      	ldr	r2, [r3, #4]
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005cfa:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	60bb      	str	r3, [r7, #8]
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	695b      	ldr	r3, [r3, #20]
 8005d06:	60bb      	str	r3, [r7, #8]
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	681a      	ldr	r2, [r3, #0]
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f042 0201 	orr.w	r2, r2, #1
 8005d16:	601a      	str	r2, [r3, #0]
 8005d18:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	681a      	ldr	r2, [r3, #0]
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d28:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	685b      	ldr	r3, [r3, #4]
 8005d30:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005d34:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d38:	d172      	bne.n	8005e20 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005d3a:	7bfb      	ldrb	r3, [r7, #15]
 8005d3c:	2b22      	cmp	r3, #34	; 0x22
 8005d3e:	d002      	beq.n	8005d46 <I2C_Slave_STOPF+0x6a>
 8005d40:	7bfb      	ldrb	r3, [r7, #15]
 8005d42:	2b2a      	cmp	r3, #42	; 0x2a
 8005d44:	d135      	bne.n	8005db2 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	685b      	ldr	r3, [r3, #4]
 8005d4e:	b29a      	uxth	r2, r3
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d58:	b29b      	uxth	r3, r3
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d005      	beq.n	8005d6a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d62:	f043 0204 	orr.w	r2, r3, #4
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	685a      	ldr	r2, [r3, #4]
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005d78:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d7e:	4618      	mov	r0, r3
 8005d80:	f7fd fd51 	bl	8003826 <HAL_DMA_GetState>
 8005d84:	4603      	mov	r3, r0
 8005d86:	2b01      	cmp	r3, #1
 8005d88:	d049      	beq.n	8005e1e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d8e:	4a69      	ldr	r2, [pc, #420]	; (8005f34 <I2C_Slave_STOPF+0x258>)
 8005d90:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d96:	4618      	mov	r0, r3
 8005d98:	f7fd fd23 	bl	80037e2 <HAL_DMA_Abort_IT>
 8005d9c:	4603      	mov	r3, r0
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d03d      	beq.n	8005e1e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005da6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005da8:	687a      	ldr	r2, [r7, #4]
 8005daa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005dac:	4610      	mov	r0, r2
 8005dae:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005db0:	e035      	b.n	8005e1e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	b29a      	uxth	r2, r3
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dc4:	b29b      	uxth	r3, r3
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d005      	beq.n	8005dd6 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dce:	f043 0204 	orr.w	r2, r3, #4
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	685a      	ldr	r2, [r3, #4]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005de4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dea:	4618      	mov	r0, r3
 8005dec:	f7fd fd1b 	bl	8003826 <HAL_DMA_GetState>
 8005df0:	4603      	mov	r3, r0
 8005df2:	2b01      	cmp	r3, #1
 8005df4:	d014      	beq.n	8005e20 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dfa:	4a4e      	ldr	r2, [pc, #312]	; (8005f34 <I2C_Slave_STOPF+0x258>)
 8005dfc:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e02:	4618      	mov	r0, r3
 8005e04:	f7fd fced 	bl	80037e2 <HAL_DMA_Abort_IT>
 8005e08:	4603      	mov	r3, r0
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d008      	beq.n	8005e20 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e14:	687a      	ldr	r2, [r7, #4]
 8005e16:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005e18:	4610      	mov	r0, r2
 8005e1a:	4798      	blx	r3
 8005e1c:	e000      	b.n	8005e20 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005e1e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e24:	b29b      	uxth	r3, r3
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d03e      	beq.n	8005ea8 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	695b      	ldr	r3, [r3, #20]
 8005e30:	f003 0304 	and.w	r3, r3, #4
 8005e34:	2b04      	cmp	r3, #4
 8005e36:	d112      	bne.n	8005e5e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	691a      	ldr	r2, [r3, #16]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e42:	b2d2      	uxtb	r2, r2
 8005e44:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e4a:	1c5a      	adds	r2, r3, #1
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e54:	b29b      	uxth	r3, r3
 8005e56:	3b01      	subs	r3, #1
 8005e58:	b29a      	uxth	r2, r3
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	695b      	ldr	r3, [r3, #20]
 8005e64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e68:	2b40      	cmp	r3, #64	; 0x40
 8005e6a:	d112      	bne.n	8005e92 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	691a      	ldr	r2, [r3, #16]
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e76:	b2d2      	uxtb	r2, r2
 8005e78:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e7e:	1c5a      	adds	r2, r3, #1
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e88:	b29b      	uxth	r3, r3
 8005e8a:	3b01      	subs	r3, #1
 8005e8c:	b29a      	uxth	r2, r3
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e96:	b29b      	uxth	r3, r3
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d005      	beq.n	8005ea8 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ea0:	f043 0204 	orr.w	r2, r3, #4
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d003      	beq.n	8005eb8 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8005eb0:	6878      	ldr	r0, [r7, #4]
 8005eb2:	f000 f8b3 	bl	800601c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8005eb6:	e039      	b.n	8005f2c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005eb8:	7bfb      	ldrb	r3, [r7, #15]
 8005eba:	2b2a      	cmp	r3, #42	; 0x2a
 8005ebc:	d109      	bne.n	8005ed2 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2228      	movs	r2, #40	; 0x28
 8005ec8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005ecc:	6878      	ldr	r0, [r7, #4]
 8005ece:	f7ff f831 	bl	8004f34 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ed8:	b2db      	uxtb	r3, r3
 8005eda:	2b28      	cmp	r3, #40	; 0x28
 8005edc:	d111      	bne.n	8005f02 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	4a15      	ldr	r2, [pc, #84]	; (8005f38 <I2C_Slave_STOPF+0x25c>)
 8005ee2:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2220      	movs	r2, #32
 8005eee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f7ff f832 	bl	8004f64 <HAL_I2C_ListenCpltCallback>
}
 8005f00:	e014      	b.n	8005f2c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f06:	2b22      	cmp	r3, #34	; 0x22
 8005f08:	d002      	beq.n	8005f10 <I2C_Slave_STOPF+0x234>
 8005f0a:	7bfb      	ldrb	r3, [r7, #15]
 8005f0c:	2b22      	cmp	r3, #34	; 0x22
 8005f0e:	d10d      	bne.n	8005f2c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2200      	movs	r2, #0
 8005f14:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2220      	movs	r2, #32
 8005f1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2200      	movs	r2, #0
 8005f22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005f26:	6878      	ldr	r0, [r7, #4]
 8005f28:	f7ff f804 	bl	8004f34 <HAL_I2C_SlaveRxCpltCallback>
}
 8005f2c:	bf00      	nop
 8005f2e:	3710      	adds	r7, #16
 8005f30:	46bd      	mov	sp, r7
 8005f32:	bd80      	pop	{r7, pc}
 8005f34:	0800657d 	.word	0x0800657d
 8005f38:	ffff0000 	.word	0xffff0000

08005f3c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b084      	sub	sp, #16
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f4a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f50:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	2b08      	cmp	r3, #8
 8005f56:	d002      	beq.n	8005f5e <I2C_Slave_AF+0x22>
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	2b20      	cmp	r3, #32
 8005f5c:	d129      	bne.n	8005fb2 <I2C_Slave_AF+0x76>
 8005f5e:	7bfb      	ldrb	r3, [r7, #15]
 8005f60:	2b28      	cmp	r3, #40	; 0x28
 8005f62:	d126      	bne.n	8005fb2 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	4a2c      	ldr	r2, [pc, #176]	; (8006018 <I2C_Slave_AF+0xdc>)
 8005f68:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	685a      	ldr	r2, [r3, #4]
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005f78:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005f82:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	681a      	ldr	r2, [r3, #0]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f92:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2200      	movs	r2, #0
 8005f98:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2220      	movs	r2, #32
 8005f9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005faa:	6878      	ldr	r0, [r7, #4]
 8005fac:	f7fe ffda 	bl	8004f64 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8005fb0:	e02e      	b.n	8006010 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005fb2:	7bfb      	ldrb	r3, [r7, #15]
 8005fb4:	2b21      	cmp	r3, #33	; 0x21
 8005fb6:	d126      	bne.n	8006006 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	4a17      	ldr	r2, [pc, #92]	; (8006018 <I2C_Slave_AF+0xdc>)
 8005fbc:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2221      	movs	r2, #33	; 0x21
 8005fc2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2220      	movs	r2, #32
 8005fc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	685a      	ldr	r2, [r3, #4]
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005fe2:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005fec:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	681a      	ldr	r2, [r3, #0]
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ffc:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005ffe:	6878      	ldr	r0, [r7, #4]
 8006000:	f7fe ff8e 	bl	8004f20 <HAL_I2C_SlaveTxCpltCallback>
}
 8006004:	e004      	b.n	8006010 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800600e:	615a      	str	r2, [r3, #20]
}
 8006010:	bf00      	nop
 8006012:	3710      	adds	r7, #16
 8006014:	46bd      	mov	sp, r7
 8006016:	bd80      	pop	{r7, pc}
 8006018:	ffff0000 	.word	0xffff0000

0800601c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800601c:	b580      	push	{r7, lr}
 800601e:	b084      	sub	sp, #16
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800602a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006032:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006034:	7bbb      	ldrb	r3, [r7, #14]
 8006036:	2b10      	cmp	r3, #16
 8006038:	d002      	beq.n	8006040 <I2C_ITError+0x24>
 800603a:	7bbb      	ldrb	r3, [r7, #14]
 800603c:	2b40      	cmp	r3, #64	; 0x40
 800603e:	d10a      	bne.n	8006056 <I2C_ITError+0x3a>
 8006040:	7bfb      	ldrb	r3, [r7, #15]
 8006042:	2b22      	cmp	r3, #34	; 0x22
 8006044:	d107      	bne.n	8006056 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	681a      	ldr	r2, [r3, #0]
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006054:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006056:	7bfb      	ldrb	r3, [r7, #15]
 8006058:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800605c:	2b28      	cmp	r3, #40	; 0x28
 800605e:	d107      	bne.n	8006070 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2200      	movs	r2, #0
 8006064:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2228      	movs	r2, #40	; 0x28
 800606a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800606e:	e015      	b.n	800609c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	685b      	ldr	r3, [r3, #4]
 8006076:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800607a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800607e:	d00a      	beq.n	8006096 <I2C_ITError+0x7a>
 8006080:	7bfb      	ldrb	r3, [r7, #15]
 8006082:	2b60      	cmp	r3, #96	; 0x60
 8006084:	d007      	beq.n	8006096 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2220      	movs	r2, #32
 800608a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2200      	movs	r2, #0
 8006092:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2200      	movs	r2, #0
 800609a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	685b      	ldr	r3, [r3, #4]
 80060a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80060a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80060aa:	d162      	bne.n	8006172 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	685a      	ldr	r2, [r3, #4]
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80060ba:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060c0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80060c4:	b2db      	uxtb	r3, r3
 80060c6:	2b01      	cmp	r3, #1
 80060c8:	d020      	beq.n	800610c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060ce:	4a6a      	ldr	r2, [pc, #424]	; (8006278 <I2C_ITError+0x25c>)
 80060d0:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060d6:	4618      	mov	r0, r3
 80060d8:	f7fd fb83 	bl	80037e2 <HAL_DMA_Abort_IT>
 80060dc:	4603      	mov	r3, r0
 80060de:	2b00      	cmp	r3, #0
 80060e0:	f000 8089 	beq.w	80061f6 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	681a      	ldr	r2, [r3, #0]
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f022 0201 	bic.w	r2, r2, #1
 80060f2:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2220      	movs	r2, #32
 80060f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006100:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006102:	687a      	ldr	r2, [r7, #4]
 8006104:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006106:	4610      	mov	r0, r2
 8006108:	4798      	blx	r3
 800610a:	e074      	b.n	80061f6 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006110:	4a59      	ldr	r2, [pc, #356]	; (8006278 <I2C_ITError+0x25c>)
 8006112:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006118:	4618      	mov	r0, r3
 800611a:	f7fd fb62 	bl	80037e2 <HAL_DMA_Abort_IT>
 800611e:	4603      	mov	r3, r0
 8006120:	2b00      	cmp	r3, #0
 8006122:	d068      	beq.n	80061f6 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	695b      	ldr	r3, [r3, #20]
 800612a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800612e:	2b40      	cmp	r3, #64	; 0x40
 8006130:	d10b      	bne.n	800614a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	691a      	ldr	r2, [r3, #16]
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800613c:	b2d2      	uxtb	r2, r2
 800613e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006144:	1c5a      	adds	r2, r3, #1
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	681a      	ldr	r2, [r3, #0]
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f022 0201 	bic.w	r2, r2, #1
 8006158:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2220      	movs	r2, #32
 800615e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006166:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006168:	687a      	ldr	r2, [r7, #4]
 800616a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800616c:	4610      	mov	r0, r2
 800616e:	4798      	blx	r3
 8006170:	e041      	b.n	80061f6 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006178:	b2db      	uxtb	r3, r3
 800617a:	2b60      	cmp	r3, #96	; 0x60
 800617c:	d125      	bne.n	80061ca <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2220      	movs	r2, #32
 8006182:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2200      	movs	r2, #0
 800618a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	695b      	ldr	r3, [r3, #20]
 8006192:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006196:	2b40      	cmp	r3, #64	; 0x40
 8006198:	d10b      	bne.n	80061b2 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	691a      	ldr	r2, [r3, #16]
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061a4:	b2d2      	uxtb	r2, r2
 80061a6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061ac:	1c5a      	adds	r2, r3, #1
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	681a      	ldr	r2, [r3, #0]
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f022 0201 	bic.w	r2, r2, #1
 80061c0:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80061c2:	6878      	ldr	r0, [r7, #4]
 80061c4:	f7fe feec 	bl	8004fa0 <HAL_I2C_AbortCpltCallback>
 80061c8:	e015      	b.n	80061f6 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	695b      	ldr	r3, [r3, #20]
 80061d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061d4:	2b40      	cmp	r3, #64	; 0x40
 80061d6:	d10b      	bne.n	80061f0 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	691a      	ldr	r2, [r3, #16]
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061e2:	b2d2      	uxtb	r2, r2
 80061e4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061ea:	1c5a      	adds	r2, r3, #1
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80061f0:	6878      	ldr	r0, [r7, #4]
 80061f2:	f7fe fecb 	bl	8004f8c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061fa:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	f003 0301 	and.w	r3, r3, #1
 8006202:	2b00      	cmp	r3, #0
 8006204:	d10e      	bne.n	8006224 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006206:	68bb      	ldr	r3, [r7, #8]
 8006208:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800620c:	2b00      	cmp	r3, #0
 800620e:	d109      	bne.n	8006224 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006216:	2b00      	cmp	r3, #0
 8006218:	d104      	bne.n	8006224 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800621a:	68bb      	ldr	r3, [r7, #8]
 800621c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006220:	2b00      	cmp	r3, #0
 8006222:	d007      	beq.n	8006234 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	685a      	ldr	r2, [r3, #4]
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006232:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800623a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006240:	f003 0304 	and.w	r3, r3, #4
 8006244:	2b04      	cmp	r3, #4
 8006246:	d113      	bne.n	8006270 <I2C_ITError+0x254>
 8006248:	7bfb      	ldrb	r3, [r7, #15]
 800624a:	2b28      	cmp	r3, #40	; 0x28
 800624c:	d110      	bne.n	8006270 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	4a0a      	ldr	r2, [pc, #40]	; (800627c <I2C_ITError+0x260>)
 8006252:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2200      	movs	r2, #0
 8006258:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2220      	movs	r2, #32
 800625e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2200      	movs	r2, #0
 8006266:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f7fe fe7a 	bl	8004f64 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006270:	bf00      	nop
 8006272:	3710      	adds	r7, #16
 8006274:	46bd      	mov	sp, r7
 8006276:	bd80      	pop	{r7, pc}
 8006278:	0800657d 	.word	0x0800657d
 800627c:	ffff0000 	.word	0xffff0000

08006280 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b088      	sub	sp, #32
 8006284:	af02      	add	r7, sp, #8
 8006286:	60f8      	str	r0, [r7, #12]
 8006288:	4608      	mov	r0, r1
 800628a:	4611      	mov	r1, r2
 800628c:	461a      	mov	r2, r3
 800628e:	4603      	mov	r3, r0
 8006290:	817b      	strh	r3, [r7, #10]
 8006292:	460b      	mov	r3, r1
 8006294:	813b      	strh	r3, [r7, #8]
 8006296:	4613      	mov	r3, r2
 8006298:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	681a      	ldr	r2, [r3, #0]
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80062a8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80062aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062ac:	9300      	str	r3, [sp, #0]
 80062ae:	6a3b      	ldr	r3, [r7, #32]
 80062b0:	2200      	movs	r2, #0
 80062b2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80062b6:	68f8      	ldr	r0, [r7, #12]
 80062b8:	f000 fa08 	bl	80066cc <I2C_WaitOnFlagUntilTimeout>
 80062bc:	4603      	mov	r3, r0
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d00d      	beq.n	80062de <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80062d0:	d103      	bne.n	80062da <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80062d8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80062da:	2303      	movs	r3, #3
 80062dc:	e05f      	b.n	800639e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80062de:	897b      	ldrh	r3, [r7, #10]
 80062e0:	b2db      	uxtb	r3, r3
 80062e2:	461a      	mov	r2, r3
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80062ec:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80062ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062f0:	6a3a      	ldr	r2, [r7, #32]
 80062f2:	492d      	ldr	r1, [pc, #180]	; (80063a8 <I2C_RequestMemoryWrite+0x128>)
 80062f4:	68f8      	ldr	r0, [r7, #12]
 80062f6:	f000 fa40 	bl	800677a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80062fa:	4603      	mov	r3, r0
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d001      	beq.n	8006304 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006300:	2301      	movs	r3, #1
 8006302:	e04c      	b.n	800639e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006304:	2300      	movs	r3, #0
 8006306:	617b      	str	r3, [r7, #20]
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	695b      	ldr	r3, [r3, #20]
 800630e:	617b      	str	r3, [r7, #20]
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	699b      	ldr	r3, [r3, #24]
 8006316:	617b      	str	r3, [r7, #20]
 8006318:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800631a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800631c:	6a39      	ldr	r1, [r7, #32]
 800631e:	68f8      	ldr	r0, [r7, #12]
 8006320:	f000 faaa 	bl	8006878 <I2C_WaitOnTXEFlagUntilTimeout>
 8006324:	4603      	mov	r3, r0
 8006326:	2b00      	cmp	r3, #0
 8006328:	d00d      	beq.n	8006346 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800632e:	2b04      	cmp	r3, #4
 8006330:	d107      	bne.n	8006342 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	681a      	ldr	r2, [r3, #0]
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006340:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006342:	2301      	movs	r3, #1
 8006344:	e02b      	b.n	800639e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006346:	88fb      	ldrh	r3, [r7, #6]
 8006348:	2b01      	cmp	r3, #1
 800634a:	d105      	bne.n	8006358 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800634c:	893b      	ldrh	r3, [r7, #8]
 800634e:	b2da      	uxtb	r2, r3
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	611a      	str	r2, [r3, #16]
 8006356:	e021      	b.n	800639c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006358:	893b      	ldrh	r3, [r7, #8]
 800635a:	0a1b      	lsrs	r3, r3, #8
 800635c:	b29b      	uxth	r3, r3
 800635e:	b2da      	uxtb	r2, r3
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006366:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006368:	6a39      	ldr	r1, [r7, #32]
 800636a:	68f8      	ldr	r0, [r7, #12]
 800636c:	f000 fa84 	bl	8006878 <I2C_WaitOnTXEFlagUntilTimeout>
 8006370:	4603      	mov	r3, r0
 8006372:	2b00      	cmp	r3, #0
 8006374:	d00d      	beq.n	8006392 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800637a:	2b04      	cmp	r3, #4
 800637c:	d107      	bne.n	800638e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	681a      	ldr	r2, [r3, #0]
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800638c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800638e:	2301      	movs	r3, #1
 8006390:	e005      	b.n	800639e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006392:	893b      	ldrh	r3, [r7, #8]
 8006394:	b2da      	uxtb	r2, r3
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800639c:	2300      	movs	r3, #0
}
 800639e:	4618      	mov	r0, r3
 80063a0:	3718      	adds	r7, #24
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bd80      	pop	{r7, pc}
 80063a6:	bf00      	nop
 80063a8:	00010002 	.word	0x00010002

080063ac <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	b088      	sub	sp, #32
 80063b0:	af02      	add	r7, sp, #8
 80063b2:	60f8      	str	r0, [r7, #12]
 80063b4:	4608      	mov	r0, r1
 80063b6:	4611      	mov	r1, r2
 80063b8:	461a      	mov	r2, r3
 80063ba:	4603      	mov	r3, r0
 80063bc:	817b      	strh	r3, [r7, #10]
 80063be:	460b      	mov	r3, r1
 80063c0:	813b      	strh	r3, [r7, #8]
 80063c2:	4613      	mov	r3, r2
 80063c4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	681a      	ldr	r2, [r3, #0]
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80063d4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	681a      	ldr	r2, [r3, #0]
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80063e4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80063e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063e8:	9300      	str	r3, [sp, #0]
 80063ea:	6a3b      	ldr	r3, [r7, #32]
 80063ec:	2200      	movs	r2, #0
 80063ee:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80063f2:	68f8      	ldr	r0, [r7, #12]
 80063f4:	f000 f96a 	bl	80066cc <I2C_WaitOnFlagUntilTimeout>
 80063f8:	4603      	mov	r3, r0
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d00d      	beq.n	800641a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006408:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800640c:	d103      	bne.n	8006416 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006414:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006416:	2303      	movs	r3, #3
 8006418:	e0aa      	b.n	8006570 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800641a:	897b      	ldrh	r3, [r7, #10]
 800641c:	b2db      	uxtb	r3, r3
 800641e:	461a      	mov	r2, r3
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006428:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800642a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800642c:	6a3a      	ldr	r2, [r7, #32]
 800642e:	4952      	ldr	r1, [pc, #328]	; (8006578 <I2C_RequestMemoryRead+0x1cc>)
 8006430:	68f8      	ldr	r0, [r7, #12]
 8006432:	f000 f9a2 	bl	800677a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006436:	4603      	mov	r3, r0
 8006438:	2b00      	cmp	r3, #0
 800643a:	d001      	beq.n	8006440 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800643c:	2301      	movs	r3, #1
 800643e:	e097      	b.n	8006570 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006440:	2300      	movs	r3, #0
 8006442:	617b      	str	r3, [r7, #20]
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	695b      	ldr	r3, [r3, #20]
 800644a:	617b      	str	r3, [r7, #20]
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	699b      	ldr	r3, [r3, #24]
 8006452:	617b      	str	r3, [r7, #20]
 8006454:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006456:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006458:	6a39      	ldr	r1, [r7, #32]
 800645a:	68f8      	ldr	r0, [r7, #12]
 800645c:	f000 fa0c 	bl	8006878 <I2C_WaitOnTXEFlagUntilTimeout>
 8006460:	4603      	mov	r3, r0
 8006462:	2b00      	cmp	r3, #0
 8006464:	d00d      	beq.n	8006482 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800646a:	2b04      	cmp	r3, #4
 800646c:	d107      	bne.n	800647e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	681a      	ldr	r2, [r3, #0]
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800647c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800647e:	2301      	movs	r3, #1
 8006480:	e076      	b.n	8006570 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006482:	88fb      	ldrh	r3, [r7, #6]
 8006484:	2b01      	cmp	r3, #1
 8006486:	d105      	bne.n	8006494 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006488:	893b      	ldrh	r3, [r7, #8]
 800648a:	b2da      	uxtb	r2, r3
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	611a      	str	r2, [r3, #16]
 8006492:	e021      	b.n	80064d8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006494:	893b      	ldrh	r3, [r7, #8]
 8006496:	0a1b      	lsrs	r3, r3, #8
 8006498:	b29b      	uxth	r3, r3
 800649a:	b2da      	uxtb	r2, r3
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80064a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80064a4:	6a39      	ldr	r1, [r7, #32]
 80064a6:	68f8      	ldr	r0, [r7, #12]
 80064a8:	f000 f9e6 	bl	8006878 <I2C_WaitOnTXEFlagUntilTimeout>
 80064ac:	4603      	mov	r3, r0
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d00d      	beq.n	80064ce <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064b6:	2b04      	cmp	r3, #4
 80064b8:	d107      	bne.n	80064ca <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	681a      	ldr	r2, [r3, #0]
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80064c8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80064ca:	2301      	movs	r3, #1
 80064cc:	e050      	b.n	8006570 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80064ce:	893b      	ldrh	r3, [r7, #8]
 80064d0:	b2da      	uxtb	r2, r3
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80064d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80064da:	6a39      	ldr	r1, [r7, #32]
 80064dc:	68f8      	ldr	r0, [r7, #12]
 80064de:	f000 f9cb 	bl	8006878 <I2C_WaitOnTXEFlagUntilTimeout>
 80064e2:	4603      	mov	r3, r0
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d00d      	beq.n	8006504 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ec:	2b04      	cmp	r3, #4
 80064ee:	d107      	bne.n	8006500 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	681a      	ldr	r2, [r3, #0]
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80064fe:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006500:	2301      	movs	r3, #1
 8006502:	e035      	b.n	8006570 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	681a      	ldr	r2, [r3, #0]
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006512:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006516:	9300      	str	r3, [sp, #0]
 8006518:	6a3b      	ldr	r3, [r7, #32]
 800651a:	2200      	movs	r2, #0
 800651c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006520:	68f8      	ldr	r0, [r7, #12]
 8006522:	f000 f8d3 	bl	80066cc <I2C_WaitOnFlagUntilTimeout>
 8006526:	4603      	mov	r3, r0
 8006528:	2b00      	cmp	r3, #0
 800652a:	d00d      	beq.n	8006548 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006536:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800653a:	d103      	bne.n	8006544 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006542:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006544:	2303      	movs	r3, #3
 8006546:	e013      	b.n	8006570 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006548:	897b      	ldrh	r3, [r7, #10]
 800654a:	b2db      	uxtb	r3, r3
 800654c:	f043 0301 	orr.w	r3, r3, #1
 8006550:	b2da      	uxtb	r2, r3
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800655a:	6a3a      	ldr	r2, [r7, #32]
 800655c:	4906      	ldr	r1, [pc, #24]	; (8006578 <I2C_RequestMemoryRead+0x1cc>)
 800655e:	68f8      	ldr	r0, [r7, #12]
 8006560:	f000 f90b 	bl	800677a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006564:	4603      	mov	r3, r0
 8006566:	2b00      	cmp	r3, #0
 8006568:	d001      	beq.n	800656e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800656a:	2301      	movs	r3, #1
 800656c:	e000      	b.n	8006570 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800656e:	2300      	movs	r3, #0
}
 8006570:	4618      	mov	r0, r3
 8006572:	3718      	adds	r7, #24
 8006574:	46bd      	mov	sp, r7
 8006576:	bd80      	pop	{r7, pc}
 8006578:	00010002 	.word	0x00010002

0800657c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b086      	sub	sp, #24
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006584:	2300      	movs	r3, #0
 8006586:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800658c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800658e:	697b      	ldr	r3, [r7, #20]
 8006590:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006594:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8006596:	4b4b      	ldr	r3, [pc, #300]	; (80066c4 <I2C_DMAAbort+0x148>)
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	08db      	lsrs	r3, r3, #3
 800659c:	4a4a      	ldr	r2, [pc, #296]	; (80066c8 <I2C_DMAAbort+0x14c>)
 800659e:	fba2 2303 	umull	r2, r3, r2, r3
 80065a2:	0a1a      	lsrs	r2, r3, #8
 80065a4:	4613      	mov	r3, r2
 80065a6:	009b      	lsls	r3, r3, #2
 80065a8:	4413      	add	r3, r2
 80065aa:	00da      	lsls	r2, r3, #3
 80065ac:	1ad3      	subs	r3, r2, r3
 80065ae:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d106      	bne.n	80065c4 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80065b6:	697b      	ldr	r3, [r7, #20]
 80065b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065ba:	f043 0220 	orr.w	r2, r3, #32
 80065be:	697b      	ldr	r3, [r7, #20]
 80065c0:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80065c2:	e00a      	b.n	80065da <I2C_DMAAbort+0x5e>
    }
    count--;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	3b01      	subs	r3, #1
 80065c8:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80065ca:	697b      	ldr	r3, [r7, #20]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80065d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80065d8:	d0ea      	beq.n	80065b0 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80065da:	697b      	ldr	r3, [r7, #20]
 80065dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d003      	beq.n	80065ea <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80065e2:	697b      	ldr	r3, [r7, #20]
 80065e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065e6:	2200      	movs	r2, #0
 80065e8:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80065ea:	697b      	ldr	r3, [r7, #20]
 80065ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d003      	beq.n	80065fa <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80065f2:	697b      	ldr	r3, [r7, #20]
 80065f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065f6:	2200      	movs	r2, #0
 80065f8:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80065fa:	697b      	ldr	r3, [r7, #20]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	681a      	ldr	r2, [r3, #0]
 8006600:	697b      	ldr	r3, [r7, #20]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006608:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800660a:	697b      	ldr	r3, [r7, #20]
 800660c:	2200      	movs	r2, #0
 800660e:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8006610:	697b      	ldr	r3, [r7, #20]
 8006612:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006614:	2b00      	cmp	r3, #0
 8006616:	d003      	beq.n	8006620 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006618:	697b      	ldr	r3, [r7, #20]
 800661a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800661c:	2200      	movs	r2, #0
 800661e:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8006620:	697b      	ldr	r3, [r7, #20]
 8006622:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006624:	2b00      	cmp	r3, #0
 8006626:	d003      	beq.n	8006630 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006628:	697b      	ldr	r3, [r7, #20]
 800662a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800662c:	2200      	movs	r2, #0
 800662e:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8006630:	697b      	ldr	r3, [r7, #20]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	681a      	ldr	r2, [r3, #0]
 8006636:	697b      	ldr	r3, [r7, #20]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f022 0201 	bic.w	r2, r2, #1
 800663e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006640:	697b      	ldr	r3, [r7, #20]
 8006642:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006646:	b2db      	uxtb	r3, r3
 8006648:	2b60      	cmp	r3, #96	; 0x60
 800664a:	d10e      	bne.n	800666a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800664c:	697b      	ldr	r3, [r7, #20]
 800664e:	2220      	movs	r2, #32
 8006650:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006654:	697b      	ldr	r3, [r7, #20]
 8006656:	2200      	movs	r2, #0
 8006658:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800665c:	697b      	ldr	r3, [r7, #20]
 800665e:	2200      	movs	r2, #0
 8006660:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006662:	6978      	ldr	r0, [r7, #20]
 8006664:	f7fe fc9c 	bl	8004fa0 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006668:	e027      	b.n	80066ba <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800666a:	7cfb      	ldrb	r3, [r7, #19]
 800666c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006670:	2b28      	cmp	r3, #40	; 0x28
 8006672:	d117      	bne.n	80066a4 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8006674:	697b      	ldr	r3, [r7, #20]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	681a      	ldr	r2, [r3, #0]
 800667a:	697b      	ldr	r3, [r7, #20]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f042 0201 	orr.w	r2, r2, #1
 8006682:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006684:	697b      	ldr	r3, [r7, #20]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	681a      	ldr	r2, [r3, #0]
 800668a:	697b      	ldr	r3, [r7, #20]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006692:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006694:	697b      	ldr	r3, [r7, #20]
 8006696:	2200      	movs	r2, #0
 8006698:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800669a:	697b      	ldr	r3, [r7, #20]
 800669c:	2228      	movs	r2, #40	; 0x28
 800669e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80066a2:	e007      	b.n	80066b4 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80066a4:	697b      	ldr	r3, [r7, #20]
 80066a6:	2220      	movs	r2, #32
 80066a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80066ac:	697b      	ldr	r3, [r7, #20]
 80066ae:	2200      	movs	r2, #0
 80066b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80066b4:	6978      	ldr	r0, [r7, #20]
 80066b6:	f7fe fc69 	bl	8004f8c <HAL_I2C_ErrorCallback>
}
 80066ba:	bf00      	nop
 80066bc:	3718      	adds	r7, #24
 80066be:	46bd      	mov	sp, r7
 80066c0:	bd80      	pop	{r7, pc}
 80066c2:	bf00      	nop
 80066c4:	200000b4 	.word	0x200000b4
 80066c8:	14f8b589 	.word	0x14f8b589

080066cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b084      	sub	sp, #16
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	60f8      	str	r0, [r7, #12]
 80066d4:	60b9      	str	r1, [r7, #8]
 80066d6:	603b      	str	r3, [r7, #0]
 80066d8:	4613      	mov	r3, r2
 80066da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80066dc:	e025      	b.n	800672a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066e4:	d021      	beq.n	800672a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066e6:	f7fc fc69 	bl	8002fbc <HAL_GetTick>
 80066ea:	4602      	mov	r2, r0
 80066ec:	69bb      	ldr	r3, [r7, #24]
 80066ee:	1ad3      	subs	r3, r2, r3
 80066f0:	683a      	ldr	r2, [r7, #0]
 80066f2:	429a      	cmp	r2, r3
 80066f4:	d302      	bcc.n	80066fc <I2C_WaitOnFlagUntilTimeout+0x30>
 80066f6:	683b      	ldr	r3, [r7, #0]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d116      	bne.n	800672a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	2200      	movs	r2, #0
 8006700:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	2220      	movs	r2, #32
 8006706:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	2200      	movs	r2, #0
 800670e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006716:	f043 0220 	orr.w	r2, r3, #32
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	2200      	movs	r2, #0
 8006722:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006726:	2301      	movs	r3, #1
 8006728:	e023      	b.n	8006772 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800672a:	68bb      	ldr	r3, [r7, #8]
 800672c:	0c1b      	lsrs	r3, r3, #16
 800672e:	b2db      	uxtb	r3, r3
 8006730:	2b01      	cmp	r3, #1
 8006732:	d10d      	bne.n	8006750 <I2C_WaitOnFlagUntilTimeout+0x84>
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	695b      	ldr	r3, [r3, #20]
 800673a:	43da      	mvns	r2, r3
 800673c:	68bb      	ldr	r3, [r7, #8]
 800673e:	4013      	ands	r3, r2
 8006740:	b29b      	uxth	r3, r3
 8006742:	2b00      	cmp	r3, #0
 8006744:	bf0c      	ite	eq
 8006746:	2301      	moveq	r3, #1
 8006748:	2300      	movne	r3, #0
 800674a:	b2db      	uxtb	r3, r3
 800674c:	461a      	mov	r2, r3
 800674e:	e00c      	b.n	800676a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	699b      	ldr	r3, [r3, #24]
 8006756:	43da      	mvns	r2, r3
 8006758:	68bb      	ldr	r3, [r7, #8]
 800675a:	4013      	ands	r3, r2
 800675c:	b29b      	uxth	r3, r3
 800675e:	2b00      	cmp	r3, #0
 8006760:	bf0c      	ite	eq
 8006762:	2301      	moveq	r3, #1
 8006764:	2300      	movne	r3, #0
 8006766:	b2db      	uxtb	r3, r3
 8006768:	461a      	mov	r2, r3
 800676a:	79fb      	ldrb	r3, [r7, #7]
 800676c:	429a      	cmp	r2, r3
 800676e:	d0b6      	beq.n	80066de <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006770:	2300      	movs	r3, #0
}
 8006772:	4618      	mov	r0, r3
 8006774:	3710      	adds	r7, #16
 8006776:	46bd      	mov	sp, r7
 8006778:	bd80      	pop	{r7, pc}

0800677a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800677a:	b580      	push	{r7, lr}
 800677c:	b084      	sub	sp, #16
 800677e:	af00      	add	r7, sp, #0
 8006780:	60f8      	str	r0, [r7, #12]
 8006782:	60b9      	str	r1, [r7, #8]
 8006784:	607a      	str	r2, [r7, #4]
 8006786:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006788:	e051      	b.n	800682e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	695b      	ldr	r3, [r3, #20]
 8006790:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006794:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006798:	d123      	bne.n	80067e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	681a      	ldr	r2, [r3, #0]
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80067a8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80067b2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	2200      	movs	r2, #0
 80067b8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	2220      	movs	r2, #32
 80067be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	2200      	movs	r2, #0
 80067c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067ce:	f043 0204 	orr.w	r2, r3, #4
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	2200      	movs	r2, #0
 80067da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80067de:	2301      	movs	r3, #1
 80067e0:	e046      	b.n	8006870 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067e8:	d021      	beq.n	800682e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067ea:	f7fc fbe7 	bl	8002fbc <HAL_GetTick>
 80067ee:	4602      	mov	r2, r0
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	1ad3      	subs	r3, r2, r3
 80067f4:	687a      	ldr	r2, [r7, #4]
 80067f6:	429a      	cmp	r2, r3
 80067f8:	d302      	bcc.n	8006800 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d116      	bne.n	800682e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	2200      	movs	r2, #0
 8006804:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	2220      	movs	r2, #32
 800680a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	2200      	movs	r2, #0
 8006812:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800681a:	f043 0220 	orr.w	r2, r3, #32
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	2200      	movs	r2, #0
 8006826:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800682a:	2301      	movs	r3, #1
 800682c:	e020      	b.n	8006870 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800682e:	68bb      	ldr	r3, [r7, #8]
 8006830:	0c1b      	lsrs	r3, r3, #16
 8006832:	b2db      	uxtb	r3, r3
 8006834:	2b01      	cmp	r3, #1
 8006836:	d10c      	bne.n	8006852 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	695b      	ldr	r3, [r3, #20]
 800683e:	43da      	mvns	r2, r3
 8006840:	68bb      	ldr	r3, [r7, #8]
 8006842:	4013      	ands	r3, r2
 8006844:	b29b      	uxth	r3, r3
 8006846:	2b00      	cmp	r3, #0
 8006848:	bf14      	ite	ne
 800684a:	2301      	movne	r3, #1
 800684c:	2300      	moveq	r3, #0
 800684e:	b2db      	uxtb	r3, r3
 8006850:	e00b      	b.n	800686a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	699b      	ldr	r3, [r3, #24]
 8006858:	43da      	mvns	r2, r3
 800685a:	68bb      	ldr	r3, [r7, #8]
 800685c:	4013      	ands	r3, r2
 800685e:	b29b      	uxth	r3, r3
 8006860:	2b00      	cmp	r3, #0
 8006862:	bf14      	ite	ne
 8006864:	2301      	movne	r3, #1
 8006866:	2300      	moveq	r3, #0
 8006868:	b2db      	uxtb	r3, r3
 800686a:	2b00      	cmp	r3, #0
 800686c:	d18d      	bne.n	800678a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800686e:	2300      	movs	r3, #0
}
 8006870:	4618      	mov	r0, r3
 8006872:	3710      	adds	r7, #16
 8006874:	46bd      	mov	sp, r7
 8006876:	bd80      	pop	{r7, pc}

08006878 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006878:	b580      	push	{r7, lr}
 800687a:	b084      	sub	sp, #16
 800687c:	af00      	add	r7, sp, #0
 800687e:	60f8      	str	r0, [r7, #12]
 8006880:	60b9      	str	r1, [r7, #8]
 8006882:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006884:	e02d      	b.n	80068e2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006886:	68f8      	ldr	r0, [r7, #12]
 8006888:	f000 f900 	bl	8006a8c <I2C_IsAcknowledgeFailed>
 800688c:	4603      	mov	r3, r0
 800688e:	2b00      	cmp	r3, #0
 8006890:	d001      	beq.n	8006896 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006892:	2301      	movs	r3, #1
 8006894:	e02d      	b.n	80068f2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006896:	68bb      	ldr	r3, [r7, #8]
 8006898:	f1b3 3fff 	cmp.w	r3, #4294967295
 800689c:	d021      	beq.n	80068e2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800689e:	f7fc fb8d 	bl	8002fbc <HAL_GetTick>
 80068a2:	4602      	mov	r2, r0
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	1ad3      	subs	r3, r2, r3
 80068a8:	68ba      	ldr	r2, [r7, #8]
 80068aa:	429a      	cmp	r2, r3
 80068ac:	d302      	bcc.n	80068b4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80068ae:	68bb      	ldr	r3, [r7, #8]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d116      	bne.n	80068e2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	2200      	movs	r2, #0
 80068b8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	2220      	movs	r2, #32
 80068be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	2200      	movs	r2, #0
 80068c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068ce:	f043 0220 	orr.w	r2, r3, #32
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	2200      	movs	r2, #0
 80068da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80068de:	2301      	movs	r3, #1
 80068e0:	e007      	b.n	80068f2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	695b      	ldr	r3, [r3, #20]
 80068e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068ec:	2b80      	cmp	r3, #128	; 0x80
 80068ee:	d1ca      	bne.n	8006886 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80068f0:	2300      	movs	r3, #0
}
 80068f2:	4618      	mov	r0, r3
 80068f4:	3710      	adds	r7, #16
 80068f6:	46bd      	mov	sp, r7
 80068f8:	bd80      	pop	{r7, pc}

080068fa <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80068fa:	b580      	push	{r7, lr}
 80068fc:	b084      	sub	sp, #16
 80068fe:	af00      	add	r7, sp, #0
 8006900:	60f8      	str	r0, [r7, #12]
 8006902:	60b9      	str	r1, [r7, #8]
 8006904:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006906:	e02d      	b.n	8006964 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006908:	68f8      	ldr	r0, [r7, #12]
 800690a:	f000 f8bf 	bl	8006a8c <I2C_IsAcknowledgeFailed>
 800690e:	4603      	mov	r3, r0
 8006910:	2b00      	cmp	r3, #0
 8006912:	d001      	beq.n	8006918 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006914:	2301      	movs	r3, #1
 8006916:	e02d      	b.n	8006974 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800691e:	d021      	beq.n	8006964 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006920:	f7fc fb4c 	bl	8002fbc <HAL_GetTick>
 8006924:	4602      	mov	r2, r0
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	1ad3      	subs	r3, r2, r3
 800692a:	68ba      	ldr	r2, [r7, #8]
 800692c:	429a      	cmp	r2, r3
 800692e:	d302      	bcc.n	8006936 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	2b00      	cmp	r3, #0
 8006934:	d116      	bne.n	8006964 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	2200      	movs	r2, #0
 800693a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	2220      	movs	r2, #32
 8006940:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	2200      	movs	r2, #0
 8006948:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006950:	f043 0220 	orr.w	r2, r3, #32
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	2200      	movs	r2, #0
 800695c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006960:	2301      	movs	r3, #1
 8006962:	e007      	b.n	8006974 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	695b      	ldr	r3, [r3, #20]
 800696a:	f003 0304 	and.w	r3, r3, #4
 800696e:	2b04      	cmp	r3, #4
 8006970:	d1ca      	bne.n	8006908 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006972:	2300      	movs	r3, #0
}
 8006974:	4618      	mov	r0, r3
 8006976:	3710      	adds	r7, #16
 8006978:	46bd      	mov	sp, r7
 800697a:	bd80      	pop	{r7, pc}

0800697c <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 800697c:	b480      	push	{r7}
 800697e:	b085      	sub	sp, #20
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006984:	2300      	movs	r3, #0
 8006986:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8006988:	4b13      	ldr	r3, [pc, #76]	; (80069d8 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	08db      	lsrs	r3, r3, #3
 800698e:	4a13      	ldr	r2, [pc, #76]	; (80069dc <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8006990:	fba2 2303 	umull	r2, r3, r2, r3
 8006994:	0a1a      	lsrs	r2, r3, #8
 8006996:	4613      	mov	r3, r2
 8006998:	009b      	lsls	r3, r3, #2
 800699a:	4413      	add	r3, r2
 800699c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	3b01      	subs	r3, #1
 80069a2:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d107      	bne.n	80069ba <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069ae:	f043 0220 	orr.w	r2, r3, #32
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80069b6:	2301      	movs	r3, #1
 80069b8:	e008      	b.n	80069cc <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80069c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80069c8:	d0e9      	beq.n	800699e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80069ca:	2300      	movs	r3, #0
}
 80069cc:	4618      	mov	r0, r3
 80069ce:	3714      	adds	r7, #20
 80069d0:	46bd      	mov	sp, r7
 80069d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d6:	4770      	bx	lr
 80069d8:	200000b4 	.word	0x200000b4
 80069dc:	14f8b589 	.word	0x14f8b589

080069e0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b084      	sub	sp, #16
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	60f8      	str	r0, [r7, #12]
 80069e8:	60b9      	str	r1, [r7, #8]
 80069ea:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80069ec:	e042      	b.n	8006a74 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	695b      	ldr	r3, [r3, #20]
 80069f4:	f003 0310 	and.w	r3, r3, #16
 80069f8:	2b10      	cmp	r3, #16
 80069fa:	d119      	bne.n	8006a30 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f06f 0210 	mvn.w	r2, #16
 8006a04:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	2200      	movs	r2, #0
 8006a0a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	2220      	movs	r2, #32
 8006a10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	2200      	movs	r2, #0
 8006a18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	2200      	movs	r2, #0
 8006a28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006a2c:	2301      	movs	r3, #1
 8006a2e:	e029      	b.n	8006a84 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a30:	f7fc fac4 	bl	8002fbc <HAL_GetTick>
 8006a34:	4602      	mov	r2, r0
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	1ad3      	subs	r3, r2, r3
 8006a3a:	68ba      	ldr	r2, [r7, #8]
 8006a3c:	429a      	cmp	r2, r3
 8006a3e:	d302      	bcc.n	8006a46 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d116      	bne.n	8006a74 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	2220      	movs	r2, #32
 8006a50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	2200      	movs	r2, #0
 8006a58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a60:	f043 0220 	orr.w	r2, r3, #32
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006a70:	2301      	movs	r3, #1
 8006a72:	e007      	b.n	8006a84 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	695b      	ldr	r3, [r3, #20]
 8006a7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a7e:	2b40      	cmp	r3, #64	; 0x40
 8006a80:	d1b5      	bne.n	80069ee <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006a82:	2300      	movs	r3, #0
}
 8006a84:	4618      	mov	r0, r3
 8006a86:	3710      	adds	r7, #16
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	bd80      	pop	{r7, pc}

08006a8c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006a8c:	b480      	push	{r7}
 8006a8e:	b083      	sub	sp, #12
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	695b      	ldr	r3, [r3, #20]
 8006a9a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a9e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006aa2:	d11b      	bne.n	8006adc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006aac:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2220      	movs	r2, #32
 8006ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2200      	movs	r2, #0
 8006ac0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ac8:	f043 0204 	orr.w	r2, r3, #4
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006ad8:	2301      	movs	r3, #1
 8006ada:	e000      	b.n	8006ade <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006adc:	2300      	movs	r3, #0
}
 8006ade:	4618      	mov	r0, r3
 8006ae0:	370c      	adds	r7, #12
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae8:	4770      	bx	lr

08006aea <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8006aea:	b480      	push	{r7}
 8006aec:	b083      	sub	sp, #12
 8006aee:	af00      	add	r7, sp, #0
 8006af0:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006af6:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006afa:	d103      	bne.n	8006b04 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2201      	movs	r2, #1
 8006b00:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8006b02:	e007      	b.n	8006b14 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b08:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006b0c:	d102      	bne.n	8006b14 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2208      	movs	r2, #8
 8006b12:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8006b14:	bf00      	nop
 8006b16:	370c      	adds	r7, #12
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1e:	4770      	bx	lr

08006b20 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b086      	sub	sp, #24
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d101      	bne.n	8006b32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006b2e:	2301      	movs	r3, #1
 8006b30:	e267      	b.n	8007002 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f003 0301 	and.w	r3, r3, #1
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d075      	beq.n	8006c2a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006b3e:	4b88      	ldr	r3, [pc, #544]	; (8006d60 <HAL_RCC_OscConfig+0x240>)
 8006b40:	689b      	ldr	r3, [r3, #8]
 8006b42:	f003 030c 	and.w	r3, r3, #12
 8006b46:	2b04      	cmp	r3, #4
 8006b48:	d00c      	beq.n	8006b64 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006b4a:	4b85      	ldr	r3, [pc, #532]	; (8006d60 <HAL_RCC_OscConfig+0x240>)
 8006b4c:	689b      	ldr	r3, [r3, #8]
 8006b4e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006b52:	2b08      	cmp	r3, #8
 8006b54:	d112      	bne.n	8006b7c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006b56:	4b82      	ldr	r3, [pc, #520]	; (8006d60 <HAL_RCC_OscConfig+0x240>)
 8006b58:	685b      	ldr	r3, [r3, #4]
 8006b5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b5e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006b62:	d10b      	bne.n	8006b7c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b64:	4b7e      	ldr	r3, [pc, #504]	; (8006d60 <HAL_RCC_OscConfig+0x240>)
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d05b      	beq.n	8006c28 <HAL_RCC_OscConfig+0x108>
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d157      	bne.n	8006c28 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006b78:	2301      	movs	r3, #1
 8006b7a:	e242      	b.n	8007002 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	685b      	ldr	r3, [r3, #4]
 8006b80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b84:	d106      	bne.n	8006b94 <HAL_RCC_OscConfig+0x74>
 8006b86:	4b76      	ldr	r3, [pc, #472]	; (8006d60 <HAL_RCC_OscConfig+0x240>)
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	4a75      	ldr	r2, [pc, #468]	; (8006d60 <HAL_RCC_OscConfig+0x240>)
 8006b8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b90:	6013      	str	r3, [r2, #0]
 8006b92:	e01d      	b.n	8006bd0 <HAL_RCC_OscConfig+0xb0>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	685b      	ldr	r3, [r3, #4]
 8006b98:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006b9c:	d10c      	bne.n	8006bb8 <HAL_RCC_OscConfig+0x98>
 8006b9e:	4b70      	ldr	r3, [pc, #448]	; (8006d60 <HAL_RCC_OscConfig+0x240>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	4a6f      	ldr	r2, [pc, #444]	; (8006d60 <HAL_RCC_OscConfig+0x240>)
 8006ba4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006ba8:	6013      	str	r3, [r2, #0]
 8006baa:	4b6d      	ldr	r3, [pc, #436]	; (8006d60 <HAL_RCC_OscConfig+0x240>)
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	4a6c      	ldr	r2, [pc, #432]	; (8006d60 <HAL_RCC_OscConfig+0x240>)
 8006bb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006bb4:	6013      	str	r3, [r2, #0]
 8006bb6:	e00b      	b.n	8006bd0 <HAL_RCC_OscConfig+0xb0>
 8006bb8:	4b69      	ldr	r3, [pc, #420]	; (8006d60 <HAL_RCC_OscConfig+0x240>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	4a68      	ldr	r2, [pc, #416]	; (8006d60 <HAL_RCC_OscConfig+0x240>)
 8006bbe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006bc2:	6013      	str	r3, [r2, #0]
 8006bc4:	4b66      	ldr	r3, [pc, #408]	; (8006d60 <HAL_RCC_OscConfig+0x240>)
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	4a65      	ldr	r2, [pc, #404]	; (8006d60 <HAL_RCC_OscConfig+0x240>)
 8006bca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006bce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	685b      	ldr	r3, [r3, #4]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d013      	beq.n	8006c00 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bd8:	f7fc f9f0 	bl	8002fbc <HAL_GetTick>
 8006bdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006bde:	e008      	b.n	8006bf2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006be0:	f7fc f9ec 	bl	8002fbc <HAL_GetTick>
 8006be4:	4602      	mov	r2, r0
 8006be6:	693b      	ldr	r3, [r7, #16]
 8006be8:	1ad3      	subs	r3, r2, r3
 8006bea:	2b64      	cmp	r3, #100	; 0x64
 8006bec:	d901      	bls.n	8006bf2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006bee:	2303      	movs	r3, #3
 8006bf0:	e207      	b.n	8007002 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006bf2:	4b5b      	ldr	r3, [pc, #364]	; (8006d60 <HAL_RCC_OscConfig+0x240>)
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d0f0      	beq.n	8006be0 <HAL_RCC_OscConfig+0xc0>
 8006bfe:	e014      	b.n	8006c2a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c00:	f7fc f9dc 	bl	8002fbc <HAL_GetTick>
 8006c04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006c06:	e008      	b.n	8006c1a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006c08:	f7fc f9d8 	bl	8002fbc <HAL_GetTick>
 8006c0c:	4602      	mov	r2, r0
 8006c0e:	693b      	ldr	r3, [r7, #16]
 8006c10:	1ad3      	subs	r3, r2, r3
 8006c12:	2b64      	cmp	r3, #100	; 0x64
 8006c14:	d901      	bls.n	8006c1a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006c16:	2303      	movs	r3, #3
 8006c18:	e1f3      	b.n	8007002 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006c1a:	4b51      	ldr	r3, [pc, #324]	; (8006d60 <HAL_RCC_OscConfig+0x240>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d1f0      	bne.n	8006c08 <HAL_RCC_OscConfig+0xe8>
 8006c26:	e000      	b.n	8006c2a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f003 0302 	and.w	r3, r3, #2
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d063      	beq.n	8006cfe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006c36:	4b4a      	ldr	r3, [pc, #296]	; (8006d60 <HAL_RCC_OscConfig+0x240>)
 8006c38:	689b      	ldr	r3, [r3, #8]
 8006c3a:	f003 030c 	and.w	r3, r3, #12
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d00b      	beq.n	8006c5a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006c42:	4b47      	ldr	r3, [pc, #284]	; (8006d60 <HAL_RCC_OscConfig+0x240>)
 8006c44:	689b      	ldr	r3, [r3, #8]
 8006c46:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006c4a:	2b08      	cmp	r3, #8
 8006c4c:	d11c      	bne.n	8006c88 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006c4e:	4b44      	ldr	r3, [pc, #272]	; (8006d60 <HAL_RCC_OscConfig+0x240>)
 8006c50:	685b      	ldr	r3, [r3, #4]
 8006c52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d116      	bne.n	8006c88 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006c5a:	4b41      	ldr	r3, [pc, #260]	; (8006d60 <HAL_RCC_OscConfig+0x240>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f003 0302 	and.w	r3, r3, #2
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d005      	beq.n	8006c72 <HAL_RCC_OscConfig+0x152>
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	68db      	ldr	r3, [r3, #12]
 8006c6a:	2b01      	cmp	r3, #1
 8006c6c:	d001      	beq.n	8006c72 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006c6e:	2301      	movs	r3, #1
 8006c70:	e1c7      	b.n	8007002 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c72:	4b3b      	ldr	r3, [pc, #236]	; (8006d60 <HAL_RCC_OscConfig+0x240>)
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	691b      	ldr	r3, [r3, #16]
 8006c7e:	00db      	lsls	r3, r3, #3
 8006c80:	4937      	ldr	r1, [pc, #220]	; (8006d60 <HAL_RCC_OscConfig+0x240>)
 8006c82:	4313      	orrs	r3, r2
 8006c84:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006c86:	e03a      	b.n	8006cfe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	68db      	ldr	r3, [r3, #12]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d020      	beq.n	8006cd2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006c90:	4b34      	ldr	r3, [pc, #208]	; (8006d64 <HAL_RCC_OscConfig+0x244>)
 8006c92:	2201      	movs	r2, #1
 8006c94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c96:	f7fc f991 	bl	8002fbc <HAL_GetTick>
 8006c9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c9c:	e008      	b.n	8006cb0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006c9e:	f7fc f98d 	bl	8002fbc <HAL_GetTick>
 8006ca2:	4602      	mov	r2, r0
 8006ca4:	693b      	ldr	r3, [r7, #16]
 8006ca6:	1ad3      	subs	r3, r2, r3
 8006ca8:	2b02      	cmp	r3, #2
 8006caa:	d901      	bls.n	8006cb0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006cac:	2303      	movs	r3, #3
 8006cae:	e1a8      	b.n	8007002 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006cb0:	4b2b      	ldr	r3, [pc, #172]	; (8006d60 <HAL_RCC_OscConfig+0x240>)
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f003 0302 	and.w	r3, r3, #2
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d0f0      	beq.n	8006c9e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006cbc:	4b28      	ldr	r3, [pc, #160]	; (8006d60 <HAL_RCC_OscConfig+0x240>)
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	691b      	ldr	r3, [r3, #16]
 8006cc8:	00db      	lsls	r3, r3, #3
 8006cca:	4925      	ldr	r1, [pc, #148]	; (8006d60 <HAL_RCC_OscConfig+0x240>)
 8006ccc:	4313      	orrs	r3, r2
 8006cce:	600b      	str	r3, [r1, #0]
 8006cd0:	e015      	b.n	8006cfe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006cd2:	4b24      	ldr	r3, [pc, #144]	; (8006d64 <HAL_RCC_OscConfig+0x244>)
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cd8:	f7fc f970 	bl	8002fbc <HAL_GetTick>
 8006cdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006cde:	e008      	b.n	8006cf2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006ce0:	f7fc f96c 	bl	8002fbc <HAL_GetTick>
 8006ce4:	4602      	mov	r2, r0
 8006ce6:	693b      	ldr	r3, [r7, #16]
 8006ce8:	1ad3      	subs	r3, r2, r3
 8006cea:	2b02      	cmp	r3, #2
 8006cec:	d901      	bls.n	8006cf2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006cee:	2303      	movs	r3, #3
 8006cf0:	e187      	b.n	8007002 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006cf2:	4b1b      	ldr	r3, [pc, #108]	; (8006d60 <HAL_RCC_OscConfig+0x240>)
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f003 0302 	and.w	r3, r3, #2
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d1f0      	bne.n	8006ce0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f003 0308 	and.w	r3, r3, #8
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d036      	beq.n	8006d78 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	695b      	ldr	r3, [r3, #20]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d016      	beq.n	8006d40 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006d12:	4b15      	ldr	r3, [pc, #84]	; (8006d68 <HAL_RCC_OscConfig+0x248>)
 8006d14:	2201      	movs	r2, #1
 8006d16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d18:	f7fc f950 	bl	8002fbc <HAL_GetTick>
 8006d1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006d1e:	e008      	b.n	8006d32 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006d20:	f7fc f94c 	bl	8002fbc <HAL_GetTick>
 8006d24:	4602      	mov	r2, r0
 8006d26:	693b      	ldr	r3, [r7, #16]
 8006d28:	1ad3      	subs	r3, r2, r3
 8006d2a:	2b02      	cmp	r3, #2
 8006d2c:	d901      	bls.n	8006d32 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006d2e:	2303      	movs	r3, #3
 8006d30:	e167      	b.n	8007002 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006d32:	4b0b      	ldr	r3, [pc, #44]	; (8006d60 <HAL_RCC_OscConfig+0x240>)
 8006d34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006d36:	f003 0302 	and.w	r3, r3, #2
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d0f0      	beq.n	8006d20 <HAL_RCC_OscConfig+0x200>
 8006d3e:	e01b      	b.n	8006d78 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006d40:	4b09      	ldr	r3, [pc, #36]	; (8006d68 <HAL_RCC_OscConfig+0x248>)
 8006d42:	2200      	movs	r2, #0
 8006d44:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006d46:	f7fc f939 	bl	8002fbc <HAL_GetTick>
 8006d4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006d4c:	e00e      	b.n	8006d6c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006d4e:	f7fc f935 	bl	8002fbc <HAL_GetTick>
 8006d52:	4602      	mov	r2, r0
 8006d54:	693b      	ldr	r3, [r7, #16]
 8006d56:	1ad3      	subs	r3, r2, r3
 8006d58:	2b02      	cmp	r3, #2
 8006d5a:	d907      	bls.n	8006d6c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006d5c:	2303      	movs	r3, #3
 8006d5e:	e150      	b.n	8007002 <HAL_RCC_OscConfig+0x4e2>
 8006d60:	40023800 	.word	0x40023800
 8006d64:	42470000 	.word	0x42470000
 8006d68:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006d6c:	4b88      	ldr	r3, [pc, #544]	; (8006f90 <HAL_RCC_OscConfig+0x470>)
 8006d6e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006d70:	f003 0302 	and.w	r3, r3, #2
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d1ea      	bne.n	8006d4e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f003 0304 	and.w	r3, r3, #4
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	f000 8097 	beq.w	8006eb4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006d86:	2300      	movs	r3, #0
 8006d88:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006d8a:	4b81      	ldr	r3, [pc, #516]	; (8006f90 <HAL_RCC_OscConfig+0x470>)
 8006d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d10f      	bne.n	8006db6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006d96:	2300      	movs	r3, #0
 8006d98:	60bb      	str	r3, [r7, #8]
 8006d9a:	4b7d      	ldr	r3, [pc, #500]	; (8006f90 <HAL_RCC_OscConfig+0x470>)
 8006d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d9e:	4a7c      	ldr	r2, [pc, #496]	; (8006f90 <HAL_RCC_OscConfig+0x470>)
 8006da0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006da4:	6413      	str	r3, [r2, #64]	; 0x40
 8006da6:	4b7a      	ldr	r3, [pc, #488]	; (8006f90 <HAL_RCC_OscConfig+0x470>)
 8006da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006daa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006dae:	60bb      	str	r3, [r7, #8]
 8006db0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006db2:	2301      	movs	r3, #1
 8006db4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006db6:	4b77      	ldr	r3, [pc, #476]	; (8006f94 <HAL_RCC_OscConfig+0x474>)
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d118      	bne.n	8006df4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006dc2:	4b74      	ldr	r3, [pc, #464]	; (8006f94 <HAL_RCC_OscConfig+0x474>)
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	4a73      	ldr	r2, [pc, #460]	; (8006f94 <HAL_RCC_OscConfig+0x474>)
 8006dc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006dcc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006dce:	f7fc f8f5 	bl	8002fbc <HAL_GetTick>
 8006dd2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006dd4:	e008      	b.n	8006de8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006dd6:	f7fc f8f1 	bl	8002fbc <HAL_GetTick>
 8006dda:	4602      	mov	r2, r0
 8006ddc:	693b      	ldr	r3, [r7, #16]
 8006dde:	1ad3      	subs	r3, r2, r3
 8006de0:	2b02      	cmp	r3, #2
 8006de2:	d901      	bls.n	8006de8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006de4:	2303      	movs	r3, #3
 8006de6:	e10c      	b.n	8007002 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006de8:	4b6a      	ldr	r3, [pc, #424]	; (8006f94 <HAL_RCC_OscConfig+0x474>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d0f0      	beq.n	8006dd6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	689b      	ldr	r3, [r3, #8]
 8006df8:	2b01      	cmp	r3, #1
 8006dfa:	d106      	bne.n	8006e0a <HAL_RCC_OscConfig+0x2ea>
 8006dfc:	4b64      	ldr	r3, [pc, #400]	; (8006f90 <HAL_RCC_OscConfig+0x470>)
 8006dfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e00:	4a63      	ldr	r2, [pc, #396]	; (8006f90 <HAL_RCC_OscConfig+0x470>)
 8006e02:	f043 0301 	orr.w	r3, r3, #1
 8006e06:	6713      	str	r3, [r2, #112]	; 0x70
 8006e08:	e01c      	b.n	8006e44 <HAL_RCC_OscConfig+0x324>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	689b      	ldr	r3, [r3, #8]
 8006e0e:	2b05      	cmp	r3, #5
 8006e10:	d10c      	bne.n	8006e2c <HAL_RCC_OscConfig+0x30c>
 8006e12:	4b5f      	ldr	r3, [pc, #380]	; (8006f90 <HAL_RCC_OscConfig+0x470>)
 8006e14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e16:	4a5e      	ldr	r2, [pc, #376]	; (8006f90 <HAL_RCC_OscConfig+0x470>)
 8006e18:	f043 0304 	orr.w	r3, r3, #4
 8006e1c:	6713      	str	r3, [r2, #112]	; 0x70
 8006e1e:	4b5c      	ldr	r3, [pc, #368]	; (8006f90 <HAL_RCC_OscConfig+0x470>)
 8006e20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e22:	4a5b      	ldr	r2, [pc, #364]	; (8006f90 <HAL_RCC_OscConfig+0x470>)
 8006e24:	f043 0301 	orr.w	r3, r3, #1
 8006e28:	6713      	str	r3, [r2, #112]	; 0x70
 8006e2a:	e00b      	b.n	8006e44 <HAL_RCC_OscConfig+0x324>
 8006e2c:	4b58      	ldr	r3, [pc, #352]	; (8006f90 <HAL_RCC_OscConfig+0x470>)
 8006e2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e30:	4a57      	ldr	r2, [pc, #348]	; (8006f90 <HAL_RCC_OscConfig+0x470>)
 8006e32:	f023 0301 	bic.w	r3, r3, #1
 8006e36:	6713      	str	r3, [r2, #112]	; 0x70
 8006e38:	4b55      	ldr	r3, [pc, #340]	; (8006f90 <HAL_RCC_OscConfig+0x470>)
 8006e3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e3c:	4a54      	ldr	r2, [pc, #336]	; (8006f90 <HAL_RCC_OscConfig+0x470>)
 8006e3e:	f023 0304 	bic.w	r3, r3, #4
 8006e42:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	689b      	ldr	r3, [r3, #8]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d015      	beq.n	8006e78 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e4c:	f7fc f8b6 	bl	8002fbc <HAL_GetTick>
 8006e50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e52:	e00a      	b.n	8006e6a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006e54:	f7fc f8b2 	bl	8002fbc <HAL_GetTick>
 8006e58:	4602      	mov	r2, r0
 8006e5a:	693b      	ldr	r3, [r7, #16]
 8006e5c:	1ad3      	subs	r3, r2, r3
 8006e5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e62:	4293      	cmp	r3, r2
 8006e64:	d901      	bls.n	8006e6a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006e66:	2303      	movs	r3, #3
 8006e68:	e0cb      	b.n	8007002 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e6a:	4b49      	ldr	r3, [pc, #292]	; (8006f90 <HAL_RCC_OscConfig+0x470>)
 8006e6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e6e:	f003 0302 	and.w	r3, r3, #2
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d0ee      	beq.n	8006e54 <HAL_RCC_OscConfig+0x334>
 8006e76:	e014      	b.n	8006ea2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006e78:	f7fc f8a0 	bl	8002fbc <HAL_GetTick>
 8006e7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006e7e:	e00a      	b.n	8006e96 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006e80:	f7fc f89c 	bl	8002fbc <HAL_GetTick>
 8006e84:	4602      	mov	r2, r0
 8006e86:	693b      	ldr	r3, [r7, #16]
 8006e88:	1ad3      	subs	r3, r2, r3
 8006e8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d901      	bls.n	8006e96 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006e92:	2303      	movs	r3, #3
 8006e94:	e0b5      	b.n	8007002 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006e96:	4b3e      	ldr	r3, [pc, #248]	; (8006f90 <HAL_RCC_OscConfig+0x470>)
 8006e98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e9a:	f003 0302 	and.w	r3, r3, #2
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d1ee      	bne.n	8006e80 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006ea2:	7dfb      	ldrb	r3, [r7, #23]
 8006ea4:	2b01      	cmp	r3, #1
 8006ea6:	d105      	bne.n	8006eb4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006ea8:	4b39      	ldr	r3, [pc, #228]	; (8006f90 <HAL_RCC_OscConfig+0x470>)
 8006eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eac:	4a38      	ldr	r2, [pc, #224]	; (8006f90 <HAL_RCC_OscConfig+0x470>)
 8006eae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006eb2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	699b      	ldr	r3, [r3, #24]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	f000 80a1 	beq.w	8007000 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006ebe:	4b34      	ldr	r3, [pc, #208]	; (8006f90 <HAL_RCC_OscConfig+0x470>)
 8006ec0:	689b      	ldr	r3, [r3, #8]
 8006ec2:	f003 030c 	and.w	r3, r3, #12
 8006ec6:	2b08      	cmp	r3, #8
 8006ec8:	d05c      	beq.n	8006f84 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	699b      	ldr	r3, [r3, #24]
 8006ece:	2b02      	cmp	r3, #2
 8006ed0:	d141      	bne.n	8006f56 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006ed2:	4b31      	ldr	r3, [pc, #196]	; (8006f98 <HAL_RCC_OscConfig+0x478>)
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ed8:	f7fc f870 	bl	8002fbc <HAL_GetTick>
 8006edc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ede:	e008      	b.n	8006ef2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006ee0:	f7fc f86c 	bl	8002fbc <HAL_GetTick>
 8006ee4:	4602      	mov	r2, r0
 8006ee6:	693b      	ldr	r3, [r7, #16]
 8006ee8:	1ad3      	subs	r3, r2, r3
 8006eea:	2b02      	cmp	r3, #2
 8006eec:	d901      	bls.n	8006ef2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006eee:	2303      	movs	r3, #3
 8006ef0:	e087      	b.n	8007002 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ef2:	4b27      	ldr	r3, [pc, #156]	; (8006f90 <HAL_RCC_OscConfig+0x470>)
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d1f0      	bne.n	8006ee0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	69da      	ldr	r2, [r3, #28]
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6a1b      	ldr	r3, [r3, #32]
 8006f06:	431a      	orrs	r2, r3
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f0c:	019b      	lsls	r3, r3, #6
 8006f0e:	431a      	orrs	r2, r3
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f14:	085b      	lsrs	r3, r3, #1
 8006f16:	3b01      	subs	r3, #1
 8006f18:	041b      	lsls	r3, r3, #16
 8006f1a:	431a      	orrs	r2, r3
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f20:	061b      	lsls	r3, r3, #24
 8006f22:	491b      	ldr	r1, [pc, #108]	; (8006f90 <HAL_RCC_OscConfig+0x470>)
 8006f24:	4313      	orrs	r3, r2
 8006f26:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006f28:	4b1b      	ldr	r3, [pc, #108]	; (8006f98 <HAL_RCC_OscConfig+0x478>)
 8006f2a:	2201      	movs	r2, #1
 8006f2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f2e:	f7fc f845 	bl	8002fbc <HAL_GetTick>
 8006f32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006f34:	e008      	b.n	8006f48 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006f36:	f7fc f841 	bl	8002fbc <HAL_GetTick>
 8006f3a:	4602      	mov	r2, r0
 8006f3c:	693b      	ldr	r3, [r7, #16]
 8006f3e:	1ad3      	subs	r3, r2, r3
 8006f40:	2b02      	cmp	r3, #2
 8006f42:	d901      	bls.n	8006f48 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006f44:	2303      	movs	r3, #3
 8006f46:	e05c      	b.n	8007002 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006f48:	4b11      	ldr	r3, [pc, #68]	; (8006f90 <HAL_RCC_OscConfig+0x470>)
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d0f0      	beq.n	8006f36 <HAL_RCC_OscConfig+0x416>
 8006f54:	e054      	b.n	8007000 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006f56:	4b10      	ldr	r3, [pc, #64]	; (8006f98 <HAL_RCC_OscConfig+0x478>)
 8006f58:	2200      	movs	r2, #0
 8006f5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f5c:	f7fc f82e 	bl	8002fbc <HAL_GetTick>
 8006f60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006f62:	e008      	b.n	8006f76 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006f64:	f7fc f82a 	bl	8002fbc <HAL_GetTick>
 8006f68:	4602      	mov	r2, r0
 8006f6a:	693b      	ldr	r3, [r7, #16]
 8006f6c:	1ad3      	subs	r3, r2, r3
 8006f6e:	2b02      	cmp	r3, #2
 8006f70:	d901      	bls.n	8006f76 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006f72:	2303      	movs	r3, #3
 8006f74:	e045      	b.n	8007002 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006f76:	4b06      	ldr	r3, [pc, #24]	; (8006f90 <HAL_RCC_OscConfig+0x470>)
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d1f0      	bne.n	8006f64 <HAL_RCC_OscConfig+0x444>
 8006f82:	e03d      	b.n	8007000 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	699b      	ldr	r3, [r3, #24]
 8006f88:	2b01      	cmp	r3, #1
 8006f8a:	d107      	bne.n	8006f9c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006f8c:	2301      	movs	r3, #1
 8006f8e:	e038      	b.n	8007002 <HAL_RCC_OscConfig+0x4e2>
 8006f90:	40023800 	.word	0x40023800
 8006f94:	40007000 	.word	0x40007000
 8006f98:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006f9c:	4b1b      	ldr	r3, [pc, #108]	; (800700c <HAL_RCC_OscConfig+0x4ec>)
 8006f9e:	685b      	ldr	r3, [r3, #4]
 8006fa0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	699b      	ldr	r3, [r3, #24]
 8006fa6:	2b01      	cmp	r3, #1
 8006fa8:	d028      	beq.n	8006ffc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006fb4:	429a      	cmp	r2, r3
 8006fb6:	d121      	bne.n	8006ffc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006fc2:	429a      	cmp	r2, r3
 8006fc4:	d11a      	bne.n	8006ffc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006fc6:	68fa      	ldr	r2, [r7, #12]
 8006fc8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006fcc:	4013      	ands	r3, r2
 8006fce:	687a      	ldr	r2, [r7, #4]
 8006fd0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006fd2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006fd4:	4293      	cmp	r3, r2
 8006fd6:	d111      	bne.n	8006ffc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fe2:	085b      	lsrs	r3, r3, #1
 8006fe4:	3b01      	subs	r3, #1
 8006fe6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006fe8:	429a      	cmp	r2, r3
 8006fea:	d107      	bne.n	8006ffc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ff6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006ff8:	429a      	cmp	r2, r3
 8006ffa:	d001      	beq.n	8007000 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006ffc:	2301      	movs	r3, #1
 8006ffe:	e000      	b.n	8007002 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007000:	2300      	movs	r3, #0
}
 8007002:	4618      	mov	r0, r3
 8007004:	3718      	adds	r7, #24
 8007006:	46bd      	mov	sp, r7
 8007008:	bd80      	pop	{r7, pc}
 800700a:	bf00      	nop
 800700c:	40023800 	.word	0x40023800

08007010 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007010:	b580      	push	{r7, lr}
 8007012:	b084      	sub	sp, #16
 8007014:	af00      	add	r7, sp, #0
 8007016:	6078      	str	r0, [r7, #4]
 8007018:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d101      	bne.n	8007024 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007020:	2301      	movs	r3, #1
 8007022:	e0cc      	b.n	80071be <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007024:	4b68      	ldr	r3, [pc, #416]	; (80071c8 <HAL_RCC_ClockConfig+0x1b8>)
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f003 0307 	and.w	r3, r3, #7
 800702c:	683a      	ldr	r2, [r7, #0]
 800702e:	429a      	cmp	r2, r3
 8007030:	d90c      	bls.n	800704c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007032:	4b65      	ldr	r3, [pc, #404]	; (80071c8 <HAL_RCC_ClockConfig+0x1b8>)
 8007034:	683a      	ldr	r2, [r7, #0]
 8007036:	b2d2      	uxtb	r2, r2
 8007038:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800703a:	4b63      	ldr	r3, [pc, #396]	; (80071c8 <HAL_RCC_ClockConfig+0x1b8>)
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f003 0307 	and.w	r3, r3, #7
 8007042:	683a      	ldr	r2, [r7, #0]
 8007044:	429a      	cmp	r2, r3
 8007046:	d001      	beq.n	800704c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007048:	2301      	movs	r3, #1
 800704a:	e0b8      	b.n	80071be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f003 0302 	and.w	r3, r3, #2
 8007054:	2b00      	cmp	r3, #0
 8007056:	d020      	beq.n	800709a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f003 0304 	and.w	r3, r3, #4
 8007060:	2b00      	cmp	r3, #0
 8007062:	d005      	beq.n	8007070 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007064:	4b59      	ldr	r3, [pc, #356]	; (80071cc <HAL_RCC_ClockConfig+0x1bc>)
 8007066:	689b      	ldr	r3, [r3, #8]
 8007068:	4a58      	ldr	r2, [pc, #352]	; (80071cc <HAL_RCC_ClockConfig+0x1bc>)
 800706a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800706e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	f003 0308 	and.w	r3, r3, #8
 8007078:	2b00      	cmp	r3, #0
 800707a:	d005      	beq.n	8007088 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800707c:	4b53      	ldr	r3, [pc, #332]	; (80071cc <HAL_RCC_ClockConfig+0x1bc>)
 800707e:	689b      	ldr	r3, [r3, #8]
 8007080:	4a52      	ldr	r2, [pc, #328]	; (80071cc <HAL_RCC_ClockConfig+0x1bc>)
 8007082:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007086:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007088:	4b50      	ldr	r3, [pc, #320]	; (80071cc <HAL_RCC_ClockConfig+0x1bc>)
 800708a:	689b      	ldr	r3, [r3, #8]
 800708c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	689b      	ldr	r3, [r3, #8]
 8007094:	494d      	ldr	r1, [pc, #308]	; (80071cc <HAL_RCC_ClockConfig+0x1bc>)
 8007096:	4313      	orrs	r3, r2
 8007098:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f003 0301 	and.w	r3, r3, #1
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d044      	beq.n	8007130 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	685b      	ldr	r3, [r3, #4]
 80070aa:	2b01      	cmp	r3, #1
 80070ac:	d107      	bne.n	80070be <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80070ae:	4b47      	ldr	r3, [pc, #284]	; (80071cc <HAL_RCC_ClockConfig+0x1bc>)
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d119      	bne.n	80070ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80070ba:	2301      	movs	r3, #1
 80070bc:	e07f      	b.n	80071be <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	685b      	ldr	r3, [r3, #4]
 80070c2:	2b02      	cmp	r3, #2
 80070c4:	d003      	beq.n	80070ce <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80070ca:	2b03      	cmp	r3, #3
 80070cc:	d107      	bne.n	80070de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80070ce:	4b3f      	ldr	r3, [pc, #252]	; (80071cc <HAL_RCC_ClockConfig+0x1bc>)
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d109      	bne.n	80070ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80070da:	2301      	movs	r3, #1
 80070dc:	e06f      	b.n	80071be <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80070de:	4b3b      	ldr	r3, [pc, #236]	; (80071cc <HAL_RCC_ClockConfig+0x1bc>)
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f003 0302 	and.w	r3, r3, #2
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d101      	bne.n	80070ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80070ea:	2301      	movs	r3, #1
 80070ec:	e067      	b.n	80071be <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80070ee:	4b37      	ldr	r3, [pc, #220]	; (80071cc <HAL_RCC_ClockConfig+0x1bc>)
 80070f0:	689b      	ldr	r3, [r3, #8]
 80070f2:	f023 0203 	bic.w	r2, r3, #3
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	685b      	ldr	r3, [r3, #4]
 80070fa:	4934      	ldr	r1, [pc, #208]	; (80071cc <HAL_RCC_ClockConfig+0x1bc>)
 80070fc:	4313      	orrs	r3, r2
 80070fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007100:	f7fb ff5c 	bl	8002fbc <HAL_GetTick>
 8007104:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007106:	e00a      	b.n	800711e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007108:	f7fb ff58 	bl	8002fbc <HAL_GetTick>
 800710c:	4602      	mov	r2, r0
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	1ad3      	subs	r3, r2, r3
 8007112:	f241 3288 	movw	r2, #5000	; 0x1388
 8007116:	4293      	cmp	r3, r2
 8007118:	d901      	bls.n	800711e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800711a:	2303      	movs	r3, #3
 800711c:	e04f      	b.n	80071be <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800711e:	4b2b      	ldr	r3, [pc, #172]	; (80071cc <HAL_RCC_ClockConfig+0x1bc>)
 8007120:	689b      	ldr	r3, [r3, #8]
 8007122:	f003 020c 	and.w	r2, r3, #12
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	685b      	ldr	r3, [r3, #4]
 800712a:	009b      	lsls	r3, r3, #2
 800712c:	429a      	cmp	r2, r3
 800712e:	d1eb      	bne.n	8007108 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007130:	4b25      	ldr	r3, [pc, #148]	; (80071c8 <HAL_RCC_ClockConfig+0x1b8>)
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	f003 0307 	and.w	r3, r3, #7
 8007138:	683a      	ldr	r2, [r7, #0]
 800713a:	429a      	cmp	r2, r3
 800713c:	d20c      	bcs.n	8007158 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800713e:	4b22      	ldr	r3, [pc, #136]	; (80071c8 <HAL_RCC_ClockConfig+0x1b8>)
 8007140:	683a      	ldr	r2, [r7, #0]
 8007142:	b2d2      	uxtb	r2, r2
 8007144:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007146:	4b20      	ldr	r3, [pc, #128]	; (80071c8 <HAL_RCC_ClockConfig+0x1b8>)
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f003 0307 	and.w	r3, r3, #7
 800714e:	683a      	ldr	r2, [r7, #0]
 8007150:	429a      	cmp	r2, r3
 8007152:	d001      	beq.n	8007158 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007154:	2301      	movs	r3, #1
 8007156:	e032      	b.n	80071be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f003 0304 	and.w	r3, r3, #4
 8007160:	2b00      	cmp	r3, #0
 8007162:	d008      	beq.n	8007176 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007164:	4b19      	ldr	r3, [pc, #100]	; (80071cc <HAL_RCC_ClockConfig+0x1bc>)
 8007166:	689b      	ldr	r3, [r3, #8]
 8007168:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	68db      	ldr	r3, [r3, #12]
 8007170:	4916      	ldr	r1, [pc, #88]	; (80071cc <HAL_RCC_ClockConfig+0x1bc>)
 8007172:	4313      	orrs	r3, r2
 8007174:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f003 0308 	and.w	r3, r3, #8
 800717e:	2b00      	cmp	r3, #0
 8007180:	d009      	beq.n	8007196 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007182:	4b12      	ldr	r3, [pc, #72]	; (80071cc <HAL_RCC_ClockConfig+0x1bc>)
 8007184:	689b      	ldr	r3, [r3, #8]
 8007186:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	691b      	ldr	r3, [r3, #16]
 800718e:	00db      	lsls	r3, r3, #3
 8007190:	490e      	ldr	r1, [pc, #56]	; (80071cc <HAL_RCC_ClockConfig+0x1bc>)
 8007192:	4313      	orrs	r3, r2
 8007194:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007196:	f000 f821 	bl	80071dc <HAL_RCC_GetSysClockFreq>
 800719a:	4602      	mov	r2, r0
 800719c:	4b0b      	ldr	r3, [pc, #44]	; (80071cc <HAL_RCC_ClockConfig+0x1bc>)
 800719e:	689b      	ldr	r3, [r3, #8]
 80071a0:	091b      	lsrs	r3, r3, #4
 80071a2:	f003 030f 	and.w	r3, r3, #15
 80071a6:	490a      	ldr	r1, [pc, #40]	; (80071d0 <HAL_RCC_ClockConfig+0x1c0>)
 80071a8:	5ccb      	ldrb	r3, [r1, r3]
 80071aa:	fa22 f303 	lsr.w	r3, r2, r3
 80071ae:	4a09      	ldr	r2, [pc, #36]	; (80071d4 <HAL_RCC_ClockConfig+0x1c4>)
 80071b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80071b2:	4b09      	ldr	r3, [pc, #36]	; (80071d8 <HAL_RCC_ClockConfig+0x1c8>)
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	4618      	mov	r0, r3
 80071b8:	f7fb febc 	bl	8002f34 <HAL_InitTick>

  return HAL_OK;
 80071bc:	2300      	movs	r3, #0
}
 80071be:	4618      	mov	r0, r3
 80071c0:	3710      	adds	r7, #16
 80071c2:	46bd      	mov	sp, r7
 80071c4:	bd80      	pop	{r7, pc}
 80071c6:	bf00      	nop
 80071c8:	40023c00 	.word	0x40023c00
 80071cc:	40023800 	.word	0x40023800
 80071d0:	0800e9e0 	.word	0x0800e9e0
 80071d4:	200000b4 	.word	0x200000b4
 80071d8:	200000b8 	.word	0x200000b8

080071dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80071dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80071e0:	b090      	sub	sp, #64	; 0x40
 80071e2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80071e4:	2300      	movs	r3, #0
 80071e6:	637b      	str	r3, [r7, #52]	; 0x34
 80071e8:	2300      	movs	r3, #0
 80071ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80071ec:	2300      	movs	r3, #0
 80071ee:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80071f0:	2300      	movs	r3, #0
 80071f2:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80071f4:	4b59      	ldr	r3, [pc, #356]	; (800735c <HAL_RCC_GetSysClockFreq+0x180>)
 80071f6:	689b      	ldr	r3, [r3, #8]
 80071f8:	f003 030c 	and.w	r3, r3, #12
 80071fc:	2b08      	cmp	r3, #8
 80071fe:	d00d      	beq.n	800721c <HAL_RCC_GetSysClockFreq+0x40>
 8007200:	2b08      	cmp	r3, #8
 8007202:	f200 80a1 	bhi.w	8007348 <HAL_RCC_GetSysClockFreq+0x16c>
 8007206:	2b00      	cmp	r3, #0
 8007208:	d002      	beq.n	8007210 <HAL_RCC_GetSysClockFreq+0x34>
 800720a:	2b04      	cmp	r3, #4
 800720c:	d003      	beq.n	8007216 <HAL_RCC_GetSysClockFreq+0x3a>
 800720e:	e09b      	b.n	8007348 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007210:	4b53      	ldr	r3, [pc, #332]	; (8007360 <HAL_RCC_GetSysClockFreq+0x184>)
 8007212:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8007214:	e09b      	b.n	800734e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007216:	4b53      	ldr	r3, [pc, #332]	; (8007364 <HAL_RCC_GetSysClockFreq+0x188>)
 8007218:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800721a:	e098      	b.n	800734e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800721c:	4b4f      	ldr	r3, [pc, #316]	; (800735c <HAL_RCC_GetSysClockFreq+0x180>)
 800721e:	685b      	ldr	r3, [r3, #4]
 8007220:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007224:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007226:	4b4d      	ldr	r3, [pc, #308]	; (800735c <HAL_RCC_GetSysClockFreq+0x180>)
 8007228:	685b      	ldr	r3, [r3, #4]
 800722a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800722e:	2b00      	cmp	r3, #0
 8007230:	d028      	beq.n	8007284 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007232:	4b4a      	ldr	r3, [pc, #296]	; (800735c <HAL_RCC_GetSysClockFreq+0x180>)
 8007234:	685b      	ldr	r3, [r3, #4]
 8007236:	099b      	lsrs	r3, r3, #6
 8007238:	2200      	movs	r2, #0
 800723a:	623b      	str	r3, [r7, #32]
 800723c:	627a      	str	r2, [r7, #36]	; 0x24
 800723e:	6a3b      	ldr	r3, [r7, #32]
 8007240:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8007244:	2100      	movs	r1, #0
 8007246:	4b47      	ldr	r3, [pc, #284]	; (8007364 <HAL_RCC_GetSysClockFreq+0x188>)
 8007248:	fb03 f201 	mul.w	r2, r3, r1
 800724c:	2300      	movs	r3, #0
 800724e:	fb00 f303 	mul.w	r3, r0, r3
 8007252:	4413      	add	r3, r2
 8007254:	4a43      	ldr	r2, [pc, #268]	; (8007364 <HAL_RCC_GetSysClockFreq+0x188>)
 8007256:	fba0 1202 	umull	r1, r2, r0, r2
 800725a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800725c:	460a      	mov	r2, r1
 800725e:	62ba      	str	r2, [r7, #40]	; 0x28
 8007260:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007262:	4413      	add	r3, r2
 8007264:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007266:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007268:	2200      	movs	r2, #0
 800726a:	61bb      	str	r3, [r7, #24]
 800726c:	61fa      	str	r2, [r7, #28]
 800726e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007272:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8007276:	f7f9 fd07 	bl	8000c88 <__aeabi_uldivmod>
 800727a:	4602      	mov	r2, r0
 800727c:	460b      	mov	r3, r1
 800727e:	4613      	mov	r3, r2
 8007280:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007282:	e053      	b.n	800732c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007284:	4b35      	ldr	r3, [pc, #212]	; (800735c <HAL_RCC_GetSysClockFreq+0x180>)
 8007286:	685b      	ldr	r3, [r3, #4]
 8007288:	099b      	lsrs	r3, r3, #6
 800728a:	2200      	movs	r2, #0
 800728c:	613b      	str	r3, [r7, #16]
 800728e:	617a      	str	r2, [r7, #20]
 8007290:	693b      	ldr	r3, [r7, #16]
 8007292:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8007296:	f04f 0b00 	mov.w	fp, #0
 800729a:	4652      	mov	r2, sl
 800729c:	465b      	mov	r3, fp
 800729e:	f04f 0000 	mov.w	r0, #0
 80072a2:	f04f 0100 	mov.w	r1, #0
 80072a6:	0159      	lsls	r1, r3, #5
 80072a8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80072ac:	0150      	lsls	r0, r2, #5
 80072ae:	4602      	mov	r2, r0
 80072b0:	460b      	mov	r3, r1
 80072b2:	ebb2 080a 	subs.w	r8, r2, sl
 80072b6:	eb63 090b 	sbc.w	r9, r3, fp
 80072ba:	f04f 0200 	mov.w	r2, #0
 80072be:	f04f 0300 	mov.w	r3, #0
 80072c2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80072c6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80072ca:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80072ce:	ebb2 0408 	subs.w	r4, r2, r8
 80072d2:	eb63 0509 	sbc.w	r5, r3, r9
 80072d6:	f04f 0200 	mov.w	r2, #0
 80072da:	f04f 0300 	mov.w	r3, #0
 80072de:	00eb      	lsls	r3, r5, #3
 80072e0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80072e4:	00e2      	lsls	r2, r4, #3
 80072e6:	4614      	mov	r4, r2
 80072e8:	461d      	mov	r5, r3
 80072ea:	eb14 030a 	adds.w	r3, r4, sl
 80072ee:	603b      	str	r3, [r7, #0]
 80072f0:	eb45 030b 	adc.w	r3, r5, fp
 80072f4:	607b      	str	r3, [r7, #4]
 80072f6:	f04f 0200 	mov.w	r2, #0
 80072fa:	f04f 0300 	mov.w	r3, #0
 80072fe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007302:	4629      	mov	r1, r5
 8007304:	028b      	lsls	r3, r1, #10
 8007306:	4621      	mov	r1, r4
 8007308:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800730c:	4621      	mov	r1, r4
 800730e:	028a      	lsls	r2, r1, #10
 8007310:	4610      	mov	r0, r2
 8007312:	4619      	mov	r1, r3
 8007314:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007316:	2200      	movs	r2, #0
 8007318:	60bb      	str	r3, [r7, #8]
 800731a:	60fa      	str	r2, [r7, #12]
 800731c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007320:	f7f9 fcb2 	bl	8000c88 <__aeabi_uldivmod>
 8007324:	4602      	mov	r2, r0
 8007326:	460b      	mov	r3, r1
 8007328:	4613      	mov	r3, r2
 800732a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800732c:	4b0b      	ldr	r3, [pc, #44]	; (800735c <HAL_RCC_GetSysClockFreq+0x180>)
 800732e:	685b      	ldr	r3, [r3, #4]
 8007330:	0c1b      	lsrs	r3, r3, #16
 8007332:	f003 0303 	and.w	r3, r3, #3
 8007336:	3301      	adds	r3, #1
 8007338:	005b      	lsls	r3, r3, #1
 800733a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 800733c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800733e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007340:	fbb2 f3f3 	udiv	r3, r2, r3
 8007344:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8007346:	e002      	b.n	800734e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007348:	4b05      	ldr	r3, [pc, #20]	; (8007360 <HAL_RCC_GetSysClockFreq+0x184>)
 800734a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800734c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800734e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8007350:	4618      	mov	r0, r3
 8007352:	3740      	adds	r7, #64	; 0x40
 8007354:	46bd      	mov	sp, r7
 8007356:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800735a:	bf00      	nop
 800735c:	40023800 	.word	0x40023800
 8007360:	00f42400 	.word	0x00f42400
 8007364:	017d7840 	.word	0x017d7840

08007368 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007368:	b480      	push	{r7}
 800736a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800736c:	4b03      	ldr	r3, [pc, #12]	; (800737c <HAL_RCC_GetHCLKFreq+0x14>)
 800736e:	681b      	ldr	r3, [r3, #0]
}
 8007370:	4618      	mov	r0, r3
 8007372:	46bd      	mov	sp, r7
 8007374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007378:	4770      	bx	lr
 800737a:	bf00      	nop
 800737c:	200000b4 	.word	0x200000b4

08007380 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007380:	b580      	push	{r7, lr}
 8007382:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007384:	f7ff fff0 	bl	8007368 <HAL_RCC_GetHCLKFreq>
 8007388:	4602      	mov	r2, r0
 800738a:	4b05      	ldr	r3, [pc, #20]	; (80073a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800738c:	689b      	ldr	r3, [r3, #8]
 800738e:	0a9b      	lsrs	r3, r3, #10
 8007390:	f003 0307 	and.w	r3, r3, #7
 8007394:	4903      	ldr	r1, [pc, #12]	; (80073a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007396:	5ccb      	ldrb	r3, [r1, r3]
 8007398:	fa22 f303 	lsr.w	r3, r2, r3
}
 800739c:	4618      	mov	r0, r3
 800739e:	bd80      	pop	{r7, pc}
 80073a0:	40023800 	.word	0x40023800
 80073a4:	0800e9f0 	.word	0x0800e9f0

080073a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80073ac:	f7ff ffdc 	bl	8007368 <HAL_RCC_GetHCLKFreq>
 80073b0:	4602      	mov	r2, r0
 80073b2:	4b05      	ldr	r3, [pc, #20]	; (80073c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80073b4:	689b      	ldr	r3, [r3, #8]
 80073b6:	0b5b      	lsrs	r3, r3, #13
 80073b8:	f003 0307 	and.w	r3, r3, #7
 80073bc:	4903      	ldr	r1, [pc, #12]	; (80073cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80073be:	5ccb      	ldrb	r3, [r1, r3]
 80073c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80073c4:	4618      	mov	r0, r3
 80073c6:	bd80      	pop	{r7, pc}
 80073c8:	40023800 	.word	0x40023800
 80073cc:	0800e9f0 	.word	0x0800e9f0

080073d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b082      	sub	sp, #8
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d101      	bne.n	80073e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80073de:	2301      	movs	r3, #1
 80073e0:	e07b      	b.n	80074da <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d108      	bne.n	80073fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	685b      	ldr	r3, [r3, #4]
 80073ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80073f2:	d009      	beq.n	8007408 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2200      	movs	r2, #0
 80073f8:	61da      	str	r2, [r3, #28]
 80073fa:	e005      	b.n	8007408 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2200      	movs	r2, #0
 8007400:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2200      	movs	r2, #0
 8007406:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2200      	movs	r2, #0
 800740c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007414:	b2db      	uxtb	r3, r3
 8007416:	2b00      	cmp	r3, #0
 8007418:	d106      	bne.n	8007428 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	2200      	movs	r2, #0
 800741e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007422:	6878      	ldr	r0, [r7, #4]
 8007424:	f7fa fc5c 	bl	8001ce0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	2202      	movs	r2, #2
 800742c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	681a      	ldr	r2, [r3, #0]
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800743e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	685b      	ldr	r3, [r3, #4]
 8007444:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	689b      	ldr	r3, [r3, #8]
 800744c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007450:	431a      	orrs	r2, r3
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	68db      	ldr	r3, [r3, #12]
 8007456:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800745a:	431a      	orrs	r2, r3
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	691b      	ldr	r3, [r3, #16]
 8007460:	f003 0302 	and.w	r3, r3, #2
 8007464:	431a      	orrs	r2, r3
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	695b      	ldr	r3, [r3, #20]
 800746a:	f003 0301 	and.w	r3, r3, #1
 800746e:	431a      	orrs	r2, r3
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	699b      	ldr	r3, [r3, #24]
 8007474:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007478:	431a      	orrs	r2, r3
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	69db      	ldr	r3, [r3, #28]
 800747e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007482:	431a      	orrs	r2, r3
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6a1b      	ldr	r3, [r3, #32]
 8007488:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800748c:	ea42 0103 	orr.w	r1, r2, r3
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007494:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	430a      	orrs	r2, r1
 800749e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	699b      	ldr	r3, [r3, #24]
 80074a4:	0c1b      	lsrs	r3, r3, #16
 80074a6:	f003 0104 	and.w	r1, r3, #4
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ae:	f003 0210 	and.w	r2, r3, #16
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	430a      	orrs	r2, r1
 80074b8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	69da      	ldr	r2, [r3, #28]
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80074c8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2200      	movs	r2, #0
 80074ce:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2201      	movs	r2, #1
 80074d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80074d8:	2300      	movs	r3, #0
}
 80074da:	4618      	mov	r0, r3
 80074dc:	3708      	adds	r7, #8
 80074de:	46bd      	mov	sp, r7
 80074e0:	bd80      	pop	{r7, pc}

080074e2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80074e2:	b580      	push	{r7, lr}
 80074e4:	b082      	sub	sp, #8
 80074e6:	af00      	add	r7, sp, #0
 80074e8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d101      	bne.n	80074f4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80074f0:	2301      	movs	r3, #1
 80074f2:	e041      	b.n	8007578 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074fa:	b2db      	uxtb	r3, r3
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d106      	bne.n	800750e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2200      	movs	r2, #0
 8007504:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007508:	6878      	ldr	r0, [r7, #4]
 800750a:	f7fb f89b 	bl	8002644 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2202      	movs	r2, #2
 8007512:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681a      	ldr	r2, [r3, #0]
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	3304      	adds	r3, #4
 800751e:	4619      	mov	r1, r3
 8007520:	4610      	mov	r0, r2
 8007522:	f000 fffb 	bl	800851c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2201      	movs	r2, #1
 800752a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	2201      	movs	r2, #1
 8007532:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2201      	movs	r2, #1
 800753a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2201      	movs	r2, #1
 8007542:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2201      	movs	r2, #1
 800754a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2201      	movs	r2, #1
 8007552:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	2201      	movs	r2, #1
 800755a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2201      	movs	r2, #1
 8007562:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2201      	movs	r2, #1
 800756a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2201      	movs	r2, #1
 8007572:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007576:	2300      	movs	r3, #0
}
 8007578:	4618      	mov	r0, r3
 800757a:	3708      	adds	r7, #8
 800757c:	46bd      	mov	sp, r7
 800757e:	bd80      	pop	{r7, pc}

08007580 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007580:	b480      	push	{r7}
 8007582:	b085      	sub	sp, #20
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800758e:	b2db      	uxtb	r3, r3
 8007590:	2b01      	cmp	r3, #1
 8007592:	d001      	beq.n	8007598 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007594:	2301      	movs	r3, #1
 8007596:	e04e      	b.n	8007636 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2202      	movs	r2, #2
 800759c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	68da      	ldr	r2, [r3, #12]
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f042 0201 	orr.w	r2, r2, #1
 80075ae:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	4a23      	ldr	r2, [pc, #140]	; (8007644 <HAL_TIM_Base_Start_IT+0xc4>)
 80075b6:	4293      	cmp	r3, r2
 80075b8:	d022      	beq.n	8007600 <HAL_TIM_Base_Start_IT+0x80>
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075c2:	d01d      	beq.n	8007600 <HAL_TIM_Base_Start_IT+0x80>
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	4a1f      	ldr	r2, [pc, #124]	; (8007648 <HAL_TIM_Base_Start_IT+0xc8>)
 80075ca:	4293      	cmp	r3, r2
 80075cc:	d018      	beq.n	8007600 <HAL_TIM_Base_Start_IT+0x80>
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	4a1e      	ldr	r2, [pc, #120]	; (800764c <HAL_TIM_Base_Start_IT+0xcc>)
 80075d4:	4293      	cmp	r3, r2
 80075d6:	d013      	beq.n	8007600 <HAL_TIM_Base_Start_IT+0x80>
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	4a1c      	ldr	r2, [pc, #112]	; (8007650 <HAL_TIM_Base_Start_IT+0xd0>)
 80075de:	4293      	cmp	r3, r2
 80075e0:	d00e      	beq.n	8007600 <HAL_TIM_Base_Start_IT+0x80>
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	4a1b      	ldr	r2, [pc, #108]	; (8007654 <HAL_TIM_Base_Start_IT+0xd4>)
 80075e8:	4293      	cmp	r3, r2
 80075ea:	d009      	beq.n	8007600 <HAL_TIM_Base_Start_IT+0x80>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	4a19      	ldr	r2, [pc, #100]	; (8007658 <HAL_TIM_Base_Start_IT+0xd8>)
 80075f2:	4293      	cmp	r3, r2
 80075f4:	d004      	beq.n	8007600 <HAL_TIM_Base_Start_IT+0x80>
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	4a18      	ldr	r2, [pc, #96]	; (800765c <HAL_TIM_Base_Start_IT+0xdc>)
 80075fc:	4293      	cmp	r3, r2
 80075fe:	d111      	bne.n	8007624 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	689b      	ldr	r3, [r3, #8]
 8007606:	f003 0307 	and.w	r3, r3, #7
 800760a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	2b06      	cmp	r3, #6
 8007610:	d010      	beq.n	8007634 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	681a      	ldr	r2, [r3, #0]
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	f042 0201 	orr.w	r2, r2, #1
 8007620:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007622:	e007      	b.n	8007634 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	681a      	ldr	r2, [r3, #0]
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	f042 0201 	orr.w	r2, r2, #1
 8007632:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007634:	2300      	movs	r3, #0
}
 8007636:	4618      	mov	r0, r3
 8007638:	3714      	adds	r7, #20
 800763a:	46bd      	mov	sp, r7
 800763c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007640:	4770      	bx	lr
 8007642:	bf00      	nop
 8007644:	40010000 	.word	0x40010000
 8007648:	40000400 	.word	0x40000400
 800764c:	40000800 	.word	0x40000800
 8007650:	40000c00 	.word	0x40000c00
 8007654:	40010400 	.word	0x40010400
 8007658:	40014000 	.word	0x40014000
 800765c:	40001800 	.word	0x40001800

08007660 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b082      	sub	sp, #8
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d101      	bne.n	8007672 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800766e:	2301      	movs	r3, #1
 8007670:	e041      	b.n	80076f6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007678:	b2db      	uxtb	r3, r3
 800767a:	2b00      	cmp	r3, #0
 800767c:	d106      	bne.n	800768c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	2200      	movs	r2, #0
 8007682:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007686:	6878      	ldr	r0, [r7, #4]
 8007688:	f000 f839 	bl	80076fe <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2202      	movs	r2, #2
 8007690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681a      	ldr	r2, [r3, #0]
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	3304      	adds	r3, #4
 800769c:	4619      	mov	r1, r3
 800769e:	4610      	mov	r0, r2
 80076a0:	f000 ff3c 	bl	800851c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2201      	movs	r2, #1
 80076a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2201      	movs	r2, #1
 80076b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2201      	movs	r2, #1
 80076b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2201      	movs	r2, #1
 80076c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2201      	movs	r2, #1
 80076c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2201      	movs	r2, #1
 80076d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2201      	movs	r2, #1
 80076d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2201      	movs	r2, #1
 80076e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2201      	movs	r2, #1
 80076e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2201      	movs	r2, #1
 80076f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80076f4:	2300      	movs	r3, #0
}
 80076f6:	4618      	mov	r0, r3
 80076f8:	3708      	adds	r7, #8
 80076fa:	46bd      	mov	sp, r7
 80076fc:	bd80      	pop	{r7, pc}

080076fe <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80076fe:	b480      	push	{r7}
 8007700:	b083      	sub	sp, #12
 8007702:	af00      	add	r7, sp, #0
 8007704:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007706:	bf00      	nop
 8007708:	370c      	adds	r7, #12
 800770a:	46bd      	mov	sp, r7
 800770c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007710:	4770      	bx	lr
	...

08007714 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007714:	b580      	push	{r7, lr}
 8007716:	b084      	sub	sp, #16
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
 800771c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800771e:	683b      	ldr	r3, [r7, #0]
 8007720:	2b00      	cmp	r3, #0
 8007722:	d109      	bne.n	8007738 <HAL_TIM_PWM_Start+0x24>
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800772a:	b2db      	uxtb	r3, r3
 800772c:	2b01      	cmp	r3, #1
 800772e:	bf14      	ite	ne
 8007730:	2301      	movne	r3, #1
 8007732:	2300      	moveq	r3, #0
 8007734:	b2db      	uxtb	r3, r3
 8007736:	e022      	b.n	800777e <HAL_TIM_PWM_Start+0x6a>
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	2b04      	cmp	r3, #4
 800773c:	d109      	bne.n	8007752 <HAL_TIM_PWM_Start+0x3e>
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007744:	b2db      	uxtb	r3, r3
 8007746:	2b01      	cmp	r3, #1
 8007748:	bf14      	ite	ne
 800774a:	2301      	movne	r3, #1
 800774c:	2300      	moveq	r3, #0
 800774e:	b2db      	uxtb	r3, r3
 8007750:	e015      	b.n	800777e <HAL_TIM_PWM_Start+0x6a>
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	2b08      	cmp	r3, #8
 8007756:	d109      	bne.n	800776c <HAL_TIM_PWM_Start+0x58>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800775e:	b2db      	uxtb	r3, r3
 8007760:	2b01      	cmp	r3, #1
 8007762:	bf14      	ite	ne
 8007764:	2301      	movne	r3, #1
 8007766:	2300      	moveq	r3, #0
 8007768:	b2db      	uxtb	r3, r3
 800776a:	e008      	b.n	800777e <HAL_TIM_PWM_Start+0x6a>
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007772:	b2db      	uxtb	r3, r3
 8007774:	2b01      	cmp	r3, #1
 8007776:	bf14      	ite	ne
 8007778:	2301      	movne	r3, #1
 800777a:	2300      	moveq	r3, #0
 800777c:	b2db      	uxtb	r3, r3
 800777e:	2b00      	cmp	r3, #0
 8007780:	d001      	beq.n	8007786 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007782:	2301      	movs	r3, #1
 8007784:	e07c      	b.n	8007880 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007786:	683b      	ldr	r3, [r7, #0]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d104      	bne.n	8007796 <HAL_TIM_PWM_Start+0x82>
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2202      	movs	r2, #2
 8007790:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007794:	e013      	b.n	80077be <HAL_TIM_PWM_Start+0xaa>
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	2b04      	cmp	r3, #4
 800779a:	d104      	bne.n	80077a6 <HAL_TIM_PWM_Start+0x92>
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	2202      	movs	r2, #2
 80077a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80077a4:	e00b      	b.n	80077be <HAL_TIM_PWM_Start+0xaa>
 80077a6:	683b      	ldr	r3, [r7, #0]
 80077a8:	2b08      	cmp	r3, #8
 80077aa:	d104      	bne.n	80077b6 <HAL_TIM_PWM_Start+0xa2>
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2202      	movs	r2, #2
 80077b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80077b4:	e003      	b.n	80077be <HAL_TIM_PWM_Start+0xaa>
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2202      	movs	r2, #2
 80077ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	2201      	movs	r2, #1
 80077c4:	6839      	ldr	r1, [r7, #0]
 80077c6:	4618      	mov	r0, r3
 80077c8:	f001 fabc 	bl	8008d44 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	4a2d      	ldr	r2, [pc, #180]	; (8007888 <HAL_TIM_PWM_Start+0x174>)
 80077d2:	4293      	cmp	r3, r2
 80077d4:	d004      	beq.n	80077e0 <HAL_TIM_PWM_Start+0xcc>
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	4a2c      	ldr	r2, [pc, #176]	; (800788c <HAL_TIM_PWM_Start+0x178>)
 80077dc:	4293      	cmp	r3, r2
 80077de:	d101      	bne.n	80077e4 <HAL_TIM_PWM_Start+0xd0>
 80077e0:	2301      	movs	r3, #1
 80077e2:	e000      	b.n	80077e6 <HAL_TIM_PWM_Start+0xd2>
 80077e4:	2300      	movs	r3, #0
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d007      	beq.n	80077fa <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80077f8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	4a22      	ldr	r2, [pc, #136]	; (8007888 <HAL_TIM_PWM_Start+0x174>)
 8007800:	4293      	cmp	r3, r2
 8007802:	d022      	beq.n	800784a <HAL_TIM_PWM_Start+0x136>
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800780c:	d01d      	beq.n	800784a <HAL_TIM_PWM_Start+0x136>
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	4a1f      	ldr	r2, [pc, #124]	; (8007890 <HAL_TIM_PWM_Start+0x17c>)
 8007814:	4293      	cmp	r3, r2
 8007816:	d018      	beq.n	800784a <HAL_TIM_PWM_Start+0x136>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	4a1d      	ldr	r2, [pc, #116]	; (8007894 <HAL_TIM_PWM_Start+0x180>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d013      	beq.n	800784a <HAL_TIM_PWM_Start+0x136>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	4a1c      	ldr	r2, [pc, #112]	; (8007898 <HAL_TIM_PWM_Start+0x184>)
 8007828:	4293      	cmp	r3, r2
 800782a:	d00e      	beq.n	800784a <HAL_TIM_PWM_Start+0x136>
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	4a16      	ldr	r2, [pc, #88]	; (800788c <HAL_TIM_PWM_Start+0x178>)
 8007832:	4293      	cmp	r3, r2
 8007834:	d009      	beq.n	800784a <HAL_TIM_PWM_Start+0x136>
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	4a18      	ldr	r2, [pc, #96]	; (800789c <HAL_TIM_PWM_Start+0x188>)
 800783c:	4293      	cmp	r3, r2
 800783e:	d004      	beq.n	800784a <HAL_TIM_PWM_Start+0x136>
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	4a16      	ldr	r2, [pc, #88]	; (80078a0 <HAL_TIM_PWM_Start+0x18c>)
 8007846:	4293      	cmp	r3, r2
 8007848:	d111      	bne.n	800786e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	689b      	ldr	r3, [r3, #8]
 8007850:	f003 0307 	and.w	r3, r3, #7
 8007854:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	2b06      	cmp	r3, #6
 800785a:	d010      	beq.n	800787e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	681a      	ldr	r2, [r3, #0]
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f042 0201 	orr.w	r2, r2, #1
 800786a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800786c:	e007      	b.n	800787e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	681a      	ldr	r2, [r3, #0]
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f042 0201 	orr.w	r2, r2, #1
 800787c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800787e:	2300      	movs	r3, #0
}
 8007880:	4618      	mov	r0, r3
 8007882:	3710      	adds	r7, #16
 8007884:	46bd      	mov	sp, r7
 8007886:	bd80      	pop	{r7, pc}
 8007888:	40010000 	.word	0x40010000
 800788c:	40010400 	.word	0x40010400
 8007890:	40000400 	.word	0x40000400
 8007894:	40000800 	.word	0x40000800
 8007898:	40000c00 	.word	0x40000c00
 800789c:	40014000 	.word	0x40014000
 80078a0:	40001800 	.word	0x40001800

080078a4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b082      	sub	sp, #8
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d101      	bne.n	80078b6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80078b2:	2301      	movs	r3, #1
 80078b4:	e041      	b.n	800793a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80078bc:	b2db      	uxtb	r3, r3
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d106      	bne.n	80078d0 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	2200      	movs	r2, #0
 80078c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	f7fa ffee 	bl	80028ac <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	2202      	movs	r2, #2
 80078d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681a      	ldr	r2, [r3, #0]
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	3304      	adds	r3, #4
 80078e0:	4619      	mov	r1, r3
 80078e2:	4610      	mov	r0, r2
 80078e4:	f000 fe1a 	bl	800851c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2201      	movs	r2, #1
 80078ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	2201      	movs	r2, #1
 80078f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2201      	movs	r2, #1
 80078fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2201      	movs	r2, #1
 8007904:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2201      	movs	r2, #1
 800790c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2201      	movs	r2, #1
 8007914:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	2201      	movs	r2, #1
 800791c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	2201      	movs	r2, #1
 8007924:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2201      	movs	r2, #1
 800792c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2201      	movs	r2, #1
 8007934:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007938:	2300      	movs	r3, #0
}
 800793a:	4618      	mov	r0, r3
 800793c:	3708      	adds	r7, #8
 800793e:	46bd      	mov	sp, r7
 8007940:	bd80      	pop	{r7, pc}
	...

08007944 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007944:	b580      	push	{r7, lr}
 8007946:	b084      	sub	sp, #16
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
 800794c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800794e:	2300      	movs	r3, #0
 8007950:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d104      	bne.n	8007962 <HAL_TIM_IC_Start_IT+0x1e>
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800795e:	b2db      	uxtb	r3, r3
 8007960:	e013      	b.n	800798a <HAL_TIM_IC_Start_IT+0x46>
 8007962:	683b      	ldr	r3, [r7, #0]
 8007964:	2b04      	cmp	r3, #4
 8007966:	d104      	bne.n	8007972 <HAL_TIM_IC_Start_IT+0x2e>
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800796e:	b2db      	uxtb	r3, r3
 8007970:	e00b      	b.n	800798a <HAL_TIM_IC_Start_IT+0x46>
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	2b08      	cmp	r3, #8
 8007976:	d104      	bne.n	8007982 <HAL_TIM_IC_Start_IT+0x3e>
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800797e:	b2db      	uxtb	r3, r3
 8007980:	e003      	b.n	800798a <HAL_TIM_IC_Start_IT+0x46>
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007988:	b2db      	uxtb	r3, r3
 800798a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d104      	bne.n	800799c <HAL_TIM_IC_Start_IT+0x58>
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007998:	b2db      	uxtb	r3, r3
 800799a:	e013      	b.n	80079c4 <HAL_TIM_IC_Start_IT+0x80>
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	2b04      	cmp	r3, #4
 80079a0:	d104      	bne.n	80079ac <HAL_TIM_IC_Start_IT+0x68>
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80079a8:	b2db      	uxtb	r3, r3
 80079aa:	e00b      	b.n	80079c4 <HAL_TIM_IC_Start_IT+0x80>
 80079ac:	683b      	ldr	r3, [r7, #0]
 80079ae:	2b08      	cmp	r3, #8
 80079b0:	d104      	bne.n	80079bc <HAL_TIM_IC_Start_IT+0x78>
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80079b8:	b2db      	uxtb	r3, r3
 80079ba:	e003      	b.n	80079c4 <HAL_TIM_IC_Start_IT+0x80>
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80079c2:	b2db      	uxtb	r3, r3
 80079c4:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80079c6:	7bbb      	ldrb	r3, [r7, #14]
 80079c8:	2b01      	cmp	r3, #1
 80079ca:	d102      	bne.n	80079d2 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80079cc:	7b7b      	ldrb	r3, [r7, #13]
 80079ce:	2b01      	cmp	r3, #1
 80079d0:	d001      	beq.n	80079d6 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80079d2:	2301      	movs	r3, #1
 80079d4:	e0cc      	b.n	8007b70 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d104      	bne.n	80079e6 <HAL_TIM_IC_Start_IT+0xa2>
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2202      	movs	r2, #2
 80079e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80079e4:	e013      	b.n	8007a0e <HAL_TIM_IC_Start_IT+0xca>
 80079e6:	683b      	ldr	r3, [r7, #0]
 80079e8:	2b04      	cmp	r3, #4
 80079ea:	d104      	bne.n	80079f6 <HAL_TIM_IC_Start_IT+0xb2>
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	2202      	movs	r2, #2
 80079f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80079f4:	e00b      	b.n	8007a0e <HAL_TIM_IC_Start_IT+0xca>
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	2b08      	cmp	r3, #8
 80079fa:	d104      	bne.n	8007a06 <HAL_TIM_IC_Start_IT+0xc2>
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2202      	movs	r2, #2
 8007a00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007a04:	e003      	b.n	8007a0e <HAL_TIM_IC_Start_IT+0xca>
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	2202      	movs	r2, #2
 8007a0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a0e:	683b      	ldr	r3, [r7, #0]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d104      	bne.n	8007a1e <HAL_TIM_IC_Start_IT+0xda>
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	2202      	movs	r2, #2
 8007a18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007a1c:	e013      	b.n	8007a46 <HAL_TIM_IC_Start_IT+0x102>
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	2b04      	cmp	r3, #4
 8007a22:	d104      	bne.n	8007a2e <HAL_TIM_IC_Start_IT+0xea>
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2202      	movs	r2, #2
 8007a28:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007a2c:	e00b      	b.n	8007a46 <HAL_TIM_IC_Start_IT+0x102>
 8007a2e:	683b      	ldr	r3, [r7, #0]
 8007a30:	2b08      	cmp	r3, #8
 8007a32:	d104      	bne.n	8007a3e <HAL_TIM_IC_Start_IT+0xfa>
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2202      	movs	r2, #2
 8007a38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007a3c:	e003      	b.n	8007a46 <HAL_TIM_IC_Start_IT+0x102>
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	2202      	movs	r2, #2
 8007a42:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8007a46:	683b      	ldr	r3, [r7, #0]
 8007a48:	2b0c      	cmp	r3, #12
 8007a4a:	d841      	bhi.n	8007ad0 <HAL_TIM_IC_Start_IT+0x18c>
 8007a4c:	a201      	add	r2, pc, #4	; (adr r2, 8007a54 <HAL_TIM_IC_Start_IT+0x110>)
 8007a4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a52:	bf00      	nop
 8007a54:	08007a89 	.word	0x08007a89
 8007a58:	08007ad1 	.word	0x08007ad1
 8007a5c:	08007ad1 	.word	0x08007ad1
 8007a60:	08007ad1 	.word	0x08007ad1
 8007a64:	08007a9b 	.word	0x08007a9b
 8007a68:	08007ad1 	.word	0x08007ad1
 8007a6c:	08007ad1 	.word	0x08007ad1
 8007a70:	08007ad1 	.word	0x08007ad1
 8007a74:	08007aad 	.word	0x08007aad
 8007a78:	08007ad1 	.word	0x08007ad1
 8007a7c:	08007ad1 	.word	0x08007ad1
 8007a80:	08007ad1 	.word	0x08007ad1
 8007a84:	08007abf 	.word	0x08007abf
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	68da      	ldr	r2, [r3, #12]
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f042 0202 	orr.w	r2, r2, #2
 8007a96:	60da      	str	r2, [r3, #12]
      break;
 8007a98:	e01d      	b.n	8007ad6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	68da      	ldr	r2, [r3, #12]
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	f042 0204 	orr.w	r2, r2, #4
 8007aa8:	60da      	str	r2, [r3, #12]
      break;
 8007aaa:	e014      	b.n	8007ad6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	68da      	ldr	r2, [r3, #12]
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	f042 0208 	orr.w	r2, r2, #8
 8007aba:	60da      	str	r2, [r3, #12]
      break;
 8007abc:	e00b      	b.n	8007ad6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	68da      	ldr	r2, [r3, #12]
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f042 0210 	orr.w	r2, r2, #16
 8007acc:	60da      	str	r2, [r3, #12]
      break;
 8007ace:	e002      	b.n	8007ad6 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8007ad0:	2301      	movs	r3, #1
 8007ad2:	73fb      	strb	r3, [r7, #15]
      break;
 8007ad4:	bf00      	nop
  }

  if (status == HAL_OK)
 8007ad6:	7bfb      	ldrb	r3, [r7, #15]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d148      	bne.n	8007b6e <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	2201      	movs	r2, #1
 8007ae2:	6839      	ldr	r1, [r7, #0]
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	f001 f92d 	bl	8008d44 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	4a22      	ldr	r2, [pc, #136]	; (8007b78 <HAL_TIM_IC_Start_IT+0x234>)
 8007af0:	4293      	cmp	r3, r2
 8007af2:	d022      	beq.n	8007b3a <HAL_TIM_IC_Start_IT+0x1f6>
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007afc:	d01d      	beq.n	8007b3a <HAL_TIM_IC_Start_IT+0x1f6>
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	4a1e      	ldr	r2, [pc, #120]	; (8007b7c <HAL_TIM_IC_Start_IT+0x238>)
 8007b04:	4293      	cmp	r3, r2
 8007b06:	d018      	beq.n	8007b3a <HAL_TIM_IC_Start_IT+0x1f6>
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	4a1c      	ldr	r2, [pc, #112]	; (8007b80 <HAL_TIM_IC_Start_IT+0x23c>)
 8007b0e:	4293      	cmp	r3, r2
 8007b10:	d013      	beq.n	8007b3a <HAL_TIM_IC_Start_IT+0x1f6>
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	4a1b      	ldr	r2, [pc, #108]	; (8007b84 <HAL_TIM_IC_Start_IT+0x240>)
 8007b18:	4293      	cmp	r3, r2
 8007b1a:	d00e      	beq.n	8007b3a <HAL_TIM_IC_Start_IT+0x1f6>
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	4a19      	ldr	r2, [pc, #100]	; (8007b88 <HAL_TIM_IC_Start_IT+0x244>)
 8007b22:	4293      	cmp	r3, r2
 8007b24:	d009      	beq.n	8007b3a <HAL_TIM_IC_Start_IT+0x1f6>
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	4a18      	ldr	r2, [pc, #96]	; (8007b8c <HAL_TIM_IC_Start_IT+0x248>)
 8007b2c:	4293      	cmp	r3, r2
 8007b2e:	d004      	beq.n	8007b3a <HAL_TIM_IC_Start_IT+0x1f6>
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	4a16      	ldr	r2, [pc, #88]	; (8007b90 <HAL_TIM_IC_Start_IT+0x24c>)
 8007b36:	4293      	cmp	r3, r2
 8007b38:	d111      	bne.n	8007b5e <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	689b      	ldr	r3, [r3, #8]
 8007b40:	f003 0307 	and.w	r3, r3, #7
 8007b44:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b46:	68bb      	ldr	r3, [r7, #8]
 8007b48:	2b06      	cmp	r3, #6
 8007b4a:	d010      	beq.n	8007b6e <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	681a      	ldr	r2, [r3, #0]
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f042 0201 	orr.w	r2, r2, #1
 8007b5a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b5c:	e007      	b.n	8007b6e <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	681a      	ldr	r2, [r3, #0]
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	f042 0201 	orr.w	r2, r2, #1
 8007b6c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8007b6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b70:	4618      	mov	r0, r3
 8007b72:	3710      	adds	r7, #16
 8007b74:	46bd      	mov	sp, r7
 8007b76:	bd80      	pop	{r7, pc}
 8007b78:	40010000 	.word	0x40010000
 8007b7c:	40000400 	.word	0x40000400
 8007b80:	40000800 	.word	0x40000800
 8007b84:	40000c00 	.word	0x40000c00
 8007b88:	40010400 	.word	0x40010400
 8007b8c:	40014000 	.word	0x40014000
 8007b90:	40001800 	.word	0x40001800

08007b94 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b086      	sub	sp, #24
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
 8007b9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d101      	bne.n	8007ba8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007ba4:	2301      	movs	r3, #1
 8007ba6:	e097      	b.n	8007cd8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007bae:	b2db      	uxtb	r3, r3
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d106      	bne.n	8007bc2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007bbc:	6878      	ldr	r0, [r7, #4]
 8007bbe:	f7fa fddb 	bl	8002778 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	2202      	movs	r2, #2
 8007bc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	689b      	ldr	r3, [r3, #8]
 8007bd0:	687a      	ldr	r2, [r7, #4]
 8007bd2:	6812      	ldr	r2, [r2, #0]
 8007bd4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007bd8:	f023 0307 	bic.w	r3, r3, #7
 8007bdc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681a      	ldr	r2, [r3, #0]
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	3304      	adds	r3, #4
 8007be6:	4619      	mov	r1, r3
 8007be8:	4610      	mov	r0, r2
 8007bea:	f000 fc97 	bl	800851c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	689b      	ldr	r3, [r3, #8]
 8007bf4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	699b      	ldr	r3, [r3, #24]
 8007bfc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	6a1b      	ldr	r3, [r3, #32]
 8007c04:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007c06:	683b      	ldr	r3, [r7, #0]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	697a      	ldr	r2, [r7, #20]
 8007c0c:	4313      	orrs	r3, r2
 8007c0e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007c10:	693b      	ldr	r3, [r7, #16]
 8007c12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c16:	f023 0303 	bic.w	r3, r3, #3
 8007c1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007c1c:	683b      	ldr	r3, [r7, #0]
 8007c1e:	689a      	ldr	r2, [r3, #8]
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	699b      	ldr	r3, [r3, #24]
 8007c24:	021b      	lsls	r3, r3, #8
 8007c26:	4313      	orrs	r3, r2
 8007c28:	693a      	ldr	r2, [r7, #16]
 8007c2a:	4313      	orrs	r3, r2
 8007c2c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007c2e:	693b      	ldr	r3, [r7, #16]
 8007c30:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8007c34:	f023 030c 	bic.w	r3, r3, #12
 8007c38:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007c3a:	693b      	ldr	r3, [r7, #16]
 8007c3c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007c40:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007c44:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	68da      	ldr	r2, [r3, #12]
 8007c4a:	683b      	ldr	r3, [r7, #0]
 8007c4c:	69db      	ldr	r3, [r3, #28]
 8007c4e:	021b      	lsls	r3, r3, #8
 8007c50:	4313      	orrs	r3, r2
 8007c52:	693a      	ldr	r2, [r7, #16]
 8007c54:	4313      	orrs	r3, r2
 8007c56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007c58:	683b      	ldr	r3, [r7, #0]
 8007c5a:	691b      	ldr	r3, [r3, #16]
 8007c5c:	011a      	lsls	r2, r3, #4
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	6a1b      	ldr	r3, [r3, #32]
 8007c62:	031b      	lsls	r3, r3, #12
 8007c64:	4313      	orrs	r3, r2
 8007c66:	693a      	ldr	r2, [r7, #16]
 8007c68:	4313      	orrs	r3, r2
 8007c6a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8007c72:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8007c7a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007c7c:	683b      	ldr	r3, [r7, #0]
 8007c7e:	685a      	ldr	r2, [r3, #4]
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	695b      	ldr	r3, [r3, #20]
 8007c84:	011b      	lsls	r3, r3, #4
 8007c86:	4313      	orrs	r3, r2
 8007c88:	68fa      	ldr	r2, [r7, #12]
 8007c8a:	4313      	orrs	r3, r2
 8007c8c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	697a      	ldr	r2, [r7, #20]
 8007c94:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	693a      	ldr	r2, [r7, #16]
 8007c9c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	68fa      	ldr	r2, [r7, #12]
 8007ca4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2201      	movs	r2, #1
 8007caa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	2201      	movs	r2, #1
 8007cb2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	2201      	movs	r2, #1
 8007cba:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	2201      	movs	r2, #1
 8007cc2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	2201      	movs	r2, #1
 8007cca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	2201      	movs	r2, #1
 8007cd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007cd6:	2300      	movs	r3, #0
}
 8007cd8:	4618      	mov	r0, r3
 8007cda:	3718      	adds	r7, #24
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	bd80      	pop	{r7, pc}

08007ce0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	b084      	sub	sp, #16
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
 8007ce8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007cf0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007cf8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007d00:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007d08:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007d0a:	683b      	ldr	r3, [r7, #0]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d110      	bne.n	8007d32 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d10:	7bfb      	ldrb	r3, [r7, #15]
 8007d12:	2b01      	cmp	r3, #1
 8007d14:	d102      	bne.n	8007d1c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8007d16:	7b7b      	ldrb	r3, [r7, #13]
 8007d18:	2b01      	cmp	r3, #1
 8007d1a:	d001      	beq.n	8007d20 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	e069      	b.n	8007df4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2202      	movs	r2, #2
 8007d24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	2202      	movs	r2, #2
 8007d2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007d30:	e031      	b.n	8007d96 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	2b04      	cmp	r3, #4
 8007d36:	d110      	bne.n	8007d5a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d38:	7bbb      	ldrb	r3, [r7, #14]
 8007d3a:	2b01      	cmp	r3, #1
 8007d3c:	d102      	bne.n	8007d44 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007d3e:	7b3b      	ldrb	r3, [r7, #12]
 8007d40:	2b01      	cmp	r3, #1
 8007d42:	d001      	beq.n	8007d48 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8007d44:	2301      	movs	r3, #1
 8007d46:	e055      	b.n	8007df4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2202      	movs	r2, #2
 8007d4c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2202      	movs	r2, #2
 8007d54:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007d58:	e01d      	b.n	8007d96 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d5a:	7bfb      	ldrb	r3, [r7, #15]
 8007d5c:	2b01      	cmp	r3, #1
 8007d5e:	d108      	bne.n	8007d72 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d60:	7bbb      	ldrb	r3, [r7, #14]
 8007d62:	2b01      	cmp	r3, #1
 8007d64:	d105      	bne.n	8007d72 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d66:	7b7b      	ldrb	r3, [r7, #13]
 8007d68:	2b01      	cmp	r3, #1
 8007d6a:	d102      	bne.n	8007d72 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007d6c:	7b3b      	ldrb	r3, [r7, #12]
 8007d6e:	2b01      	cmp	r3, #1
 8007d70:	d001      	beq.n	8007d76 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8007d72:	2301      	movs	r3, #1
 8007d74:	e03e      	b.n	8007df4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	2202      	movs	r2, #2
 8007d7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	2202      	movs	r2, #2
 8007d82:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	2202      	movs	r2, #2
 8007d8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	2202      	movs	r2, #2
 8007d92:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8007d96:	683b      	ldr	r3, [r7, #0]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d003      	beq.n	8007da4 <HAL_TIM_Encoder_Start+0xc4>
 8007d9c:	683b      	ldr	r3, [r7, #0]
 8007d9e:	2b04      	cmp	r3, #4
 8007da0:	d008      	beq.n	8007db4 <HAL_TIM_Encoder_Start+0xd4>
 8007da2:	e00f      	b.n	8007dc4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	2201      	movs	r2, #1
 8007daa:	2100      	movs	r1, #0
 8007dac:	4618      	mov	r0, r3
 8007dae:	f000 ffc9 	bl	8008d44 <TIM_CCxChannelCmd>
      break;
 8007db2:	e016      	b.n	8007de2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	2201      	movs	r2, #1
 8007dba:	2104      	movs	r1, #4
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	f000 ffc1 	bl	8008d44 <TIM_CCxChannelCmd>
      break;
 8007dc2:	e00e      	b.n	8007de2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	2201      	movs	r2, #1
 8007dca:	2100      	movs	r1, #0
 8007dcc:	4618      	mov	r0, r3
 8007dce:	f000 ffb9 	bl	8008d44 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	2201      	movs	r2, #1
 8007dd8:	2104      	movs	r1, #4
 8007dda:	4618      	mov	r0, r3
 8007ddc:	f000 ffb2 	bl	8008d44 <TIM_CCxChannelCmd>
      break;
 8007de0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	681a      	ldr	r2, [r3, #0]
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	f042 0201 	orr.w	r2, r2, #1
 8007df0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007df2:	2300      	movs	r3, #0
}
 8007df4:	4618      	mov	r0, r3
 8007df6:	3710      	adds	r7, #16
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	bd80      	pop	{r7, pc}

08007dfc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007dfc:	b580      	push	{r7, lr}
 8007dfe:	b082      	sub	sp, #8
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	691b      	ldr	r3, [r3, #16]
 8007e0a:	f003 0302 	and.w	r3, r3, #2
 8007e0e:	2b02      	cmp	r3, #2
 8007e10:	d122      	bne.n	8007e58 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	68db      	ldr	r3, [r3, #12]
 8007e18:	f003 0302 	and.w	r3, r3, #2
 8007e1c:	2b02      	cmp	r3, #2
 8007e1e:	d11b      	bne.n	8007e58 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	f06f 0202 	mvn.w	r2, #2
 8007e28:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	2201      	movs	r2, #1
 8007e2e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	699b      	ldr	r3, [r3, #24]
 8007e36:	f003 0303 	and.w	r3, r3, #3
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d003      	beq.n	8007e46 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007e3e:	6878      	ldr	r0, [r7, #4]
 8007e40:	f7f9 fd6c 	bl	800191c <HAL_TIM_IC_CaptureCallback>
 8007e44:	e005      	b.n	8007e52 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e46:	6878      	ldr	r0, [r7, #4]
 8007e48:	f000 fb4a 	bl	80084e0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e4c:	6878      	ldr	r0, [r7, #4]
 8007e4e:	f000 fb51 	bl	80084f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	2200      	movs	r2, #0
 8007e56:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	691b      	ldr	r3, [r3, #16]
 8007e5e:	f003 0304 	and.w	r3, r3, #4
 8007e62:	2b04      	cmp	r3, #4
 8007e64:	d122      	bne.n	8007eac <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	68db      	ldr	r3, [r3, #12]
 8007e6c:	f003 0304 	and.w	r3, r3, #4
 8007e70:	2b04      	cmp	r3, #4
 8007e72:	d11b      	bne.n	8007eac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	f06f 0204 	mvn.w	r2, #4
 8007e7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2202      	movs	r2, #2
 8007e82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	699b      	ldr	r3, [r3, #24]
 8007e8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d003      	beq.n	8007e9a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007e92:	6878      	ldr	r0, [r7, #4]
 8007e94:	f7f9 fd42 	bl	800191c <HAL_TIM_IC_CaptureCallback>
 8007e98:	e005      	b.n	8007ea6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e9a:	6878      	ldr	r0, [r7, #4]
 8007e9c:	f000 fb20 	bl	80084e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ea0:	6878      	ldr	r0, [r7, #4]
 8007ea2:	f000 fb27 	bl	80084f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	691b      	ldr	r3, [r3, #16]
 8007eb2:	f003 0308 	and.w	r3, r3, #8
 8007eb6:	2b08      	cmp	r3, #8
 8007eb8:	d122      	bne.n	8007f00 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	68db      	ldr	r3, [r3, #12]
 8007ec0:	f003 0308 	and.w	r3, r3, #8
 8007ec4:	2b08      	cmp	r3, #8
 8007ec6:	d11b      	bne.n	8007f00 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	f06f 0208 	mvn.w	r2, #8
 8007ed0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	2204      	movs	r2, #4
 8007ed6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	69db      	ldr	r3, [r3, #28]
 8007ede:	f003 0303 	and.w	r3, r3, #3
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d003      	beq.n	8007eee <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007ee6:	6878      	ldr	r0, [r7, #4]
 8007ee8:	f7f9 fd18 	bl	800191c <HAL_TIM_IC_CaptureCallback>
 8007eec:	e005      	b.n	8007efa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007eee:	6878      	ldr	r0, [r7, #4]
 8007ef0:	f000 faf6 	bl	80084e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ef4:	6878      	ldr	r0, [r7, #4]
 8007ef6:	f000 fafd 	bl	80084f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2200      	movs	r2, #0
 8007efe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	691b      	ldr	r3, [r3, #16]
 8007f06:	f003 0310 	and.w	r3, r3, #16
 8007f0a:	2b10      	cmp	r3, #16
 8007f0c:	d122      	bne.n	8007f54 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	68db      	ldr	r3, [r3, #12]
 8007f14:	f003 0310 	and.w	r3, r3, #16
 8007f18:	2b10      	cmp	r3, #16
 8007f1a:	d11b      	bne.n	8007f54 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	f06f 0210 	mvn.w	r2, #16
 8007f24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2208      	movs	r2, #8
 8007f2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	69db      	ldr	r3, [r3, #28]
 8007f32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d003      	beq.n	8007f42 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f3a:	6878      	ldr	r0, [r7, #4]
 8007f3c:	f7f9 fcee 	bl	800191c <HAL_TIM_IC_CaptureCallback>
 8007f40:	e005      	b.n	8007f4e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f42:	6878      	ldr	r0, [r7, #4]
 8007f44:	f000 facc 	bl	80084e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f48:	6878      	ldr	r0, [r7, #4]
 8007f4a:	f000 fad3 	bl	80084f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	2200      	movs	r2, #0
 8007f52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	691b      	ldr	r3, [r3, #16]
 8007f5a:	f003 0301 	and.w	r3, r3, #1
 8007f5e:	2b01      	cmp	r3, #1
 8007f60:	d10e      	bne.n	8007f80 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	68db      	ldr	r3, [r3, #12]
 8007f68:	f003 0301 	and.w	r3, r3, #1
 8007f6c:	2b01      	cmp	r3, #1
 8007f6e:	d107      	bne.n	8007f80 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	f06f 0201 	mvn.w	r2, #1
 8007f78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007f7a:	6878      	ldr	r0, [r7, #4]
 8007f7c:	f7f9 fcfa 	bl	8001974 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	691b      	ldr	r3, [r3, #16]
 8007f86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f8a:	2b80      	cmp	r3, #128	; 0x80
 8007f8c:	d10e      	bne.n	8007fac <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	68db      	ldr	r3, [r3, #12]
 8007f94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f98:	2b80      	cmp	r3, #128	; 0x80
 8007f9a:	d107      	bne.n	8007fac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007fa4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007fa6:	6878      	ldr	r0, [r7, #4]
 8007fa8:	f000 ffca 	bl	8008f40 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	691b      	ldr	r3, [r3, #16]
 8007fb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fb6:	2b40      	cmp	r3, #64	; 0x40
 8007fb8:	d10e      	bne.n	8007fd8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	68db      	ldr	r3, [r3, #12]
 8007fc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fc4:	2b40      	cmp	r3, #64	; 0x40
 8007fc6:	d107      	bne.n	8007fd8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007fd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007fd2:	6878      	ldr	r0, [r7, #4]
 8007fd4:	f000 fa98 	bl	8008508 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	691b      	ldr	r3, [r3, #16]
 8007fde:	f003 0320 	and.w	r3, r3, #32
 8007fe2:	2b20      	cmp	r3, #32
 8007fe4:	d10e      	bne.n	8008004 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	68db      	ldr	r3, [r3, #12]
 8007fec:	f003 0320 	and.w	r3, r3, #32
 8007ff0:	2b20      	cmp	r3, #32
 8007ff2:	d107      	bne.n	8008004 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	f06f 0220 	mvn.w	r2, #32
 8007ffc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007ffe:	6878      	ldr	r0, [r7, #4]
 8008000:	f000 ff94 	bl	8008f2c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008004:	bf00      	nop
 8008006:	3708      	adds	r7, #8
 8008008:	46bd      	mov	sp, r7
 800800a:	bd80      	pop	{r7, pc}

0800800c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800800c:	b580      	push	{r7, lr}
 800800e:	b086      	sub	sp, #24
 8008010:	af00      	add	r7, sp, #0
 8008012:	60f8      	str	r0, [r7, #12]
 8008014:	60b9      	str	r1, [r7, #8]
 8008016:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008018:	2300      	movs	r3, #0
 800801a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008022:	2b01      	cmp	r3, #1
 8008024:	d101      	bne.n	800802a <HAL_TIM_IC_ConfigChannel+0x1e>
 8008026:	2302      	movs	r3, #2
 8008028:	e088      	b.n	800813c <HAL_TIM_IC_ConfigChannel+0x130>
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	2201      	movs	r2, #1
 800802e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	2b00      	cmp	r3, #0
 8008036:	d11b      	bne.n	8008070 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	6818      	ldr	r0, [r3, #0]
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	6819      	ldr	r1, [r3, #0]
 8008040:	68bb      	ldr	r3, [r7, #8]
 8008042:	685a      	ldr	r2, [r3, #4]
 8008044:	68bb      	ldr	r3, [r7, #8]
 8008046:	68db      	ldr	r3, [r3, #12]
 8008048:	f000 fcb8 	bl	80089bc <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	699a      	ldr	r2, [r3, #24]
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	f022 020c 	bic.w	r2, r2, #12
 800805a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	6999      	ldr	r1, [r3, #24]
 8008062:	68bb      	ldr	r3, [r7, #8]
 8008064:	689a      	ldr	r2, [r3, #8]
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	430a      	orrs	r2, r1
 800806c:	619a      	str	r2, [r3, #24]
 800806e:	e060      	b.n	8008132 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2b04      	cmp	r3, #4
 8008074:	d11c      	bne.n	80080b0 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	6818      	ldr	r0, [r3, #0]
 800807a:	68bb      	ldr	r3, [r7, #8]
 800807c:	6819      	ldr	r1, [r3, #0]
 800807e:	68bb      	ldr	r3, [r7, #8]
 8008080:	685a      	ldr	r2, [r3, #4]
 8008082:	68bb      	ldr	r3, [r7, #8]
 8008084:	68db      	ldr	r3, [r3, #12]
 8008086:	f000 fd3c 	bl	8008b02 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	699a      	ldr	r2, [r3, #24]
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8008098:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	6999      	ldr	r1, [r3, #24]
 80080a0:	68bb      	ldr	r3, [r7, #8]
 80080a2:	689b      	ldr	r3, [r3, #8]
 80080a4:	021a      	lsls	r2, r3, #8
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	430a      	orrs	r2, r1
 80080ac:	619a      	str	r2, [r3, #24]
 80080ae:	e040      	b.n	8008132 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	2b08      	cmp	r3, #8
 80080b4:	d11b      	bne.n	80080ee <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	6818      	ldr	r0, [r3, #0]
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	6819      	ldr	r1, [r3, #0]
 80080be:	68bb      	ldr	r3, [r7, #8]
 80080c0:	685a      	ldr	r2, [r3, #4]
 80080c2:	68bb      	ldr	r3, [r7, #8]
 80080c4:	68db      	ldr	r3, [r3, #12]
 80080c6:	f000 fd89 	bl	8008bdc <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	69da      	ldr	r2, [r3, #28]
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f022 020c 	bic.w	r2, r2, #12
 80080d8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	69d9      	ldr	r1, [r3, #28]
 80080e0:	68bb      	ldr	r3, [r7, #8]
 80080e2:	689a      	ldr	r2, [r3, #8]
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	430a      	orrs	r2, r1
 80080ea:	61da      	str	r2, [r3, #28]
 80080ec:	e021      	b.n	8008132 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2b0c      	cmp	r3, #12
 80080f2:	d11c      	bne.n	800812e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	6818      	ldr	r0, [r3, #0]
 80080f8:	68bb      	ldr	r3, [r7, #8]
 80080fa:	6819      	ldr	r1, [r3, #0]
 80080fc:	68bb      	ldr	r3, [r7, #8]
 80080fe:	685a      	ldr	r2, [r3, #4]
 8008100:	68bb      	ldr	r3, [r7, #8]
 8008102:	68db      	ldr	r3, [r3, #12]
 8008104:	f000 fda6 	bl	8008c54 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	69da      	ldr	r2, [r3, #28]
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8008116:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	69d9      	ldr	r1, [r3, #28]
 800811e:	68bb      	ldr	r3, [r7, #8]
 8008120:	689b      	ldr	r3, [r3, #8]
 8008122:	021a      	lsls	r2, r3, #8
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	430a      	orrs	r2, r1
 800812a:	61da      	str	r2, [r3, #28]
 800812c:	e001      	b.n	8008132 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800812e:	2301      	movs	r3, #1
 8008130:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	2200      	movs	r2, #0
 8008136:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800813a:	7dfb      	ldrb	r3, [r7, #23]
}
 800813c:	4618      	mov	r0, r3
 800813e:	3718      	adds	r7, #24
 8008140:	46bd      	mov	sp, r7
 8008142:	bd80      	pop	{r7, pc}

08008144 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008144:	b580      	push	{r7, lr}
 8008146:	b086      	sub	sp, #24
 8008148:	af00      	add	r7, sp, #0
 800814a:	60f8      	str	r0, [r7, #12]
 800814c:	60b9      	str	r1, [r7, #8]
 800814e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008150:	2300      	movs	r3, #0
 8008152:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800815a:	2b01      	cmp	r3, #1
 800815c:	d101      	bne.n	8008162 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800815e:	2302      	movs	r3, #2
 8008160:	e0ae      	b.n	80082c0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	2201      	movs	r2, #1
 8008166:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	2b0c      	cmp	r3, #12
 800816e:	f200 809f 	bhi.w	80082b0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008172:	a201      	add	r2, pc, #4	; (adr r2, 8008178 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008174:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008178:	080081ad 	.word	0x080081ad
 800817c:	080082b1 	.word	0x080082b1
 8008180:	080082b1 	.word	0x080082b1
 8008184:	080082b1 	.word	0x080082b1
 8008188:	080081ed 	.word	0x080081ed
 800818c:	080082b1 	.word	0x080082b1
 8008190:	080082b1 	.word	0x080082b1
 8008194:	080082b1 	.word	0x080082b1
 8008198:	0800822f 	.word	0x0800822f
 800819c:	080082b1 	.word	0x080082b1
 80081a0:	080082b1 	.word	0x080082b1
 80081a4:	080082b1 	.word	0x080082b1
 80081a8:	0800826f 	.word	0x0800826f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	68b9      	ldr	r1, [r7, #8]
 80081b2:	4618      	mov	r0, r3
 80081b4:	f000 fa52 	bl	800865c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	699a      	ldr	r2, [r3, #24]
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	f042 0208 	orr.w	r2, r2, #8
 80081c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	699a      	ldr	r2, [r3, #24]
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	f022 0204 	bic.w	r2, r2, #4
 80081d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	6999      	ldr	r1, [r3, #24]
 80081de:	68bb      	ldr	r3, [r7, #8]
 80081e0:	691a      	ldr	r2, [r3, #16]
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	430a      	orrs	r2, r1
 80081e8:	619a      	str	r2, [r3, #24]
      break;
 80081ea:	e064      	b.n	80082b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	68b9      	ldr	r1, [r7, #8]
 80081f2:	4618      	mov	r0, r3
 80081f4:	f000 faa2 	bl	800873c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	699a      	ldr	r2, [r3, #24]
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008206:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	699a      	ldr	r2, [r3, #24]
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008216:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	6999      	ldr	r1, [r3, #24]
 800821e:	68bb      	ldr	r3, [r7, #8]
 8008220:	691b      	ldr	r3, [r3, #16]
 8008222:	021a      	lsls	r2, r3, #8
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	430a      	orrs	r2, r1
 800822a:	619a      	str	r2, [r3, #24]
      break;
 800822c:	e043      	b.n	80082b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	68b9      	ldr	r1, [r7, #8]
 8008234:	4618      	mov	r0, r3
 8008236:	f000 faf7 	bl	8008828 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	69da      	ldr	r2, [r3, #28]
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	f042 0208 	orr.w	r2, r2, #8
 8008248:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	69da      	ldr	r2, [r3, #28]
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	f022 0204 	bic.w	r2, r2, #4
 8008258:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	69d9      	ldr	r1, [r3, #28]
 8008260:	68bb      	ldr	r3, [r7, #8]
 8008262:	691a      	ldr	r2, [r3, #16]
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	430a      	orrs	r2, r1
 800826a:	61da      	str	r2, [r3, #28]
      break;
 800826c:	e023      	b.n	80082b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	68b9      	ldr	r1, [r7, #8]
 8008274:	4618      	mov	r0, r3
 8008276:	f000 fb4b 	bl	8008910 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	69da      	ldr	r2, [r3, #28]
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008288:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	69da      	ldr	r2, [r3, #28]
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008298:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	69d9      	ldr	r1, [r3, #28]
 80082a0:	68bb      	ldr	r3, [r7, #8]
 80082a2:	691b      	ldr	r3, [r3, #16]
 80082a4:	021a      	lsls	r2, r3, #8
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	430a      	orrs	r2, r1
 80082ac:	61da      	str	r2, [r3, #28]
      break;
 80082ae:	e002      	b.n	80082b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80082b0:	2301      	movs	r3, #1
 80082b2:	75fb      	strb	r3, [r7, #23]
      break;
 80082b4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	2200      	movs	r2, #0
 80082ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80082be:	7dfb      	ldrb	r3, [r7, #23]
}
 80082c0:	4618      	mov	r0, r3
 80082c2:	3718      	adds	r7, #24
 80082c4:	46bd      	mov	sp, r7
 80082c6:	bd80      	pop	{r7, pc}

080082c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80082c8:	b580      	push	{r7, lr}
 80082ca:	b084      	sub	sp, #16
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
 80082d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80082d2:	2300      	movs	r3, #0
 80082d4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80082dc:	2b01      	cmp	r3, #1
 80082de:	d101      	bne.n	80082e4 <HAL_TIM_ConfigClockSource+0x1c>
 80082e0:	2302      	movs	r3, #2
 80082e2:	e0b4      	b.n	800844e <HAL_TIM_ConfigClockSource+0x186>
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	2201      	movs	r2, #1
 80082e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2202      	movs	r2, #2
 80082f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	689b      	ldr	r3, [r3, #8]
 80082fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80082fc:	68bb      	ldr	r3, [r7, #8]
 80082fe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008302:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008304:	68bb      	ldr	r3, [r7, #8]
 8008306:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800830a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	68ba      	ldr	r2, [r7, #8]
 8008312:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008314:	683b      	ldr	r3, [r7, #0]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800831c:	d03e      	beq.n	800839c <HAL_TIM_ConfigClockSource+0xd4>
 800831e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008322:	f200 8087 	bhi.w	8008434 <HAL_TIM_ConfigClockSource+0x16c>
 8008326:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800832a:	f000 8086 	beq.w	800843a <HAL_TIM_ConfigClockSource+0x172>
 800832e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008332:	d87f      	bhi.n	8008434 <HAL_TIM_ConfigClockSource+0x16c>
 8008334:	2b70      	cmp	r3, #112	; 0x70
 8008336:	d01a      	beq.n	800836e <HAL_TIM_ConfigClockSource+0xa6>
 8008338:	2b70      	cmp	r3, #112	; 0x70
 800833a:	d87b      	bhi.n	8008434 <HAL_TIM_ConfigClockSource+0x16c>
 800833c:	2b60      	cmp	r3, #96	; 0x60
 800833e:	d050      	beq.n	80083e2 <HAL_TIM_ConfigClockSource+0x11a>
 8008340:	2b60      	cmp	r3, #96	; 0x60
 8008342:	d877      	bhi.n	8008434 <HAL_TIM_ConfigClockSource+0x16c>
 8008344:	2b50      	cmp	r3, #80	; 0x50
 8008346:	d03c      	beq.n	80083c2 <HAL_TIM_ConfigClockSource+0xfa>
 8008348:	2b50      	cmp	r3, #80	; 0x50
 800834a:	d873      	bhi.n	8008434 <HAL_TIM_ConfigClockSource+0x16c>
 800834c:	2b40      	cmp	r3, #64	; 0x40
 800834e:	d058      	beq.n	8008402 <HAL_TIM_ConfigClockSource+0x13a>
 8008350:	2b40      	cmp	r3, #64	; 0x40
 8008352:	d86f      	bhi.n	8008434 <HAL_TIM_ConfigClockSource+0x16c>
 8008354:	2b30      	cmp	r3, #48	; 0x30
 8008356:	d064      	beq.n	8008422 <HAL_TIM_ConfigClockSource+0x15a>
 8008358:	2b30      	cmp	r3, #48	; 0x30
 800835a:	d86b      	bhi.n	8008434 <HAL_TIM_ConfigClockSource+0x16c>
 800835c:	2b20      	cmp	r3, #32
 800835e:	d060      	beq.n	8008422 <HAL_TIM_ConfigClockSource+0x15a>
 8008360:	2b20      	cmp	r3, #32
 8008362:	d867      	bhi.n	8008434 <HAL_TIM_ConfigClockSource+0x16c>
 8008364:	2b00      	cmp	r3, #0
 8008366:	d05c      	beq.n	8008422 <HAL_TIM_ConfigClockSource+0x15a>
 8008368:	2b10      	cmp	r3, #16
 800836a:	d05a      	beq.n	8008422 <HAL_TIM_ConfigClockSource+0x15a>
 800836c:	e062      	b.n	8008434 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	6818      	ldr	r0, [r3, #0]
 8008372:	683b      	ldr	r3, [r7, #0]
 8008374:	6899      	ldr	r1, [r3, #8]
 8008376:	683b      	ldr	r3, [r7, #0]
 8008378:	685a      	ldr	r2, [r3, #4]
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	68db      	ldr	r3, [r3, #12]
 800837e:	f000 fcc1 	bl	8008d04 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	689b      	ldr	r3, [r3, #8]
 8008388:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800838a:	68bb      	ldr	r3, [r7, #8]
 800838c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008390:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	68ba      	ldr	r2, [r7, #8]
 8008398:	609a      	str	r2, [r3, #8]
      break;
 800839a:	e04f      	b.n	800843c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	6818      	ldr	r0, [r3, #0]
 80083a0:	683b      	ldr	r3, [r7, #0]
 80083a2:	6899      	ldr	r1, [r3, #8]
 80083a4:	683b      	ldr	r3, [r7, #0]
 80083a6:	685a      	ldr	r2, [r3, #4]
 80083a8:	683b      	ldr	r3, [r7, #0]
 80083aa:	68db      	ldr	r3, [r3, #12]
 80083ac:	f000 fcaa 	bl	8008d04 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	689a      	ldr	r2, [r3, #8]
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80083be:	609a      	str	r2, [r3, #8]
      break;
 80083c0:	e03c      	b.n	800843c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6818      	ldr	r0, [r3, #0]
 80083c6:	683b      	ldr	r3, [r7, #0]
 80083c8:	6859      	ldr	r1, [r3, #4]
 80083ca:	683b      	ldr	r3, [r7, #0]
 80083cc:	68db      	ldr	r3, [r3, #12]
 80083ce:	461a      	mov	r2, r3
 80083d0:	f000 fb68 	bl	8008aa4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	2150      	movs	r1, #80	; 0x50
 80083da:	4618      	mov	r0, r3
 80083dc:	f000 fc77 	bl	8008cce <TIM_ITRx_SetConfig>
      break;
 80083e0:	e02c      	b.n	800843c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	6818      	ldr	r0, [r3, #0]
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	6859      	ldr	r1, [r3, #4]
 80083ea:	683b      	ldr	r3, [r7, #0]
 80083ec:	68db      	ldr	r3, [r3, #12]
 80083ee:	461a      	mov	r2, r3
 80083f0:	f000 fbc4 	bl	8008b7c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	2160      	movs	r1, #96	; 0x60
 80083fa:	4618      	mov	r0, r3
 80083fc:	f000 fc67 	bl	8008cce <TIM_ITRx_SetConfig>
      break;
 8008400:	e01c      	b.n	800843c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	6818      	ldr	r0, [r3, #0]
 8008406:	683b      	ldr	r3, [r7, #0]
 8008408:	6859      	ldr	r1, [r3, #4]
 800840a:	683b      	ldr	r3, [r7, #0]
 800840c:	68db      	ldr	r3, [r3, #12]
 800840e:	461a      	mov	r2, r3
 8008410:	f000 fb48 	bl	8008aa4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	2140      	movs	r1, #64	; 0x40
 800841a:	4618      	mov	r0, r3
 800841c:	f000 fc57 	bl	8008cce <TIM_ITRx_SetConfig>
      break;
 8008420:	e00c      	b.n	800843c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681a      	ldr	r2, [r3, #0]
 8008426:	683b      	ldr	r3, [r7, #0]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	4619      	mov	r1, r3
 800842c:	4610      	mov	r0, r2
 800842e:	f000 fc4e 	bl	8008cce <TIM_ITRx_SetConfig>
      break;
 8008432:	e003      	b.n	800843c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008434:	2301      	movs	r3, #1
 8008436:	73fb      	strb	r3, [r7, #15]
      break;
 8008438:	e000      	b.n	800843c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800843a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2201      	movs	r2, #1
 8008440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2200      	movs	r2, #0
 8008448:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800844c:	7bfb      	ldrb	r3, [r7, #15]
}
 800844e:	4618      	mov	r0, r3
 8008450:	3710      	adds	r7, #16
 8008452:	46bd      	mov	sp, r7
 8008454:	bd80      	pop	{r7, pc}
	...

08008458 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008458:	b480      	push	{r7}
 800845a:	b085      	sub	sp, #20
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
 8008460:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8008462:	2300      	movs	r3, #0
 8008464:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8008466:	683b      	ldr	r3, [r7, #0]
 8008468:	2b0c      	cmp	r3, #12
 800846a:	d831      	bhi.n	80084d0 <HAL_TIM_ReadCapturedValue+0x78>
 800846c:	a201      	add	r2, pc, #4	; (adr r2, 8008474 <HAL_TIM_ReadCapturedValue+0x1c>)
 800846e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008472:	bf00      	nop
 8008474:	080084a9 	.word	0x080084a9
 8008478:	080084d1 	.word	0x080084d1
 800847c:	080084d1 	.word	0x080084d1
 8008480:	080084d1 	.word	0x080084d1
 8008484:	080084b3 	.word	0x080084b3
 8008488:	080084d1 	.word	0x080084d1
 800848c:	080084d1 	.word	0x080084d1
 8008490:	080084d1 	.word	0x080084d1
 8008494:	080084bd 	.word	0x080084bd
 8008498:	080084d1 	.word	0x080084d1
 800849c:	080084d1 	.word	0x080084d1
 80084a0:	080084d1 	.word	0x080084d1
 80084a4:	080084c7 	.word	0x080084c7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084ae:	60fb      	str	r3, [r7, #12]

      break;
 80084b0:	e00f      	b.n	80084d2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084b8:	60fb      	str	r3, [r7, #12]

      break;
 80084ba:	e00a      	b.n	80084d2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084c2:	60fb      	str	r3, [r7, #12]

      break;
 80084c4:	e005      	b.n	80084d2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084cc:	60fb      	str	r3, [r7, #12]

      break;
 80084ce:	e000      	b.n	80084d2 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80084d0:	bf00      	nop
  }

  return tmpreg;
 80084d2:	68fb      	ldr	r3, [r7, #12]
}
 80084d4:	4618      	mov	r0, r3
 80084d6:	3714      	adds	r7, #20
 80084d8:	46bd      	mov	sp, r7
 80084da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084de:	4770      	bx	lr

080084e0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80084e0:	b480      	push	{r7}
 80084e2:	b083      	sub	sp, #12
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80084e8:	bf00      	nop
 80084ea:	370c      	adds	r7, #12
 80084ec:	46bd      	mov	sp, r7
 80084ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f2:	4770      	bx	lr

080084f4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80084f4:	b480      	push	{r7}
 80084f6:	b083      	sub	sp, #12
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80084fc:	bf00      	nop
 80084fe:	370c      	adds	r7, #12
 8008500:	46bd      	mov	sp, r7
 8008502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008506:	4770      	bx	lr

08008508 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008508:	b480      	push	{r7}
 800850a:	b083      	sub	sp, #12
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008510:	bf00      	nop
 8008512:	370c      	adds	r7, #12
 8008514:	46bd      	mov	sp, r7
 8008516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851a:	4770      	bx	lr

0800851c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800851c:	b480      	push	{r7}
 800851e:	b085      	sub	sp, #20
 8008520:	af00      	add	r7, sp, #0
 8008522:	6078      	str	r0, [r7, #4]
 8008524:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	4a40      	ldr	r2, [pc, #256]	; (8008630 <TIM_Base_SetConfig+0x114>)
 8008530:	4293      	cmp	r3, r2
 8008532:	d013      	beq.n	800855c <TIM_Base_SetConfig+0x40>
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800853a:	d00f      	beq.n	800855c <TIM_Base_SetConfig+0x40>
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	4a3d      	ldr	r2, [pc, #244]	; (8008634 <TIM_Base_SetConfig+0x118>)
 8008540:	4293      	cmp	r3, r2
 8008542:	d00b      	beq.n	800855c <TIM_Base_SetConfig+0x40>
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	4a3c      	ldr	r2, [pc, #240]	; (8008638 <TIM_Base_SetConfig+0x11c>)
 8008548:	4293      	cmp	r3, r2
 800854a:	d007      	beq.n	800855c <TIM_Base_SetConfig+0x40>
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	4a3b      	ldr	r2, [pc, #236]	; (800863c <TIM_Base_SetConfig+0x120>)
 8008550:	4293      	cmp	r3, r2
 8008552:	d003      	beq.n	800855c <TIM_Base_SetConfig+0x40>
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	4a3a      	ldr	r2, [pc, #232]	; (8008640 <TIM_Base_SetConfig+0x124>)
 8008558:	4293      	cmp	r3, r2
 800855a:	d108      	bne.n	800856e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008562:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008564:	683b      	ldr	r3, [r7, #0]
 8008566:	685b      	ldr	r3, [r3, #4]
 8008568:	68fa      	ldr	r2, [r7, #12]
 800856a:	4313      	orrs	r3, r2
 800856c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	4a2f      	ldr	r2, [pc, #188]	; (8008630 <TIM_Base_SetConfig+0x114>)
 8008572:	4293      	cmp	r3, r2
 8008574:	d02b      	beq.n	80085ce <TIM_Base_SetConfig+0xb2>
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800857c:	d027      	beq.n	80085ce <TIM_Base_SetConfig+0xb2>
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	4a2c      	ldr	r2, [pc, #176]	; (8008634 <TIM_Base_SetConfig+0x118>)
 8008582:	4293      	cmp	r3, r2
 8008584:	d023      	beq.n	80085ce <TIM_Base_SetConfig+0xb2>
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	4a2b      	ldr	r2, [pc, #172]	; (8008638 <TIM_Base_SetConfig+0x11c>)
 800858a:	4293      	cmp	r3, r2
 800858c:	d01f      	beq.n	80085ce <TIM_Base_SetConfig+0xb2>
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	4a2a      	ldr	r2, [pc, #168]	; (800863c <TIM_Base_SetConfig+0x120>)
 8008592:	4293      	cmp	r3, r2
 8008594:	d01b      	beq.n	80085ce <TIM_Base_SetConfig+0xb2>
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	4a29      	ldr	r2, [pc, #164]	; (8008640 <TIM_Base_SetConfig+0x124>)
 800859a:	4293      	cmp	r3, r2
 800859c:	d017      	beq.n	80085ce <TIM_Base_SetConfig+0xb2>
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	4a28      	ldr	r2, [pc, #160]	; (8008644 <TIM_Base_SetConfig+0x128>)
 80085a2:	4293      	cmp	r3, r2
 80085a4:	d013      	beq.n	80085ce <TIM_Base_SetConfig+0xb2>
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	4a27      	ldr	r2, [pc, #156]	; (8008648 <TIM_Base_SetConfig+0x12c>)
 80085aa:	4293      	cmp	r3, r2
 80085ac:	d00f      	beq.n	80085ce <TIM_Base_SetConfig+0xb2>
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	4a26      	ldr	r2, [pc, #152]	; (800864c <TIM_Base_SetConfig+0x130>)
 80085b2:	4293      	cmp	r3, r2
 80085b4:	d00b      	beq.n	80085ce <TIM_Base_SetConfig+0xb2>
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	4a25      	ldr	r2, [pc, #148]	; (8008650 <TIM_Base_SetConfig+0x134>)
 80085ba:	4293      	cmp	r3, r2
 80085bc:	d007      	beq.n	80085ce <TIM_Base_SetConfig+0xb2>
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	4a24      	ldr	r2, [pc, #144]	; (8008654 <TIM_Base_SetConfig+0x138>)
 80085c2:	4293      	cmp	r3, r2
 80085c4:	d003      	beq.n	80085ce <TIM_Base_SetConfig+0xb2>
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	4a23      	ldr	r2, [pc, #140]	; (8008658 <TIM_Base_SetConfig+0x13c>)
 80085ca:	4293      	cmp	r3, r2
 80085cc:	d108      	bne.n	80085e0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80085d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80085d6:	683b      	ldr	r3, [r7, #0]
 80085d8:	68db      	ldr	r3, [r3, #12]
 80085da:	68fa      	ldr	r2, [r7, #12]
 80085dc:	4313      	orrs	r3, r2
 80085de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80085e6:	683b      	ldr	r3, [r7, #0]
 80085e8:	695b      	ldr	r3, [r3, #20]
 80085ea:	4313      	orrs	r3, r2
 80085ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	68fa      	ldr	r2, [r7, #12]
 80085f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80085f4:	683b      	ldr	r3, [r7, #0]
 80085f6:	689a      	ldr	r2, [r3, #8]
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80085fc:	683b      	ldr	r3, [r7, #0]
 80085fe:	681a      	ldr	r2, [r3, #0]
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	4a0a      	ldr	r2, [pc, #40]	; (8008630 <TIM_Base_SetConfig+0x114>)
 8008608:	4293      	cmp	r3, r2
 800860a:	d003      	beq.n	8008614 <TIM_Base_SetConfig+0xf8>
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	4a0c      	ldr	r2, [pc, #48]	; (8008640 <TIM_Base_SetConfig+0x124>)
 8008610:	4293      	cmp	r3, r2
 8008612:	d103      	bne.n	800861c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008614:	683b      	ldr	r3, [r7, #0]
 8008616:	691a      	ldr	r2, [r3, #16]
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2201      	movs	r2, #1
 8008620:	615a      	str	r2, [r3, #20]
}
 8008622:	bf00      	nop
 8008624:	3714      	adds	r7, #20
 8008626:	46bd      	mov	sp, r7
 8008628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800862c:	4770      	bx	lr
 800862e:	bf00      	nop
 8008630:	40010000 	.word	0x40010000
 8008634:	40000400 	.word	0x40000400
 8008638:	40000800 	.word	0x40000800
 800863c:	40000c00 	.word	0x40000c00
 8008640:	40010400 	.word	0x40010400
 8008644:	40014000 	.word	0x40014000
 8008648:	40014400 	.word	0x40014400
 800864c:	40014800 	.word	0x40014800
 8008650:	40001800 	.word	0x40001800
 8008654:	40001c00 	.word	0x40001c00
 8008658:	40002000 	.word	0x40002000

0800865c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800865c:	b480      	push	{r7}
 800865e:	b087      	sub	sp, #28
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
 8008664:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	6a1b      	ldr	r3, [r3, #32]
 800866a:	f023 0201 	bic.w	r2, r3, #1
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	6a1b      	ldr	r3, [r3, #32]
 8008676:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	685b      	ldr	r3, [r3, #4]
 800867c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	699b      	ldr	r3, [r3, #24]
 8008682:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800868a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	f023 0303 	bic.w	r3, r3, #3
 8008692:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008694:	683b      	ldr	r3, [r7, #0]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	68fa      	ldr	r2, [r7, #12]
 800869a:	4313      	orrs	r3, r2
 800869c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800869e:	697b      	ldr	r3, [r7, #20]
 80086a0:	f023 0302 	bic.w	r3, r3, #2
 80086a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80086a6:	683b      	ldr	r3, [r7, #0]
 80086a8:	689b      	ldr	r3, [r3, #8]
 80086aa:	697a      	ldr	r2, [r7, #20]
 80086ac:	4313      	orrs	r3, r2
 80086ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	4a20      	ldr	r2, [pc, #128]	; (8008734 <TIM_OC1_SetConfig+0xd8>)
 80086b4:	4293      	cmp	r3, r2
 80086b6:	d003      	beq.n	80086c0 <TIM_OC1_SetConfig+0x64>
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	4a1f      	ldr	r2, [pc, #124]	; (8008738 <TIM_OC1_SetConfig+0xdc>)
 80086bc:	4293      	cmp	r3, r2
 80086be:	d10c      	bne.n	80086da <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80086c0:	697b      	ldr	r3, [r7, #20]
 80086c2:	f023 0308 	bic.w	r3, r3, #8
 80086c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80086c8:	683b      	ldr	r3, [r7, #0]
 80086ca:	68db      	ldr	r3, [r3, #12]
 80086cc:	697a      	ldr	r2, [r7, #20]
 80086ce:	4313      	orrs	r3, r2
 80086d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80086d2:	697b      	ldr	r3, [r7, #20]
 80086d4:	f023 0304 	bic.w	r3, r3, #4
 80086d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	4a15      	ldr	r2, [pc, #84]	; (8008734 <TIM_OC1_SetConfig+0xd8>)
 80086de:	4293      	cmp	r3, r2
 80086e0:	d003      	beq.n	80086ea <TIM_OC1_SetConfig+0x8e>
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	4a14      	ldr	r2, [pc, #80]	; (8008738 <TIM_OC1_SetConfig+0xdc>)
 80086e6:	4293      	cmp	r3, r2
 80086e8:	d111      	bne.n	800870e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80086ea:	693b      	ldr	r3, [r7, #16]
 80086ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80086f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80086f2:	693b      	ldr	r3, [r7, #16]
 80086f4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80086f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	695b      	ldr	r3, [r3, #20]
 80086fe:	693a      	ldr	r2, [r7, #16]
 8008700:	4313      	orrs	r3, r2
 8008702:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008704:	683b      	ldr	r3, [r7, #0]
 8008706:	699b      	ldr	r3, [r3, #24]
 8008708:	693a      	ldr	r2, [r7, #16]
 800870a:	4313      	orrs	r3, r2
 800870c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	693a      	ldr	r2, [r7, #16]
 8008712:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	68fa      	ldr	r2, [r7, #12]
 8008718:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800871a:	683b      	ldr	r3, [r7, #0]
 800871c:	685a      	ldr	r2, [r3, #4]
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	697a      	ldr	r2, [r7, #20]
 8008726:	621a      	str	r2, [r3, #32]
}
 8008728:	bf00      	nop
 800872a:	371c      	adds	r7, #28
 800872c:	46bd      	mov	sp, r7
 800872e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008732:	4770      	bx	lr
 8008734:	40010000 	.word	0x40010000
 8008738:	40010400 	.word	0x40010400

0800873c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800873c:	b480      	push	{r7}
 800873e:	b087      	sub	sp, #28
 8008740:	af00      	add	r7, sp, #0
 8008742:	6078      	str	r0, [r7, #4]
 8008744:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	6a1b      	ldr	r3, [r3, #32]
 800874a:	f023 0210 	bic.w	r2, r3, #16
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	6a1b      	ldr	r3, [r3, #32]
 8008756:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	685b      	ldr	r3, [r3, #4]
 800875c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	699b      	ldr	r3, [r3, #24]
 8008762:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800876a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008772:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008774:	683b      	ldr	r3, [r7, #0]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	021b      	lsls	r3, r3, #8
 800877a:	68fa      	ldr	r2, [r7, #12]
 800877c:	4313      	orrs	r3, r2
 800877e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008780:	697b      	ldr	r3, [r7, #20]
 8008782:	f023 0320 	bic.w	r3, r3, #32
 8008786:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008788:	683b      	ldr	r3, [r7, #0]
 800878a:	689b      	ldr	r3, [r3, #8]
 800878c:	011b      	lsls	r3, r3, #4
 800878e:	697a      	ldr	r2, [r7, #20]
 8008790:	4313      	orrs	r3, r2
 8008792:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	4a22      	ldr	r2, [pc, #136]	; (8008820 <TIM_OC2_SetConfig+0xe4>)
 8008798:	4293      	cmp	r3, r2
 800879a:	d003      	beq.n	80087a4 <TIM_OC2_SetConfig+0x68>
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	4a21      	ldr	r2, [pc, #132]	; (8008824 <TIM_OC2_SetConfig+0xe8>)
 80087a0:	4293      	cmp	r3, r2
 80087a2:	d10d      	bne.n	80087c0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80087a4:	697b      	ldr	r3, [r7, #20]
 80087a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80087aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80087ac:	683b      	ldr	r3, [r7, #0]
 80087ae:	68db      	ldr	r3, [r3, #12]
 80087b0:	011b      	lsls	r3, r3, #4
 80087b2:	697a      	ldr	r2, [r7, #20]
 80087b4:	4313      	orrs	r3, r2
 80087b6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80087b8:	697b      	ldr	r3, [r7, #20]
 80087ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80087be:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	4a17      	ldr	r2, [pc, #92]	; (8008820 <TIM_OC2_SetConfig+0xe4>)
 80087c4:	4293      	cmp	r3, r2
 80087c6:	d003      	beq.n	80087d0 <TIM_OC2_SetConfig+0x94>
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	4a16      	ldr	r2, [pc, #88]	; (8008824 <TIM_OC2_SetConfig+0xe8>)
 80087cc:	4293      	cmp	r3, r2
 80087ce:	d113      	bne.n	80087f8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80087d0:	693b      	ldr	r3, [r7, #16]
 80087d2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80087d6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80087d8:	693b      	ldr	r3, [r7, #16]
 80087da:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80087de:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80087e0:	683b      	ldr	r3, [r7, #0]
 80087e2:	695b      	ldr	r3, [r3, #20]
 80087e4:	009b      	lsls	r3, r3, #2
 80087e6:	693a      	ldr	r2, [r7, #16]
 80087e8:	4313      	orrs	r3, r2
 80087ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80087ec:	683b      	ldr	r3, [r7, #0]
 80087ee:	699b      	ldr	r3, [r3, #24]
 80087f0:	009b      	lsls	r3, r3, #2
 80087f2:	693a      	ldr	r2, [r7, #16]
 80087f4:	4313      	orrs	r3, r2
 80087f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	693a      	ldr	r2, [r7, #16]
 80087fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	68fa      	ldr	r2, [r7, #12]
 8008802:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008804:	683b      	ldr	r3, [r7, #0]
 8008806:	685a      	ldr	r2, [r3, #4]
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	697a      	ldr	r2, [r7, #20]
 8008810:	621a      	str	r2, [r3, #32]
}
 8008812:	bf00      	nop
 8008814:	371c      	adds	r7, #28
 8008816:	46bd      	mov	sp, r7
 8008818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881c:	4770      	bx	lr
 800881e:	bf00      	nop
 8008820:	40010000 	.word	0x40010000
 8008824:	40010400 	.word	0x40010400

08008828 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008828:	b480      	push	{r7}
 800882a:	b087      	sub	sp, #28
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
 8008830:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	6a1b      	ldr	r3, [r3, #32]
 8008836:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6a1b      	ldr	r3, [r3, #32]
 8008842:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	685b      	ldr	r3, [r3, #4]
 8008848:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	69db      	ldr	r3, [r3, #28]
 800884e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008856:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	f023 0303 	bic.w	r3, r3, #3
 800885e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008860:	683b      	ldr	r3, [r7, #0]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	68fa      	ldr	r2, [r7, #12]
 8008866:	4313      	orrs	r3, r2
 8008868:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800886a:	697b      	ldr	r3, [r7, #20]
 800886c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008870:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008872:	683b      	ldr	r3, [r7, #0]
 8008874:	689b      	ldr	r3, [r3, #8]
 8008876:	021b      	lsls	r3, r3, #8
 8008878:	697a      	ldr	r2, [r7, #20]
 800887a:	4313      	orrs	r3, r2
 800887c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	4a21      	ldr	r2, [pc, #132]	; (8008908 <TIM_OC3_SetConfig+0xe0>)
 8008882:	4293      	cmp	r3, r2
 8008884:	d003      	beq.n	800888e <TIM_OC3_SetConfig+0x66>
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	4a20      	ldr	r2, [pc, #128]	; (800890c <TIM_OC3_SetConfig+0xe4>)
 800888a:	4293      	cmp	r3, r2
 800888c:	d10d      	bne.n	80088aa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800888e:	697b      	ldr	r3, [r7, #20]
 8008890:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008894:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008896:	683b      	ldr	r3, [r7, #0]
 8008898:	68db      	ldr	r3, [r3, #12]
 800889a:	021b      	lsls	r3, r3, #8
 800889c:	697a      	ldr	r2, [r7, #20]
 800889e:	4313      	orrs	r3, r2
 80088a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80088a2:	697b      	ldr	r3, [r7, #20]
 80088a4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80088a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	4a16      	ldr	r2, [pc, #88]	; (8008908 <TIM_OC3_SetConfig+0xe0>)
 80088ae:	4293      	cmp	r3, r2
 80088b0:	d003      	beq.n	80088ba <TIM_OC3_SetConfig+0x92>
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	4a15      	ldr	r2, [pc, #84]	; (800890c <TIM_OC3_SetConfig+0xe4>)
 80088b6:	4293      	cmp	r3, r2
 80088b8:	d113      	bne.n	80088e2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80088ba:	693b      	ldr	r3, [r7, #16]
 80088bc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80088c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80088c2:	693b      	ldr	r3, [r7, #16]
 80088c4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80088c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80088ca:	683b      	ldr	r3, [r7, #0]
 80088cc:	695b      	ldr	r3, [r3, #20]
 80088ce:	011b      	lsls	r3, r3, #4
 80088d0:	693a      	ldr	r2, [r7, #16]
 80088d2:	4313      	orrs	r3, r2
 80088d4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80088d6:	683b      	ldr	r3, [r7, #0]
 80088d8:	699b      	ldr	r3, [r3, #24]
 80088da:	011b      	lsls	r3, r3, #4
 80088dc:	693a      	ldr	r2, [r7, #16]
 80088de:	4313      	orrs	r3, r2
 80088e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	693a      	ldr	r2, [r7, #16]
 80088e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	68fa      	ldr	r2, [r7, #12]
 80088ec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80088ee:	683b      	ldr	r3, [r7, #0]
 80088f0:	685a      	ldr	r2, [r3, #4]
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	697a      	ldr	r2, [r7, #20]
 80088fa:	621a      	str	r2, [r3, #32]
}
 80088fc:	bf00      	nop
 80088fe:	371c      	adds	r7, #28
 8008900:	46bd      	mov	sp, r7
 8008902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008906:	4770      	bx	lr
 8008908:	40010000 	.word	0x40010000
 800890c:	40010400 	.word	0x40010400

08008910 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008910:	b480      	push	{r7}
 8008912:	b087      	sub	sp, #28
 8008914:	af00      	add	r7, sp, #0
 8008916:	6078      	str	r0, [r7, #4]
 8008918:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	6a1b      	ldr	r3, [r3, #32]
 800891e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	6a1b      	ldr	r3, [r3, #32]
 800892a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	685b      	ldr	r3, [r3, #4]
 8008930:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	69db      	ldr	r3, [r3, #28]
 8008936:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800893e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008946:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008948:	683b      	ldr	r3, [r7, #0]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	021b      	lsls	r3, r3, #8
 800894e:	68fa      	ldr	r2, [r7, #12]
 8008950:	4313      	orrs	r3, r2
 8008952:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008954:	693b      	ldr	r3, [r7, #16]
 8008956:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800895a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800895c:	683b      	ldr	r3, [r7, #0]
 800895e:	689b      	ldr	r3, [r3, #8]
 8008960:	031b      	lsls	r3, r3, #12
 8008962:	693a      	ldr	r2, [r7, #16]
 8008964:	4313      	orrs	r3, r2
 8008966:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	4a12      	ldr	r2, [pc, #72]	; (80089b4 <TIM_OC4_SetConfig+0xa4>)
 800896c:	4293      	cmp	r3, r2
 800896e:	d003      	beq.n	8008978 <TIM_OC4_SetConfig+0x68>
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	4a11      	ldr	r2, [pc, #68]	; (80089b8 <TIM_OC4_SetConfig+0xa8>)
 8008974:	4293      	cmp	r3, r2
 8008976:	d109      	bne.n	800898c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008978:	697b      	ldr	r3, [r7, #20]
 800897a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800897e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008980:	683b      	ldr	r3, [r7, #0]
 8008982:	695b      	ldr	r3, [r3, #20]
 8008984:	019b      	lsls	r3, r3, #6
 8008986:	697a      	ldr	r2, [r7, #20]
 8008988:	4313      	orrs	r3, r2
 800898a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	697a      	ldr	r2, [r7, #20]
 8008990:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	68fa      	ldr	r2, [r7, #12]
 8008996:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008998:	683b      	ldr	r3, [r7, #0]
 800899a:	685a      	ldr	r2, [r3, #4]
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	693a      	ldr	r2, [r7, #16]
 80089a4:	621a      	str	r2, [r3, #32]
}
 80089a6:	bf00      	nop
 80089a8:	371c      	adds	r7, #28
 80089aa:	46bd      	mov	sp, r7
 80089ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b0:	4770      	bx	lr
 80089b2:	bf00      	nop
 80089b4:	40010000 	.word	0x40010000
 80089b8:	40010400 	.word	0x40010400

080089bc <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80089bc:	b480      	push	{r7}
 80089be:	b087      	sub	sp, #28
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	60f8      	str	r0, [r7, #12]
 80089c4:	60b9      	str	r1, [r7, #8]
 80089c6:	607a      	str	r2, [r7, #4]
 80089c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	6a1b      	ldr	r3, [r3, #32]
 80089ce:	f023 0201 	bic.w	r2, r3, #1
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	699b      	ldr	r3, [r3, #24]
 80089da:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	6a1b      	ldr	r3, [r3, #32]
 80089e0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	4a28      	ldr	r2, [pc, #160]	; (8008a88 <TIM_TI1_SetConfig+0xcc>)
 80089e6:	4293      	cmp	r3, r2
 80089e8:	d01b      	beq.n	8008a22 <TIM_TI1_SetConfig+0x66>
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80089f0:	d017      	beq.n	8008a22 <TIM_TI1_SetConfig+0x66>
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	4a25      	ldr	r2, [pc, #148]	; (8008a8c <TIM_TI1_SetConfig+0xd0>)
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d013      	beq.n	8008a22 <TIM_TI1_SetConfig+0x66>
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	4a24      	ldr	r2, [pc, #144]	; (8008a90 <TIM_TI1_SetConfig+0xd4>)
 80089fe:	4293      	cmp	r3, r2
 8008a00:	d00f      	beq.n	8008a22 <TIM_TI1_SetConfig+0x66>
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	4a23      	ldr	r2, [pc, #140]	; (8008a94 <TIM_TI1_SetConfig+0xd8>)
 8008a06:	4293      	cmp	r3, r2
 8008a08:	d00b      	beq.n	8008a22 <TIM_TI1_SetConfig+0x66>
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	4a22      	ldr	r2, [pc, #136]	; (8008a98 <TIM_TI1_SetConfig+0xdc>)
 8008a0e:	4293      	cmp	r3, r2
 8008a10:	d007      	beq.n	8008a22 <TIM_TI1_SetConfig+0x66>
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	4a21      	ldr	r2, [pc, #132]	; (8008a9c <TIM_TI1_SetConfig+0xe0>)
 8008a16:	4293      	cmp	r3, r2
 8008a18:	d003      	beq.n	8008a22 <TIM_TI1_SetConfig+0x66>
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	4a20      	ldr	r2, [pc, #128]	; (8008aa0 <TIM_TI1_SetConfig+0xe4>)
 8008a1e:	4293      	cmp	r3, r2
 8008a20:	d101      	bne.n	8008a26 <TIM_TI1_SetConfig+0x6a>
 8008a22:	2301      	movs	r3, #1
 8008a24:	e000      	b.n	8008a28 <TIM_TI1_SetConfig+0x6c>
 8008a26:	2300      	movs	r3, #0
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d008      	beq.n	8008a3e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008a2c:	697b      	ldr	r3, [r7, #20]
 8008a2e:	f023 0303 	bic.w	r3, r3, #3
 8008a32:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008a34:	697a      	ldr	r2, [r7, #20]
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	4313      	orrs	r3, r2
 8008a3a:	617b      	str	r3, [r7, #20]
 8008a3c:	e003      	b.n	8008a46 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008a3e:	697b      	ldr	r3, [r7, #20]
 8008a40:	f043 0301 	orr.w	r3, r3, #1
 8008a44:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008a46:	697b      	ldr	r3, [r7, #20]
 8008a48:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008a4c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008a4e:	683b      	ldr	r3, [r7, #0]
 8008a50:	011b      	lsls	r3, r3, #4
 8008a52:	b2db      	uxtb	r3, r3
 8008a54:	697a      	ldr	r2, [r7, #20]
 8008a56:	4313      	orrs	r3, r2
 8008a58:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008a5a:	693b      	ldr	r3, [r7, #16]
 8008a5c:	f023 030a 	bic.w	r3, r3, #10
 8008a60:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008a62:	68bb      	ldr	r3, [r7, #8]
 8008a64:	f003 030a 	and.w	r3, r3, #10
 8008a68:	693a      	ldr	r2, [r7, #16]
 8008a6a:	4313      	orrs	r3, r2
 8008a6c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	697a      	ldr	r2, [r7, #20]
 8008a72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	693a      	ldr	r2, [r7, #16]
 8008a78:	621a      	str	r2, [r3, #32]
}
 8008a7a:	bf00      	nop
 8008a7c:	371c      	adds	r7, #28
 8008a7e:	46bd      	mov	sp, r7
 8008a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a84:	4770      	bx	lr
 8008a86:	bf00      	nop
 8008a88:	40010000 	.word	0x40010000
 8008a8c:	40000400 	.word	0x40000400
 8008a90:	40000800 	.word	0x40000800
 8008a94:	40000c00 	.word	0x40000c00
 8008a98:	40010400 	.word	0x40010400
 8008a9c:	40014000 	.word	0x40014000
 8008aa0:	40001800 	.word	0x40001800

08008aa4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008aa4:	b480      	push	{r7}
 8008aa6:	b087      	sub	sp, #28
 8008aa8:	af00      	add	r7, sp, #0
 8008aaa:	60f8      	str	r0, [r7, #12]
 8008aac:	60b9      	str	r1, [r7, #8]
 8008aae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	6a1b      	ldr	r3, [r3, #32]
 8008ab4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	6a1b      	ldr	r3, [r3, #32]
 8008aba:	f023 0201 	bic.w	r2, r3, #1
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	699b      	ldr	r3, [r3, #24]
 8008ac6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008ac8:	693b      	ldr	r3, [r7, #16]
 8008aca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008ace:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	011b      	lsls	r3, r3, #4
 8008ad4:	693a      	ldr	r2, [r7, #16]
 8008ad6:	4313      	orrs	r3, r2
 8008ad8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008ada:	697b      	ldr	r3, [r7, #20]
 8008adc:	f023 030a 	bic.w	r3, r3, #10
 8008ae0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008ae2:	697a      	ldr	r2, [r7, #20]
 8008ae4:	68bb      	ldr	r3, [r7, #8]
 8008ae6:	4313      	orrs	r3, r2
 8008ae8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	693a      	ldr	r2, [r7, #16]
 8008aee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	697a      	ldr	r2, [r7, #20]
 8008af4:	621a      	str	r2, [r3, #32]
}
 8008af6:	bf00      	nop
 8008af8:	371c      	adds	r7, #28
 8008afa:	46bd      	mov	sp, r7
 8008afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b00:	4770      	bx	lr

08008b02 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008b02:	b480      	push	{r7}
 8008b04:	b087      	sub	sp, #28
 8008b06:	af00      	add	r7, sp, #0
 8008b08:	60f8      	str	r0, [r7, #12]
 8008b0a:	60b9      	str	r1, [r7, #8]
 8008b0c:	607a      	str	r2, [r7, #4]
 8008b0e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	6a1b      	ldr	r3, [r3, #32]
 8008b14:	f023 0210 	bic.w	r2, r3, #16
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	699b      	ldr	r3, [r3, #24]
 8008b20:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	6a1b      	ldr	r3, [r3, #32]
 8008b26:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008b28:	697b      	ldr	r3, [r7, #20]
 8008b2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b2e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	021b      	lsls	r3, r3, #8
 8008b34:	697a      	ldr	r2, [r7, #20]
 8008b36:	4313      	orrs	r3, r2
 8008b38:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008b3a:	697b      	ldr	r3, [r7, #20]
 8008b3c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008b40:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008b42:	683b      	ldr	r3, [r7, #0]
 8008b44:	031b      	lsls	r3, r3, #12
 8008b46:	b29b      	uxth	r3, r3
 8008b48:	697a      	ldr	r2, [r7, #20]
 8008b4a:	4313      	orrs	r3, r2
 8008b4c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008b4e:	693b      	ldr	r3, [r7, #16]
 8008b50:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008b54:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008b56:	68bb      	ldr	r3, [r7, #8]
 8008b58:	011b      	lsls	r3, r3, #4
 8008b5a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8008b5e:	693a      	ldr	r2, [r7, #16]
 8008b60:	4313      	orrs	r3, r2
 8008b62:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	697a      	ldr	r2, [r7, #20]
 8008b68:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	693a      	ldr	r2, [r7, #16]
 8008b6e:	621a      	str	r2, [r3, #32]
}
 8008b70:	bf00      	nop
 8008b72:	371c      	adds	r7, #28
 8008b74:	46bd      	mov	sp, r7
 8008b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7a:	4770      	bx	lr

08008b7c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008b7c:	b480      	push	{r7}
 8008b7e:	b087      	sub	sp, #28
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	60f8      	str	r0, [r7, #12]
 8008b84:	60b9      	str	r1, [r7, #8]
 8008b86:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	6a1b      	ldr	r3, [r3, #32]
 8008b8c:	f023 0210 	bic.w	r2, r3, #16
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	699b      	ldr	r3, [r3, #24]
 8008b98:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	6a1b      	ldr	r3, [r3, #32]
 8008b9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008ba0:	697b      	ldr	r3, [r7, #20]
 8008ba2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008ba6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	031b      	lsls	r3, r3, #12
 8008bac:	697a      	ldr	r2, [r7, #20]
 8008bae:	4313      	orrs	r3, r2
 8008bb0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008bb2:	693b      	ldr	r3, [r7, #16]
 8008bb4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008bb8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008bba:	68bb      	ldr	r3, [r7, #8]
 8008bbc:	011b      	lsls	r3, r3, #4
 8008bbe:	693a      	ldr	r2, [r7, #16]
 8008bc0:	4313      	orrs	r3, r2
 8008bc2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	697a      	ldr	r2, [r7, #20]
 8008bc8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	693a      	ldr	r2, [r7, #16]
 8008bce:	621a      	str	r2, [r3, #32]
}
 8008bd0:	bf00      	nop
 8008bd2:	371c      	adds	r7, #28
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bda:	4770      	bx	lr

08008bdc <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008bdc:	b480      	push	{r7}
 8008bde:	b087      	sub	sp, #28
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	60f8      	str	r0, [r7, #12]
 8008be4:	60b9      	str	r1, [r7, #8]
 8008be6:	607a      	str	r2, [r7, #4]
 8008be8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	6a1b      	ldr	r3, [r3, #32]
 8008bee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	69db      	ldr	r3, [r3, #28]
 8008bfa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	6a1b      	ldr	r3, [r3, #32]
 8008c00:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008c02:	697b      	ldr	r3, [r7, #20]
 8008c04:	f023 0303 	bic.w	r3, r3, #3
 8008c08:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8008c0a:	697a      	ldr	r2, [r7, #20]
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	4313      	orrs	r3, r2
 8008c10:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008c12:	697b      	ldr	r3, [r7, #20]
 8008c14:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008c18:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008c1a:	683b      	ldr	r3, [r7, #0]
 8008c1c:	011b      	lsls	r3, r3, #4
 8008c1e:	b2db      	uxtb	r3, r3
 8008c20:	697a      	ldr	r2, [r7, #20]
 8008c22:	4313      	orrs	r3, r2
 8008c24:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008c26:	693b      	ldr	r3, [r7, #16]
 8008c28:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8008c2c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008c2e:	68bb      	ldr	r3, [r7, #8]
 8008c30:	021b      	lsls	r3, r3, #8
 8008c32:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8008c36:	693a      	ldr	r2, [r7, #16]
 8008c38:	4313      	orrs	r3, r2
 8008c3a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	697a      	ldr	r2, [r7, #20]
 8008c40:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	693a      	ldr	r2, [r7, #16]
 8008c46:	621a      	str	r2, [r3, #32]
}
 8008c48:	bf00      	nop
 8008c4a:	371c      	adds	r7, #28
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c52:	4770      	bx	lr

08008c54 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008c54:	b480      	push	{r7}
 8008c56:	b087      	sub	sp, #28
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	60f8      	str	r0, [r7, #12]
 8008c5c:	60b9      	str	r1, [r7, #8]
 8008c5e:	607a      	str	r2, [r7, #4]
 8008c60:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	6a1b      	ldr	r3, [r3, #32]
 8008c66:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	69db      	ldr	r3, [r3, #28]
 8008c72:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	6a1b      	ldr	r3, [r3, #32]
 8008c78:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008c7a:	697b      	ldr	r3, [r7, #20]
 8008c7c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008c80:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	021b      	lsls	r3, r3, #8
 8008c86:	697a      	ldr	r2, [r7, #20]
 8008c88:	4313      	orrs	r3, r2
 8008c8a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008c8c:	697b      	ldr	r3, [r7, #20]
 8008c8e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008c92:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008c94:	683b      	ldr	r3, [r7, #0]
 8008c96:	031b      	lsls	r3, r3, #12
 8008c98:	b29b      	uxth	r3, r3
 8008c9a:	697a      	ldr	r2, [r7, #20]
 8008c9c:	4313      	orrs	r3, r2
 8008c9e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008ca0:	693b      	ldr	r3, [r7, #16]
 8008ca2:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8008ca6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008ca8:	68bb      	ldr	r3, [r7, #8]
 8008caa:	031b      	lsls	r3, r3, #12
 8008cac:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8008cb0:	693a      	ldr	r2, [r7, #16]
 8008cb2:	4313      	orrs	r3, r2
 8008cb4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	697a      	ldr	r2, [r7, #20]
 8008cba:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	693a      	ldr	r2, [r7, #16]
 8008cc0:	621a      	str	r2, [r3, #32]
}
 8008cc2:	bf00      	nop
 8008cc4:	371c      	adds	r7, #28
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ccc:	4770      	bx	lr

08008cce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008cce:	b480      	push	{r7}
 8008cd0:	b085      	sub	sp, #20
 8008cd2:	af00      	add	r7, sp, #0
 8008cd4:	6078      	str	r0, [r7, #4]
 8008cd6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	689b      	ldr	r3, [r3, #8]
 8008cdc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008ce4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008ce6:	683a      	ldr	r2, [r7, #0]
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	4313      	orrs	r3, r2
 8008cec:	f043 0307 	orr.w	r3, r3, #7
 8008cf0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	68fa      	ldr	r2, [r7, #12]
 8008cf6:	609a      	str	r2, [r3, #8]
}
 8008cf8:	bf00      	nop
 8008cfa:	3714      	adds	r7, #20
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d02:	4770      	bx	lr

08008d04 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008d04:	b480      	push	{r7}
 8008d06:	b087      	sub	sp, #28
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	60f8      	str	r0, [r7, #12]
 8008d0c:	60b9      	str	r1, [r7, #8]
 8008d0e:	607a      	str	r2, [r7, #4]
 8008d10:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	689b      	ldr	r3, [r3, #8]
 8008d16:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008d18:	697b      	ldr	r3, [r7, #20]
 8008d1a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008d1e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008d20:	683b      	ldr	r3, [r7, #0]
 8008d22:	021a      	lsls	r2, r3, #8
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	431a      	orrs	r2, r3
 8008d28:	68bb      	ldr	r3, [r7, #8]
 8008d2a:	4313      	orrs	r3, r2
 8008d2c:	697a      	ldr	r2, [r7, #20]
 8008d2e:	4313      	orrs	r3, r2
 8008d30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	697a      	ldr	r2, [r7, #20]
 8008d36:	609a      	str	r2, [r3, #8]
}
 8008d38:	bf00      	nop
 8008d3a:	371c      	adds	r7, #28
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d42:	4770      	bx	lr

08008d44 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008d44:	b480      	push	{r7}
 8008d46:	b087      	sub	sp, #28
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	60f8      	str	r0, [r7, #12]
 8008d4c:	60b9      	str	r1, [r7, #8]
 8008d4e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008d50:	68bb      	ldr	r3, [r7, #8]
 8008d52:	f003 031f 	and.w	r3, r3, #31
 8008d56:	2201      	movs	r2, #1
 8008d58:	fa02 f303 	lsl.w	r3, r2, r3
 8008d5c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	6a1a      	ldr	r2, [r3, #32]
 8008d62:	697b      	ldr	r3, [r7, #20]
 8008d64:	43db      	mvns	r3, r3
 8008d66:	401a      	ands	r2, r3
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	6a1a      	ldr	r2, [r3, #32]
 8008d70:	68bb      	ldr	r3, [r7, #8]
 8008d72:	f003 031f 	and.w	r3, r3, #31
 8008d76:	6879      	ldr	r1, [r7, #4]
 8008d78:	fa01 f303 	lsl.w	r3, r1, r3
 8008d7c:	431a      	orrs	r2, r3
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	621a      	str	r2, [r3, #32]
}
 8008d82:	bf00      	nop
 8008d84:	371c      	adds	r7, #28
 8008d86:	46bd      	mov	sp, r7
 8008d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8c:	4770      	bx	lr
	...

08008d90 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008d90:	b480      	push	{r7}
 8008d92:	b085      	sub	sp, #20
 8008d94:	af00      	add	r7, sp, #0
 8008d96:	6078      	str	r0, [r7, #4]
 8008d98:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008da0:	2b01      	cmp	r3, #1
 8008da2:	d101      	bne.n	8008da8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008da4:	2302      	movs	r3, #2
 8008da6:	e05a      	b.n	8008e5e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	2201      	movs	r2, #1
 8008dac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2202      	movs	r2, #2
 8008db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	685b      	ldr	r3, [r3, #4]
 8008dbe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	689b      	ldr	r3, [r3, #8]
 8008dc6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008dce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008dd0:	683b      	ldr	r3, [r7, #0]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	68fa      	ldr	r2, [r7, #12]
 8008dd6:	4313      	orrs	r3, r2
 8008dd8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	68fa      	ldr	r2, [r7, #12]
 8008de0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	4a21      	ldr	r2, [pc, #132]	; (8008e6c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008de8:	4293      	cmp	r3, r2
 8008dea:	d022      	beq.n	8008e32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008df4:	d01d      	beq.n	8008e32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	4a1d      	ldr	r2, [pc, #116]	; (8008e70 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008dfc:	4293      	cmp	r3, r2
 8008dfe:	d018      	beq.n	8008e32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	4a1b      	ldr	r2, [pc, #108]	; (8008e74 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008e06:	4293      	cmp	r3, r2
 8008e08:	d013      	beq.n	8008e32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	4a1a      	ldr	r2, [pc, #104]	; (8008e78 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008e10:	4293      	cmp	r3, r2
 8008e12:	d00e      	beq.n	8008e32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	4a18      	ldr	r2, [pc, #96]	; (8008e7c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008e1a:	4293      	cmp	r3, r2
 8008e1c:	d009      	beq.n	8008e32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	4a17      	ldr	r2, [pc, #92]	; (8008e80 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008e24:	4293      	cmp	r3, r2
 8008e26:	d004      	beq.n	8008e32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	4a15      	ldr	r2, [pc, #84]	; (8008e84 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008e2e:	4293      	cmp	r3, r2
 8008e30:	d10c      	bne.n	8008e4c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008e32:	68bb      	ldr	r3, [r7, #8]
 8008e34:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008e38:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008e3a:	683b      	ldr	r3, [r7, #0]
 8008e3c:	685b      	ldr	r3, [r3, #4]
 8008e3e:	68ba      	ldr	r2, [r7, #8]
 8008e40:	4313      	orrs	r3, r2
 8008e42:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	68ba      	ldr	r2, [r7, #8]
 8008e4a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	2201      	movs	r2, #1
 8008e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	2200      	movs	r2, #0
 8008e58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008e5c:	2300      	movs	r3, #0
}
 8008e5e:	4618      	mov	r0, r3
 8008e60:	3714      	adds	r7, #20
 8008e62:	46bd      	mov	sp, r7
 8008e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e68:	4770      	bx	lr
 8008e6a:	bf00      	nop
 8008e6c:	40010000 	.word	0x40010000
 8008e70:	40000400 	.word	0x40000400
 8008e74:	40000800 	.word	0x40000800
 8008e78:	40000c00 	.word	0x40000c00
 8008e7c:	40010400 	.word	0x40010400
 8008e80:	40014000 	.word	0x40014000
 8008e84:	40001800 	.word	0x40001800

08008e88 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008e88:	b480      	push	{r7}
 8008e8a:	b085      	sub	sp, #20
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6078      	str	r0, [r7, #4]
 8008e90:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008e92:	2300      	movs	r3, #0
 8008e94:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008e9c:	2b01      	cmp	r3, #1
 8008e9e:	d101      	bne.n	8008ea4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008ea0:	2302      	movs	r3, #2
 8008ea2:	e03d      	b.n	8008f20 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	2201      	movs	r2, #1
 8008ea8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	68db      	ldr	r3, [r3, #12]
 8008eb6:	4313      	orrs	r3, r2
 8008eb8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008ec0:	683b      	ldr	r3, [r7, #0]
 8008ec2:	689b      	ldr	r3, [r3, #8]
 8008ec4:	4313      	orrs	r3, r2
 8008ec6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	685b      	ldr	r3, [r3, #4]
 8008ed2:	4313      	orrs	r3, r2
 8008ed4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008edc:	683b      	ldr	r3, [r7, #0]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	4313      	orrs	r3, r2
 8008ee2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008eea:	683b      	ldr	r3, [r7, #0]
 8008eec:	691b      	ldr	r3, [r3, #16]
 8008eee:	4313      	orrs	r3, r2
 8008ef0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	695b      	ldr	r3, [r3, #20]
 8008efc:	4313      	orrs	r3, r2
 8008efe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008f06:	683b      	ldr	r3, [r7, #0]
 8008f08:	69db      	ldr	r3, [r3, #28]
 8008f0a:	4313      	orrs	r3, r2
 8008f0c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	68fa      	ldr	r2, [r7, #12]
 8008f14:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	2200      	movs	r2, #0
 8008f1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008f1e:	2300      	movs	r3, #0
}
 8008f20:	4618      	mov	r0, r3
 8008f22:	3714      	adds	r7, #20
 8008f24:	46bd      	mov	sp, r7
 8008f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2a:	4770      	bx	lr

08008f2c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008f2c:	b480      	push	{r7}
 8008f2e:	b083      	sub	sp, #12
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008f34:	bf00      	nop
 8008f36:	370c      	adds	r7, #12
 8008f38:	46bd      	mov	sp, r7
 8008f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f3e:	4770      	bx	lr

08008f40 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008f40:	b480      	push	{r7}
 8008f42:	b083      	sub	sp, #12
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008f48:	bf00      	nop
 8008f4a:	370c      	adds	r7, #12
 8008f4c:	46bd      	mov	sp, r7
 8008f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f52:	4770      	bx	lr

08008f54 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008f54:	b580      	push	{r7, lr}
 8008f56:	b082      	sub	sp, #8
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d101      	bne.n	8008f66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008f62:	2301      	movs	r3, #1
 8008f64:	e03f      	b.n	8008fe6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008f6c:	b2db      	uxtb	r3, r3
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d106      	bne.n	8008f80 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	2200      	movs	r2, #0
 8008f76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008f7a:	6878      	ldr	r0, [r7, #4]
 8008f7c:	f7f9 feae 	bl	8002cdc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2224      	movs	r2, #36	; 0x24
 8008f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	68da      	ldr	r2, [r3, #12]
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008f96:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008f98:	6878      	ldr	r0, [r7, #4]
 8008f9a:	f000 fddf 	bl	8009b5c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	691a      	ldr	r2, [r3, #16]
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008fac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	695a      	ldr	r2, [r3, #20]
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008fbc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	68da      	ldr	r2, [r3, #12]
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008fcc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	2200      	movs	r2, #0
 8008fd2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	2220      	movs	r2, #32
 8008fd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	2220      	movs	r2, #32
 8008fe0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008fe4:	2300      	movs	r3, #0
}
 8008fe6:	4618      	mov	r0, r3
 8008fe8:	3708      	adds	r7, #8
 8008fea:	46bd      	mov	sp, r7
 8008fec:	bd80      	pop	{r7, pc}

08008fee <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008fee:	b580      	push	{r7, lr}
 8008ff0:	b08a      	sub	sp, #40	; 0x28
 8008ff2:	af02      	add	r7, sp, #8
 8008ff4:	60f8      	str	r0, [r7, #12]
 8008ff6:	60b9      	str	r1, [r7, #8]
 8008ff8:	603b      	str	r3, [r7, #0]
 8008ffa:	4613      	mov	r3, r2
 8008ffc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008ffe:	2300      	movs	r3, #0
 8009000:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009008:	b2db      	uxtb	r3, r3
 800900a:	2b20      	cmp	r3, #32
 800900c:	d17c      	bne.n	8009108 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800900e:	68bb      	ldr	r3, [r7, #8]
 8009010:	2b00      	cmp	r3, #0
 8009012:	d002      	beq.n	800901a <HAL_UART_Transmit+0x2c>
 8009014:	88fb      	ldrh	r3, [r7, #6]
 8009016:	2b00      	cmp	r3, #0
 8009018:	d101      	bne.n	800901e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800901a:	2301      	movs	r3, #1
 800901c:	e075      	b.n	800910a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009024:	2b01      	cmp	r3, #1
 8009026:	d101      	bne.n	800902c <HAL_UART_Transmit+0x3e>
 8009028:	2302      	movs	r3, #2
 800902a:	e06e      	b.n	800910a <HAL_UART_Transmit+0x11c>
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	2201      	movs	r2, #1
 8009030:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	2200      	movs	r2, #0
 8009038:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	2221      	movs	r2, #33	; 0x21
 800903e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009042:	f7f9 ffbb 	bl	8002fbc <HAL_GetTick>
 8009046:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	88fa      	ldrh	r2, [r7, #6]
 800904c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	88fa      	ldrh	r2, [r7, #6]
 8009052:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	689b      	ldr	r3, [r3, #8]
 8009058:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800905c:	d108      	bne.n	8009070 <HAL_UART_Transmit+0x82>
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	691b      	ldr	r3, [r3, #16]
 8009062:	2b00      	cmp	r3, #0
 8009064:	d104      	bne.n	8009070 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8009066:	2300      	movs	r3, #0
 8009068:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800906a:	68bb      	ldr	r3, [r7, #8]
 800906c:	61bb      	str	r3, [r7, #24]
 800906e:	e003      	b.n	8009078 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009074:	2300      	movs	r3, #0
 8009076:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	2200      	movs	r2, #0
 800907c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8009080:	e02a      	b.n	80090d8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009082:	683b      	ldr	r3, [r7, #0]
 8009084:	9300      	str	r3, [sp, #0]
 8009086:	697b      	ldr	r3, [r7, #20]
 8009088:	2200      	movs	r2, #0
 800908a:	2180      	movs	r1, #128	; 0x80
 800908c:	68f8      	ldr	r0, [r7, #12]
 800908e:	f000 fb1f 	bl	80096d0 <UART_WaitOnFlagUntilTimeout>
 8009092:	4603      	mov	r3, r0
 8009094:	2b00      	cmp	r3, #0
 8009096:	d001      	beq.n	800909c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8009098:	2303      	movs	r3, #3
 800909a:	e036      	b.n	800910a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800909c:	69fb      	ldr	r3, [r7, #28]
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d10b      	bne.n	80090ba <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80090a2:	69bb      	ldr	r3, [r7, #24]
 80090a4:	881b      	ldrh	r3, [r3, #0]
 80090a6:	461a      	mov	r2, r3
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80090b0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80090b2:	69bb      	ldr	r3, [r7, #24]
 80090b4:	3302      	adds	r3, #2
 80090b6:	61bb      	str	r3, [r7, #24]
 80090b8:	e007      	b.n	80090ca <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80090ba:	69fb      	ldr	r3, [r7, #28]
 80090bc:	781a      	ldrb	r2, [r3, #0]
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80090c4:	69fb      	ldr	r3, [r7, #28]
 80090c6:	3301      	adds	r3, #1
 80090c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80090ce:	b29b      	uxth	r3, r3
 80090d0:	3b01      	subs	r3, #1
 80090d2:	b29a      	uxth	r2, r3
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80090dc:	b29b      	uxth	r3, r3
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d1cf      	bne.n	8009082 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80090e2:	683b      	ldr	r3, [r7, #0]
 80090e4:	9300      	str	r3, [sp, #0]
 80090e6:	697b      	ldr	r3, [r7, #20]
 80090e8:	2200      	movs	r2, #0
 80090ea:	2140      	movs	r1, #64	; 0x40
 80090ec:	68f8      	ldr	r0, [r7, #12]
 80090ee:	f000 faef 	bl	80096d0 <UART_WaitOnFlagUntilTimeout>
 80090f2:	4603      	mov	r3, r0
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d001      	beq.n	80090fc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80090f8:	2303      	movs	r3, #3
 80090fa:	e006      	b.n	800910a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	2220      	movs	r2, #32
 8009100:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8009104:	2300      	movs	r3, #0
 8009106:	e000      	b.n	800910a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8009108:	2302      	movs	r3, #2
  }
}
 800910a:	4618      	mov	r0, r3
 800910c:	3720      	adds	r7, #32
 800910e:	46bd      	mov	sp, r7
 8009110:	bd80      	pop	{r7, pc}

08009112 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009112:	b580      	push	{r7, lr}
 8009114:	b084      	sub	sp, #16
 8009116:	af00      	add	r7, sp, #0
 8009118:	60f8      	str	r0, [r7, #12]
 800911a:	60b9      	str	r1, [r7, #8]
 800911c:	4613      	mov	r3, r2
 800911e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009126:	b2db      	uxtb	r3, r3
 8009128:	2b20      	cmp	r3, #32
 800912a:	d11d      	bne.n	8009168 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800912c:	68bb      	ldr	r3, [r7, #8]
 800912e:	2b00      	cmp	r3, #0
 8009130:	d002      	beq.n	8009138 <HAL_UART_Receive_IT+0x26>
 8009132:	88fb      	ldrh	r3, [r7, #6]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d101      	bne.n	800913c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8009138:	2301      	movs	r3, #1
 800913a:	e016      	b.n	800916a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009142:	2b01      	cmp	r3, #1
 8009144:	d101      	bne.n	800914a <HAL_UART_Receive_IT+0x38>
 8009146:	2302      	movs	r3, #2
 8009148:	e00f      	b.n	800916a <HAL_UART_Receive_IT+0x58>
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	2201      	movs	r2, #1
 800914e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	2200      	movs	r2, #0
 8009156:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009158:	88fb      	ldrh	r3, [r7, #6]
 800915a:	461a      	mov	r2, r3
 800915c:	68b9      	ldr	r1, [r7, #8]
 800915e:	68f8      	ldr	r0, [r7, #12]
 8009160:	f000 fb24 	bl	80097ac <UART_Start_Receive_IT>
 8009164:	4603      	mov	r3, r0
 8009166:	e000      	b.n	800916a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8009168:	2302      	movs	r3, #2
  }
}
 800916a:	4618      	mov	r0, r3
 800916c:	3710      	adds	r7, #16
 800916e:	46bd      	mov	sp, r7
 8009170:	bd80      	pop	{r7, pc}
	...

08009174 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009174:	b580      	push	{r7, lr}
 8009176:	b0ba      	sub	sp, #232	; 0xe8
 8009178:	af00      	add	r7, sp, #0
 800917a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	68db      	ldr	r3, [r3, #12]
 800918c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	695b      	ldr	r3, [r3, #20]
 8009196:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800919a:	2300      	movs	r3, #0
 800919c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80091a0:	2300      	movs	r3, #0
 80091a2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80091a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80091aa:	f003 030f 	and.w	r3, r3, #15
 80091ae:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80091b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d10f      	bne.n	80091da <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80091ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80091be:	f003 0320 	and.w	r3, r3, #32
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d009      	beq.n	80091da <HAL_UART_IRQHandler+0x66>
 80091c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80091ca:	f003 0320 	and.w	r3, r3, #32
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d003      	beq.n	80091da <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80091d2:	6878      	ldr	r0, [r7, #4]
 80091d4:	f000 fc07 	bl	80099e6 <UART_Receive_IT>
      return;
 80091d8:	e256      	b.n	8009688 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80091da:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80091de:	2b00      	cmp	r3, #0
 80091e0:	f000 80de 	beq.w	80093a0 <HAL_UART_IRQHandler+0x22c>
 80091e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80091e8:	f003 0301 	and.w	r3, r3, #1
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d106      	bne.n	80091fe <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80091f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80091f4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	f000 80d1 	beq.w	80093a0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80091fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009202:	f003 0301 	and.w	r3, r3, #1
 8009206:	2b00      	cmp	r3, #0
 8009208:	d00b      	beq.n	8009222 <HAL_UART_IRQHandler+0xae>
 800920a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800920e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009212:	2b00      	cmp	r3, #0
 8009214:	d005      	beq.n	8009222 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800921a:	f043 0201 	orr.w	r2, r3, #1
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009222:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009226:	f003 0304 	and.w	r3, r3, #4
 800922a:	2b00      	cmp	r3, #0
 800922c:	d00b      	beq.n	8009246 <HAL_UART_IRQHandler+0xd2>
 800922e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009232:	f003 0301 	and.w	r3, r3, #1
 8009236:	2b00      	cmp	r3, #0
 8009238:	d005      	beq.n	8009246 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800923e:	f043 0202 	orr.w	r2, r3, #2
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009246:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800924a:	f003 0302 	and.w	r3, r3, #2
 800924e:	2b00      	cmp	r3, #0
 8009250:	d00b      	beq.n	800926a <HAL_UART_IRQHandler+0xf6>
 8009252:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009256:	f003 0301 	and.w	r3, r3, #1
 800925a:	2b00      	cmp	r3, #0
 800925c:	d005      	beq.n	800926a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009262:	f043 0204 	orr.w	r2, r3, #4
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800926a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800926e:	f003 0308 	and.w	r3, r3, #8
 8009272:	2b00      	cmp	r3, #0
 8009274:	d011      	beq.n	800929a <HAL_UART_IRQHandler+0x126>
 8009276:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800927a:	f003 0320 	and.w	r3, r3, #32
 800927e:	2b00      	cmp	r3, #0
 8009280:	d105      	bne.n	800928e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009282:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009286:	f003 0301 	and.w	r3, r3, #1
 800928a:	2b00      	cmp	r3, #0
 800928c:	d005      	beq.n	800929a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009292:	f043 0208 	orr.w	r2, r3, #8
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800929e:	2b00      	cmp	r3, #0
 80092a0:	f000 81ed 	beq.w	800967e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80092a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80092a8:	f003 0320 	and.w	r3, r3, #32
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d008      	beq.n	80092c2 <HAL_UART_IRQHandler+0x14e>
 80092b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80092b4:	f003 0320 	and.w	r3, r3, #32
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d002      	beq.n	80092c2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80092bc:	6878      	ldr	r0, [r7, #4]
 80092be:	f000 fb92 	bl	80099e6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	695b      	ldr	r3, [r3, #20]
 80092c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092cc:	2b40      	cmp	r3, #64	; 0x40
 80092ce:	bf0c      	ite	eq
 80092d0:	2301      	moveq	r3, #1
 80092d2:	2300      	movne	r3, #0
 80092d4:	b2db      	uxtb	r3, r3
 80092d6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092de:	f003 0308 	and.w	r3, r3, #8
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d103      	bne.n	80092ee <HAL_UART_IRQHandler+0x17a>
 80092e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d04f      	beq.n	800938e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80092ee:	6878      	ldr	r0, [r7, #4]
 80092f0:	f000 fa9a 	bl	8009828 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	695b      	ldr	r3, [r3, #20]
 80092fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092fe:	2b40      	cmp	r3, #64	; 0x40
 8009300:	d141      	bne.n	8009386 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	3314      	adds	r3, #20
 8009308:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800930c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009310:	e853 3f00 	ldrex	r3, [r3]
 8009314:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009318:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800931c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009320:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	3314      	adds	r3, #20
 800932a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800932e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009332:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009336:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800933a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800933e:	e841 2300 	strex	r3, r2, [r1]
 8009342:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009346:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800934a:	2b00      	cmp	r3, #0
 800934c:	d1d9      	bne.n	8009302 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009352:	2b00      	cmp	r3, #0
 8009354:	d013      	beq.n	800937e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800935a:	4a7d      	ldr	r2, [pc, #500]	; (8009550 <HAL_UART_IRQHandler+0x3dc>)
 800935c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009362:	4618      	mov	r0, r3
 8009364:	f7fa fa3d 	bl	80037e2 <HAL_DMA_Abort_IT>
 8009368:	4603      	mov	r3, r0
 800936a:	2b00      	cmp	r3, #0
 800936c:	d016      	beq.n	800939c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009372:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009374:	687a      	ldr	r2, [r7, #4]
 8009376:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009378:	4610      	mov	r0, r2
 800937a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800937c:	e00e      	b.n	800939c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800937e:	6878      	ldr	r0, [r7, #4]
 8009380:	f000 f990 	bl	80096a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009384:	e00a      	b.n	800939c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009386:	6878      	ldr	r0, [r7, #4]
 8009388:	f000 f98c 	bl	80096a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800938c:	e006      	b.n	800939c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800938e:	6878      	ldr	r0, [r7, #4]
 8009390:	f000 f988 	bl	80096a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	2200      	movs	r2, #0
 8009398:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800939a:	e170      	b.n	800967e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800939c:	bf00      	nop
    return;
 800939e:	e16e      	b.n	800967e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093a4:	2b01      	cmp	r3, #1
 80093a6:	f040 814a 	bne.w	800963e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80093aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80093ae:	f003 0310 	and.w	r3, r3, #16
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	f000 8143 	beq.w	800963e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80093b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80093bc:	f003 0310 	and.w	r3, r3, #16
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	f000 813c 	beq.w	800963e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80093c6:	2300      	movs	r3, #0
 80093c8:	60bb      	str	r3, [r7, #8]
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	60bb      	str	r3, [r7, #8]
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	685b      	ldr	r3, [r3, #4]
 80093d8:	60bb      	str	r3, [r7, #8]
 80093da:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	695b      	ldr	r3, [r3, #20]
 80093e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80093e6:	2b40      	cmp	r3, #64	; 0x40
 80093e8:	f040 80b4 	bne.w	8009554 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	685b      	ldr	r3, [r3, #4]
 80093f4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80093f8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	f000 8140 	beq.w	8009682 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009406:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800940a:	429a      	cmp	r2, r3
 800940c:	f080 8139 	bcs.w	8009682 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009416:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800941c:	69db      	ldr	r3, [r3, #28]
 800941e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009422:	f000 8088 	beq.w	8009536 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	330c      	adds	r3, #12
 800942c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009430:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009434:	e853 3f00 	ldrex	r3, [r3]
 8009438:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800943c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009440:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009444:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	330c      	adds	r3, #12
 800944e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8009452:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009456:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800945a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800945e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009462:	e841 2300 	strex	r3, r2, [r1]
 8009466:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800946a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800946e:	2b00      	cmp	r3, #0
 8009470:	d1d9      	bne.n	8009426 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	3314      	adds	r3, #20
 8009478:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800947a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800947c:	e853 3f00 	ldrex	r3, [r3]
 8009480:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009482:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009484:	f023 0301 	bic.w	r3, r3, #1
 8009488:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	3314      	adds	r3, #20
 8009492:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009496:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800949a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800949c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800949e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80094a2:	e841 2300 	strex	r3, r2, [r1]
 80094a6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80094a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d1e1      	bne.n	8009472 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	3314      	adds	r3, #20
 80094b4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094b6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80094b8:	e853 3f00 	ldrex	r3, [r3]
 80094bc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80094be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80094c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80094c4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	3314      	adds	r3, #20
 80094ce:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80094d2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80094d4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094d6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80094d8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80094da:	e841 2300 	strex	r3, r2, [r1]
 80094de:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80094e0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d1e3      	bne.n	80094ae <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	2220      	movs	r2, #32
 80094ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	2200      	movs	r2, #0
 80094f2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	330c      	adds	r3, #12
 80094fa:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80094fe:	e853 3f00 	ldrex	r3, [r3]
 8009502:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009504:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009506:	f023 0310 	bic.w	r3, r3, #16
 800950a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	330c      	adds	r3, #12
 8009514:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009518:	65ba      	str	r2, [r7, #88]	; 0x58
 800951a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800951c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800951e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009520:	e841 2300 	strex	r3, r2, [r1]
 8009524:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009526:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009528:	2b00      	cmp	r3, #0
 800952a:	d1e3      	bne.n	80094f4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009530:	4618      	mov	r0, r3
 8009532:	f7fa f8e6 	bl	8003702 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800953e:	b29b      	uxth	r3, r3
 8009540:	1ad3      	subs	r3, r2, r3
 8009542:	b29b      	uxth	r3, r3
 8009544:	4619      	mov	r1, r3
 8009546:	6878      	ldr	r0, [r7, #4]
 8009548:	f000 f8b6 	bl	80096b8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800954c:	e099      	b.n	8009682 <HAL_UART_IRQHandler+0x50e>
 800954e:	bf00      	nop
 8009550:	080098ef 	.word	0x080098ef
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800955c:	b29b      	uxth	r3, r3
 800955e:	1ad3      	subs	r3, r2, r3
 8009560:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009568:	b29b      	uxth	r3, r3
 800956a:	2b00      	cmp	r3, #0
 800956c:	f000 808b 	beq.w	8009686 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8009570:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009574:	2b00      	cmp	r3, #0
 8009576:	f000 8086 	beq.w	8009686 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	330c      	adds	r3, #12
 8009580:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009582:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009584:	e853 3f00 	ldrex	r3, [r3]
 8009588:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800958a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800958c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009590:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	330c      	adds	r3, #12
 800959a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800959e:	647a      	str	r2, [r7, #68]	; 0x44
 80095a0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095a2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80095a4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80095a6:	e841 2300 	strex	r3, r2, [r1]
 80095aa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80095ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d1e3      	bne.n	800957a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	3314      	adds	r3, #20
 80095b8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095bc:	e853 3f00 	ldrex	r3, [r3]
 80095c0:	623b      	str	r3, [r7, #32]
   return(result);
 80095c2:	6a3b      	ldr	r3, [r7, #32]
 80095c4:	f023 0301 	bic.w	r3, r3, #1
 80095c8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	3314      	adds	r3, #20
 80095d2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80095d6:	633a      	str	r2, [r7, #48]	; 0x30
 80095d8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095da:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80095dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80095de:	e841 2300 	strex	r3, r2, [r1]
 80095e2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80095e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d1e3      	bne.n	80095b2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	2220      	movs	r2, #32
 80095ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	2200      	movs	r2, #0
 80095f6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	330c      	adds	r3, #12
 80095fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009600:	693b      	ldr	r3, [r7, #16]
 8009602:	e853 3f00 	ldrex	r3, [r3]
 8009606:	60fb      	str	r3, [r7, #12]
   return(result);
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	f023 0310 	bic.w	r3, r3, #16
 800960e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	330c      	adds	r3, #12
 8009618:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800961c:	61fa      	str	r2, [r7, #28]
 800961e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009620:	69b9      	ldr	r1, [r7, #24]
 8009622:	69fa      	ldr	r2, [r7, #28]
 8009624:	e841 2300 	strex	r3, r2, [r1]
 8009628:	617b      	str	r3, [r7, #20]
   return(result);
 800962a:	697b      	ldr	r3, [r7, #20]
 800962c:	2b00      	cmp	r3, #0
 800962e:	d1e3      	bne.n	80095f8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009630:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009634:	4619      	mov	r1, r3
 8009636:	6878      	ldr	r0, [r7, #4]
 8009638:	f000 f83e 	bl	80096b8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800963c:	e023      	b.n	8009686 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800963e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009642:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009646:	2b00      	cmp	r3, #0
 8009648:	d009      	beq.n	800965e <HAL_UART_IRQHandler+0x4ea>
 800964a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800964e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009652:	2b00      	cmp	r3, #0
 8009654:	d003      	beq.n	800965e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8009656:	6878      	ldr	r0, [r7, #4]
 8009658:	f000 f95d 	bl	8009916 <UART_Transmit_IT>
    return;
 800965c:	e014      	b.n	8009688 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800965e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009662:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009666:	2b00      	cmp	r3, #0
 8009668:	d00e      	beq.n	8009688 <HAL_UART_IRQHandler+0x514>
 800966a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800966e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009672:	2b00      	cmp	r3, #0
 8009674:	d008      	beq.n	8009688 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8009676:	6878      	ldr	r0, [r7, #4]
 8009678:	f000 f99d 	bl	80099b6 <UART_EndTransmit_IT>
    return;
 800967c:	e004      	b.n	8009688 <HAL_UART_IRQHandler+0x514>
    return;
 800967e:	bf00      	nop
 8009680:	e002      	b.n	8009688 <HAL_UART_IRQHandler+0x514>
      return;
 8009682:	bf00      	nop
 8009684:	e000      	b.n	8009688 <HAL_UART_IRQHandler+0x514>
      return;
 8009686:	bf00      	nop
  }
}
 8009688:	37e8      	adds	r7, #232	; 0xe8
 800968a:	46bd      	mov	sp, r7
 800968c:	bd80      	pop	{r7, pc}
 800968e:	bf00      	nop

08009690 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009690:	b480      	push	{r7}
 8009692:	b083      	sub	sp, #12
 8009694:	af00      	add	r7, sp, #0
 8009696:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009698:	bf00      	nop
 800969a:	370c      	adds	r7, #12
 800969c:	46bd      	mov	sp, r7
 800969e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a2:	4770      	bx	lr

080096a4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80096a4:	b480      	push	{r7}
 80096a6:	b083      	sub	sp, #12
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80096ac:	bf00      	nop
 80096ae:	370c      	adds	r7, #12
 80096b0:	46bd      	mov	sp, r7
 80096b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b6:	4770      	bx	lr

080096b8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80096b8:	b480      	push	{r7}
 80096ba:	b083      	sub	sp, #12
 80096bc:	af00      	add	r7, sp, #0
 80096be:	6078      	str	r0, [r7, #4]
 80096c0:	460b      	mov	r3, r1
 80096c2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80096c4:	bf00      	nop
 80096c6:	370c      	adds	r7, #12
 80096c8:	46bd      	mov	sp, r7
 80096ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ce:	4770      	bx	lr

080096d0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80096d0:	b580      	push	{r7, lr}
 80096d2:	b090      	sub	sp, #64	; 0x40
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	60f8      	str	r0, [r7, #12]
 80096d8:	60b9      	str	r1, [r7, #8]
 80096da:	603b      	str	r3, [r7, #0]
 80096dc:	4613      	mov	r3, r2
 80096de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80096e0:	e050      	b.n	8009784 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80096e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80096e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096e8:	d04c      	beq.n	8009784 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80096ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d007      	beq.n	8009700 <UART_WaitOnFlagUntilTimeout+0x30>
 80096f0:	f7f9 fc64 	bl	8002fbc <HAL_GetTick>
 80096f4:	4602      	mov	r2, r0
 80096f6:	683b      	ldr	r3, [r7, #0]
 80096f8:	1ad3      	subs	r3, r2, r3
 80096fa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80096fc:	429a      	cmp	r2, r3
 80096fe:	d241      	bcs.n	8009784 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	330c      	adds	r3, #12
 8009706:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009708:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800970a:	e853 3f00 	ldrex	r3, [r3]
 800970e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009712:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009716:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	330c      	adds	r3, #12
 800971e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009720:	637a      	str	r2, [r7, #52]	; 0x34
 8009722:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009724:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009726:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009728:	e841 2300 	strex	r3, r2, [r1]
 800972c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800972e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009730:	2b00      	cmp	r3, #0
 8009732:	d1e5      	bne.n	8009700 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	3314      	adds	r3, #20
 800973a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800973c:	697b      	ldr	r3, [r7, #20]
 800973e:	e853 3f00 	ldrex	r3, [r3]
 8009742:	613b      	str	r3, [r7, #16]
   return(result);
 8009744:	693b      	ldr	r3, [r7, #16]
 8009746:	f023 0301 	bic.w	r3, r3, #1
 800974a:	63bb      	str	r3, [r7, #56]	; 0x38
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	3314      	adds	r3, #20
 8009752:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009754:	623a      	str	r2, [r7, #32]
 8009756:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009758:	69f9      	ldr	r1, [r7, #28]
 800975a:	6a3a      	ldr	r2, [r7, #32]
 800975c:	e841 2300 	strex	r3, r2, [r1]
 8009760:	61bb      	str	r3, [r7, #24]
   return(result);
 8009762:	69bb      	ldr	r3, [r7, #24]
 8009764:	2b00      	cmp	r3, #0
 8009766:	d1e5      	bne.n	8009734 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	2220      	movs	r2, #32
 800976c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	2220      	movs	r2, #32
 8009774:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	2200      	movs	r2, #0
 800977c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8009780:	2303      	movs	r3, #3
 8009782:	e00f      	b.n	80097a4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	681a      	ldr	r2, [r3, #0]
 800978a:	68bb      	ldr	r3, [r7, #8]
 800978c:	4013      	ands	r3, r2
 800978e:	68ba      	ldr	r2, [r7, #8]
 8009790:	429a      	cmp	r2, r3
 8009792:	bf0c      	ite	eq
 8009794:	2301      	moveq	r3, #1
 8009796:	2300      	movne	r3, #0
 8009798:	b2db      	uxtb	r3, r3
 800979a:	461a      	mov	r2, r3
 800979c:	79fb      	ldrb	r3, [r7, #7]
 800979e:	429a      	cmp	r2, r3
 80097a0:	d09f      	beq.n	80096e2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80097a2:	2300      	movs	r3, #0
}
 80097a4:	4618      	mov	r0, r3
 80097a6:	3740      	adds	r7, #64	; 0x40
 80097a8:	46bd      	mov	sp, r7
 80097aa:	bd80      	pop	{r7, pc}

080097ac <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80097ac:	b480      	push	{r7}
 80097ae:	b085      	sub	sp, #20
 80097b0:	af00      	add	r7, sp, #0
 80097b2:	60f8      	str	r0, [r7, #12]
 80097b4:	60b9      	str	r1, [r7, #8]
 80097b6:	4613      	mov	r3, r2
 80097b8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	68ba      	ldr	r2, [r7, #8]
 80097be:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	88fa      	ldrh	r2, [r7, #6]
 80097c4:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	88fa      	ldrh	r2, [r7, #6]
 80097ca:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	2200      	movs	r2, #0
 80097d0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	2222      	movs	r2, #34	; 0x22
 80097d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	2200      	movs	r2, #0
 80097de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	691b      	ldr	r3, [r3, #16]
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d007      	beq.n	80097fa <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	68da      	ldr	r2, [r3, #12]
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80097f8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	695a      	ldr	r2, [r3, #20]
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	f042 0201 	orr.w	r2, r2, #1
 8009808:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	68da      	ldr	r2, [r3, #12]
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	f042 0220 	orr.w	r2, r2, #32
 8009818:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800981a:	2300      	movs	r3, #0
}
 800981c:	4618      	mov	r0, r3
 800981e:	3714      	adds	r7, #20
 8009820:	46bd      	mov	sp, r7
 8009822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009826:	4770      	bx	lr

08009828 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009828:	b480      	push	{r7}
 800982a:	b095      	sub	sp, #84	; 0x54
 800982c:	af00      	add	r7, sp, #0
 800982e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	330c      	adds	r3, #12
 8009836:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009838:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800983a:	e853 3f00 	ldrex	r3, [r3]
 800983e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009840:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009842:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009846:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	330c      	adds	r3, #12
 800984e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009850:	643a      	str	r2, [r7, #64]	; 0x40
 8009852:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009854:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009856:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009858:	e841 2300 	strex	r3, r2, [r1]
 800985c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800985e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009860:	2b00      	cmp	r3, #0
 8009862:	d1e5      	bne.n	8009830 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	3314      	adds	r3, #20
 800986a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800986c:	6a3b      	ldr	r3, [r7, #32]
 800986e:	e853 3f00 	ldrex	r3, [r3]
 8009872:	61fb      	str	r3, [r7, #28]
   return(result);
 8009874:	69fb      	ldr	r3, [r7, #28]
 8009876:	f023 0301 	bic.w	r3, r3, #1
 800987a:	64bb      	str	r3, [r7, #72]	; 0x48
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	3314      	adds	r3, #20
 8009882:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009884:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009886:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009888:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800988a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800988c:	e841 2300 	strex	r3, r2, [r1]
 8009890:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009894:	2b00      	cmp	r3, #0
 8009896:	d1e5      	bne.n	8009864 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800989c:	2b01      	cmp	r3, #1
 800989e:	d119      	bne.n	80098d4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	330c      	adds	r3, #12
 80098a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	e853 3f00 	ldrex	r3, [r3]
 80098ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80098b0:	68bb      	ldr	r3, [r7, #8]
 80098b2:	f023 0310 	bic.w	r3, r3, #16
 80098b6:	647b      	str	r3, [r7, #68]	; 0x44
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	330c      	adds	r3, #12
 80098be:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80098c0:	61ba      	str	r2, [r7, #24]
 80098c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098c4:	6979      	ldr	r1, [r7, #20]
 80098c6:	69ba      	ldr	r2, [r7, #24]
 80098c8:	e841 2300 	strex	r3, r2, [r1]
 80098cc:	613b      	str	r3, [r7, #16]
   return(result);
 80098ce:	693b      	ldr	r3, [r7, #16]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d1e5      	bne.n	80098a0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	2220      	movs	r2, #32
 80098d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	2200      	movs	r2, #0
 80098e0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80098e2:	bf00      	nop
 80098e4:	3754      	adds	r7, #84	; 0x54
 80098e6:	46bd      	mov	sp, r7
 80098e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ec:	4770      	bx	lr

080098ee <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80098ee:	b580      	push	{r7, lr}
 80098f0:	b084      	sub	sp, #16
 80098f2:	af00      	add	r7, sp, #0
 80098f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098fa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	2200      	movs	r2, #0
 8009900:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	2200      	movs	r2, #0
 8009906:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009908:	68f8      	ldr	r0, [r7, #12]
 800990a:	f7ff fecb 	bl	80096a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800990e:	bf00      	nop
 8009910:	3710      	adds	r7, #16
 8009912:	46bd      	mov	sp, r7
 8009914:	bd80      	pop	{r7, pc}

08009916 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009916:	b480      	push	{r7}
 8009918:	b085      	sub	sp, #20
 800991a:	af00      	add	r7, sp, #0
 800991c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009924:	b2db      	uxtb	r3, r3
 8009926:	2b21      	cmp	r3, #33	; 0x21
 8009928:	d13e      	bne.n	80099a8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	689b      	ldr	r3, [r3, #8]
 800992e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009932:	d114      	bne.n	800995e <UART_Transmit_IT+0x48>
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	691b      	ldr	r3, [r3, #16]
 8009938:	2b00      	cmp	r3, #0
 800993a:	d110      	bne.n	800995e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	6a1b      	ldr	r3, [r3, #32]
 8009940:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	881b      	ldrh	r3, [r3, #0]
 8009946:	461a      	mov	r2, r3
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009950:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	6a1b      	ldr	r3, [r3, #32]
 8009956:	1c9a      	adds	r2, r3, #2
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	621a      	str	r2, [r3, #32]
 800995c:	e008      	b.n	8009970 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	6a1b      	ldr	r3, [r3, #32]
 8009962:	1c59      	adds	r1, r3, #1
 8009964:	687a      	ldr	r2, [r7, #4]
 8009966:	6211      	str	r1, [r2, #32]
 8009968:	781a      	ldrb	r2, [r3, #0]
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009974:	b29b      	uxth	r3, r3
 8009976:	3b01      	subs	r3, #1
 8009978:	b29b      	uxth	r3, r3
 800997a:	687a      	ldr	r2, [r7, #4]
 800997c:	4619      	mov	r1, r3
 800997e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009980:	2b00      	cmp	r3, #0
 8009982:	d10f      	bne.n	80099a4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	68da      	ldr	r2, [r3, #12]
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009992:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	68da      	ldr	r2, [r3, #12]
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80099a2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80099a4:	2300      	movs	r3, #0
 80099a6:	e000      	b.n	80099aa <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80099a8:	2302      	movs	r3, #2
  }
}
 80099aa:	4618      	mov	r0, r3
 80099ac:	3714      	adds	r7, #20
 80099ae:	46bd      	mov	sp, r7
 80099b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b4:	4770      	bx	lr

080099b6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80099b6:	b580      	push	{r7, lr}
 80099b8:	b082      	sub	sp, #8
 80099ba:	af00      	add	r7, sp, #0
 80099bc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	68da      	ldr	r2, [r3, #12]
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80099cc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	2220      	movs	r2, #32
 80099d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80099d6:	6878      	ldr	r0, [r7, #4]
 80099d8:	f7ff fe5a 	bl	8009690 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80099dc:	2300      	movs	r3, #0
}
 80099de:	4618      	mov	r0, r3
 80099e0:	3708      	adds	r7, #8
 80099e2:	46bd      	mov	sp, r7
 80099e4:	bd80      	pop	{r7, pc}

080099e6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80099e6:	b580      	push	{r7, lr}
 80099e8:	b08c      	sub	sp, #48	; 0x30
 80099ea:	af00      	add	r7, sp, #0
 80099ec:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80099f4:	b2db      	uxtb	r3, r3
 80099f6:	2b22      	cmp	r3, #34	; 0x22
 80099f8:	f040 80ab 	bne.w	8009b52 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	689b      	ldr	r3, [r3, #8]
 8009a00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009a04:	d117      	bne.n	8009a36 <UART_Receive_IT+0x50>
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	691b      	ldr	r3, [r3, #16]
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d113      	bne.n	8009a36 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009a0e:	2300      	movs	r3, #0
 8009a10:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a16:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	685b      	ldr	r3, [r3, #4]
 8009a1e:	b29b      	uxth	r3, r3
 8009a20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a24:	b29a      	uxth	r2, r3
 8009a26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a28:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a2e:	1c9a      	adds	r2, r3, #2
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	629a      	str	r2, [r3, #40]	; 0x28
 8009a34:	e026      	b.n	8009a84 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a3a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	689b      	ldr	r3, [r3, #8]
 8009a44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009a48:	d007      	beq.n	8009a5a <UART_Receive_IT+0x74>
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	689b      	ldr	r3, [r3, #8]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d10a      	bne.n	8009a68 <UART_Receive_IT+0x82>
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	691b      	ldr	r3, [r3, #16]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d106      	bne.n	8009a68 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	685b      	ldr	r3, [r3, #4]
 8009a60:	b2da      	uxtb	r2, r3
 8009a62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a64:	701a      	strb	r2, [r3, #0]
 8009a66:	e008      	b.n	8009a7a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	685b      	ldr	r3, [r3, #4]
 8009a6e:	b2db      	uxtb	r3, r3
 8009a70:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009a74:	b2da      	uxtb	r2, r3
 8009a76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a78:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a7e:	1c5a      	adds	r2, r3, #1
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009a88:	b29b      	uxth	r3, r3
 8009a8a:	3b01      	subs	r3, #1
 8009a8c:	b29b      	uxth	r3, r3
 8009a8e:	687a      	ldr	r2, [r7, #4]
 8009a90:	4619      	mov	r1, r3
 8009a92:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d15a      	bne.n	8009b4e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	68da      	ldr	r2, [r3, #12]
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	f022 0220 	bic.w	r2, r2, #32
 8009aa6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	68da      	ldr	r2, [r3, #12]
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009ab6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	695a      	ldr	r2, [r3, #20]
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	f022 0201 	bic.w	r2, r2, #1
 8009ac6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	2220      	movs	r2, #32
 8009acc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ad4:	2b01      	cmp	r3, #1
 8009ad6:	d135      	bne.n	8009b44 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	2200      	movs	r2, #0
 8009adc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	330c      	adds	r3, #12
 8009ae4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ae6:	697b      	ldr	r3, [r7, #20]
 8009ae8:	e853 3f00 	ldrex	r3, [r3]
 8009aec:	613b      	str	r3, [r7, #16]
   return(result);
 8009aee:	693b      	ldr	r3, [r7, #16]
 8009af0:	f023 0310 	bic.w	r3, r3, #16
 8009af4:	627b      	str	r3, [r7, #36]	; 0x24
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	330c      	adds	r3, #12
 8009afc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009afe:	623a      	str	r2, [r7, #32]
 8009b00:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b02:	69f9      	ldr	r1, [r7, #28]
 8009b04:	6a3a      	ldr	r2, [r7, #32]
 8009b06:	e841 2300 	strex	r3, r2, [r1]
 8009b0a:	61bb      	str	r3, [r7, #24]
   return(result);
 8009b0c:	69bb      	ldr	r3, [r7, #24]
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d1e5      	bne.n	8009ade <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	f003 0310 	and.w	r3, r3, #16
 8009b1c:	2b10      	cmp	r3, #16
 8009b1e:	d10a      	bne.n	8009b36 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009b20:	2300      	movs	r3, #0
 8009b22:	60fb      	str	r3, [r7, #12]
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	60fb      	str	r3, [r7, #12]
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	685b      	ldr	r3, [r3, #4]
 8009b32:	60fb      	str	r3, [r7, #12]
 8009b34:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009b3a:	4619      	mov	r1, r3
 8009b3c:	6878      	ldr	r0, [r7, #4]
 8009b3e:	f7ff fdbb 	bl	80096b8 <HAL_UARTEx_RxEventCallback>
 8009b42:	e002      	b.n	8009b4a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009b44:	6878      	ldr	r0, [r7, #4]
 8009b46:	f7f7 feff 	bl	8001948 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009b4a:	2300      	movs	r3, #0
 8009b4c:	e002      	b.n	8009b54 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8009b4e:	2300      	movs	r3, #0
 8009b50:	e000      	b.n	8009b54 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8009b52:	2302      	movs	r3, #2
  }
}
 8009b54:	4618      	mov	r0, r3
 8009b56:	3730      	adds	r7, #48	; 0x30
 8009b58:	46bd      	mov	sp, r7
 8009b5a:	bd80      	pop	{r7, pc}

08009b5c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009b5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009b60:	b0c0      	sub	sp, #256	; 0x100
 8009b62:	af00      	add	r7, sp, #0
 8009b64:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009b68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	691b      	ldr	r3, [r3, #16]
 8009b70:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009b74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b78:	68d9      	ldr	r1, [r3, #12]
 8009b7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b7e:	681a      	ldr	r2, [r3, #0]
 8009b80:	ea40 0301 	orr.w	r3, r0, r1
 8009b84:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009b86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b8a:	689a      	ldr	r2, [r3, #8]
 8009b8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b90:	691b      	ldr	r3, [r3, #16]
 8009b92:	431a      	orrs	r2, r3
 8009b94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b98:	695b      	ldr	r3, [r3, #20]
 8009b9a:	431a      	orrs	r2, r3
 8009b9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009ba0:	69db      	ldr	r3, [r3, #28]
 8009ba2:	4313      	orrs	r3, r2
 8009ba4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009ba8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	68db      	ldr	r3, [r3, #12]
 8009bb0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009bb4:	f021 010c 	bic.w	r1, r1, #12
 8009bb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009bbc:	681a      	ldr	r2, [r3, #0]
 8009bbe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009bc2:	430b      	orrs	r3, r1
 8009bc4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009bc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	695b      	ldr	r3, [r3, #20]
 8009bce:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8009bd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009bd6:	6999      	ldr	r1, [r3, #24]
 8009bd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009bdc:	681a      	ldr	r2, [r3, #0]
 8009bde:	ea40 0301 	orr.w	r3, r0, r1
 8009be2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009be4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009be8:	681a      	ldr	r2, [r3, #0]
 8009bea:	4b8f      	ldr	r3, [pc, #572]	; (8009e28 <UART_SetConfig+0x2cc>)
 8009bec:	429a      	cmp	r2, r3
 8009bee:	d005      	beq.n	8009bfc <UART_SetConfig+0xa0>
 8009bf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009bf4:	681a      	ldr	r2, [r3, #0]
 8009bf6:	4b8d      	ldr	r3, [pc, #564]	; (8009e2c <UART_SetConfig+0x2d0>)
 8009bf8:	429a      	cmp	r2, r3
 8009bfa:	d104      	bne.n	8009c06 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009bfc:	f7fd fbd4 	bl	80073a8 <HAL_RCC_GetPCLK2Freq>
 8009c00:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8009c04:	e003      	b.n	8009c0e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009c06:	f7fd fbbb 	bl	8007380 <HAL_RCC_GetPCLK1Freq>
 8009c0a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009c0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c12:	69db      	ldr	r3, [r3, #28]
 8009c14:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009c18:	f040 810c 	bne.w	8009e34 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009c1c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009c20:	2200      	movs	r2, #0
 8009c22:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009c26:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8009c2a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8009c2e:	4622      	mov	r2, r4
 8009c30:	462b      	mov	r3, r5
 8009c32:	1891      	adds	r1, r2, r2
 8009c34:	65b9      	str	r1, [r7, #88]	; 0x58
 8009c36:	415b      	adcs	r3, r3
 8009c38:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009c3a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8009c3e:	4621      	mov	r1, r4
 8009c40:	eb12 0801 	adds.w	r8, r2, r1
 8009c44:	4629      	mov	r1, r5
 8009c46:	eb43 0901 	adc.w	r9, r3, r1
 8009c4a:	f04f 0200 	mov.w	r2, #0
 8009c4e:	f04f 0300 	mov.w	r3, #0
 8009c52:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009c56:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009c5a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009c5e:	4690      	mov	r8, r2
 8009c60:	4699      	mov	r9, r3
 8009c62:	4623      	mov	r3, r4
 8009c64:	eb18 0303 	adds.w	r3, r8, r3
 8009c68:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009c6c:	462b      	mov	r3, r5
 8009c6e:	eb49 0303 	adc.w	r3, r9, r3
 8009c72:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009c76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c7a:	685b      	ldr	r3, [r3, #4]
 8009c7c:	2200      	movs	r2, #0
 8009c7e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009c82:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8009c86:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8009c8a:	460b      	mov	r3, r1
 8009c8c:	18db      	adds	r3, r3, r3
 8009c8e:	653b      	str	r3, [r7, #80]	; 0x50
 8009c90:	4613      	mov	r3, r2
 8009c92:	eb42 0303 	adc.w	r3, r2, r3
 8009c96:	657b      	str	r3, [r7, #84]	; 0x54
 8009c98:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8009c9c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8009ca0:	f7f6 fff2 	bl	8000c88 <__aeabi_uldivmod>
 8009ca4:	4602      	mov	r2, r0
 8009ca6:	460b      	mov	r3, r1
 8009ca8:	4b61      	ldr	r3, [pc, #388]	; (8009e30 <UART_SetConfig+0x2d4>)
 8009caa:	fba3 2302 	umull	r2, r3, r3, r2
 8009cae:	095b      	lsrs	r3, r3, #5
 8009cb0:	011c      	lsls	r4, r3, #4
 8009cb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009cb6:	2200      	movs	r2, #0
 8009cb8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009cbc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8009cc0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8009cc4:	4642      	mov	r2, r8
 8009cc6:	464b      	mov	r3, r9
 8009cc8:	1891      	adds	r1, r2, r2
 8009cca:	64b9      	str	r1, [r7, #72]	; 0x48
 8009ccc:	415b      	adcs	r3, r3
 8009cce:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009cd0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8009cd4:	4641      	mov	r1, r8
 8009cd6:	eb12 0a01 	adds.w	sl, r2, r1
 8009cda:	4649      	mov	r1, r9
 8009cdc:	eb43 0b01 	adc.w	fp, r3, r1
 8009ce0:	f04f 0200 	mov.w	r2, #0
 8009ce4:	f04f 0300 	mov.w	r3, #0
 8009ce8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009cec:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009cf0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009cf4:	4692      	mov	sl, r2
 8009cf6:	469b      	mov	fp, r3
 8009cf8:	4643      	mov	r3, r8
 8009cfa:	eb1a 0303 	adds.w	r3, sl, r3
 8009cfe:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009d02:	464b      	mov	r3, r9
 8009d04:	eb4b 0303 	adc.w	r3, fp, r3
 8009d08:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009d0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009d10:	685b      	ldr	r3, [r3, #4]
 8009d12:	2200      	movs	r2, #0
 8009d14:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009d18:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8009d1c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8009d20:	460b      	mov	r3, r1
 8009d22:	18db      	adds	r3, r3, r3
 8009d24:	643b      	str	r3, [r7, #64]	; 0x40
 8009d26:	4613      	mov	r3, r2
 8009d28:	eb42 0303 	adc.w	r3, r2, r3
 8009d2c:	647b      	str	r3, [r7, #68]	; 0x44
 8009d2e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009d32:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8009d36:	f7f6 ffa7 	bl	8000c88 <__aeabi_uldivmod>
 8009d3a:	4602      	mov	r2, r0
 8009d3c:	460b      	mov	r3, r1
 8009d3e:	4611      	mov	r1, r2
 8009d40:	4b3b      	ldr	r3, [pc, #236]	; (8009e30 <UART_SetConfig+0x2d4>)
 8009d42:	fba3 2301 	umull	r2, r3, r3, r1
 8009d46:	095b      	lsrs	r3, r3, #5
 8009d48:	2264      	movs	r2, #100	; 0x64
 8009d4a:	fb02 f303 	mul.w	r3, r2, r3
 8009d4e:	1acb      	subs	r3, r1, r3
 8009d50:	00db      	lsls	r3, r3, #3
 8009d52:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8009d56:	4b36      	ldr	r3, [pc, #216]	; (8009e30 <UART_SetConfig+0x2d4>)
 8009d58:	fba3 2302 	umull	r2, r3, r3, r2
 8009d5c:	095b      	lsrs	r3, r3, #5
 8009d5e:	005b      	lsls	r3, r3, #1
 8009d60:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009d64:	441c      	add	r4, r3
 8009d66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009d6a:	2200      	movs	r2, #0
 8009d6c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009d70:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8009d74:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8009d78:	4642      	mov	r2, r8
 8009d7a:	464b      	mov	r3, r9
 8009d7c:	1891      	adds	r1, r2, r2
 8009d7e:	63b9      	str	r1, [r7, #56]	; 0x38
 8009d80:	415b      	adcs	r3, r3
 8009d82:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009d84:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009d88:	4641      	mov	r1, r8
 8009d8a:	1851      	adds	r1, r2, r1
 8009d8c:	6339      	str	r1, [r7, #48]	; 0x30
 8009d8e:	4649      	mov	r1, r9
 8009d90:	414b      	adcs	r3, r1
 8009d92:	637b      	str	r3, [r7, #52]	; 0x34
 8009d94:	f04f 0200 	mov.w	r2, #0
 8009d98:	f04f 0300 	mov.w	r3, #0
 8009d9c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8009da0:	4659      	mov	r1, fp
 8009da2:	00cb      	lsls	r3, r1, #3
 8009da4:	4651      	mov	r1, sl
 8009da6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009daa:	4651      	mov	r1, sl
 8009dac:	00ca      	lsls	r2, r1, #3
 8009dae:	4610      	mov	r0, r2
 8009db0:	4619      	mov	r1, r3
 8009db2:	4603      	mov	r3, r0
 8009db4:	4642      	mov	r2, r8
 8009db6:	189b      	adds	r3, r3, r2
 8009db8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009dbc:	464b      	mov	r3, r9
 8009dbe:	460a      	mov	r2, r1
 8009dc0:	eb42 0303 	adc.w	r3, r2, r3
 8009dc4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009dc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009dcc:	685b      	ldr	r3, [r3, #4]
 8009dce:	2200      	movs	r2, #0
 8009dd0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009dd4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8009dd8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8009ddc:	460b      	mov	r3, r1
 8009dde:	18db      	adds	r3, r3, r3
 8009de0:	62bb      	str	r3, [r7, #40]	; 0x28
 8009de2:	4613      	mov	r3, r2
 8009de4:	eb42 0303 	adc.w	r3, r2, r3
 8009de8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009dea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009dee:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8009df2:	f7f6 ff49 	bl	8000c88 <__aeabi_uldivmod>
 8009df6:	4602      	mov	r2, r0
 8009df8:	460b      	mov	r3, r1
 8009dfa:	4b0d      	ldr	r3, [pc, #52]	; (8009e30 <UART_SetConfig+0x2d4>)
 8009dfc:	fba3 1302 	umull	r1, r3, r3, r2
 8009e00:	095b      	lsrs	r3, r3, #5
 8009e02:	2164      	movs	r1, #100	; 0x64
 8009e04:	fb01 f303 	mul.w	r3, r1, r3
 8009e08:	1ad3      	subs	r3, r2, r3
 8009e0a:	00db      	lsls	r3, r3, #3
 8009e0c:	3332      	adds	r3, #50	; 0x32
 8009e0e:	4a08      	ldr	r2, [pc, #32]	; (8009e30 <UART_SetConfig+0x2d4>)
 8009e10:	fba2 2303 	umull	r2, r3, r2, r3
 8009e14:	095b      	lsrs	r3, r3, #5
 8009e16:	f003 0207 	and.w	r2, r3, #7
 8009e1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	4422      	add	r2, r4
 8009e22:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009e24:	e105      	b.n	800a032 <UART_SetConfig+0x4d6>
 8009e26:	bf00      	nop
 8009e28:	40011000 	.word	0x40011000
 8009e2c:	40011400 	.word	0x40011400
 8009e30:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009e34:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009e38:	2200      	movs	r2, #0
 8009e3a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009e3e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009e42:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8009e46:	4642      	mov	r2, r8
 8009e48:	464b      	mov	r3, r9
 8009e4a:	1891      	adds	r1, r2, r2
 8009e4c:	6239      	str	r1, [r7, #32]
 8009e4e:	415b      	adcs	r3, r3
 8009e50:	627b      	str	r3, [r7, #36]	; 0x24
 8009e52:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009e56:	4641      	mov	r1, r8
 8009e58:	1854      	adds	r4, r2, r1
 8009e5a:	4649      	mov	r1, r9
 8009e5c:	eb43 0501 	adc.w	r5, r3, r1
 8009e60:	f04f 0200 	mov.w	r2, #0
 8009e64:	f04f 0300 	mov.w	r3, #0
 8009e68:	00eb      	lsls	r3, r5, #3
 8009e6a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009e6e:	00e2      	lsls	r2, r4, #3
 8009e70:	4614      	mov	r4, r2
 8009e72:	461d      	mov	r5, r3
 8009e74:	4643      	mov	r3, r8
 8009e76:	18e3      	adds	r3, r4, r3
 8009e78:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009e7c:	464b      	mov	r3, r9
 8009e7e:	eb45 0303 	adc.w	r3, r5, r3
 8009e82:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009e86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009e8a:	685b      	ldr	r3, [r3, #4]
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009e92:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009e96:	f04f 0200 	mov.w	r2, #0
 8009e9a:	f04f 0300 	mov.w	r3, #0
 8009e9e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8009ea2:	4629      	mov	r1, r5
 8009ea4:	008b      	lsls	r3, r1, #2
 8009ea6:	4621      	mov	r1, r4
 8009ea8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009eac:	4621      	mov	r1, r4
 8009eae:	008a      	lsls	r2, r1, #2
 8009eb0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009eb4:	f7f6 fee8 	bl	8000c88 <__aeabi_uldivmod>
 8009eb8:	4602      	mov	r2, r0
 8009eba:	460b      	mov	r3, r1
 8009ebc:	4b60      	ldr	r3, [pc, #384]	; (800a040 <UART_SetConfig+0x4e4>)
 8009ebe:	fba3 2302 	umull	r2, r3, r3, r2
 8009ec2:	095b      	lsrs	r3, r3, #5
 8009ec4:	011c      	lsls	r4, r3, #4
 8009ec6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009eca:	2200      	movs	r2, #0
 8009ecc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009ed0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009ed4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8009ed8:	4642      	mov	r2, r8
 8009eda:	464b      	mov	r3, r9
 8009edc:	1891      	adds	r1, r2, r2
 8009ede:	61b9      	str	r1, [r7, #24]
 8009ee0:	415b      	adcs	r3, r3
 8009ee2:	61fb      	str	r3, [r7, #28]
 8009ee4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009ee8:	4641      	mov	r1, r8
 8009eea:	1851      	adds	r1, r2, r1
 8009eec:	6139      	str	r1, [r7, #16]
 8009eee:	4649      	mov	r1, r9
 8009ef0:	414b      	adcs	r3, r1
 8009ef2:	617b      	str	r3, [r7, #20]
 8009ef4:	f04f 0200 	mov.w	r2, #0
 8009ef8:	f04f 0300 	mov.w	r3, #0
 8009efc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009f00:	4659      	mov	r1, fp
 8009f02:	00cb      	lsls	r3, r1, #3
 8009f04:	4651      	mov	r1, sl
 8009f06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009f0a:	4651      	mov	r1, sl
 8009f0c:	00ca      	lsls	r2, r1, #3
 8009f0e:	4610      	mov	r0, r2
 8009f10:	4619      	mov	r1, r3
 8009f12:	4603      	mov	r3, r0
 8009f14:	4642      	mov	r2, r8
 8009f16:	189b      	adds	r3, r3, r2
 8009f18:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009f1c:	464b      	mov	r3, r9
 8009f1e:	460a      	mov	r2, r1
 8009f20:	eb42 0303 	adc.w	r3, r2, r3
 8009f24:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009f28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009f2c:	685b      	ldr	r3, [r3, #4]
 8009f2e:	2200      	movs	r2, #0
 8009f30:	67bb      	str	r3, [r7, #120]	; 0x78
 8009f32:	67fa      	str	r2, [r7, #124]	; 0x7c
 8009f34:	f04f 0200 	mov.w	r2, #0
 8009f38:	f04f 0300 	mov.w	r3, #0
 8009f3c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8009f40:	4649      	mov	r1, r9
 8009f42:	008b      	lsls	r3, r1, #2
 8009f44:	4641      	mov	r1, r8
 8009f46:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009f4a:	4641      	mov	r1, r8
 8009f4c:	008a      	lsls	r2, r1, #2
 8009f4e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8009f52:	f7f6 fe99 	bl	8000c88 <__aeabi_uldivmod>
 8009f56:	4602      	mov	r2, r0
 8009f58:	460b      	mov	r3, r1
 8009f5a:	4b39      	ldr	r3, [pc, #228]	; (800a040 <UART_SetConfig+0x4e4>)
 8009f5c:	fba3 1302 	umull	r1, r3, r3, r2
 8009f60:	095b      	lsrs	r3, r3, #5
 8009f62:	2164      	movs	r1, #100	; 0x64
 8009f64:	fb01 f303 	mul.w	r3, r1, r3
 8009f68:	1ad3      	subs	r3, r2, r3
 8009f6a:	011b      	lsls	r3, r3, #4
 8009f6c:	3332      	adds	r3, #50	; 0x32
 8009f6e:	4a34      	ldr	r2, [pc, #208]	; (800a040 <UART_SetConfig+0x4e4>)
 8009f70:	fba2 2303 	umull	r2, r3, r2, r3
 8009f74:	095b      	lsrs	r3, r3, #5
 8009f76:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009f7a:	441c      	add	r4, r3
 8009f7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009f80:	2200      	movs	r2, #0
 8009f82:	673b      	str	r3, [r7, #112]	; 0x70
 8009f84:	677a      	str	r2, [r7, #116]	; 0x74
 8009f86:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009f8a:	4642      	mov	r2, r8
 8009f8c:	464b      	mov	r3, r9
 8009f8e:	1891      	adds	r1, r2, r2
 8009f90:	60b9      	str	r1, [r7, #8]
 8009f92:	415b      	adcs	r3, r3
 8009f94:	60fb      	str	r3, [r7, #12]
 8009f96:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009f9a:	4641      	mov	r1, r8
 8009f9c:	1851      	adds	r1, r2, r1
 8009f9e:	6039      	str	r1, [r7, #0]
 8009fa0:	4649      	mov	r1, r9
 8009fa2:	414b      	adcs	r3, r1
 8009fa4:	607b      	str	r3, [r7, #4]
 8009fa6:	f04f 0200 	mov.w	r2, #0
 8009faa:	f04f 0300 	mov.w	r3, #0
 8009fae:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009fb2:	4659      	mov	r1, fp
 8009fb4:	00cb      	lsls	r3, r1, #3
 8009fb6:	4651      	mov	r1, sl
 8009fb8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009fbc:	4651      	mov	r1, sl
 8009fbe:	00ca      	lsls	r2, r1, #3
 8009fc0:	4610      	mov	r0, r2
 8009fc2:	4619      	mov	r1, r3
 8009fc4:	4603      	mov	r3, r0
 8009fc6:	4642      	mov	r2, r8
 8009fc8:	189b      	adds	r3, r3, r2
 8009fca:	66bb      	str	r3, [r7, #104]	; 0x68
 8009fcc:	464b      	mov	r3, r9
 8009fce:	460a      	mov	r2, r1
 8009fd0:	eb42 0303 	adc.w	r3, r2, r3
 8009fd4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009fd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009fda:	685b      	ldr	r3, [r3, #4]
 8009fdc:	2200      	movs	r2, #0
 8009fde:	663b      	str	r3, [r7, #96]	; 0x60
 8009fe0:	667a      	str	r2, [r7, #100]	; 0x64
 8009fe2:	f04f 0200 	mov.w	r2, #0
 8009fe6:	f04f 0300 	mov.w	r3, #0
 8009fea:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8009fee:	4649      	mov	r1, r9
 8009ff0:	008b      	lsls	r3, r1, #2
 8009ff2:	4641      	mov	r1, r8
 8009ff4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009ff8:	4641      	mov	r1, r8
 8009ffa:	008a      	lsls	r2, r1, #2
 8009ffc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800a000:	f7f6 fe42 	bl	8000c88 <__aeabi_uldivmod>
 800a004:	4602      	mov	r2, r0
 800a006:	460b      	mov	r3, r1
 800a008:	4b0d      	ldr	r3, [pc, #52]	; (800a040 <UART_SetConfig+0x4e4>)
 800a00a:	fba3 1302 	umull	r1, r3, r3, r2
 800a00e:	095b      	lsrs	r3, r3, #5
 800a010:	2164      	movs	r1, #100	; 0x64
 800a012:	fb01 f303 	mul.w	r3, r1, r3
 800a016:	1ad3      	subs	r3, r2, r3
 800a018:	011b      	lsls	r3, r3, #4
 800a01a:	3332      	adds	r3, #50	; 0x32
 800a01c:	4a08      	ldr	r2, [pc, #32]	; (800a040 <UART_SetConfig+0x4e4>)
 800a01e:	fba2 2303 	umull	r2, r3, r2, r3
 800a022:	095b      	lsrs	r3, r3, #5
 800a024:	f003 020f 	and.w	r2, r3, #15
 800a028:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	4422      	add	r2, r4
 800a030:	609a      	str	r2, [r3, #8]
}
 800a032:	bf00      	nop
 800a034:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800a038:	46bd      	mov	sp, r7
 800a03a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a03e:	bf00      	nop
 800a040:	51eb851f 	.word	0x51eb851f

0800a044 <__errno>:
 800a044:	4b01      	ldr	r3, [pc, #4]	; (800a04c <__errno+0x8>)
 800a046:	6818      	ldr	r0, [r3, #0]
 800a048:	4770      	bx	lr
 800a04a:	bf00      	nop
 800a04c:	200000c0 	.word	0x200000c0

0800a050 <__libc_init_array>:
 800a050:	b570      	push	{r4, r5, r6, lr}
 800a052:	4d0d      	ldr	r5, [pc, #52]	; (800a088 <__libc_init_array+0x38>)
 800a054:	4c0d      	ldr	r4, [pc, #52]	; (800a08c <__libc_init_array+0x3c>)
 800a056:	1b64      	subs	r4, r4, r5
 800a058:	10a4      	asrs	r4, r4, #2
 800a05a:	2600      	movs	r6, #0
 800a05c:	42a6      	cmp	r6, r4
 800a05e:	d109      	bne.n	800a074 <__libc_init_array+0x24>
 800a060:	4d0b      	ldr	r5, [pc, #44]	; (800a090 <__libc_init_array+0x40>)
 800a062:	4c0c      	ldr	r4, [pc, #48]	; (800a094 <__libc_init_array+0x44>)
 800a064:	f004 fc90 	bl	800e988 <_init>
 800a068:	1b64      	subs	r4, r4, r5
 800a06a:	10a4      	asrs	r4, r4, #2
 800a06c:	2600      	movs	r6, #0
 800a06e:	42a6      	cmp	r6, r4
 800a070:	d105      	bne.n	800a07e <__libc_init_array+0x2e>
 800a072:	bd70      	pop	{r4, r5, r6, pc}
 800a074:	f855 3b04 	ldr.w	r3, [r5], #4
 800a078:	4798      	blx	r3
 800a07a:	3601      	adds	r6, #1
 800a07c:	e7ee      	b.n	800a05c <__libc_init_array+0xc>
 800a07e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a082:	4798      	blx	r3
 800a084:	3601      	adds	r6, #1
 800a086:	e7f2      	b.n	800a06e <__libc_init_array+0x1e>
 800a088:	0800eea4 	.word	0x0800eea4
 800a08c:	0800eea4 	.word	0x0800eea4
 800a090:	0800eea4 	.word	0x0800eea4
 800a094:	0800eea8 	.word	0x0800eea8

0800a098 <memset>:
 800a098:	4402      	add	r2, r0
 800a09a:	4603      	mov	r3, r0
 800a09c:	4293      	cmp	r3, r2
 800a09e:	d100      	bne.n	800a0a2 <memset+0xa>
 800a0a0:	4770      	bx	lr
 800a0a2:	f803 1b01 	strb.w	r1, [r3], #1
 800a0a6:	e7f9      	b.n	800a09c <memset+0x4>

0800a0a8 <__cvt>:
 800a0a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a0ac:	ec55 4b10 	vmov	r4, r5, d0
 800a0b0:	2d00      	cmp	r5, #0
 800a0b2:	460e      	mov	r6, r1
 800a0b4:	4619      	mov	r1, r3
 800a0b6:	462b      	mov	r3, r5
 800a0b8:	bfbb      	ittet	lt
 800a0ba:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800a0be:	461d      	movlt	r5, r3
 800a0c0:	2300      	movge	r3, #0
 800a0c2:	232d      	movlt	r3, #45	; 0x2d
 800a0c4:	700b      	strb	r3, [r1, #0]
 800a0c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a0c8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a0cc:	4691      	mov	r9, r2
 800a0ce:	f023 0820 	bic.w	r8, r3, #32
 800a0d2:	bfbc      	itt	lt
 800a0d4:	4622      	movlt	r2, r4
 800a0d6:	4614      	movlt	r4, r2
 800a0d8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a0dc:	d005      	beq.n	800a0ea <__cvt+0x42>
 800a0de:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800a0e2:	d100      	bne.n	800a0e6 <__cvt+0x3e>
 800a0e4:	3601      	adds	r6, #1
 800a0e6:	2102      	movs	r1, #2
 800a0e8:	e000      	b.n	800a0ec <__cvt+0x44>
 800a0ea:	2103      	movs	r1, #3
 800a0ec:	ab03      	add	r3, sp, #12
 800a0ee:	9301      	str	r3, [sp, #4]
 800a0f0:	ab02      	add	r3, sp, #8
 800a0f2:	9300      	str	r3, [sp, #0]
 800a0f4:	ec45 4b10 	vmov	d0, r4, r5
 800a0f8:	4653      	mov	r3, sl
 800a0fa:	4632      	mov	r2, r6
 800a0fc:	f001 fdac 	bl	800bc58 <_dtoa_r>
 800a100:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a104:	4607      	mov	r7, r0
 800a106:	d102      	bne.n	800a10e <__cvt+0x66>
 800a108:	f019 0f01 	tst.w	r9, #1
 800a10c:	d022      	beq.n	800a154 <__cvt+0xac>
 800a10e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a112:	eb07 0906 	add.w	r9, r7, r6
 800a116:	d110      	bne.n	800a13a <__cvt+0x92>
 800a118:	783b      	ldrb	r3, [r7, #0]
 800a11a:	2b30      	cmp	r3, #48	; 0x30
 800a11c:	d10a      	bne.n	800a134 <__cvt+0x8c>
 800a11e:	2200      	movs	r2, #0
 800a120:	2300      	movs	r3, #0
 800a122:	4620      	mov	r0, r4
 800a124:	4629      	mov	r1, r5
 800a126:	f7f6 fccf 	bl	8000ac8 <__aeabi_dcmpeq>
 800a12a:	b918      	cbnz	r0, 800a134 <__cvt+0x8c>
 800a12c:	f1c6 0601 	rsb	r6, r6, #1
 800a130:	f8ca 6000 	str.w	r6, [sl]
 800a134:	f8da 3000 	ldr.w	r3, [sl]
 800a138:	4499      	add	r9, r3
 800a13a:	2200      	movs	r2, #0
 800a13c:	2300      	movs	r3, #0
 800a13e:	4620      	mov	r0, r4
 800a140:	4629      	mov	r1, r5
 800a142:	f7f6 fcc1 	bl	8000ac8 <__aeabi_dcmpeq>
 800a146:	b108      	cbz	r0, 800a14c <__cvt+0xa4>
 800a148:	f8cd 900c 	str.w	r9, [sp, #12]
 800a14c:	2230      	movs	r2, #48	; 0x30
 800a14e:	9b03      	ldr	r3, [sp, #12]
 800a150:	454b      	cmp	r3, r9
 800a152:	d307      	bcc.n	800a164 <__cvt+0xbc>
 800a154:	9b03      	ldr	r3, [sp, #12]
 800a156:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a158:	1bdb      	subs	r3, r3, r7
 800a15a:	4638      	mov	r0, r7
 800a15c:	6013      	str	r3, [r2, #0]
 800a15e:	b004      	add	sp, #16
 800a160:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a164:	1c59      	adds	r1, r3, #1
 800a166:	9103      	str	r1, [sp, #12]
 800a168:	701a      	strb	r2, [r3, #0]
 800a16a:	e7f0      	b.n	800a14e <__cvt+0xa6>

0800a16c <__exponent>:
 800a16c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a16e:	4603      	mov	r3, r0
 800a170:	2900      	cmp	r1, #0
 800a172:	bfb8      	it	lt
 800a174:	4249      	neglt	r1, r1
 800a176:	f803 2b02 	strb.w	r2, [r3], #2
 800a17a:	bfb4      	ite	lt
 800a17c:	222d      	movlt	r2, #45	; 0x2d
 800a17e:	222b      	movge	r2, #43	; 0x2b
 800a180:	2909      	cmp	r1, #9
 800a182:	7042      	strb	r2, [r0, #1]
 800a184:	dd2a      	ble.n	800a1dc <__exponent+0x70>
 800a186:	f10d 0407 	add.w	r4, sp, #7
 800a18a:	46a4      	mov	ip, r4
 800a18c:	270a      	movs	r7, #10
 800a18e:	46a6      	mov	lr, r4
 800a190:	460a      	mov	r2, r1
 800a192:	fb91 f6f7 	sdiv	r6, r1, r7
 800a196:	fb07 1516 	mls	r5, r7, r6, r1
 800a19a:	3530      	adds	r5, #48	; 0x30
 800a19c:	2a63      	cmp	r2, #99	; 0x63
 800a19e:	f104 34ff 	add.w	r4, r4, #4294967295
 800a1a2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800a1a6:	4631      	mov	r1, r6
 800a1a8:	dcf1      	bgt.n	800a18e <__exponent+0x22>
 800a1aa:	3130      	adds	r1, #48	; 0x30
 800a1ac:	f1ae 0502 	sub.w	r5, lr, #2
 800a1b0:	f804 1c01 	strb.w	r1, [r4, #-1]
 800a1b4:	1c44      	adds	r4, r0, #1
 800a1b6:	4629      	mov	r1, r5
 800a1b8:	4561      	cmp	r1, ip
 800a1ba:	d30a      	bcc.n	800a1d2 <__exponent+0x66>
 800a1bc:	f10d 0209 	add.w	r2, sp, #9
 800a1c0:	eba2 020e 	sub.w	r2, r2, lr
 800a1c4:	4565      	cmp	r5, ip
 800a1c6:	bf88      	it	hi
 800a1c8:	2200      	movhi	r2, #0
 800a1ca:	4413      	add	r3, r2
 800a1cc:	1a18      	subs	r0, r3, r0
 800a1ce:	b003      	add	sp, #12
 800a1d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a1d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a1d6:	f804 2f01 	strb.w	r2, [r4, #1]!
 800a1da:	e7ed      	b.n	800a1b8 <__exponent+0x4c>
 800a1dc:	2330      	movs	r3, #48	; 0x30
 800a1de:	3130      	adds	r1, #48	; 0x30
 800a1e0:	7083      	strb	r3, [r0, #2]
 800a1e2:	70c1      	strb	r1, [r0, #3]
 800a1e4:	1d03      	adds	r3, r0, #4
 800a1e6:	e7f1      	b.n	800a1cc <__exponent+0x60>

0800a1e8 <_printf_float>:
 800a1e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1ec:	ed2d 8b02 	vpush	{d8}
 800a1f0:	b08d      	sub	sp, #52	; 0x34
 800a1f2:	460c      	mov	r4, r1
 800a1f4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800a1f8:	4616      	mov	r6, r2
 800a1fa:	461f      	mov	r7, r3
 800a1fc:	4605      	mov	r5, r0
 800a1fe:	f002 fe89 	bl	800cf14 <_localeconv_r>
 800a202:	f8d0 a000 	ldr.w	sl, [r0]
 800a206:	4650      	mov	r0, sl
 800a208:	f7f5 ffe2 	bl	80001d0 <strlen>
 800a20c:	2300      	movs	r3, #0
 800a20e:	930a      	str	r3, [sp, #40]	; 0x28
 800a210:	6823      	ldr	r3, [r4, #0]
 800a212:	9305      	str	r3, [sp, #20]
 800a214:	f8d8 3000 	ldr.w	r3, [r8]
 800a218:	f894 b018 	ldrb.w	fp, [r4, #24]
 800a21c:	3307      	adds	r3, #7
 800a21e:	f023 0307 	bic.w	r3, r3, #7
 800a222:	f103 0208 	add.w	r2, r3, #8
 800a226:	f8c8 2000 	str.w	r2, [r8]
 800a22a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a22e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a232:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800a236:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a23a:	9307      	str	r3, [sp, #28]
 800a23c:	f8cd 8018 	str.w	r8, [sp, #24]
 800a240:	ee08 0a10 	vmov	s16, r0
 800a244:	4b9f      	ldr	r3, [pc, #636]	; (800a4c4 <_printf_float+0x2dc>)
 800a246:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a24a:	f04f 32ff 	mov.w	r2, #4294967295
 800a24e:	f7f6 fc6d 	bl	8000b2c <__aeabi_dcmpun>
 800a252:	bb88      	cbnz	r0, 800a2b8 <_printf_float+0xd0>
 800a254:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a258:	4b9a      	ldr	r3, [pc, #616]	; (800a4c4 <_printf_float+0x2dc>)
 800a25a:	f04f 32ff 	mov.w	r2, #4294967295
 800a25e:	f7f6 fc47 	bl	8000af0 <__aeabi_dcmple>
 800a262:	bb48      	cbnz	r0, 800a2b8 <_printf_float+0xd0>
 800a264:	2200      	movs	r2, #0
 800a266:	2300      	movs	r3, #0
 800a268:	4640      	mov	r0, r8
 800a26a:	4649      	mov	r1, r9
 800a26c:	f7f6 fc36 	bl	8000adc <__aeabi_dcmplt>
 800a270:	b110      	cbz	r0, 800a278 <_printf_float+0x90>
 800a272:	232d      	movs	r3, #45	; 0x2d
 800a274:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a278:	4b93      	ldr	r3, [pc, #588]	; (800a4c8 <_printf_float+0x2e0>)
 800a27a:	4894      	ldr	r0, [pc, #592]	; (800a4cc <_printf_float+0x2e4>)
 800a27c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800a280:	bf94      	ite	ls
 800a282:	4698      	movls	r8, r3
 800a284:	4680      	movhi	r8, r0
 800a286:	2303      	movs	r3, #3
 800a288:	6123      	str	r3, [r4, #16]
 800a28a:	9b05      	ldr	r3, [sp, #20]
 800a28c:	f023 0204 	bic.w	r2, r3, #4
 800a290:	6022      	str	r2, [r4, #0]
 800a292:	f04f 0900 	mov.w	r9, #0
 800a296:	9700      	str	r7, [sp, #0]
 800a298:	4633      	mov	r3, r6
 800a29a:	aa0b      	add	r2, sp, #44	; 0x2c
 800a29c:	4621      	mov	r1, r4
 800a29e:	4628      	mov	r0, r5
 800a2a0:	f000 f9d8 	bl	800a654 <_printf_common>
 800a2a4:	3001      	adds	r0, #1
 800a2a6:	f040 8090 	bne.w	800a3ca <_printf_float+0x1e2>
 800a2aa:	f04f 30ff 	mov.w	r0, #4294967295
 800a2ae:	b00d      	add	sp, #52	; 0x34
 800a2b0:	ecbd 8b02 	vpop	{d8}
 800a2b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2b8:	4642      	mov	r2, r8
 800a2ba:	464b      	mov	r3, r9
 800a2bc:	4640      	mov	r0, r8
 800a2be:	4649      	mov	r1, r9
 800a2c0:	f7f6 fc34 	bl	8000b2c <__aeabi_dcmpun>
 800a2c4:	b140      	cbz	r0, 800a2d8 <_printf_float+0xf0>
 800a2c6:	464b      	mov	r3, r9
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	bfbc      	itt	lt
 800a2cc:	232d      	movlt	r3, #45	; 0x2d
 800a2ce:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a2d2:	487f      	ldr	r0, [pc, #508]	; (800a4d0 <_printf_float+0x2e8>)
 800a2d4:	4b7f      	ldr	r3, [pc, #508]	; (800a4d4 <_printf_float+0x2ec>)
 800a2d6:	e7d1      	b.n	800a27c <_printf_float+0x94>
 800a2d8:	6863      	ldr	r3, [r4, #4]
 800a2da:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800a2de:	9206      	str	r2, [sp, #24]
 800a2e0:	1c5a      	adds	r2, r3, #1
 800a2e2:	d13f      	bne.n	800a364 <_printf_float+0x17c>
 800a2e4:	2306      	movs	r3, #6
 800a2e6:	6063      	str	r3, [r4, #4]
 800a2e8:	9b05      	ldr	r3, [sp, #20]
 800a2ea:	6861      	ldr	r1, [r4, #4]
 800a2ec:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800a2f0:	2300      	movs	r3, #0
 800a2f2:	9303      	str	r3, [sp, #12]
 800a2f4:	ab0a      	add	r3, sp, #40	; 0x28
 800a2f6:	e9cd b301 	strd	fp, r3, [sp, #4]
 800a2fa:	ab09      	add	r3, sp, #36	; 0x24
 800a2fc:	ec49 8b10 	vmov	d0, r8, r9
 800a300:	9300      	str	r3, [sp, #0]
 800a302:	6022      	str	r2, [r4, #0]
 800a304:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a308:	4628      	mov	r0, r5
 800a30a:	f7ff fecd 	bl	800a0a8 <__cvt>
 800a30e:	9b06      	ldr	r3, [sp, #24]
 800a310:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a312:	2b47      	cmp	r3, #71	; 0x47
 800a314:	4680      	mov	r8, r0
 800a316:	d108      	bne.n	800a32a <_printf_float+0x142>
 800a318:	1cc8      	adds	r0, r1, #3
 800a31a:	db02      	blt.n	800a322 <_printf_float+0x13a>
 800a31c:	6863      	ldr	r3, [r4, #4]
 800a31e:	4299      	cmp	r1, r3
 800a320:	dd41      	ble.n	800a3a6 <_printf_float+0x1be>
 800a322:	f1ab 0b02 	sub.w	fp, fp, #2
 800a326:	fa5f fb8b 	uxtb.w	fp, fp
 800a32a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a32e:	d820      	bhi.n	800a372 <_printf_float+0x18a>
 800a330:	3901      	subs	r1, #1
 800a332:	465a      	mov	r2, fp
 800a334:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a338:	9109      	str	r1, [sp, #36]	; 0x24
 800a33a:	f7ff ff17 	bl	800a16c <__exponent>
 800a33e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a340:	1813      	adds	r3, r2, r0
 800a342:	2a01      	cmp	r2, #1
 800a344:	4681      	mov	r9, r0
 800a346:	6123      	str	r3, [r4, #16]
 800a348:	dc02      	bgt.n	800a350 <_printf_float+0x168>
 800a34a:	6822      	ldr	r2, [r4, #0]
 800a34c:	07d2      	lsls	r2, r2, #31
 800a34e:	d501      	bpl.n	800a354 <_printf_float+0x16c>
 800a350:	3301      	adds	r3, #1
 800a352:	6123      	str	r3, [r4, #16]
 800a354:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d09c      	beq.n	800a296 <_printf_float+0xae>
 800a35c:	232d      	movs	r3, #45	; 0x2d
 800a35e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a362:	e798      	b.n	800a296 <_printf_float+0xae>
 800a364:	9a06      	ldr	r2, [sp, #24]
 800a366:	2a47      	cmp	r2, #71	; 0x47
 800a368:	d1be      	bne.n	800a2e8 <_printf_float+0x100>
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d1bc      	bne.n	800a2e8 <_printf_float+0x100>
 800a36e:	2301      	movs	r3, #1
 800a370:	e7b9      	b.n	800a2e6 <_printf_float+0xfe>
 800a372:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800a376:	d118      	bne.n	800a3aa <_printf_float+0x1c2>
 800a378:	2900      	cmp	r1, #0
 800a37a:	6863      	ldr	r3, [r4, #4]
 800a37c:	dd0b      	ble.n	800a396 <_printf_float+0x1ae>
 800a37e:	6121      	str	r1, [r4, #16]
 800a380:	b913      	cbnz	r3, 800a388 <_printf_float+0x1a0>
 800a382:	6822      	ldr	r2, [r4, #0]
 800a384:	07d0      	lsls	r0, r2, #31
 800a386:	d502      	bpl.n	800a38e <_printf_float+0x1a6>
 800a388:	3301      	adds	r3, #1
 800a38a:	440b      	add	r3, r1
 800a38c:	6123      	str	r3, [r4, #16]
 800a38e:	65a1      	str	r1, [r4, #88]	; 0x58
 800a390:	f04f 0900 	mov.w	r9, #0
 800a394:	e7de      	b.n	800a354 <_printf_float+0x16c>
 800a396:	b913      	cbnz	r3, 800a39e <_printf_float+0x1b6>
 800a398:	6822      	ldr	r2, [r4, #0]
 800a39a:	07d2      	lsls	r2, r2, #31
 800a39c:	d501      	bpl.n	800a3a2 <_printf_float+0x1ba>
 800a39e:	3302      	adds	r3, #2
 800a3a0:	e7f4      	b.n	800a38c <_printf_float+0x1a4>
 800a3a2:	2301      	movs	r3, #1
 800a3a4:	e7f2      	b.n	800a38c <_printf_float+0x1a4>
 800a3a6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800a3aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a3ac:	4299      	cmp	r1, r3
 800a3ae:	db05      	blt.n	800a3bc <_printf_float+0x1d4>
 800a3b0:	6823      	ldr	r3, [r4, #0]
 800a3b2:	6121      	str	r1, [r4, #16]
 800a3b4:	07d8      	lsls	r0, r3, #31
 800a3b6:	d5ea      	bpl.n	800a38e <_printf_float+0x1a6>
 800a3b8:	1c4b      	adds	r3, r1, #1
 800a3ba:	e7e7      	b.n	800a38c <_printf_float+0x1a4>
 800a3bc:	2900      	cmp	r1, #0
 800a3be:	bfd4      	ite	le
 800a3c0:	f1c1 0202 	rsble	r2, r1, #2
 800a3c4:	2201      	movgt	r2, #1
 800a3c6:	4413      	add	r3, r2
 800a3c8:	e7e0      	b.n	800a38c <_printf_float+0x1a4>
 800a3ca:	6823      	ldr	r3, [r4, #0]
 800a3cc:	055a      	lsls	r2, r3, #21
 800a3ce:	d407      	bmi.n	800a3e0 <_printf_float+0x1f8>
 800a3d0:	6923      	ldr	r3, [r4, #16]
 800a3d2:	4642      	mov	r2, r8
 800a3d4:	4631      	mov	r1, r6
 800a3d6:	4628      	mov	r0, r5
 800a3d8:	47b8      	blx	r7
 800a3da:	3001      	adds	r0, #1
 800a3dc:	d12c      	bne.n	800a438 <_printf_float+0x250>
 800a3de:	e764      	b.n	800a2aa <_printf_float+0xc2>
 800a3e0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a3e4:	f240 80e0 	bls.w	800a5a8 <_printf_float+0x3c0>
 800a3e8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a3ec:	2200      	movs	r2, #0
 800a3ee:	2300      	movs	r3, #0
 800a3f0:	f7f6 fb6a 	bl	8000ac8 <__aeabi_dcmpeq>
 800a3f4:	2800      	cmp	r0, #0
 800a3f6:	d034      	beq.n	800a462 <_printf_float+0x27a>
 800a3f8:	4a37      	ldr	r2, [pc, #220]	; (800a4d8 <_printf_float+0x2f0>)
 800a3fa:	2301      	movs	r3, #1
 800a3fc:	4631      	mov	r1, r6
 800a3fe:	4628      	mov	r0, r5
 800a400:	47b8      	blx	r7
 800a402:	3001      	adds	r0, #1
 800a404:	f43f af51 	beq.w	800a2aa <_printf_float+0xc2>
 800a408:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a40c:	429a      	cmp	r2, r3
 800a40e:	db02      	blt.n	800a416 <_printf_float+0x22e>
 800a410:	6823      	ldr	r3, [r4, #0]
 800a412:	07d8      	lsls	r0, r3, #31
 800a414:	d510      	bpl.n	800a438 <_printf_float+0x250>
 800a416:	ee18 3a10 	vmov	r3, s16
 800a41a:	4652      	mov	r2, sl
 800a41c:	4631      	mov	r1, r6
 800a41e:	4628      	mov	r0, r5
 800a420:	47b8      	blx	r7
 800a422:	3001      	adds	r0, #1
 800a424:	f43f af41 	beq.w	800a2aa <_printf_float+0xc2>
 800a428:	f04f 0800 	mov.w	r8, #0
 800a42c:	f104 091a 	add.w	r9, r4, #26
 800a430:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a432:	3b01      	subs	r3, #1
 800a434:	4543      	cmp	r3, r8
 800a436:	dc09      	bgt.n	800a44c <_printf_float+0x264>
 800a438:	6823      	ldr	r3, [r4, #0]
 800a43a:	079b      	lsls	r3, r3, #30
 800a43c:	f100 8105 	bmi.w	800a64a <_printf_float+0x462>
 800a440:	68e0      	ldr	r0, [r4, #12]
 800a442:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a444:	4298      	cmp	r0, r3
 800a446:	bfb8      	it	lt
 800a448:	4618      	movlt	r0, r3
 800a44a:	e730      	b.n	800a2ae <_printf_float+0xc6>
 800a44c:	2301      	movs	r3, #1
 800a44e:	464a      	mov	r2, r9
 800a450:	4631      	mov	r1, r6
 800a452:	4628      	mov	r0, r5
 800a454:	47b8      	blx	r7
 800a456:	3001      	adds	r0, #1
 800a458:	f43f af27 	beq.w	800a2aa <_printf_float+0xc2>
 800a45c:	f108 0801 	add.w	r8, r8, #1
 800a460:	e7e6      	b.n	800a430 <_printf_float+0x248>
 800a462:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a464:	2b00      	cmp	r3, #0
 800a466:	dc39      	bgt.n	800a4dc <_printf_float+0x2f4>
 800a468:	4a1b      	ldr	r2, [pc, #108]	; (800a4d8 <_printf_float+0x2f0>)
 800a46a:	2301      	movs	r3, #1
 800a46c:	4631      	mov	r1, r6
 800a46e:	4628      	mov	r0, r5
 800a470:	47b8      	blx	r7
 800a472:	3001      	adds	r0, #1
 800a474:	f43f af19 	beq.w	800a2aa <_printf_float+0xc2>
 800a478:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a47c:	4313      	orrs	r3, r2
 800a47e:	d102      	bne.n	800a486 <_printf_float+0x29e>
 800a480:	6823      	ldr	r3, [r4, #0]
 800a482:	07d9      	lsls	r1, r3, #31
 800a484:	d5d8      	bpl.n	800a438 <_printf_float+0x250>
 800a486:	ee18 3a10 	vmov	r3, s16
 800a48a:	4652      	mov	r2, sl
 800a48c:	4631      	mov	r1, r6
 800a48e:	4628      	mov	r0, r5
 800a490:	47b8      	blx	r7
 800a492:	3001      	adds	r0, #1
 800a494:	f43f af09 	beq.w	800a2aa <_printf_float+0xc2>
 800a498:	f04f 0900 	mov.w	r9, #0
 800a49c:	f104 0a1a 	add.w	sl, r4, #26
 800a4a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4a2:	425b      	negs	r3, r3
 800a4a4:	454b      	cmp	r3, r9
 800a4a6:	dc01      	bgt.n	800a4ac <_printf_float+0x2c4>
 800a4a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a4aa:	e792      	b.n	800a3d2 <_printf_float+0x1ea>
 800a4ac:	2301      	movs	r3, #1
 800a4ae:	4652      	mov	r2, sl
 800a4b0:	4631      	mov	r1, r6
 800a4b2:	4628      	mov	r0, r5
 800a4b4:	47b8      	blx	r7
 800a4b6:	3001      	adds	r0, #1
 800a4b8:	f43f aef7 	beq.w	800a2aa <_printf_float+0xc2>
 800a4bc:	f109 0901 	add.w	r9, r9, #1
 800a4c0:	e7ee      	b.n	800a4a0 <_printf_float+0x2b8>
 800a4c2:	bf00      	nop
 800a4c4:	7fefffff 	.word	0x7fefffff
 800a4c8:	0800e9fc 	.word	0x0800e9fc
 800a4cc:	0800ea00 	.word	0x0800ea00
 800a4d0:	0800ea08 	.word	0x0800ea08
 800a4d4:	0800ea04 	.word	0x0800ea04
 800a4d8:	0800ea0c 	.word	0x0800ea0c
 800a4dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a4de:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a4e0:	429a      	cmp	r2, r3
 800a4e2:	bfa8      	it	ge
 800a4e4:	461a      	movge	r2, r3
 800a4e6:	2a00      	cmp	r2, #0
 800a4e8:	4691      	mov	r9, r2
 800a4ea:	dc37      	bgt.n	800a55c <_printf_float+0x374>
 800a4ec:	f04f 0b00 	mov.w	fp, #0
 800a4f0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a4f4:	f104 021a 	add.w	r2, r4, #26
 800a4f8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a4fa:	9305      	str	r3, [sp, #20]
 800a4fc:	eba3 0309 	sub.w	r3, r3, r9
 800a500:	455b      	cmp	r3, fp
 800a502:	dc33      	bgt.n	800a56c <_printf_float+0x384>
 800a504:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a508:	429a      	cmp	r2, r3
 800a50a:	db3b      	blt.n	800a584 <_printf_float+0x39c>
 800a50c:	6823      	ldr	r3, [r4, #0]
 800a50e:	07da      	lsls	r2, r3, #31
 800a510:	d438      	bmi.n	800a584 <_printf_float+0x39c>
 800a512:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a514:	9a05      	ldr	r2, [sp, #20]
 800a516:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a518:	1a9a      	subs	r2, r3, r2
 800a51a:	eba3 0901 	sub.w	r9, r3, r1
 800a51e:	4591      	cmp	r9, r2
 800a520:	bfa8      	it	ge
 800a522:	4691      	movge	r9, r2
 800a524:	f1b9 0f00 	cmp.w	r9, #0
 800a528:	dc35      	bgt.n	800a596 <_printf_float+0x3ae>
 800a52a:	f04f 0800 	mov.w	r8, #0
 800a52e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a532:	f104 0a1a 	add.w	sl, r4, #26
 800a536:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a53a:	1a9b      	subs	r3, r3, r2
 800a53c:	eba3 0309 	sub.w	r3, r3, r9
 800a540:	4543      	cmp	r3, r8
 800a542:	f77f af79 	ble.w	800a438 <_printf_float+0x250>
 800a546:	2301      	movs	r3, #1
 800a548:	4652      	mov	r2, sl
 800a54a:	4631      	mov	r1, r6
 800a54c:	4628      	mov	r0, r5
 800a54e:	47b8      	blx	r7
 800a550:	3001      	adds	r0, #1
 800a552:	f43f aeaa 	beq.w	800a2aa <_printf_float+0xc2>
 800a556:	f108 0801 	add.w	r8, r8, #1
 800a55a:	e7ec      	b.n	800a536 <_printf_float+0x34e>
 800a55c:	4613      	mov	r3, r2
 800a55e:	4631      	mov	r1, r6
 800a560:	4642      	mov	r2, r8
 800a562:	4628      	mov	r0, r5
 800a564:	47b8      	blx	r7
 800a566:	3001      	adds	r0, #1
 800a568:	d1c0      	bne.n	800a4ec <_printf_float+0x304>
 800a56a:	e69e      	b.n	800a2aa <_printf_float+0xc2>
 800a56c:	2301      	movs	r3, #1
 800a56e:	4631      	mov	r1, r6
 800a570:	4628      	mov	r0, r5
 800a572:	9205      	str	r2, [sp, #20]
 800a574:	47b8      	blx	r7
 800a576:	3001      	adds	r0, #1
 800a578:	f43f ae97 	beq.w	800a2aa <_printf_float+0xc2>
 800a57c:	9a05      	ldr	r2, [sp, #20]
 800a57e:	f10b 0b01 	add.w	fp, fp, #1
 800a582:	e7b9      	b.n	800a4f8 <_printf_float+0x310>
 800a584:	ee18 3a10 	vmov	r3, s16
 800a588:	4652      	mov	r2, sl
 800a58a:	4631      	mov	r1, r6
 800a58c:	4628      	mov	r0, r5
 800a58e:	47b8      	blx	r7
 800a590:	3001      	adds	r0, #1
 800a592:	d1be      	bne.n	800a512 <_printf_float+0x32a>
 800a594:	e689      	b.n	800a2aa <_printf_float+0xc2>
 800a596:	9a05      	ldr	r2, [sp, #20]
 800a598:	464b      	mov	r3, r9
 800a59a:	4442      	add	r2, r8
 800a59c:	4631      	mov	r1, r6
 800a59e:	4628      	mov	r0, r5
 800a5a0:	47b8      	blx	r7
 800a5a2:	3001      	adds	r0, #1
 800a5a4:	d1c1      	bne.n	800a52a <_printf_float+0x342>
 800a5a6:	e680      	b.n	800a2aa <_printf_float+0xc2>
 800a5a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a5aa:	2a01      	cmp	r2, #1
 800a5ac:	dc01      	bgt.n	800a5b2 <_printf_float+0x3ca>
 800a5ae:	07db      	lsls	r3, r3, #31
 800a5b0:	d538      	bpl.n	800a624 <_printf_float+0x43c>
 800a5b2:	2301      	movs	r3, #1
 800a5b4:	4642      	mov	r2, r8
 800a5b6:	4631      	mov	r1, r6
 800a5b8:	4628      	mov	r0, r5
 800a5ba:	47b8      	blx	r7
 800a5bc:	3001      	adds	r0, #1
 800a5be:	f43f ae74 	beq.w	800a2aa <_printf_float+0xc2>
 800a5c2:	ee18 3a10 	vmov	r3, s16
 800a5c6:	4652      	mov	r2, sl
 800a5c8:	4631      	mov	r1, r6
 800a5ca:	4628      	mov	r0, r5
 800a5cc:	47b8      	blx	r7
 800a5ce:	3001      	adds	r0, #1
 800a5d0:	f43f ae6b 	beq.w	800a2aa <_printf_float+0xc2>
 800a5d4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a5d8:	2200      	movs	r2, #0
 800a5da:	2300      	movs	r3, #0
 800a5dc:	f7f6 fa74 	bl	8000ac8 <__aeabi_dcmpeq>
 800a5e0:	b9d8      	cbnz	r0, 800a61a <_printf_float+0x432>
 800a5e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5e4:	f108 0201 	add.w	r2, r8, #1
 800a5e8:	3b01      	subs	r3, #1
 800a5ea:	4631      	mov	r1, r6
 800a5ec:	4628      	mov	r0, r5
 800a5ee:	47b8      	blx	r7
 800a5f0:	3001      	adds	r0, #1
 800a5f2:	d10e      	bne.n	800a612 <_printf_float+0x42a>
 800a5f4:	e659      	b.n	800a2aa <_printf_float+0xc2>
 800a5f6:	2301      	movs	r3, #1
 800a5f8:	4652      	mov	r2, sl
 800a5fa:	4631      	mov	r1, r6
 800a5fc:	4628      	mov	r0, r5
 800a5fe:	47b8      	blx	r7
 800a600:	3001      	adds	r0, #1
 800a602:	f43f ae52 	beq.w	800a2aa <_printf_float+0xc2>
 800a606:	f108 0801 	add.w	r8, r8, #1
 800a60a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a60c:	3b01      	subs	r3, #1
 800a60e:	4543      	cmp	r3, r8
 800a610:	dcf1      	bgt.n	800a5f6 <_printf_float+0x40e>
 800a612:	464b      	mov	r3, r9
 800a614:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a618:	e6dc      	b.n	800a3d4 <_printf_float+0x1ec>
 800a61a:	f04f 0800 	mov.w	r8, #0
 800a61e:	f104 0a1a 	add.w	sl, r4, #26
 800a622:	e7f2      	b.n	800a60a <_printf_float+0x422>
 800a624:	2301      	movs	r3, #1
 800a626:	4642      	mov	r2, r8
 800a628:	e7df      	b.n	800a5ea <_printf_float+0x402>
 800a62a:	2301      	movs	r3, #1
 800a62c:	464a      	mov	r2, r9
 800a62e:	4631      	mov	r1, r6
 800a630:	4628      	mov	r0, r5
 800a632:	47b8      	blx	r7
 800a634:	3001      	adds	r0, #1
 800a636:	f43f ae38 	beq.w	800a2aa <_printf_float+0xc2>
 800a63a:	f108 0801 	add.w	r8, r8, #1
 800a63e:	68e3      	ldr	r3, [r4, #12]
 800a640:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a642:	1a5b      	subs	r3, r3, r1
 800a644:	4543      	cmp	r3, r8
 800a646:	dcf0      	bgt.n	800a62a <_printf_float+0x442>
 800a648:	e6fa      	b.n	800a440 <_printf_float+0x258>
 800a64a:	f04f 0800 	mov.w	r8, #0
 800a64e:	f104 0919 	add.w	r9, r4, #25
 800a652:	e7f4      	b.n	800a63e <_printf_float+0x456>

0800a654 <_printf_common>:
 800a654:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a658:	4616      	mov	r6, r2
 800a65a:	4699      	mov	r9, r3
 800a65c:	688a      	ldr	r2, [r1, #8]
 800a65e:	690b      	ldr	r3, [r1, #16]
 800a660:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a664:	4293      	cmp	r3, r2
 800a666:	bfb8      	it	lt
 800a668:	4613      	movlt	r3, r2
 800a66a:	6033      	str	r3, [r6, #0]
 800a66c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a670:	4607      	mov	r7, r0
 800a672:	460c      	mov	r4, r1
 800a674:	b10a      	cbz	r2, 800a67a <_printf_common+0x26>
 800a676:	3301      	adds	r3, #1
 800a678:	6033      	str	r3, [r6, #0]
 800a67a:	6823      	ldr	r3, [r4, #0]
 800a67c:	0699      	lsls	r1, r3, #26
 800a67e:	bf42      	ittt	mi
 800a680:	6833      	ldrmi	r3, [r6, #0]
 800a682:	3302      	addmi	r3, #2
 800a684:	6033      	strmi	r3, [r6, #0]
 800a686:	6825      	ldr	r5, [r4, #0]
 800a688:	f015 0506 	ands.w	r5, r5, #6
 800a68c:	d106      	bne.n	800a69c <_printf_common+0x48>
 800a68e:	f104 0a19 	add.w	sl, r4, #25
 800a692:	68e3      	ldr	r3, [r4, #12]
 800a694:	6832      	ldr	r2, [r6, #0]
 800a696:	1a9b      	subs	r3, r3, r2
 800a698:	42ab      	cmp	r3, r5
 800a69a:	dc26      	bgt.n	800a6ea <_printf_common+0x96>
 800a69c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a6a0:	1e13      	subs	r3, r2, #0
 800a6a2:	6822      	ldr	r2, [r4, #0]
 800a6a4:	bf18      	it	ne
 800a6a6:	2301      	movne	r3, #1
 800a6a8:	0692      	lsls	r2, r2, #26
 800a6aa:	d42b      	bmi.n	800a704 <_printf_common+0xb0>
 800a6ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a6b0:	4649      	mov	r1, r9
 800a6b2:	4638      	mov	r0, r7
 800a6b4:	47c0      	blx	r8
 800a6b6:	3001      	adds	r0, #1
 800a6b8:	d01e      	beq.n	800a6f8 <_printf_common+0xa4>
 800a6ba:	6823      	ldr	r3, [r4, #0]
 800a6bc:	68e5      	ldr	r5, [r4, #12]
 800a6be:	6832      	ldr	r2, [r6, #0]
 800a6c0:	f003 0306 	and.w	r3, r3, #6
 800a6c4:	2b04      	cmp	r3, #4
 800a6c6:	bf08      	it	eq
 800a6c8:	1aad      	subeq	r5, r5, r2
 800a6ca:	68a3      	ldr	r3, [r4, #8]
 800a6cc:	6922      	ldr	r2, [r4, #16]
 800a6ce:	bf0c      	ite	eq
 800a6d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a6d4:	2500      	movne	r5, #0
 800a6d6:	4293      	cmp	r3, r2
 800a6d8:	bfc4      	itt	gt
 800a6da:	1a9b      	subgt	r3, r3, r2
 800a6dc:	18ed      	addgt	r5, r5, r3
 800a6de:	2600      	movs	r6, #0
 800a6e0:	341a      	adds	r4, #26
 800a6e2:	42b5      	cmp	r5, r6
 800a6e4:	d11a      	bne.n	800a71c <_printf_common+0xc8>
 800a6e6:	2000      	movs	r0, #0
 800a6e8:	e008      	b.n	800a6fc <_printf_common+0xa8>
 800a6ea:	2301      	movs	r3, #1
 800a6ec:	4652      	mov	r2, sl
 800a6ee:	4649      	mov	r1, r9
 800a6f0:	4638      	mov	r0, r7
 800a6f2:	47c0      	blx	r8
 800a6f4:	3001      	adds	r0, #1
 800a6f6:	d103      	bne.n	800a700 <_printf_common+0xac>
 800a6f8:	f04f 30ff 	mov.w	r0, #4294967295
 800a6fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a700:	3501      	adds	r5, #1
 800a702:	e7c6      	b.n	800a692 <_printf_common+0x3e>
 800a704:	18e1      	adds	r1, r4, r3
 800a706:	1c5a      	adds	r2, r3, #1
 800a708:	2030      	movs	r0, #48	; 0x30
 800a70a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a70e:	4422      	add	r2, r4
 800a710:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a714:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a718:	3302      	adds	r3, #2
 800a71a:	e7c7      	b.n	800a6ac <_printf_common+0x58>
 800a71c:	2301      	movs	r3, #1
 800a71e:	4622      	mov	r2, r4
 800a720:	4649      	mov	r1, r9
 800a722:	4638      	mov	r0, r7
 800a724:	47c0      	blx	r8
 800a726:	3001      	adds	r0, #1
 800a728:	d0e6      	beq.n	800a6f8 <_printf_common+0xa4>
 800a72a:	3601      	adds	r6, #1
 800a72c:	e7d9      	b.n	800a6e2 <_printf_common+0x8e>
	...

0800a730 <_printf_i>:
 800a730:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a734:	7e0f      	ldrb	r7, [r1, #24]
 800a736:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a738:	2f78      	cmp	r7, #120	; 0x78
 800a73a:	4691      	mov	r9, r2
 800a73c:	4680      	mov	r8, r0
 800a73e:	460c      	mov	r4, r1
 800a740:	469a      	mov	sl, r3
 800a742:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a746:	d807      	bhi.n	800a758 <_printf_i+0x28>
 800a748:	2f62      	cmp	r7, #98	; 0x62
 800a74a:	d80a      	bhi.n	800a762 <_printf_i+0x32>
 800a74c:	2f00      	cmp	r7, #0
 800a74e:	f000 80d8 	beq.w	800a902 <_printf_i+0x1d2>
 800a752:	2f58      	cmp	r7, #88	; 0x58
 800a754:	f000 80a3 	beq.w	800a89e <_printf_i+0x16e>
 800a758:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a75c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a760:	e03a      	b.n	800a7d8 <_printf_i+0xa8>
 800a762:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a766:	2b15      	cmp	r3, #21
 800a768:	d8f6      	bhi.n	800a758 <_printf_i+0x28>
 800a76a:	a101      	add	r1, pc, #4	; (adr r1, 800a770 <_printf_i+0x40>)
 800a76c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a770:	0800a7c9 	.word	0x0800a7c9
 800a774:	0800a7dd 	.word	0x0800a7dd
 800a778:	0800a759 	.word	0x0800a759
 800a77c:	0800a759 	.word	0x0800a759
 800a780:	0800a759 	.word	0x0800a759
 800a784:	0800a759 	.word	0x0800a759
 800a788:	0800a7dd 	.word	0x0800a7dd
 800a78c:	0800a759 	.word	0x0800a759
 800a790:	0800a759 	.word	0x0800a759
 800a794:	0800a759 	.word	0x0800a759
 800a798:	0800a759 	.word	0x0800a759
 800a79c:	0800a8e9 	.word	0x0800a8e9
 800a7a0:	0800a80d 	.word	0x0800a80d
 800a7a4:	0800a8cb 	.word	0x0800a8cb
 800a7a8:	0800a759 	.word	0x0800a759
 800a7ac:	0800a759 	.word	0x0800a759
 800a7b0:	0800a90b 	.word	0x0800a90b
 800a7b4:	0800a759 	.word	0x0800a759
 800a7b8:	0800a80d 	.word	0x0800a80d
 800a7bc:	0800a759 	.word	0x0800a759
 800a7c0:	0800a759 	.word	0x0800a759
 800a7c4:	0800a8d3 	.word	0x0800a8d3
 800a7c8:	682b      	ldr	r3, [r5, #0]
 800a7ca:	1d1a      	adds	r2, r3, #4
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	602a      	str	r2, [r5, #0]
 800a7d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a7d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a7d8:	2301      	movs	r3, #1
 800a7da:	e0a3      	b.n	800a924 <_printf_i+0x1f4>
 800a7dc:	6820      	ldr	r0, [r4, #0]
 800a7de:	6829      	ldr	r1, [r5, #0]
 800a7e0:	0606      	lsls	r6, r0, #24
 800a7e2:	f101 0304 	add.w	r3, r1, #4
 800a7e6:	d50a      	bpl.n	800a7fe <_printf_i+0xce>
 800a7e8:	680e      	ldr	r6, [r1, #0]
 800a7ea:	602b      	str	r3, [r5, #0]
 800a7ec:	2e00      	cmp	r6, #0
 800a7ee:	da03      	bge.n	800a7f8 <_printf_i+0xc8>
 800a7f0:	232d      	movs	r3, #45	; 0x2d
 800a7f2:	4276      	negs	r6, r6
 800a7f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a7f8:	485e      	ldr	r0, [pc, #376]	; (800a974 <_printf_i+0x244>)
 800a7fa:	230a      	movs	r3, #10
 800a7fc:	e019      	b.n	800a832 <_printf_i+0x102>
 800a7fe:	680e      	ldr	r6, [r1, #0]
 800a800:	602b      	str	r3, [r5, #0]
 800a802:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a806:	bf18      	it	ne
 800a808:	b236      	sxthne	r6, r6
 800a80a:	e7ef      	b.n	800a7ec <_printf_i+0xbc>
 800a80c:	682b      	ldr	r3, [r5, #0]
 800a80e:	6820      	ldr	r0, [r4, #0]
 800a810:	1d19      	adds	r1, r3, #4
 800a812:	6029      	str	r1, [r5, #0]
 800a814:	0601      	lsls	r1, r0, #24
 800a816:	d501      	bpl.n	800a81c <_printf_i+0xec>
 800a818:	681e      	ldr	r6, [r3, #0]
 800a81a:	e002      	b.n	800a822 <_printf_i+0xf2>
 800a81c:	0646      	lsls	r6, r0, #25
 800a81e:	d5fb      	bpl.n	800a818 <_printf_i+0xe8>
 800a820:	881e      	ldrh	r6, [r3, #0]
 800a822:	4854      	ldr	r0, [pc, #336]	; (800a974 <_printf_i+0x244>)
 800a824:	2f6f      	cmp	r7, #111	; 0x6f
 800a826:	bf0c      	ite	eq
 800a828:	2308      	moveq	r3, #8
 800a82a:	230a      	movne	r3, #10
 800a82c:	2100      	movs	r1, #0
 800a82e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a832:	6865      	ldr	r5, [r4, #4]
 800a834:	60a5      	str	r5, [r4, #8]
 800a836:	2d00      	cmp	r5, #0
 800a838:	bfa2      	ittt	ge
 800a83a:	6821      	ldrge	r1, [r4, #0]
 800a83c:	f021 0104 	bicge.w	r1, r1, #4
 800a840:	6021      	strge	r1, [r4, #0]
 800a842:	b90e      	cbnz	r6, 800a848 <_printf_i+0x118>
 800a844:	2d00      	cmp	r5, #0
 800a846:	d04d      	beq.n	800a8e4 <_printf_i+0x1b4>
 800a848:	4615      	mov	r5, r2
 800a84a:	fbb6 f1f3 	udiv	r1, r6, r3
 800a84e:	fb03 6711 	mls	r7, r3, r1, r6
 800a852:	5dc7      	ldrb	r7, [r0, r7]
 800a854:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a858:	4637      	mov	r7, r6
 800a85a:	42bb      	cmp	r3, r7
 800a85c:	460e      	mov	r6, r1
 800a85e:	d9f4      	bls.n	800a84a <_printf_i+0x11a>
 800a860:	2b08      	cmp	r3, #8
 800a862:	d10b      	bne.n	800a87c <_printf_i+0x14c>
 800a864:	6823      	ldr	r3, [r4, #0]
 800a866:	07de      	lsls	r6, r3, #31
 800a868:	d508      	bpl.n	800a87c <_printf_i+0x14c>
 800a86a:	6923      	ldr	r3, [r4, #16]
 800a86c:	6861      	ldr	r1, [r4, #4]
 800a86e:	4299      	cmp	r1, r3
 800a870:	bfde      	ittt	le
 800a872:	2330      	movle	r3, #48	; 0x30
 800a874:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a878:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a87c:	1b52      	subs	r2, r2, r5
 800a87e:	6122      	str	r2, [r4, #16]
 800a880:	f8cd a000 	str.w	sl, [sp]
 800a884:	464b      	mov	r3, r9
 800a886:	aa03      	add	r2, sp, #12
 800a888:	4621      	mov	r1, r4
 800a88a:	4640      	mov	r0, r8
 800a88c:	f7ff fee2 	bl	800a654 <_printf_common>
 800a890:	3001      	adds	r0, #1
 800a892:	d14c      	bne.n	800a92e <_printf_i+0x1fe>
 800a894:	f04f 30ff 	mov.w	r0, #4294967295
 800a898:	b004      	add	sp, #16
 800a89a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a89e:	4835      	ldr	r0, [pc, #212]	; (800a974 <_printf_i+0x244>)
 800a8a0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a8a4:	6829      	ldr	r1, [r5, #0]
 800a8a6:	6823      	ldr	r3, [r4, #0]
 800a8a8:	f851 6b04 	ldr.w	r6, [r1], #4
 800a8ac:	6029      	str	r1, [r5, #0]
 800a8ae:	061d      	lsls	r5, r3, #24
 800a8b0:	d514      	bpl.n	800a8dc <_printf_i+0x1ac>
 800a8b2:	07df      	lsls	r7, r3, #31
 800a8b4:	bf44      	itt	mi
 800a8b6:	f043 0320 	orrmi.w	r3, r3, #32
 800a8ba:	6023      	strmi	r3, [r4, #0]
 800a8bc:	b91e      	cbnz	r6, 800a8c6 <_printf_i+0x196>
 800a8be:	6823      	ldr	r3, [r4, #0]
 800a8c0:	f023 0320 	bic.w	r3, r3, #32
 800a8c4:	6023      	str	r3, [r4, #0]
 800a8c6:	2310      	movs	r3, #16
 800a8c8:	e7b0      	b.n	800a82c <_printf_i+0xfc>
 800a8ca:	6823      	ldr	r3, [r4, #0]
 800a8cc:	f043 0320 	orr.w	r3, r3, #32
 800a8d0:	6023      	str	r3, [r4, #0]
 800a8d2:	2378      	movs	r3, #120	; 0x78
 800a8d4:	4828      	ldr	r0, [pc, #160]	; (800a978 <_printf_i+0x248>)
 800a8d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a8da:	e7e3      	b.n	800a8a4 <_printf_i+0x174>
 800a8dc:	0659      	lsls	r1, r3, #25
 800a8de:	bf48      	it	mi
 800a8e0:	b2b6      	uxthmi	r6, r6
 800a8e2:	e7e6      	b.n	800a8b2 <_printf_i+0x182>
 800a8e4:	4615      	mov	r5, r2
 800a8e6:	e7bb      	b.n	800a860 <_printf_i+0x130>
 800a8e8:	682b      	ldr	r3, [r5, #0]
 800a8ea:	6826      	ldr	r6, [r4, #0]
 800a8ec:	6961      	ldr	r1, [r4, #20]
 800a8ee:	1d18      	adds	r0, r3, #4
 800a8f0:	6028      	str	r0, [r5, #0]
 800a8f2:	0635      	lsls	r5, r6, #24
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	d501      	bpl.n	800a8fc <_printf_i+0x1cc>
 800a8f8:	6019      	str	r1, [r3, #0]
 800a8fa:	e002      	b.n	800a902 <_printf_i+0x1d2>
 800a8fc:	0670      	lsls	r0, r6, #25
 800a8fe:	d5fb      	bpl.n	800a8f8 <_printf_i+0x1c8>
 800a900:	8019      	strh	r1, [r3, #0]
 800a902:	2300      	movs	r3, #0
 800a904:	6123      	str	r3, [r4, #16]
 800a906:	4615      	mov	r5, r2
 800a908:	e7ba      	b.n	800a880 <_printf_i+0x150>
 800a90a:	682b      	ldr	r3, [r5, #0]
 800a90c:	1d1a      	adds	r2, r3, #4
 800a90e:	602a      	str	r2, [r5, #0]
 800a910:	681d      	ldr	r5, [r3, #0]
 800a912:	6862      	ldr	r2, [r4, #4]
 800a914:	2100      	movs	r1, #0
 800a916:	4628      	mov	r0, r5
 800a918:	f7f5 fc62 	bl	80001e0 <memchr>
 800a91c:	b108      	cbz	r0, 800a922 <_printf_i+0x1f2>
 800a91e:	1b40      	subs	r0, r0, r5
 800a920:	6060      	str	r0, [r4, #4]
 800a922:	6863      	ldr	r3, [r4, #4]
 800a924:	6123      	str	r3, [r4, #16]
 800a926:	2300      	movs	r3, #0
 800a928:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a92c:	e7a8      	b.n	800a880 <_printf_i+0x150>
 800a92e:	6923      	ldr	r3, [r4, #16]
 800a930:	462a      	mov	r2, r5
 800a932:	4649      	mov	r1, r9
 800a934:	4640      	mov	r0, r8
 800a936:	47d0      	blx	sl
 800a938:	3001      	adds	r0, #1
 800a93a:	d0ab      	beq.n	800a894 <_printf_i+0x164>
 800a93c:	6823      	ldr	r3, [r4, #0]
 800a93e:	079b      	lsls	r3, r3, #30
 800a940:	d413      	bmi.n	800a96a <_printf_i+0x23a>
 800a942:	68e0      	ldr	r0, [r4, #12]
 800a944:	9b03      	ldr	r3, [sp, #12]
 800a946:	4298      	cmp	r0, r3
 800a948:	bfb8      	it	lt
 800a94a:	4618      	movlt	r0, r3
 800a94c:	e7a4      	b.n	800a898 <_printf_i+0x168>
 800a94e:	2301      	movs	r3, #1
 800a950:	4632      	mov	r2, r6
 800a952:	4649      	mov	r1, r9
 800a954:	4640      	mov	r0, r8
 800a956:	47d0      	blx	sl
 800a958:	3001      	adds	r0, #1
 800a95a:	d09b      	beq.n	800a894 <_printf_i+0x164>
 800a95c:	3501      	adds	r5, #1
 800a95e:	68e3      	ldr	r3, [r4, #12]
 800a960:	9903      	ldr	r1, [sp, #12]
 800a962:	1a5b      	subs	r3, r3, r1
 800a964:	42ab      	cmp	r3, r5
 800a966:	dcf2      	bgt.n	800a94e <_printf_i+0x21e>
 800a968:	e7eb      	b.n	800a942 <_printf_i+0x212>
 800a96a:	2500      	movs	r5, #0
 800a96c:	f104 0619 	add.w	r6, r4, #25
 800a970:	e7f5      	b.n	800a95e <_printf_i+0x22e>
 800a972:	bf00      	nop
 800a974:	0800ea0e 	.word	0x0800ea0e
 800a978:	0800ea1f 	.word	0x0800ea1f

0800a97c <_scanf_float>:
 800a97c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a980:	b087      	sub	sp, #28
 800a982:	4617      	mov	r7, r2
 800a984:	9303      	str	r3, [sp, #12]
 800a986:	688b      	ldr	r3, [r1, #8]
 800a988:	1e5a      	subs	r2, r3, #1
 800a98a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800a98e:	bf83      	ittte	hi
 800a990:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800a994:	195b      	addhi	r3, r3, r5
 800a996:	9302      	strhi	r3, [sp, #8]
 800a998:	2300      	movls	r3, #0
 800a99a:	bf86      	itte	hi
 800a99c:	f240 135d 	movwhi	r3, #349	; 0x15d
 800a9a0:	608b      	strhi	r3, [r1, #8]
 800a9a2:	9302      	strls	r3, [sp, #8]
 800a9a4:	680b      	ldr	r3, [r1, #0]
 800a9a6:	468b      	mov	fp, r1
 800a9a8:	2500      	movs	r5, #0
 800a9aa:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800a9ae:	f84b 3b1c 	str.w	r3, [fp], #28
 800a9b2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a9b6:	4680      	mov	r8, r0
 800a9b8:	460c      	mov	r4, r1
 800a9ba:	465e      	mov	r6, fp
 800a9bc:	46aa      	mov	sl, r5
 800a9be:	46a9      	mov	r9, r5
 800a9c0:	9501      	str	r5, [sp, #4]
 800a9c2:	68a2      	ldr	r2, [r4, #8]
 800a9c4:	b152      	cbz	r2, 800a9dc <_scanf_float+0x60>
 800a9c6:	683b      	ldr	r3, [r7, #0]
 800a9c8:	781b      	ldrb	r3, [r3, #0]
 800a9ca:	2b4e      	cmp	r3, #78	; 0x4e
 800a9cc:	d864      	bhi.n	800aa98 <_scanf_float+0x11c>
 800a9ce:	2b40      	cmp	r3, #64	; 0x40
 800a9d0:	d83c      	bhi.n	800aa4c <_scanf_float+0xd0>
 800a9d2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800a9d6:	b2c8      	uxtb	r0, r1
 800a9d8:	280e      	cmp	r0, #14
 800a9da:	d93a      	bls.n	800aa52 <_scanf_float+0xd6>
 800a9dc:	f1b9 0f00 	cmp.w	r9, #0
 800a9e0:	d003      	beq.n	800a9ea <_scanf_float+0x6e>
 800a9e2:	6823      	ldr	r3, [r4, #0]
 800a9e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a9e8:	6023      	str	r3, [r4, #0]
 800a9ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a9ee:	f1ba 0f01 	cmp.w	sl, #1
 800a9f2:	f200 8113 	bhi.w	800ac1c <_scanf_float+0x2a0>
 800a9f6:	455e      	cmp	r6, fp
 800a9f8:	f200 8105 	bhi.w	800ac06 <_scanf_float+0x28a>
 800a9fc:	2501      	movs	r5, #1
 800a9fe:	4628      	mov	r0, r5
 800aa00:	b007      	add	sp, #28
 800aa02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa06:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800aa0a:	2a0d      	cmp	r2, #13
 800aa0c:	d8e6      	bhi.n	800a9dc <_scanf_float+0x60>
 800aa0e:	a101      	add	r1, pc, #4	; (adr r1, 800aa14 <_scanf_float+0x98>)
 800aa10:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800aa14:	0800ab53 	.word	0x0800ab53
 800aa18:	0800a9dd 	.word	0x0800a9dd
 800aa1c:	0800a9dd 	.word	0x0800a9dd
 800aa20:	0800a9dd 	.word	0x0800a9dd
 800aa24:	0800abb3 	.word	0x0800abb3
 800aa28:	0800ab8b 	.word	0x0800ab8b
 800aa2c:	0800a9dd 	.word	0x0800a9dd
 800aa30:	0800a9dd 	.word	0x0800a9dd
 800aa34:	0800ab61 	.word	0x0800ab61
 800aa38:	0800a9dd 	.word	0x0800a9dd
 800aa3c:	0800a9dd 	.word	0x0800a9dd
 800aa40:	0800a9dd 	.word	0x0800a9dd
 800aa44:	0800a9dd 	.word	0x0800a9dd
 800aa48:	0800ab19 	.word	0x0800ab19
 800aa4c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800aa50:	e7db      	b.n	800aa0a <_scanf_float+0x8e>
 800aa52:	290e      	cmp	r1, #14
 800aa54:	d8c2      	bhi.n	800a9dc <_scanf_float+0x60>
 800aa56:	a001      	add	r0, pc, #4	; (adr r0, 800aa5c <_scanf_float+0xe0>)
 800aa58:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800aa5c:	0800ab0b 	.word	0x0800ab0b
 800aa60:	0800a9dd 	.word	0x0800a9dd
 800aa64:	0800ab0b 	.word	0x0800ab0b
 800aa68:	0800ab9f 	.word	0x0800ab9f
 800aa6c:	0800a9dd 	.word	0x0800a9dd
 800aa70:	0800aab9 	.word	0x0800aab9
 800aa74:	0800aaf5 	.word	0x0800aaf5
 800aa78:	0800aaf5 	.word	0x0800aaf5
 800aa7c:	0800aaf5 	.word	0x0800aaf5
 800aa80:	0800aaf5 	.word	0x0800aaf5
 800aa84:	0800aaf5 	.word	0x0800aaf5
 800aa88:	0800aaf5 	.word	0x0800aaf5
 800aa8c:	0800aaf5 	.word	0x0800aaf5
 800aa90:	0800aaf5 	.word	0x0800aaf5
 800aa94:	0800aaf5 	.word	0x0800aaf5
 800aa98:	2b6e      	cmp	r3, #110	; 0x6e
 800aa9a:	d809      	bhi.n	800aab0 <_scanf_float+0x134>
 800aa9c:	2b60      	cmp	r3, #96	; 0x60
 800aa9e:	d8b2      	bhi.n	800aa06 <_scanf_float+0x8a>
 800aaa0:	2b54      	cmp	r3, #84	; 0x54
 800aaa2:	d077      	beq.n	800ab94 <_scanf_float+0x218>
 800aaa4:	2b59      	cmp	r3, #89	; 0x59
 800aaa6:	d199      	bne.n	800a9dc <_scanf_float+0x60>
 800aaa8:	2d07      	cmp	r5, #7
 800aaaa:	d197      	bne.n	800a9dc <_scanf_float+0x60>
 800aaac:	2508      	movs	r5, #8
 800aaae:	e029      	b.n	800ab04 <_scanf_float+0x188>
 800aab0:	2b74      	cmp	r3, #116	; 0x74
 800aab2:	d06f      	beq.n	800ab94 <_scanf_float+0x218>
 800aab4:	2b79      	cmp	r3, #121	; 0x79
 800aab6:	e7f6      	b.n	800aaa6 <_scanf_float+0x12a>
 800aab8:	6821      	ldr	r1, [r4, #0]
 800aaba:	05c8      	lsls	r0, r1, #23
 800aabc:	d51a      	bpl.n	800aaf4 <_scanf_float+0x178>
 800aabe:	9b02      	ldr	r3, [sp, #8]
 800aac0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800aac4:	6021      	str	r1, [r4, #0]
 800aac6:	f109 0901 	add.w	r9, r9, #1
 800aaca:	b11b      	cbz	r3, 800aad4 <_scanf_float+0x158>
 800aacc:	3b01      	subs	r3, #1
 800aace:	3201      	adds	r2, #1
 800aad0:	9302      	str	r3, [sp, #8]
 800aad2:	60a2      	str	r2, [r4, #8]
 800aad4:	68a3      	ldr	r3, [r4, #8]
 800aad6:	3b01      	subs	r3, #1
 800aad8:	60a3      	str	r3, [r4, #8]
 800aada:	6923      	ldr	r3, [r4, #16]
 800aadc:	3301      	adds	r3, #1
 800aade:	6123      	str	r3, [r4, #16]
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	3b01      	subs	r3, #1
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	607b      	str	r3, [r7, #4]
 800aae8:	f340 8084 	ble.w	800abf4 <_scanf_float+0x278>
 800aaec:	683b      	ldr	r3, [r7, #0]
 800aaee:	3301      	adds	r3, #1
 800aaf0:	603b      	str	r3, [r7, #0]
 800aaf2:	e766      	b.n	800a9c2 <_scanf_float+0x46>
 800aaf4:	eb1a 0f05 	cmn.w	sl, r5
 800aaf8:	f47f af70 	bne.w	800a9dc <_scanf_float+0x60>
 800aafc:	6822      	ldr	r2, [r4, #0]
 800aafe:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800ab02:	6022      	str	r2, [r4, #0]
 800ab04:	f806 3b01 	strb.w	r3, [r6], #1
 800ab08:	e7e4      	b.n	800aad4 <_scanf_float+0x158>
 800ab0a:	6822      	ldr	r2, [r4, #0]
 800ab0c:	0610      	lsls	r0, r2, #24
 800ab0e:	f57f af65 	bpl.w	800a9dc <_scanf_float+0x60>
 800ab12:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ab16:	e7f4      	b.n	800ab02 <_scanf_float+0x186>
 800ab18:	f1ba 0f00 	cmp.w	sl, #0
 800ab1c:	d10e      	bne.n	800ab3c <_scanf_float+0x1c0>
 800ab1e:	f1b9 0f00 	cmp.w	r9, #0
 800ab22:	d10e      	bne.n	800ab42 <_scanf_float+0x1c6>
 800ab24:	6822      	ldr	r2, [r4, #0]
 800ab26:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800ab2a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800ab2e:	d108      	bne.n	800ab42 <_scanf_float+0x1c6>
 800ab30:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800ab34:	6022      	str	r2, [r4, #0]
 800ab36:	f04f 0a01 	mov.w	sl, #1
 800ab3a:	e7e3      	b.n	800ab04 <_scanf_float+0x188>
 800ab3c:	f1ba 0f02 	cmp.w	sl, #2
 800ab40:	d055      	beq.n	800abee <_scanf_float+0x272>
 800ab42:	2d01      	cmp	r5, #1
 800ab44:	d002      	beq.n	800ab4c <_scanf_float+0x1d0>
 800ab46:	2d04      	cmp	r5, #4
 800ab48:	f47f af48 	bne.w	800a9dc <_scanf_float+0x60>
 800ab4c:	3501      	adds	r5, #1
 800ab4e:	b2ed      	uxtb	r5, r5
 800ab50:	e7d8      	b.n	800ab04 <_scanf_float+0x188>
 800ab52:	f1ba 0f01 	cmp.w	sl, #1
 800ab56:	f47f af41 	bne.w	800a9dc <_scanf_float+0x60>
 800ab5a:	f04f 0a02 	mov.w	sl, #2
 800ab5e:	e7d1      	b.n	800ab04 <_scanf_float+0x188>
 800ab60:	b97d      	cbnz	r5, 800ab82 <_scanf_float+0x206>
 800ab62:	f1b9 0f00 	cmp.w	r9, #0
 800ab66:	f47f af3c 	bne.w	800a9e2 <_scanf_float+0x66>
 800ab6a:	6822      	ldr	r2, [r4, #0]
 800ab6c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800ab70:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800ab74:	f47f af39 	bne.w	800a9ea <_scanf_float+0x6e>
 800ab78:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800ab7c:	6022      	str	r2, [r4, #0]
 800ab7e:	2501      	movs	r5, #1
 800ab80:	e7c0      	b.n	800ab04 <_scanf_float+0x188>
 800ab82:	2d03      	cmp	r5, #3
 800ab84:	d0e2      	beq.n	800ab4c <_scanf_float+0x1d0>
 800ab86:	2d05      	cmp	r5, #5
 800ab88:	e7de      	b.n	800ab48 <_scanf_float+0x1cc>
 800ab8a:	2d02      	cmp	r5, #2
 800ab8c:	f47f af26 	bne.w	800a9dc <_scanf_float+0x60>
 800ab90:	2503      	movs	r5, #3
 800ab92:	e7b7      	b.n	800ab04 <_scanf_float+0x188>
 800ab94:	2d06      	cmp	r5, #6
 800ab96:	f47f af21 	bne.w	800a9dc <_scanf_float+0x60>
 800ab9a:	2507      	movs	r5, #7
 800ab9c:	e7b2      	b.n	800ab04 <_scanf_float+0x188>
 800ab9e:	6822      	ldr	r2, [r4, #0]
 800aba0:	0591      	lsls	r1, r2, #22
 800aba2:	f57f af1b 	bpl.w	800a9dc <_scanf_float+0x60>
 800aba6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800abaa:	6022      	str	r2, [r4, #0]
 800abac:	f8cd 9004 	str.w	r9, [sp, #4]
 800abb0:	e7a8      	b.n	800ab04 <_scanf_float+0x188>
 800abb2:	6822      	ldr	r2, [r4, #0]
 800abb4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800abb8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800abbc:	d006      	beq.n	800abcc <_scanf_float+0x250>
 800abbe:	0550      	lsls	r0, r2, #21
 800abc0:	f57f af0c 	bpl.w	800a9dc <_scanf_float+0x60>
 800abc4:	f1b9 0f00 	cmp.w	r9, #0
 800abc8:	f43f af0f 	beq.w	800a9ea <_scanf_float+0x6e>
 800abcc:	0591      	lsls	r1, r2, #22
 800abce:	bf58      	it	pl
 800abd0:	9901      	ldrpl	r1, [sp, #4]
 800abd2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800abd6:	bf58      	it	pl
 800abd8:	eba9 0101 	subpl.w	r1, r9, r1
 800abdc:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800abe0:	bf58      	it	pl
 800abe2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800abe6:	6022      	str	r2, [r4, #0]
 800abe8:	f04f 0900 	mov.w	r9, #0
 800abec:	e78a      	b.n	800ab04 <_scanf_float+0x188>
 800abee:	f04f 0a03 	mov.w	sl, #3
 800abf2:	e787      	b.n	800ab04 <_scanf_float+0x188>
 800abf4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800abf8:	4639      	mov	r1, r7
 800abfa:	4640      	mov	r0, r8
 800abfc:	4798      	blx	r3
 800abfe:	2800      	cmp	r0, #0
 800ac00:	f43f aedf 	beq.w	800a9c2 <_scanf_float+0x46>
 800ac04:	e6ea      	b.n	800a9dc <_scanf_float+0x60>
 800ac06:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ac0a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ac0e:	463a      	mov	r2, r7
 800ac10:	4640      	mov	r0, r8
 800ac12:	4798      	blx	r3
 800ac14:	6923      	ldr	r3, [r4, #16]
 800ac16:	3b01      	subs	r3, #1
 800ac18:	6123      	str	r3, [r4, #16]
 800ac1a:	e6ec      	b.n	800a9f6 <_scanf_float+0x7a>
 800ac1c:	1e6b      	subs	r3, r5, #1
 800ac1e:	2b06      	cmp	r3, #6
 800ac20:	d825      	bhi.n	800ac6e <_scanf_float+0x2f2>
 800ac22:	2d02      	cmp	r5, #2
 800ac24:	d836      	bhi.n	800ac94 <_scanf_float+0x318>
 800ac26:	455e      	cmp	r6, fp
 800ac28:	f67f aee8 	bls.w	800a9fc <_scanf_float+0x80>
 800ac2c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ac30:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ac34:	463a      	mov	r2, r7
 800ac36:	4640      	mov	r0, r8
 800ac38:	4798      	blx	r3
 800ac3a:	6923      	ldr	r3, [r4, #16]
 800ac3c:	3b01      	subs	r3, #1
 800ac3e:	6123      	str	r3, [r4, #16]
 800ac40:	e7f1      	b.n	800ac26 <_scanf_float+0x2aa>
 800ac42:	9802      	ldr	r0, [sp, #8]
 800ac44:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ac48:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800ac4c:	9002      	str	r0, [sp, #8]
 800ac4e:	463a      	mov	r2, r7
 800ac50:	4640      	mov	r0, r8
 800ac52:	4798      	blx	r3
 800ac54:	6923      	ldr	r3, [r4, #16]
 800ac56:	3b01      	subs	r3, #1
 800ac58:	6123      	str	r3, [r4, #16]
 800ac5a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ac5e:	fa5f fa8a 	uxtb.w	sl, sl
 800ac62:	f1ba 0f02 	cmp.w	sl, #2
 800ac66:	d1ec      	bne.n	800ac42 <_scanf_float+0x2c6>
 800ac68:	3d03      	subs	r5, #3
 800ac6a:	b2ed      	uxtb	r5, r5
 800ac6c:	1b76      	subs	r6, r6, r5
 800ac6e:	6823      	ldr	r3, [r4, #0]
 800ac70:	05da      	lsls	r2, r3, #23
 800ac72:	d52f      	bpl.n	800acd4 <_scanf_float+0x358>
 800ac74:	055b      	lsls	r3, r3, #21
 800ac76:	d510      	bpl.n	800ac9a <_scanf_float+0x31e>
 800ac78:	455e      	cmp	r6, fp
 800ac7a:	f67f aebf 	bls.w	800a9fc <_scanf_float+0x80>
 800ac7e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ac82:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ac86:	463a      	mov	r2, r7
 800ac88:	4640      	mov	r0, r8
 800ac8a:	4798      	blx	r3
 800ac8c:	6923      	ldr	r3, [r4, #16]
 800ac8e:	3b01      	subs	r3, #1
 800ac90:	6123      	str	r3, [r4, #16]
 800ac92:	e7f1      	b.n	800ac78 <_scanf_float+0x2fc>
 800ac94:	46aa      	mov	sl, r5
 800ac96:	9602      	str	r6, [sp, #8]
 800ac98:	e7df      	b.n	800ac5a <_scanf_float+0x2de>
 800ac9a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800ac9e:	6923      	ldr	r3, [r4, #16]
 800aca0:	2965      	cmp	r1, #101	; 0x65
 800aca2:	f103 33ff 	add.w	r3, r3, #4294967295
 800aca6:	f106 35ff 	add.w	r5, r6, #4294967295
 800acaa:	6123      	str	r3, [r4, #16]
 800acac:	d00c      	beq.n	800acc8 <_scanf_float+0x34c>
 800acae:	2945      	cmp	r1, #69	; 0x45
 800acb0:	d00a      	beq.n	800acc8 <_scanf_float+0x34c>
 800acb2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800acb6:	463a      	mov	r2, r7
 800acb8:	4640      	mov	r0, r8
 800acba:	4798      	blx	r3
 800acbc:	6923      	ldr	r3, [r4, #16]
 800acbe:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800acc2:	3b01      	subs	r3, #1
 800acc4:	1eb5      	subs	r5, r6, #2
 800acc6:	6123      	str	r3, [r4, #16]
 800acc8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800accc:	463a      	mov	r2, r7
 800acce:	4640      	mov	r0, r8
 800acd0:	4798      	blx	r3
 800acd2:	462e      	mov	r6, r5
 800acd4:	6825      	ldr	r5, [r4, #0]
 800acd6:	f015 0510 	ands.w	r5, r5, #16
 800acda:	d159      	bne.n	800ad90 <_scanf_float+0x414>
 800acdc:	7035      	strb	r5, [r6, #0]
 800acde:	6823      	ldr	r3, [r4, #0]
 800ace0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800ace4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ace8:	d11b      	bne.n	800ad22 <_scanf_float+0x3a6>
 800acea:	9b01      	ldr	r3, [sp, #4]
 800acec:	454b      	cmp	r3, r9
 800acee:	eba3 0209 	sub.w	r2, r3, r9
 800acf2:	d123      	bne.n	800ad3c <_scanf_float+0x3c0>
 800acf4:	2200      	movs	r2, #0
 800acf6:	4659      	mov	r1, fp
 800acf8:	4640      	mov	r0, r8
 800acfa:	f000 fe97 	bl	800ba2c <_strtod_r>
 800acfe:	6822      	ldr	r2, [r4, #0]
 800ad00:	9b03      	ldr	r3, [sp, #12]
 800ad02:	f012 0f02 	tst.w	r2, #2
 800ad06:	ec57 6b10 	vmov	r6, r7, d0
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	d021      	beq.n	800ad52 <_scanf_float+0x3d6>
 800ad0e:	9903      	ldr	r1, [sp, #12]
 800ad10:	1d1a      	adds	r2, r3, #4
 800ad12:	600a      	str	r2, [r1, #0]
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	e9c3 6700 	strd	r6, r7, [r3]
 800ad1a:	68e3      	ldr	r3, [r4, #12]
 800ad1c:	3301      	adds	r3, #1
 800ad1e:	60e3      	str	r3, [r4, #12]
 800ad20:	e66d      	b.n	800a9fe <_scanf_float+0x82>
 800ad22:	9b04      	ldr	r3, [sp, #16]
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d0e5      	beq.n	800acf4 <_scanf_float+0x378>
 800ad28:	9905      	ldr	r1, [sp, #20]
 800ad2a:	230a      	movs	r3, #10
 800ad2c:	462a      	mov	r2, r5
 800ad2e:	3101      	adds	r1, #1
 800ad30:	4640      	mov	r0, r8
 800ad32:	f000 ff03 	bl	800bb3c <_strtol_r>
 800ad36:	9b04      	ldr	r3, [sp, #16]
 800ad38:	9e05      	ldr	r6, [sp, #20]
 800ad3a:	1ac2      	subs	r2, r0, r3
 800ad3c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800ad40:	429e      	cmp	r6, r3
 800ad42:	bf28      	it	cs
 800ad44:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800ad48:	4912      	ldr	r1, [pc, #72]	; (800ad94 <_scanf_float+0x418>)
 800ad4a:	4630      	mov	r0, r6
 800ad4c:	f000 f82c 	bl	800ada8 <siprintf>
 800ad50:	e7d0      	b.n	800acf4 <_scanf_float+0x378>
 800ad52:	9903      	ldr	r1, [sp, #12]
 800ad54:	f012 0f04 	tst.w	r2, #4
 800ad58:	f103 0204 	add.w	r2, r3, #4
 800ad5c:	600a      	str	r2, [r1, #0]
 800ad5e:	d1d9      	bne.n	800ad14 <_scanf_float+0x398>
 800ad60:	f8d3 8000 	ldr.w	r8, [r3]
 800ad64:	ee10 2a10 	vmov	r2, s0
 800ad68:	ee10 0a10 	vmov	r0, s0
 800ad6c:	463b      	mov	r3, r7
 800ad6e:	4639      	mov	r1, r7
 800ad70:	f7f5 fedc 	bl	8000b2c <__aeabi_dcmpun>
 800ad74:	b128      	cbz	r0, 800ad82 <_scanf_float+0x406>
 800ad76:	4808      	ldr	r0, [pc, #32]	; (800ad98 <_scanf_float+0x41c>)
 800ad78:	f000 f810 	bl	800ad9c <nanf>
 800ad7c:	ed88 0a00 	vstr	s0, [r8]
 800ad80:	e7cb      	b.n	800ad1a <_scanf_float+0x39e>
 800ad82:	4630      	mov	r0, r6
 800ad84:	4639      	mov	r1, r7
 800ad86:	f7f5 ff2f 	bl	8000be8 <__aeabi_d2f>
 800ad8a:	f8c8 0000 	str.w	r0, [r8]
 800ad8e:	e7c4      	b.n	800ad1a <_scanf_float+0x39e>
 800ad90:	2500      	movs	r5, #0
 800ad92:	e634      	b.n	800a9fe <_scanf_float+0x82>
 800ad94:	0800ea30 	.word	0x0800ea30
 800ad98:	0800ee38 	.word	0x0800ee38

0800ad9c <nanf>:
 800ad9c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800ada4 <nanf+0x8>
 800ada0:	4770      	bx	lr
 800ada2:	bf00      	nop
 800ada4:	7fc00000 	.word	0x7fc00000

0800ada8 <siprintf>:
 800ada8:	b40e      	push	{r1, r2, r3}
 800adaa:	b500      	push	{lr}
 800adac:	b09c      	sub	sp, #112	; 0x70
 800adae:	ab1d      	add	r3, sp, #116	; 0x74
 800adb0:	9002      	str	r0, [sp, #8]
 800adb2:	9006      	str	r0, [sp, #24]
 800adb4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800adb8:	4809      	ldr	r0, [pc, #36]	; (800ade0 <siprintf+0x38>)
 800adba:	9107      	str	r1, [sp, #28]
 800adbc:	9104      	str	r1, [sp, #16]
 800adbe:	4909      	ldr	r1, [pc, #36]	; (800ade4 <siprintf+0x3c>)
 800adc0:	f853 2b04 	ldr.w	r2, [r3], #4
 800adc4:	9105      	str	r1, [sp, #20]
 800adc6:	6800      	ldr	r0, [r0, #0]
 800adc8:	9301      	str	r3, [sp, #4]
 800adca:	a902      	add	r1, sp, #8
 800adcc:	f002 fee2 	bl	800db94 <_svfiprintf_r>
 800add0:	9b02      	ldr	r3, [sp, #8]
 800add2:	2200      	movs	r2, #0
 800add4:	701a      	strb	r2, [r3, #0]
 800add6:	b01c      	add	sp, #112	; 0x70
 800add8:	f85d eb04 	ldr.w	lr, [sp], #4
 800addc:	b003      	add	sp, #12
 800adde:	4770      	bx	lr
 800ade0:	200000c0 	.word	0x200000c0
 800ade4:	ffff0208 	.word	0xffff0208

0800ade8 <sulp>:
 800ade8:	b570      	push	{r4, r5, r6, lr}
 800adea:	4604      	mov	r4, r0
 800adec:	460d      	mov	r5, r1
 800adee:	ec45 4b10 	vmov	d0, r4, r5
 800adf2:	4616      	mov	r6, r2
 800adf4:	f002 fc2c 	bl	800d650 <__ulp>
 800adf8:	ec51 0b10 	vmov	r0, r1, d0
 800adfc:	b17e      	cbz	r6, 800ae1e <sulp+0x36>
 800adfe:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ae02:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	dd09      	ble.n	800ae1e <sulp+0x36>
 800ae0a:	051b      	lsls	r3, r3, #20
 800ae0c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800ae10:	2400      	movs	r4, #0
 800ae12:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800ae16:	4622      	mov	r2, r4
 800ae18:	462b      	mov	r3, r5
 800ae1a:	f7f5 fbed 	bl	80005f8 <__aeabi_dmul>
 800ae1e:	bd70      	pop	{r4, r5, r6, pc}

0800ae20 <_strtod_l>:
 800ae20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae24:	ed2d 8b02 	vpush	{d8}
 800ae28:	b09d      	sub	sp, #116	; 0x74
 800ae2a:	461f      	mov	r7, r3
 800ae2c:	2300      	movs	r3, #0
 800ae2e:	9318      	str	r3, [sp, #96]	; 0x60
 800ae30:	4ba2      	ldr	r3, [pc, #648]	; (800b0bc <_strtod_l+0x29c>)
 800ae32:	9213      	str	r2, [sp, #76]	; 0x4c
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	9305      	str	r3, [sp, #20]
 800ae38:	4604      	mov	r4, r0
 800ae3a:	4618      	mov	r0, r3
 800ae3c:	4688      	mov	r8, r1
 800ae3e:	f7f5 f9c7 	bl	80001d0 <strlen>
 800ae42:	f04f 0a00 	mov.w	sl, #0
 800ae46:	4605      	mov	r5, r0
 800ae48:	f04f 0b00 	mov.w	fp, #0
 800ae4c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800ae50:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ae52:	781a      	ldrb	r2, [r3, #0]
 800ae54:	2a2b      	cmp	r2, #43	; 0x2b
 800ae56:	d04e      	beq.n	800aef6 <_strtod_l+0xd6>
 800ae58:	d83b      	bhi.n	800aed2 <_strtod_l+0xb2>
 800ae5a:	2a0d      	cmp	r2, #13
 800ae5c:	d834      	bhi.n	800aec8 <_strtod_l+0xa8>
 800ae5e:	2a08      	cmp	r2, #8
 800ae60:	d834      	bhi.n	800aecc <_strtod_l+0xac>
 800ae62:	2a00      	cmp	r2, #0
 800ae64:	d03e      	beq.n	800aee4 <_strtod_l+0xc4>
 800ae66:	2300      	movs	r3, #0
 800ae68:	930a      	str	r3, [sp, #40]	; 0x28
 800ae6a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800ae6c:	7833      	ldrb	r3, [r6, #0]
 800ae6e:	2b30      	cmp	r3, #48	; 0x30
 800ae70:	f040 80b0 	bne.w	800afd4 <_strtod_l+0x1b4>
 800ae74:	7873      	ldrb	r3, [r6, #1]
 800ae76:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ae7a:	2b58      	cmp	r3, #88	; 0x58
 800ae7c:	d168      	bne.n	800af50 <_strtod_l+0x130>
 800ae7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae80:	9301      	str	r3, [sp, #4]
 800ae82:	ab18      	add	r3, sp, #96	; 0x60
 800ae84:	9702      	str	r7, [sp, #8]
 800ae86:	9300      	str	r3, [sp, #0]
 800ae88:	4a8d      	ldr	r2, [pc, #564]	; (800b0c0 <_strtod_l+0x2a0>)
 800ae8a:	ab19      	add	r3, sp, #100	; 0x64
 800ae8c:	a917      	add	r1, sp, #92	; 0x5c
 800ae8e:	4620      	mov	r0, r4
 800ae90:	f001 fd38 	bl	800c904 <__gethex>
 800ae94:	f010 0707 	ands.w	r7, r0, #7
 800ae98:	4605      	mov	r5, r0
 800ae9a:	d005      	beq.n	800aea8 <_strtod_l+0x88>
 800ae9c:	2f06      	cmp	r7, #6
 800ae9e:	d12c      	bne.n	800aefa <_strtod_l+0xda>
 800aea0:	3601      	adds	r6, #1
 800aea2:	2300      	movs	r3, #0
 800aea4:	9617      	str	r6, [sp, #92]	; 0x5c
 800aea6:	930a      	str	r3, [sp, #40]	; 0x28
 800aea8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	f040 8590 	bne.w	800b9d0 <_strtod_l+0xbb0>
 800aeb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aeb2:	b1eb      	cbz	r3, 800aef0 <_strtod_l+0xd0>
 800aeb4:	4652      	mov	r2, sl
 800aeb6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800aeba:	ec43 2b10 	vmov	d0, r2, r3
 800aebe:	b01d      	add	sp, #116	; 0x74
 800aec0:	ecbd 8b02 	vpop	{d8}
 800aec4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aec8:	2a20      	cmp	r2, #32
 800aeca:	d1cc      	bne.n	800ae66 <_strtod_l+0x46>
 800aecc:	3301      	adds	r3, #1
 800aece:	9317      	str	r3, [sp, #92]	; 0x5c
 800aed0:	e7be      	b.n	800ae50 <_strtod_l+0x30>
 800aed2:	2a2d      	cmp	r2, #45	; 0x2d
 800aed4:	d1c7      	bne.n	800ae66 <_strtod_l+0x46>
 800aed6:	2201      	movs	r2, #1
 800aed8:	920a      	str	r2, [sp, #40]	; 0x28
 800aeda:	1c5a      	adds	r2, r3, #1
 800aedc:	9217      	str	r2, [sp, #92]	; 0x5c
 800aede:	785b      	ldrb	r3, [r3, #1]
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d1c2      	bne.n	800ae6a <_strtod_l+0x4a>
 800aee4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800aee6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	f040 856e 	bne.w	800b9cc <_strtod_l+0xbac>
 800aef0:	4652      	mov	r2, sl
 800aef2:	465b      	mov	r3, fp
 800aef4:	e7e1      	b.n	800aeba <_strtod_l+0x9a>
 800aef6:	2200      	movs	r2, #0
 800aef8:	e7ee      	b.n	800aed8 <_strtod_l+0xb8>
 800aefa:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800aefc:	b13a      	cbz	r2, 800af0e <_strtod_l+0xee>
 800aefe:	2135      	movs	r1, #53	; 0x35
 800af00:	a81a      	add	r0, sp, #104	; 0x68
 800af02:	f002 fcb0 	bl	800d866 <__copybits>
 800af06:	9918      	ldr	r1, [sp, #96]	; 0x60
 800af08:	4620      	mov	r0, r4
 800af0a:	f002 f86f 	bl	800cfec <_Bfree>
 800af0e:	3f01      	subs	r7, #1
 800af10:	2f04      	cmp	r7, #4
 800af12:	d806      	bhi.n	800af22 <_strtod_l+0x102>
 800af14:	e8df f007 	tbb	[pc, r7]
 800af18:	1714030a 	.word	0x1714030a
 800af1c:	0a          	.byte	0x0a
 800af1d:	00          	.byte	0x00
 800af1e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800af22:	0728      	lsls	r0, r5, #28
 800af24:	d5c0      	bpl.n	800aea8 <_strtod_l+0x88>
 800af26:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800af2a:	e7bd      	b.n	800aea8 <_strtod_l+0x88>
 800af2c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800af30:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800af32:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800af36:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800af3a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800af3e:	e7f0      	b.n	800af22 <_strtod_l+0x102>
 800af40:	f8df b180 	ldr.w	fp, [pc, #384]	; 800b0c4 <_strtod_l+0x2a4>
 800af44:	e7ed      	b.n	800af22 <_strtod_l+0x102>
 800af46:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800af4a:	f04f 3aff 	mov.w	sl, #4294967295
 800af4e:	e7e8      	b.n	800af22 <_strtod_l+0x102>
 800af50:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800af52:	1c5a      	adds	r2, r3, #1
 800af54:	9217      	str	r2, [sp, #92]	; 0x5c
 800af56:	785b      	ldrb	r3, [r3, #1]
 800af58:	2b30      	cmp	r3, #48	; 0x30
 800af5a:	d0f9      	beq.n	800af50 <_strtod_l+0x130>
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d0a3      	beq.n	800aea8 <_strtod_l+0x88>
 800af60:	2301      	movs	r3, #1
 800af62:	f04f 0900 	mov.w	r9, #0
 800af66:	9304      	str	r3, [sp, #16]
 800af68:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800af6a:	9308      	str	r3, [sp, #32]
 800af6c:	f8cd 901c 	str.w	r9, [sp, #28]
 800af70:	464f      	mov	r7, r9
 800af72:	220a      	movs	r2, #10
 800af74:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800af76:	7806      	ldrb	r6, [r0, #0]
 800af78:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800af7c:	b2d9      	uxtb	r1, r3
 800af7e:	2909      	cmp	r1, #9
 800af80:	d92a      	bls.n	800afd8 <_strtod_l+0x1b8>
 800af82:	9905      	ldr	r1, [sp, #20]
 800af84:	462a      	mov	r2, r5
 800af86:	f002 ff1f 	bl	800ddc8 <strncmp>
 800af8a:	b398      	cbz	r0, 800aff4 <_strtod_l+0x1d4>
 800af8c:	2000      	movs	r0, #0
 800af8e:	4632      	mov	r2, r6
 800af90:	463d      	mov	r5, r7
 800af92:	9005      	str	r0, [sp, #20]
 800af94:	4603      	mov	r3, r0
 800af96:	2a65      	cmp	r2, #101	; 0x65
 800af98:	d001      	beq.n	800af9e <_strtod_l+0x17e>
 800af9a:	2a45      	cmp	r2, #69	; 0x45
 800af9c:	d118      	bne.n	800afd0 <_strtod_l+0x1b0>
 800af9e:	b91d      	cbnz	r5, 800afa8 <_strtod_l+0x188>
 800afa0:	9a04      	ldr	r2, [sp, #16]
 800afa2:	4302      	orrs	r2, r0
 800afa4:	d09e      	beq.n	800aee4 <_strtod_l+0xc4>
 800afa6:	2500      	movs	r5, #0
 800afa8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800afac:	f108 0201 	add.w	r2, r8, #1
 800afb0:	9217      	str	r2, [sp, #92]	; 0x5c
 800afb2:	f898 2001 	ldrb.w	r2, [r8, #1]
 800afb6:	2a2b      	cmp	r2, #43	; 0x2b
 800afb8:	d075      	beq.n	800b0a6 <_strtod_l+0x286>
 800afba:	2a2d      	cmp	r2, #45	; 0x2d
 800afbc:	d07b      	beq.n	800b0b6 <_strtod_l+0x296>
 800afbe:	f04f 0c00 	mov.w	ip, #0
 800afc2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800afc6:	2909      	cmp	r1, #9
 800afc8:	f240 8082 	bls.w	800b0d0 <_strtod_l+0x2b0>
 800afcc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800afd0:	2600      	movs	r6, #0
 800afd2:	e09d      	b.n	800b110 <_strtod_l+0x2f0>
 800afd4:	2300      	movs	r3, #0
 800afd6:	e7c4      	b.n	800af62 <_strtod_l+0x142>
 800afd8:	2f08      	cmp	r7, #8
 800afda:	bfd8      	it	le
 800afdc:	9907      	ldrle	r1, [sp, #28]
 800afde:	f100 0001 	add.w	r0, r0, #1
 800afe2:	bfda      	itte	le
 800afe4:	fb02 3301 	mlale	r3, r2, r1, r3
 800afe8:	9307      	strle	r3, [sp, #28]
 800afea:	fb02 3909 	mlagt	r9, r2, r9, r3
 800afee:	3701      	adds	r7, #1
 800aff0:	9017      	str	r0, [sp, #92]	; 0x5c
 800aff2:	e7bf      	b.n	800af74 <_strtod_l+0x154>
 800aff4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800aff6:	195a      	adds	r2, r3, r5
 800aff8:	9217      	str	r2, [sp, #92]	; 0x5c
 800affa:	5d5a      	ldrb	r2, [r3, r5]
 800affc:	2f00      	cmp	r7, #0
 800affe:	d037      	beq.n	800b070 <_strtod_l+0x250>
 800b000:	9005      	str	r0, [sp, #20]
 800b002:	463d      	mov	r5, r7
 800b004:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800b008:	2b09      	cmp	r3, #9
 800b00a:	d912      	bls.n	800b032 <_strtod_l+0x212>
 800b00c:	2301      	movs	r3, #1
 800b00e:	e7c2      	b.n	800af96 <_strtod_l+0x176>
 800b010:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b012:	1c5a      	adds	r2, r3, #1
 800b014:	9217      	str	r2, [sp, #92]	; 0x5c
 800b016:	785a      	ldrb	r2, [r3, #1]
 800b018:	3001      	adds	r0, #1
 800b01a:	2a30      	cmp	r2, #48	; 0x30
 800b01c:	d0f8      	beq.n	800b010 <_strtod_l+0x1f0>
 800b01e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800b022:	2b08      	cmp	r3, #8
 800b024:	f200 84d9 	bhi.w	800b9da <_strtod_l+0xbba>
 800b028:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b02a:	9005      	str	r0, [sp, #20]
 800b02c:	2000      	movs	r0, #0
 800b02e:	9308      	str	r3, [sp, #32]
 800b030:	4605      	mov	r5, r0
 800b032:	3a30      	subs	r2, #48	; 0x30
 800b034:	f100 0301 	add.w	r3, r0, #1
 800b038:	d014      	beq.n	800b064 <_strtod_l+0x244>
 800b03a:	9905      	ldr	r1, [sp, #20]
 800b03c:	4419      	add	r1, r3
 800b03e:	9105      	str	r1, [sp, #20]
 800b040:	462b      	mov	r3, r5
 800b042:	eb00 0e05 	add.w	lr, r0, r5
 800b046:	210a      	movs	r1, #10
 800b048:	4573      	cmp	r3, lr
 800b04a:	d113      	bne.n	800b074 <_strtod_l+0x254>
 800b04c:	182b      	adds	r3, r5, r0
 800b04e:	2b08      	cmp	r3, #8
 800b050:	f105 0501 	add.w	r5, r5, #1
 800b054:	4405      	add	r5, r0
 800b056:	dc1c      	bgt.n	800b092 <_strtod_l+0x272>
 800b058:	9907      	ldr	r1, [sp, #28]
 800b05a:	230a      	movs	r3, #10
 800b05c:	fb03 2301 	mla	r3, r3, r1, r2
 800b060:	9307      	str	r3, [sp, #28]
 800b062:	2300      	movs	r3, #0
 800b064:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b066:	1c51      	adds	r1, r2, #1
 800b068:	9117      	str	r1, [sp, #92]	; 0x5c
 800b06a:	7852      	ldrb	r2, [r2, #1]
 800b06c:	4618      	mov	r0, r3
 800b06e:	e7c9      	b.n	800b004 <_strtod_l+0x1e4>
 800b070:	4638      	mov	r0, r7
 800b072:	e7d2      	b.n	800b01a <_strtod_l+0x1fa>
 800b074:	2b08      	cmp	r3, #8
 800b076:	dc04      	bgt.n	800b082 <_strtod_l+0x262>
 800b078:	9e07      	ldr	r6, [sp, #28]
 800b07a:	434e      	muls	r6, r1
 800b07c:	9607      	str	r6, [sp, #28]
 800b07e:	3301      	adds	r3, #1
 800b080:	e7e2      	b.n	800b048 <_strtod_l+0x228>
 800b082:	f103 0c01 	add.w	ip, r3, #1
 800b086:	f1bc 0f10 	cmp.w	ip, #16
 800b08a:	bfd8      	it	le
 800b08c:	fb01 f909 	mulle.w	r9, r1, r9
 800b090:	e7f5      	b.n	800b07e <_strtod_l+0x25e>
 800b092:	2d10      	cmp	r5, #16
 800b094:	bfdc      	itt	le
 800b096:	230a      	movle	r3, #10
 800b098:	fb03 2909 	mlale	r9, r3, r9, r2
 800b09c:	e7e1      	b.n	800b062 <_strtod_l+0x242>
 800b09e:	2300      	movs	r3, #0
 800b0a0:	9305      	str	r3, [sp, #20]
 800b0a2:	2301      	movs	r3, #1
 800b0a4:	e77c      	b.n	800afa0 <_strtod_l+0x180>
 800b0a6:	f04f 0c00 	mov.w	ip, #0
 800b0aa:	f108 0202 	add.w	r2, r8, #2
 800b0ae:	9217      	str	r2, [sp, #92]	; 0x5c
 800b0b0:	f898 2002 	ldrb.w	r2, [r8, #2]
 800b0b4:	e785      	b.n	800afc2 <_strtod_l+0x1a2>
 800b0b6:	f04f 0c01 	mov.w	ip, #1
 800b0ba:	e7f6      	b.n	800b0aa <_strtod_l+0x28a>
 800b0bc:	0800ec80 	.word	0x0800ec80
 800b0c0:	0800ea38 	.word	0x0800ea38
 800b0c4:	7ff00000 	.word	0x7ff00000
 800b0c8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b0ca:	1c51      	adds	r1, r2, #1
 800b0cc:	9117      	str	r1, [sp, #92]	; 0x5c
 800b0ce:	7852      	ldrb	r2, [r2, #1]
 800b0d0:	2a30      	cmp	r2, #48	; 0x30
 800b0d2:	d0f9      	beq.n	800b0c8 <_strtod_l+0x2a8>
 800b0d4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800b0d8:	2908      	cmp	r1, #8
 800b0da:	f63f af79 	bhi.w	800afd0 <_strtod_l+0x1b0>
 800b0de:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800b0e2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b0e4:	9206      	str	r2, [sp, #24]
 800b0e6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b0e8:	1c51      	adds	r1, r2, #1
 800b0ea:	9117      	str	r1, [sp, #92]	; 0x5c
 800b0ec:	7852      	ldrb	r2, [r2, #1]
 800b0ee:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800b0f2:	2e09      	cmp	r6, #9
 800b0f4:	d937      	bls.n	800b166 <_strtod_l+0x346>
 800b0f6:	9e06      	ldr	r6, [sp, #24]
 800b0f8:	1b89      	subs	r1, r1, r6
 800b0fa:	2908      	cmp	r1, #8
 800b0fc:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800b100:	dc02      	bgt.n	800b108 <_strtod_l+0x2e8>
 800b102:	4576      	cmp	r6, lr
 800b104:	bfa8      	it	ge
 800b106:	4676      	movge	r6, lr
 800b108:	f1bc 0f00 	cmp.w	ip, #0
 800b10c:	d000      	beq.n	800b110 <_strtod_l+0x2f0>
 800b10e:	4276      	negs	r6, r6
 800b110:	2d00      	cmp	r5, #0
 800b112:	d14d      	bne.n	800b1b0 <_strtod_l+0x390>
 800b114:	9904      	ldr	r1, [sp, #16]
 800b116:	4301      	orrs	r1, r0
 800b118:	f47f aec6 	bne.w	800aea8 <_strtod_l+0x88>
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	f47f aee1 	bne.w	800aee4 <_strtod_l+0xc4>
 800b122:	2a69      	cmp	r2, #105	; 0x69
 800b124:	d027      	beq.n	800b176 <_strtod_l+0x356>
 800b126:	dc24      	bgt.n	800b172 <_strtod_l+0x352>
 800b128:	2a49      	cmp	r2, #73	; 0x49
 800b12a:	d024      	beq.n	800b176 <_strtod_l+0x356>
 800b12c:	2a4e      	cmp	r2, #78	; 0x4e
 800b12e:	f47f aed9 	bne.w	800aee4 <_strtod_l+0xc4>
 800b132:	499f      	ldr	r1, [pc, #636]	; (800b3b0 <_strtod_l+0x590>)
 800b134:	a817      	add	r0, sp, #92	; 0x5c
 800b136:	f001 fe3d 	bl	800cdb4 <__match>
 800b13a:	2800      	cmp	r0, #0
 800b13c:	f43f aed2 	beq.w	800aee4 <_strtod_l+0xc4>
 800b140:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b142:	781b      	ldrb	r3, [r3, #0]
 800b144:	2b28      	cmp	r3, #40	; 0x28
 800b146:	d12d      	bne.n	800b1a4 <_strtod_l+0x384>
 800b148:	499a      	ldr	r1, [pc, #616]	; (800b3b4 <_strtod_l+0x594>)
 800b14a:	aa1a      	add	r2, sp, #104	; 0x68
 800b14c:	a817      	add	r0, sp, #92	; 0x5c
 800b14e:	f001 fe45 	bl	800cddc <__hexnan>
 800b152:	2805      	cmp	r0, #5
 800b154:	d126      	bne.n	800b1a4 <_strtod_l+0x384>
 800b156:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b158:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800b15c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800b160:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800b164:	e6a0      	b.n	800aea8 <_strtod_l+0x88>
 800b166:	210a      	movs	r1, #10
 800b168:	fb01 2e0e 	mla	lr, r1, lr, r2
 800b16c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800b170:	e7b9      	b.n	800b0e6 <_strtod_l+0x2c6>
 800b172:	2a6e      	cmp	r2, #110	; 0x6e
 800b174:	e7db      	b.n	800b12e <_strtod_l+0x30e>
 800b176:	4990      	ldr	r1, [pc, #576]	; (800b3b8 <_strtod_l+0x598>)
 800b178:	a817      	add	r0, sp, #92	; 0x5c
 800b17a:	f001 fe1b 	bl	800cdb4 <__match>
 800b17e:	2800      	cmp	r0, #0
 800b180:	f43f aeb0 	beq.w	800aee4 <_strtod_l+0xc4>
 800b184:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b186:	498d      	ldr	r1, [pc, #564]	; (800b3bc <_strtod_l+0x59c>)
 800b188:	3b01      	subs	r3, #1
 800b18a:	a817      	add	r0, sp, #92	; 0x5c
 800b18c:	9317      	str	r3, [sp, #92]	; 0x5c
 800b18e:	f001 fe11 	bl	800cdb4 <__match>
 800b192:	b910      	cbnz	r0, 800b19a <_strtod_l+0x37a>
 800b194:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b196:	3301      	adds	r3, #1
 800b198:	9317      	str	r3, [sp, #92]	; 0x5c
 800b19a:	f8df b230 	ldr.w	fp, [pc, #560]	; 800b3cc <_strtod_l+0x5ac>
 800b19e:	f04f 0a00 	mov.w	sl, #0
 800b1a2:	e681      	b.n	800aea8 <_strtod_l+0x88>
 800b1a4:	4886      	ldr	r0, [pc, #536]	; (800b3c0 <_strtod_l+0x5a0>)
 800b1a6:	f002 fdf7 	bl	800dd98 <nan>
 800b1aa:	ec5b ab10 	vmov	sl, fp, d0
 800b1ae:	e67b      	b.n	800aea8 <_strtod_l+0x88>
 800b1b0:	9b05      	ldr	r3, [sp, #20]
 800b1b2:	9807      	ldr	r0, [sp, #28]
 800b1b4:	1af3      	subs	r3, r6, r3
 800b1b6:	2f00      	cmp	r7, #0
 800b1b8:	bf08      	it	eq
 800b1ba:	462f      	moveq	r7, r5
 800b1bc:	2d10      	cmp	r5, #16
 800b1be:	9306      	str	r3, [sp, #24]
 800b1c0:	46a8      	mov	r8, r5
 800b1c2:	bfa8      	it	ge
 800b1c4:	f04f 0810 	movge.w	r8, #16
 800b1c8:	f7f5 f99c 	bl	8000504 <__aeabi_ui2d>
 800b1cc:	2d09      	cmp	r5, #9
 800b1ce:	4682      	mov	sl, r0
 800b1d0:	468b      	mov	fp, r1
 800b1d2:	dd13      	ble.n	800b1fc <_strtod_l+0x3dc>
 800b1d4:	4b7b      	ldr	r3, [pc, #492]	; (800b3c4 <_strtod_l+0x5a4>)
 800b1d6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800b1da:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800b1de:	f7f5 fa0b 	bl	80005f8 <__aeabi_dmul>
 800b1e2:	4682      	mov	sl, r0
 800b1e4:	4648      	mov	r0, r9
 800b1e6:	468b      	mov	fp, r1
 800b1e8:	f7f5 f98c 	bl	8000504 <__aeabi_ui2d>
 800b1ec:	4602      	mov	r2, r0
 800b1ee:	460b      	mov	r3, r1
 800b1f0:	4650      	mov	r0, sl
 800b1f2:	4659      	mov	r1, fp
 800b1f4:	f7f5 f84a 	bl	800028c <__adddf3>
 800b1f8:	4682      	mov	sl, r0
 800b1fa:	468b      	mov	fp, r1
 800b1fc:	2d0f      	cmp	r5, #15
 800b1fe:	dc38      	bgt.n	800b272 <_strtod_l+0x452>
 800b200:	9b06      	ldr	r3, [sp, #24]
 800b202:	2b00      	cmp	r3, #0
 800b204:	f43f ae50 	beq.w	800aea8 <_strtod_l+0x88>
 800b208:	dd24      	ble.n	800b254 <_strtod_l+0x434>
 800b20a:	2b16      	cmp	r3, #22
 800b20c:	dc0b      	bgt.n	800b226 <_strtod_l+0x406>
 800b20e:	496d      	ldr	r1, [pc, #436]	; (800b3c4 <_strtod_l+0x5a4>)
 800b210:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b214:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b218:	4652      	mov	r2, sl
 800b21a:	465b      	mov	r3, fp
 800b21c:	f7f5 f9ec 	bl	80005f8 <__aeabi_dmul>
 800b220:	4682      	mov	sl, r0
 800b222:	468b      	mov	fp, r1
 800b224:	e640      	b.n	800aea8 <_strtod_l+0x88>
 800b226:	9a06      	ldr	r2, [sp, #24]
 800b228:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800b22c:	4293      	cmp	r3, r2
 800b22e:	db20      	blt.n	800b272 <_strtod_l+0x452>
 800b230:	4c64      	ldr	r4, [pc, #400]	; (800b3c4 <_strtod_l+0x5a4>)
 800b232:	f1c5 050f 	rsb	r5, r5, #15
 800b236:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800b23a:	4652      	mov	r2, sl
 800b23c:	465b      	mov	r3, fp
 800b23e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b242:	f7f5 f9d9 	bl	80005f8 <__aeabi_dmul>
 800b246:	9b06      	ldr	r3, [sp, #24]
 800b248:	1b5d      	subs	r5, r3, r5
 800b24a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800b24e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b252:	e7e3      	b.n	800b21c <_strtod_l+0x3fc>
 800b254:	9b06      	ldr	r3, [sp, #24]
 800b256:	3316      	adds	r3, #22
 800b258:	db0b      	blt.n	800b272 <_strtod_l+0x452>
 800b25a:	9b05      	ldr	r3, [sp, #20]
 800b25c:	1b9e      	subs	r6, r3, r6
 800b25e:	4b59      	ldr	r3, [pc, #356]	; (800b3c4 <_strtod_l+0x5a4>)
 800b260:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800b264:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b268:	4650      	mov	r0, sl
 800b26a:	4659      	mov	r1, fp
 800b26c:	f7f5 faee 	bl	800084c <__aeabi_ddiv>
 800b270:	e7d6      	b.n	800b220 <_strtod_l+0x400>
 800b272:	9b06      	ldr	r3, [sp, #24]
 800b274:	eba5 0808 	sub.w	r8, r5, r8
 800b278:	4498      	add	r8, r3
 800b27a:	f1b8 0f00 	cmp.w	r8, #0
 800b27e:	dd74      	ble.n	800b36a <_strtod_l+0x54a>
 800b280:	f018 030f 	ands.w	r3, r8, #15
 800b284:	d00a      	beq.n	800b29c <_strtod_l+0x47c>
 800b286:	494f      	ldr	r1, [pc, #316]	; (800b3c4 <_strtod_l+0x5a4>)
 800b288:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b28c:	4652      	mov	r2, sl
 800b28e:	465b      	mov	r3, fp
 800b290:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b294:	f7f5 f9b0 	bl	80005f8 <__aeabi_dmul>
 800b298:	4682      	mov	sl, r0
 800b29a:	468b      	mov	fp, r1
 800b29c:	f038 080f 	bics.w	r8, r8, #15
 800b2a0:	d04f      	beq.n	800b342 <_strtod_l+0x522>
 800b2a2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800b2a6:	dd22      	ble.n	800b2ee <_strtod_l+0x4ce>
 800b2a8:	2500      	movs	r5, #0
 800b2aa:	462e      	mov	r6, r5
 800b2ac:	9507      	str	r5, [sp, #28]
 800b2ae:	9505      	str	r5, [sp, #20]
 800b2b0:	2322      	movs	r3, #34	; 0x22
 800b2b2:	f8df b118 	ldr.w	fp, [pc, #280]	; 800b3cc <_strtod_l+0x5ac>
 800b2b6:	6023      	str	r3, [r4, #0]
 800b2b8:	f04f 0a00 	mov.w	sl, #0
 800b2bc:	9b07      	ldr	r3, [sp, #28]
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	f43f adf2 	beq.w	800aea8 <_strtod_l+0x88>
 800b2c4:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b2c6:	4620      	mov	r0, r4
 800b2c8:	f001 fe90 	bl	800cfec <_Bfree>
 800b2cc:	9905      	ldr	r1, [sp, #20]
 800b2ce:	4620      	mov	r0, r4
 800b2d0:	f001 fe8c 	bl	800cfec <_Bfree>
 800b2d4:	4631      	mov	r1, r6
 800b2d6:	4620      	mov	r0, r4
 800b2d8:	f001 fe88 	bl	800cfec <_Bfree>
 800b2dc:	9907      	ldr	r1, [sp, #28]
 800b2de:	4620      	mov	r0, r4
 800b2e0:	f001 fe84 	bl	800cfec <_Bfree>
 800b2e4:	4629      	mov	r1, r5
 800b2e6:	4620      	mov	r0, r4
 800b2e8:	f001 fe80 	bl	800cfec <_Bfree>
 800b2ec:	e5dc      	b.n	800aea8 <_strtod_l+0x88>
 800b2ee:	4b36      	ldr	r3, [pc, #216]	; (800b3c8 <_strtod_l+0x5a8>)
 800b2f0:	9304      	str	r3, [sp, #16]
 800b2f2:	2300      	movs	r3, #0
 800b2f4:	ea4f 1828 	mov.w	r8, r8, asr #4
 800b2f8:	4650      	mov	r0, sl
 800b2fa:	4659      	mov	r1, fp
 800b2fc:	4699      	mov	r9, r3
 800b2fe:	f1b8 0f01 	cmp.w	r8, #1
 800b302:	dc21      	bgt.n	800b348 <_strtod_l+0x528>
 800b304:	b10b      	cbz	r3, 800b30a <_strtod_l+0x4ea>
 800b306:	4682      	mov	sl, r0
 800b308:	468b      	mov	fp, r1
 800b30a:	4b2f      	ldr	r3, [pc, #188]	; (800b3c8 <_strtod_l+0x5a8>)
 800b30c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800b310:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800b314:	4652      	mov	r2, sl
 800b316:	465b      	mov	r3, fp
 800b318:	e9d9 0100 	ldrd	r0, r1, [r9]
 800b31c:	f7f5 f96c 	bl	80005f8 <__aeabi_dmul>
 800b320:	4b2a      	ldr	r3, [pc, #168]	; (800b3cc <_strtod_l+0x5ac>)
 800b322:	460a      	mov	r2, r1
 800b324:	400b      	ands	r3, r1
 800b326:	492a      	ldr	r1, [pc, #168]	; (800b3d0 <_strtod_l+0x5b0>)
 800b328:	428b      	cmp	r3, r1
 800b32a:	4682      	mov	sl, r0
 800b32c:	d8bc      	bhi.n	800b2a8 <_strtod_l+0x488>
 800b32e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800b332:	428b      	cmp	r3, r1
 800b334:	bf86      	itte	hi
 800b336:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800b3d4 <_strtod_l+0x5b4>
 800b33a:	f04f 3aff 	movhi.w	sl, #4294967295
 800b33e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800b342:	2300      	movs	r3, #0
 800b344:	9304      	str	r3, [sp, #16]
 800b346:	e084      	b.n	800b452 <_strtod_l+0x632>
 800b348:	f018 0f01 	tst.w	r8, #1
 800b34c:	d005      	beq.n	800b35a <_strtod_l+0x53a>
 800b34e:	9b04      	ldr	r3, [sp, #16]
 800b350:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b354:	f7f5 f950 	bl	80005f8 <__aeabi_dmul>
 800b358:	2301      	movs	r3, #1
 800b35a:	9a04      	ldr	r2, [sp, #16]
 800b35c:	3208      	adds	r2, #8
 800b35e:	f109 0901 	add.w	r9, r9, #1
 800b362:	ea4f 0868 	mov.w	r8, r8, asr #1
 800b366:	9204      	str	r2, [sp, #16]
 800b368:	e7c9      	b.n	800b2fe <_strtod_l+0x4de>
 800b36a:	d0ea      	beq.n	800b342 <_strtod_l+0x522>
 800b36c:	f1c8 0800 	rsb	r8, r8, #0
 800b370:	f018 020f 	ands.w	r2, r8, #15
 800b374:	d00a      	beq.n	800b38c <_strtod_l+0x56c>
 800b376:	4b13      	ldr	r3, [pc, #76]	; (800b3c4 <_strtod_l+0x5a4>)
 800b378:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b37c:	4650      	mov	r0, sl
 800b37e:	4659      	mov	r1, fp
 800b380:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b384:	f7f5 fa62 	bl	800084c <__aeabi_ddiv>
 800b388:	4682      	mov	sl, r0
 800b38a:	468b      	mov	fp, r1
 800b38c:	ea5f 1828 	movs.w	r8, r8, asr #4
 800b390:	d0d7      	beq.n	800b342 <_strtod_l+0x522>
 800b392:	f1b8 0f1f 	cmp.w	r8, #31
 800b396:	dd1f      	ble.n	800b3d8 <_strtod_l+0x5b8>
 800b398:	2500      	movs	r5, #0
 800b39a:	462e      	mov	r6, r5
 800b39c:	9507      	str	r5, [sp, #28]
 800b39e:	9505      	str	r5, [sp, #20]
 800b3a0:	2322      	movs	r3, #34	; 0x22
 800b3a2:	f04f 0a00 	mov.w	sl, #0
 800b3a6:	f04f 0b00 	mov.w	fp, #0
 800b3aa:	6023      	str	r3, [r4, #0]
 800b3ac:	e786      	b.n	800b2bc <_strtod_l+0x49c>
 800b3ae:	bf00      	nop
 800b3b0:	0800ea09 	.word	0x0800ea09
 800b3b4:	0800ea4c 	.word	0x0800ea4c
 800b3b8:	0800ea01 	.word	0x0800ea01
 800b3bc:	0800eb8c 	.word	0x0800eb8c
 800b3c0:	0800ee38 	.word	0x0800ee38
 800b3c4:	0800ed18 	.word	0x0800ed18
 800b3c8:	0800ecf0 	.word	0x0800ecf0
 800b3cc:	7ff00000 	.word	0x7ff00000
 800b3d0:	7ca00000 	.word	0x7ca00000
 800b3d4:	7fefffff 	.word	0x7fefffff
 800b3d8:	f018 0310 	ands.w	r3, r8, #16
 800b3dc:	bf18      	it	ne
 800b3de:	236a      	movne	r3, #106	; 0x6a
 800b3e0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800b790 <_strtod_l+0x970>
 800b3e4:	9304      	str	r3, [sp, #16]
 800b3e6:	4650      	mov	r0, sl
 800b3e8:	4659      	mov	r1, fp
 800b3ea:	2300      	movs	r3, #0
 800b3ec:	f018 0f01 	tst.w	r8, #1
 800b3f0:	d004      	beq.n	800b3fc <_strtod_l+0x5dc>
 800b3f2:	e9d9 2300 	ldrd	r2, r3, [r9]
 800b3f6:	f7f5 f8ff 	bl	80005f8 <__aeabi_dmul>
 800b3fa:	2301      	movs	r3, #1
 800b3fc:	ea5f 0868 	movs.w	r8, r8, asr #1
 800b400:	f109 0908 	add.w	r9, r9, #8
 800b404:	d1f2      	bne.n	800b3ec <_strtod_l+0x5cc>
 800b406:	b10b      	cbz	r3, 800b40c <_strtod_l+0x5ec>
 800b408:	4682      	mov	sl, r0
 800b40a:	468b      	mov	fp, r1
 800b40c:	9b04      	ldr	r3, [sp, #16]
 800b40e:	b1c3      	cbz	r3, 800b442 <_strtod_l+0x622>
 800b410:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800b414:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800b418:	2b00      	cmp	r3, #0
 800b41a:	4659      	mov	r1, fp
 800b41c:	dd11      	ble.n	800b442 <_strtod_l+0x622>
 800b41e:	2b1f      	cmp	r3, #31
 800b420:	f340 8124 	ble.w	800b66c <_strtod_l+0x84c>
 800b424:	2b34      	cmp	r3, #52	; 0x34
 800b426:	bfde      	ittt	le
 800b428:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800b42c:	f04f 33ff 	movle.w	r3, #4294967295
 800b430:	fa03 f202 	lslle.w	r2, r3, r2
 800b434:	f04f 0a00 	mov.w	sl, #0
 800b438:	bfcc      	ite	gt
 800b43a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800b43e:	ea02 0b01 	andle.w	fp, r2, r1
 800b442:	2200      	movs	r2, #0
 800b444:	2300      	movs	r3, #0
 800b446:	4650      	mov	r0, sl
 800b448:	4659      	mov	r1, fp
 800b44a:	f7f5 fb3d 	bl	8000ac8 <__aeabi_dcmpeq>
 800b44e:	2800      	cmp	r0, #0
 800b450:	d1a2      	bne.n	800b398 <_strtod_l+0x578>
 800b452:	9b07      	ldr	r3, [sp, #28]
 800b454:	9300      	str	r3, [sp, #0]
 800b456:	9908      	ldr	r1, [sp, #32]
 800b458:	462b      	mov	r3, r5
 800b45a:	463a      	mov	r2, r7
 800b45c:	4620      	mov	r0, r4
 800b45e:	f001 fe2d 	bl	800d0bc <__s2b>
 800b462:	9007      	str	r0, [sp, #28]
 800b464:	2800      	cmp	r0, #0
 800b466:	f43f af1f 	beq.w	800b2a8 <_strtod_l+0x488>
 800b46a:	9b05      	ldr	r3, [sp, #20]
 800b46c:	1b9e      	subs	r6, r3, r6
 800b46e:	9b06      	ldr	r3, [sp, #24]
 800b470:	2b00      	cmp	r3, #0
 800b472:	bfb4      	ite	lt
 800b474:	4633      	movlt	r3, r6
 800b476:	2300      	movge	r3, #0
 800b478:	930c      	str	r3, [sp, #48]	; 0x30
 800b47a:	9b06      	ldr	r3, [sp, #24]
 800b47c:	2500      	movs	r5, #0
 800b47e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800b482:	9312      	str	r3, [sp, #72]	; 0x48
 800b484:	462e      	mov	r6, r5
 800b486:	9b07      	ldr	r3, [sp, #28]
 800b488:	4620      	mov	r0, r4
 800b48a:	6859      	ldr	r1, [r3, #4]
 800b48c:	f001 fd6e 	bl	800cf6c <_Balloc>
 800b490:	9005      	str	r0, [sp, #20]
 800b492:	2800      	cmp	r0, #0
 800b494:	f43f af0c 	beq.w	800b2b0 <_strtod_l+0x490>
 800b498:	9b07      	ldr	r3, [sp, #28]
 800b49a:	691a      	ldr	r2, [r3, #16]
 800b49c:	3202      	adds	r2, #2
 800b49e:	f103 010c 	add.w	r1, r3, #12
 800b4a2:	0092      	lsls	r2, r2, #2
 800b4a4:	300c      	adds	r0, #12
 800b4a6:	f001 fd53 	bl	800cf50 <memcpy>
 800b4aa:	ec4b ab10 	vmov	d0, sl, fp
 800b4ae:	aa1a      	add	r2, sp, #104	; 0x68
 800b4b0:	a919      	add	r1, sp, #100	; 0x64
 800b4b2:	4620      	mov	r0, r4
 800b4b4:	f002 f948 	bl	800d748 <__d2b>
 800b4b8:	ec4b ab18 	vmov	d8, sl, fp
 800b4bc:	9018      	str	r0, [sp, #96]	; 0x60
 800b4be:	2800      	cmp	r0, #0
 800b4c0:	f43f aef6 	beq.w	800b2b0 <_strtod_l+0x490>
 800b4c4:	2101      	movs	r1, #1
 800b4c6:	4620      	mov	r0, r4
 800b4c8:	f001 fe92 	bl	800d1f0 <__i2b>
 800b4cc:	4606      	mov	r6, r0
 800b4ce:	2800      	cmp	r0, #0
 800b4d0:	f43f aeee 	beq.w	800b2b0 <_strtod_l+0x490>
 800b4d4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b4d6:	9904      	ldr	r1, [sp, #16]
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	bfab      	itete	ge
 800b4dc:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800b4de:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800b4e0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800b4e2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800b4e6:	bfac      	ite	ge
 800b4e8:	eb03 0902 	addge.w	r9, r3, r2
 800b4ec:	1ad7      	sublt	r7, r2, r3
 800b4ee:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800b4f0:	eba3 0801 	sub.w	r8, r3, r1
 800b4f4:	4490      	add	r8, r2
 800b4f6:	4ba1      	ldr	r3, [pc, #644]	; (800b77c <_strtod_l+0x95c>)
 800b4f8:	f108 38ff 	add.w	r8, r8, #4294967295
 800b4fc:	4598      	cmp	r8, r3
 800b4fe:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800b502:	f280 80c7 	bge.w	800b694 <_strtod_l+0x874>
 800b506:	eba3 0308 	sub.w	r3, r3, r8
 800b50a:	2b1f      	cmp	r3, #31
 800b50c:	eba2 0203 	sub.w	r2, r2, r3
 800b510:	f04f 0101 	mov.w	r1, #1
 800b514:	f300 80b1 	bgt.w	800b67a <_strtod_l+0x85a>
 800b518:	fa01 f303 	lsl.w	r3, r1, r3
 800b51c:	930d      	str	r3, [sp, #52]	; 0x34
 800b51e:	2300      	movs	r3, #0
 800b520:	9308      	str	r3, [sp, #32]
 800b522:	eb09 0802 	add.w	r8, r9, r2
 800b526:	9b04      	ldr	r3, [sp, #16]
 800b528:	45c1      	cmp	r9, r8
 800b52a:	4417      	add	r7, r2
 800b52c:	441f      	add	r7, r3
 800b52e:	464b      	mov	r3, r9
 800b530:	bfa8      	it	ge
 800b532:	4643      	movge	r3, r8
 800b534:	42bb      	cmp	r3, r7
 800b536:	bfa8      	it	ge
 800b538:	463b      	movge	r3, r7
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	bfc2      	ittt	gt
 800b53e:	eba8 0803 	subgt.w	r8, r8, r3
 800b542:	1aff      	subgt	r7, r7, r3
 800b544:	eba9 0903 	subgt.w	r9, r9, r3
 800b548:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	dd17      	ble.n	800b57e <_strtod_l+0x75e>
 800b54e:	4631      	mov	r1, r6
 800b550:	461a      	mov	r2, r3
 800b552:	4620      	mov	r0, r4
 800b554:	f001 ff0c 	bl	800d370 <__pow5mult>
 800b558:	4606      	mov	r6, r0
 800b55a:	2800      	cmp	r0, #0
 800b55c:	f43f aea8 	beq.w	800b2b0 <_strtod_l+0x490>
 800b560:	4601      	mov	r1, r0
 800b562:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b564:	4620      	mov	r0, r4
 800b566:	f001 fe59 	bl	800d21c <__multiply>
 800b56a:	900b      	str	r0, [sp, #44]	; 0x2c
 800b56c:	2800      	cmp	r0, #0
 800b56e:	f43f ae9f 	beq.w	800b2b0 <_strtod_l+0x490>
 800b572:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b574:	4620      	mov	r0, r4
 800b576:	f001 fd39 	bl	800cfec <_Bfree>
 800b57a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b57c:	9318      	str	r3, [sp, #96]	; 0x60
 800b57e:	f1b8 0f00 	cmp.w	r8, #0
 800b582:	f300 808c 	bgt.w	800b69e <_strtod_l+0x87e>
 800b586:	9b06      	ldr	r3, [sp, #24]
 800b588:	2b00      	cmp	r3, #0
 800b58a:	dd08      	ble.n	800b59e <_strtod_l+0x77e>
 800b58c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b58e:	9905      	ldr	r1, [sp, #20]
 800b590:	4620      	mov	r0, r4
 800b592:	f001 feed 	bl	800d370 <__pow5mult>
 800b596:	9005      	str	r0, [sp, #20]
 800b598:	2800      	cmp	r0, #0
 800b59a:	f43f ae89 	beq.w	800b2b0 <_strtod_l+0x490>
 800b59e:	2f00      	cmp	r7, #0
 800b5a0:	dd08      	ble.n	800b5b4 <_strtod_l+0x794>
 800b5a2:	9905      	ldr	r1, [sp, #20]
 800b5a4:	463a      	mov	r2, r7
 800b5a6:	4620      	mov	r0, r4
 800b5a8:	f001 ff3c 	bl	800d424 <__lshift>
 800b5ac:	9005      	str	r0, [sp, #20]
 800b5ae:	2800      	cmp	r0, #0
 800b5b0:	f43f ae7e 	beq.w	800b2b0 <_strtod_l+0x490>
 800b5b4:	f1b9 0f00 	cmp.w	r9, #0
 800b5b8:	dd08      	ble.n	800b5cc <_strtod_l+0x7ac>
 800b5ba:	4631      	mov	r1, r6
 800b5bc:	464a      	mov	r2, r9
 800b5be:	4620      	mov	r0, r4
 800b5c0:	f001 ff30 	bl	800d424 <__lshift>
 800b5c4:	4606      	mov	r6, r0
 800b5c6:	2800      	cmp	r0, #0
 800b5c8:	f43f ae72 	beq.w	800b2b0 <_strtod_l+0x490>
 800b5cc:	9a05      	ldr	r2, [sp, #20]
 800b5ce:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b5d0:	4620      	mov	r0, r4
 800b5d2:	f001 ffb3 	bl	800d53c <__mdiff>
 800b5d6:	4605      	mov	r5, r0
 800b5d8:	2800      	cmp	r0, #0
 800b5da:	f43f ae69 	beq.w	800b2b0 <_strtod_l+0x490>
 800b5de:	68c3      	ldr	r3, [r0, #12]
 800b5e0:	930b      	str	r3, [sp, #44]	; 0x2c
 800b5e2:	2300      	movs	r3, #0
 800b5e4:	60c3      	str	r3, [r0, #12]
 800b5e6:	4631      	mov	r1, r6
 800b5e8:	f001 ff8c 	bl	800d504 <__mcmp>
 800b5ec:	2800      	cmp	r0, #0
 800b5ee:	da60      	bge.n	800b6b2 <_strtod_l+0x892>
 800b5f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b5f2:	ea53 030a 	orrs.w	r3, r3, sl
 800b5f6:	f040 8082 	bne.w	800b6fe <_strtod_l+0x8de>
 800b5fa:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d17d      	bne.n	800b6fe <_strtod_l+0x8de>
 800b602:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b606:	0d1b      	lsrs	r3, r3, #20
 800b608:	051b      	lsls	r3, r3, #20
 800b60a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800b60e:	d976      	bls.n	800b6fe <_strtod_l+0x8de>
 800b610:	696b      	ldr	r3, [r5, #20]
 800b612:	b913      	cbnz	r3, 800b61a <_strtod_l+0x7fa>
 800b614:	692b      	ldr	r3, [r5, #16]
 800b616:	2b01      	cmp	r3, #1
 800b618:	dd71      	ble.n	800b6fe <_strtod_l+0x8de>
 800b61a:	4629      	mov	r1, r5
 800b61c:	2201      	movs	r2, #1
 800b61e:	4620      	mov	r0, r4
 800b620:	f001 ff00 	bl	800d424 <__lshift>
 800b624:	4631      	mov	r1, r6
 800b626:	4605      	mov	r5, r0
 800b628:	f001 ff6c 	bl	800d504 <__mcmp>
 800b62c:	2800      	cmp	r0, #0
 800b62e:	dd66      	ble.n	800b6fe <_strtod_l+0x8de>
 800b630:	9904      	ldr	r1, [sp, #16]
 800b632:	4a53      	ldr	r2, [pc, #332]	; (800b780 <_strtod_l+0x960>)
 800b634:	465b      	mov	r3, fp
 800b636:	2900      	cmp	r1, #0
 800b638:	f000 8081 	beq.w	800b73e <_strtod_l+0x91e>
 800b63c:	ea02 010b 	and.w	r1, r2, fp
 800b640:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800b644:	dc7b      	bgt.n	800b73e <_strtod_l+0x91e>
 800b646:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800b64a:	f77f aea9 	ble.w	800b3a0 <_strtod_l+0x580>
 800b64e:	4b4d      	ldr	r3, [pc, #308]	; (800b784 <_strtod_l+0x964>)
 800b650:	4650      	mov	r0, sl
 800b652:	4659      	mov	r1, fp
 800b654:	2200      	movs	r2, #0
 800b656:	f7f4 ffcf 	bl	80005f8 <__aeabi_dmul>
 800b65a:	460b      	mov	r3, r1
 800b65c:	4303      	orrs	r3, r0
 800b65e:	bf08      	it	eq
 800b660:	2322      	moveq	r3, #34	; 0x22
 800b662:	4682      	mov	sl, r0
 800b664:	468b      	mov	fp, r1
 800b666:	bf08      	it	eq
 800b668:	6023      	streq	r3, [r4, #0]
 800b66a:	e62b      	b.n	800b2c4 <_strtod_l+0x4a4>
 800b66c:	f04f 32ff 	mov.w	r2, #4294967295
 800b670:	fa02 f303 	lsl.w	r3, r2, r3
 800b674:	ea03 0a0a 	and.w	sl, r3, sl
 800b678:	e6e3      	b.n	800b442 <_strtod_l+0x622>
 800b67a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800b67e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800b682:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800b686:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800b68a:	fa01 f308 	lsl.w	r3, r1, r8
 800b68e:	9308      	str	r3, [sp, #32]
 800b690:	910d      	str	r1, [sp, #52]	; 0x34
 800b692:	e746      	b.n	800b522 <_strtod_l+0x702>
 800b694:	2300      	movs	r3, #0
 800b696:	9308      	str	r3, [sp, #32]
 800b698:	2301      	movs	r3, #1
 800b69a:	930d      	str	r3, [sp, #52]	; 0x34
 800b69c:	e741      	b.n	800b522 <_strtod_l+0x702>
 800b69e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b6a0:	4642      	mov	r2, r8
 800b6a2:	4620      	mov	r0, r4
 800b6a4:	f001 febe 	bl	800d424 <__lshift>
 800b6a8:	9018      	str	r0, [sp, #96]	; 0x60
 800b6aa:	2800      	cmp	r0, #0
 800b6ac:	f47f af6b 	bne.w	800b586 <_strtod_l+0x766>
 800b6b0:	e5fe      	b.n	800b2b0 <_strtod_l+0x490>
 800b6b2:	465f      	mov	r7, fp
 800b6b4:	d16e      	bne.n	800b794 <_strtod_l+0x974>
 800b6b6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b6b8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b6bc:	b342      	cbz	r2, 800b710 <_strtod_l+0x8f0>
 800b6be:	4a32      	ldr	r2, [pc, #200]	; (800b788 <_strtod_l+0x968>)
 800b6c0:	4293      	cmp	r3, r2
 800b6c2:	d128      	bne.n	800b716 <_strtod_l+0x8f6>
 800b6c4:	9b04      	ldr	r3, [sp, #16]
 800b6c6:	4651      	mov	r1, sl
 800b6c8:	b1eb      	cbz	r3, 800b706 <_strtod_l+0x8e6>
 800b6ca:	4b2d      	ldr	r3, [pc, #180]	; (800b780 <_strtod_l+0x960>)
 800b6cc:	403b      	ands	r3, r7
 800b6ce:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b6d2:	f04f 32ff 	mov.w	r2, #4294967295
 800b6d6:	d819      	bhi.n	800b70c <_strtod_l+0x8ec>
 800b6d8:	0d1b      	lsrs	r3, r3, #20
 800b6da:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b6de:	fa02 f303 	lsl.w	r3, r2, r3
 800b6e2:	4299      	cmp	r1, r3
 800b6e4:	d117      	bne.n	800b716 <_strtod_l+0x8f6>
 800b6e6:	4b29      	ldr	r3, [pc, #164]	; (800b78c <_strtod_l+0x96c>)
 800b6e8:	429f      	cmp	r7, r3
 800b6ea:	d102      	bne.n	800b6f2 <_strtod_l+0x8d2>
 800b6ec:	3101      	adds	r1, #1
 800b6ee:	f43f addf 	beq.w	800b2b0 <_strtod_l+0x490>
 800b6f2:	4b23      	ldr	r3, [pc, #140]	; (800b780 <_strtod_l+0x960>)
 800b6f4:	403b      	ands	r3, r7
 800b6f6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800b6fa:	f04f 0a00 	mov.w	sl, #0
 800b6fe:	9b04      	ldr	r3, [sp, #16]
 800b700:	2b00      	cmp	r3, #0
 800b702:	d1a4      	bne.n	800b64e <_strtod_l+0x82e>
 800b704:	e5de      	b.n	800b2c4 <_strtod_l+0x4a4>
 800b706:	f04f 33ff 	mov.w	r3, #4294967295
 800b70a:	e7ea      	b.n	800b6e2 <_strtod_l+0x8c2>
 800b70c:	4613      	mov	r3, r2
 800b70e:	e7e8      	b.n	800b6e2 <_strtod_l+0x8c2>
 800b710:	ea53 030a 	orrs.w	r3, r3, sl
 800b714:	d08c      	beq.n	800b630 <_strtod_l+0x810>
 800b716:	9b08      	ldr	r3, [sp, #32]
 800b718:	b1db      	cbz	r3, 800b752 <_strtod_l+0x932>
 800b71a:	423b      	tst	r3, r7
 800b71c:	d0ef      	beq.n	800b6fe <_strtod_l+0x8de>
 800b71e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b720:	9a04      	ldr	r2, [sp, #16]
 800b722:	4650      	mov	r0, sl
 800b724:	4659      	mov	r1, fp
 800b726:	b1c3      	cbz	r3, 800b75a <_strtod_l+0x93a>
 800b728:	f7ff fb5e 	bl	800ade8 <sulp>
 800b72c:	4602      	mov	r2, r0
 800b72e:	460b      	mov	r3, r1
 800b730:	ec51 0b18 	vmov	r0, r1, d8
 800b734:	f7f4 fdaa 	bl	800028c <__adddf3>
 800b738:	4682      	mov	sl, r0
 800b73a:	468b      	mov	fp, r1
 800b73c:	e7df      	b.n	800b6fe <_strtod_l+0x8de>
 800b73e:	4013      	ands	r3, r2
 800b740:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800b744:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b748:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b74c:	f04f 3aff 	mov.w	sl, #4294967295
 800b750:	e7d5      	b.n	800b6fe <_strtod_l+0x8de>
 800b752:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b754:	ea13 0f0a 	tst.w	r3, sl
 800b758:	e7e0      	b.n	800b71c <_strtod_l+0x8fc>
 800b75a:	f7ff fb45 	bl	800ade8 <sulp>
 800b75e:	4602      	mov	r2, r0
 800b760:	460b      	mov	r3, r1
 800b762:	ec51 0b18 	vmov	r0, r1, d8
 800b766:	f7f4 fd8f 	bl	8000288 <__aeabi_dsub>
 800b76a:	2200      	movs	r2, #0
 800b76c:	2300      	movs	r3, #0
 800b76e:	4682      	mov	sl, r0
 800b770:	468b      	mov	fp, r1
 800b772:	f7f5 f9a9 	bl	8000ac8 <__aeabi_dcmpeq>
 800b776:	2800      	cmp	r0, #0
 800b778:	d0c1      	beq.n	800b6fe <_strtod_l+0x8de>
 800b77a:	e611      	b.n	800b3a0 <_strtod_l+0x580>
 800b77c:	fffffc02 	.word	0xfffffc02
 800b780:	7ff00000 	.word	0x7ff00000
 800b784:	39500000 	.word	0x39500000
 800b788:	000fffff 	.word	0x000fffff
 800b78c:	7fefffff 	.word	0x7fefffff
 800b790:	0800ea60 	.word	0x0800ea60
 800b794:	4631      	mov	r1, r6
 800b796:	4628      	mov	r0, r5
 800b798:	f002 f832 	bl	800d800 <__ratio>
 800b79c:	ec59 8b10 	vmov	r8, r9, d0
 800b7a0:	ee10 0a10 	vmov	r0, s0
 800b7a4:	2200      	movs	r2, #0
 800b7a6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b7aa:	4649      	mov	r1, r9
 800b7ac:	f7f5 f9a0 	bl	8000af0 <__aeabi_dcmple>
 800b7b0:	2800      	cmp	r0, #0
 800b7b2:	d07a      	beq.n	800b8aa <_strtod_l+0xa8a>
 800b7b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d04a      	beq.n	800b850 <_strtod_l+0xa30>
 800b7ba:	4b95      	ldr	r3, [pc, #596]	; (800ba10 <_strtod_l+0xbf0>)
 800b7bc:	2200      	movs	r2, #0
 800b7be:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b7c2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800ba10 <_strtod_l+0xbf0>
 800b7c6:	f04f 0800 	mov.w	r8, #0
 800b7ca:	4b92      	ldr	r3, [pc, #584]	; (800ba14 <_strtod_l+0xbf4>)
 800b7cc:	403b      	ands	r3, r7
 800b7ce:	930d      	str	r3, [sp, #52]	; 0x34
 800b7d0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b7d2:	4b91      	ldr	r3, [pc, #580]	; (800ba18 <_strtod_l+0xbf8>)
 800b7d4:	429a      	cmp	r2, r3
 800b7d6:	f040 80b0 	bne.w	800b93a <_strtod_l+0xb1a>
 800b7da:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b7de:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800b7e2:	ec4b ab10 	vmov	d0, sl, fp
 800b7e6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b7ea:	f001 ff31 	bl	800d650 <__ulp>
 800b7ee:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b7f2:	ec53 2b10 	vmov	r2, r3, d0
 800b7f6:	f7f4 feff 	bl	80005f8 <__aeabi_dmul>
 800b7fa:	4652      	mov	r2, sl
 800b7fc:	465b      	mov	r3, fp
 800b7fe:	f7f4 fd45 	bl	800028c <__adddf3>
 800b802:	460b      	mov	r3, r1
 800b804:	4983      	ldr	r1, [pc, #524]	; (800ba14 <_strtod_l+0xbf4>)
 800b806:	4a85      	ldr	r2, [pc, #532]	; (800ba1c <_strtod_l+0xbfc>)
 800b808:	4019      	ands	r1, r3
 800b80a:	4291      	cmp	r1, r2
 800b80c:	4682      	mov	sl, r0
 800b80e:	d960      	bls.n	800b8d2 <_strtod_l+0xab2>
 800b810:	ee18 3a90 	vmov	r3, s17
 800b814:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800b818:	4293      	cmp	r3, r2
 800b81a:	d104      	bne.n	800b826 <_strtod_l+0xa06>
 800b81c:	ee18 3a10 	vmov	r3, s16
 800b820:	3301      	adds	r3, #1
 800b822:	f43f ad45 	beq.w	800b2b0 <_strtod_l+0x490>
 800b826:	f8df b200 	ldr.w	fp, [pc, #512]	; 800ba28 <_strtod_l+0xc08>
 800b82a:	f04f 3aff 	mov.w	sl, #4294967295
 800b82e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b830:	4620      	mov	r0, r4
 800b832:	f001 fbdb 	bl	800cfec <_Bfree>
 800b836:	9905      	ldr	r1, [sp, #20]
 800b838:	4620      	mov	r0, r4
 800b83a:	f001 fbd7 	bl	800cfec <_Bfree>
 800b83e:	4631      	mov	r1, r6
 800b840:	4620      	mov	r0, r4
 800b842:	f001 fbd3 	bl	800cfec <_Bfree>
 800b846:	4629      	mov	r1, r5
 800b848:	4620      	mov	r0, r4
 800b84a:	f001 fbcf 	bl	800cfec <_Bfree>
 800b84e:	e61a      	b.n	800b486 <_strtod_l+0x666>
 800b850:	f1ba 0f00 	cmp.w	sl, #0
 800b854:	d11b      	bne.n	800b88e <_strtod_l+0xa6e>
 800b856:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b85a:	b9f3      	cbnz	r3, 800b89a <_strtod_l+0xa7a>
 800b85c:	4b6c      	ldr	r3, [pc, #432]	; (800ba10 <_strtod_l+0xbf0>)
 800b85e:	2200      	movs	r2, #0
 800b860:	4640      	mov	r0, r8
 800b862:	4649      	mov	r1, r9
 800b864:	f7f5 f93a 	bl	8000adc <__aeabi_dcmplt>
 800b868:	b9d0      	cbnz	r0, 800b8a0 <_strtod_l+0xa80>
 800b86a:	4640      	mov	r0, r8
 800b86c:	4649      	mov	r1, r9
 800b86e:	4b6c      	ldr	r3, [pc, #432]	; (800ba20 <_strtod_l+0xc00>)
 800b870:	2200      	movs	r2, #0
 800b872:	f7f4 fec1 	bl	80005f8 <__aeabi_dmul>
 800b876:	4680      	mov	r8, r0
 800b878:	4689      	mov	r9, r1
 800b87a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800b87e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800b882:	9315      	str	r3, [sp, #84]	; 0x54
 800b884:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800b888:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b88c:	e79d      	b.n	800b7ca <_strtod_l+0x9aa>
 800b88e:	f1ba 0f01 	cmp.w	sl, #1
 800b892:	d102      	bne.n	800b89a <_strtod_l+0xa7a>
 800b894:	2f00      	cmp	r7, #0
 800b896:	f43f ad83 	beq.w	800b3a0 <_strtod_l+0x580>
 800b89a:	4b62      	ldr	r3, [pc, #392]	; (800ba24 <_strtod_l+0xc04>)
 800b89c:	2200      	movs	r2, #0
 800b89e:	e78e      	b.n	800b7be <_strtod_l+0x99e>
 800b8a0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800ba20 <_strtod_l+0xc00>
 800b8a4:	f04f 0800 	mov.w	r8, #0
 800b8a8:	e7e7      	b.n	800b87a <_strtod_l+0xa5a>
 800b8aa:	4b5d      	ldr	r3, [pc, #372]	; (800ba20 <_strtod_l+0xc00>)
 800b8ac:	4640      	mov	r0, r8
 800b8ae:	4649      	mov	r1, r9
 800b8b0:	2200      	movs	r2, #0
 800b8b2:	f7f4 fea1 	bl	80005f8 <__aeabi_dmul>
 800b8b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b8b8:	4680      	mov	r8, r0
 800b8ba:	4689      	mov	r9, r1
 800b8bc:	b933      	cbnz	r3, 800b8cc <_strtod_l+0xaac>
 800b8be:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b8c2:	900e      	str	r0, [sp, #56]	; 0x38
 800b8c4:	930f      	str	r3, [sp, #60]	; 0x3c
 800b8c6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800b8ca:	e7dd      	b.n	800b888 <_strtod_l+0xa68>
 800b8cc:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800b8d0:	e7f9      	b.n	800b8c6 <_strtod_l+0xaa6>
 800b8d2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800b8d6:	9b04      	ldr	r3, [sp, #16]
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d1a8      	bne.n	800b82e <_strtod_l+0xa0e>
 800b8dc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b8e0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b8e2:	0d1b      	lsrs	r3, r3, #20
 800b8e4:	051b      	lsls	r3, r3, #20
 800b8e6:	429a      	cmp	r2, r3
 800b8e8:	d1a1      	bne.n	800b82e <_strtod_l+0xa0e>
 800b8ea:	4640      	mov	r0, r8
 800b8ec:	4649      	mov	r1, r9
 800b8ee:	f7f5 f9e3 	bl	8000cb8 <__aeabi_d2lz>
 800b8f2:	f7f4 fe53 	bl	800059c <__aeabi_l2d>
 800b8f6:	4602      	mov	r2, r0
 800b8f8:	460b      	mov	r3, r1
 800b8fa:	4640      	mov	r0, r8
 800b8fc:	4649      	mov	r1, r9
 800b8fe:	f7f4 fcc3 	bl	8000288 <__aeabi_dsub>
 800b902:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b904:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b908:	ea43 030a 	orr.w	r3, r3, sl
 800b90c:	4313      	orrs	r3, r2
 800b90e:	4680      	mov	r8, r0
 800b910:	4689      	mov	r9, r1
 800b912:	d055      	beq.n	800b9c0 <_strtod_l+0xba0>
 800b914:	a336      	add	r3, pc, #216	; (adr r3, 800b9f0 <_strtod_l+0xbd0>)
 800b916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b91a:	f7f5 f8df 	bl	8000adc <__aeabi_dcmplt>
 800b91e:	2800      	cmp	r0, #0
 800b920:	f47f acd0 	bne.w	800b2c4 <_strtod_l+0x4a4>
 800b924:	a334      	add	r3, pc, #208	; (adr r3, 800b9f8 <_strtod_l+0xbd8>)
 800b926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b92a:	4640      	mov	r0, r8
 800b92c:	4649      	mov	r1, r9
 800b92e:	f7f5 f8f3 	bl	8000b18 <__aeabi_dcmpgt>
 800b932:	2800      	cmp	r0, #0
 800b934:	f43f af7b 	beq.w	800b82e <_strtod_l+0xa0e>
 800b938:	e4c4      	b.n	800b2c4 <_strtod_l+0x4a4>
 800b93a:	9b04      	ldr	r3, [sp, #16]
 800b93c:	b333      	cbz	r3, 800b98c <_strtod_l+0xb6c>
 800b93e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b940:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b944:	d822      	bhi.n	800b98c <_strtod_l+0xb6c>
 800b946:	a32e      	add	r3, pc, #184	; (adr r3, 800ba00 <_strtod_l+0xbe0>)
 800b948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b94c:	4640      	mov	r0, r8
 800b94e:	4649      	mov	r1, r9
 800b950:	f7f5 f8ce 	bl	8000af0 <__aeabi_dcmple>
 800b954:	b1a0      	cbz	r0, 800b980 <_strtod_l+0xb60>
 800b956:	4649      	mov	r1, r9
 800b958:	4640      	mov	r0, r8
 800b95a:	f7f5 f925 	bl	8000ba8 <__aeabi_d2uiz>
 800b95e:	2801      	cmp	r0, #1
 800b960:	bf38      	it	cc
 800b962:	2001      	movcc	r0, #1
 800b964:	f7f4 fdce 	bl	8000504 <__aeabi_ui2d>
 800b968:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b96a:	4680      	mov	r8, r0
 800b96c:	4689      	mov	r9, r1
 800b96e:	bb23      	cbnz	r3, 800b9ba <_strtod_l+0xb9a>
 800b970:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b974:	9010      	str	r0, [sp, #64]	; 0x40
 800b976:	9311      	str	r3, [sp, #68]	; 0x44
 800b978:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b97c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b980:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b982:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b984:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800b988:	1a9b      	subs	r3, r3, r2
 800b98a:	9309      	str	r3, [sp, #36]	; 0x24
 800b98c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b990:	eeb0 0a48 	vmov.f32	s0, s16
 800b994:	eef0 0a68 	vmov.f32	s1, s17
 800b998:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b99c:	f001 fe58 	bl	800d650 <__ulp>
 800b9a0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b9a4:	ec53 2b10 	vmov	r2, r3, d0
 800b9a8:	f7f4 fe26 	bl	80005f8 <__aeabi_dmul>
 800b9ac:	ec53 2b18 	vmov	r2, r3, d8
 800b9b0:	f7f4 fc6c 	bl	800028c <__adddf3>
 800b9b4:	4682      	mov	sl, r0
 800b9b6:	468b      	mov	fp, r1
 800b9b8:	e78d      	b.n	800b8d6 <_strtod_l+0xab6>
 800b9ba:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800b9be:	e7db      	b.n	800b978 <_strtod_l+0xb58>
 800b9c0:	a311      	add	r3, pc, #68	; (adr r3, 800ba08 <_strtod_l+0xbe8>)
 800b9c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9c6:	f7f5 f889 	bl	8000adc <__aeabi_dcmplt>
 800b9ca:	e7b2      	b.n	800b932 <_strtod_l+0xb12>
 800b9cc:	2300      	movs	r3, #0
 800b9ce:	930a      	str	r3, [sp, #40]	; 0x28
 800b9d0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b9d2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b9d4:	6013      	str	r3, [r2, #0]
 800b9d6:	f7ff ba6b 	b.w	800aeb0 <_strtod_l+0x90>
 800b9da:	2a65      	cmp	r2, #101	; 0x65
 800b9dc:	f43f ab5f 	beq.w	800b09e <_strtod_l+0x27e>
 800b9e0:	2a45      	cmp	r2, #69	; 0x45
 800b9e2:	f43f ab5c 	beq.w	800b09e <_strtod_l+0x27e>
 800b9e6:	2301      	movs	r3, #1
 800b9e8:	f7ff bb94 	b.w	800b114 <_strtod_l+0x2f4>
 800b9ec:	f3af 8000 	nop.w
 800b9f0:	94a03595 	.word	0x94a03595
 800b9f4:	3fdfffff 	.word	0x3fdfffff
 800b9f8:	35afe535 	.word	0x35afe535
 800b9fc:	3fe00000 	.word	0x3fe00000
 800ba00:	ffc00000 	.word	0xffc00000
 800ba04:	41dfffff 	.word	0x41dfffff
 800ba08:	94a03595 	.word	0x94a03595
 800ba0c:	3fcfffff 	.word	0x3fcfffff
 800ba10:	3ff00000 	.word	0x3ff00000
 800ba14:	7ff00000 	.word	0x7ff00000
 800ba18:	7fe00000 	.word	0x7fe00000
 800ba1c:	7c9fffff 	.word	0x7c9fffff
 800ba20:	3fe00000 	.word	0x3fe00000
 800ba24:	bff00000 	.word	0xbff00000
 800ba28:	7fefffff 	.word	0x7fefffff

0800ba2c <_strtod_r>:
 800ba2c:	4b01      	ldr	r3, [pc, #4]	; (800ba34 <_strtod_r+0x8>)
 800ba2e:	f7ff b9f7 	b.w	800ae20 <_strtod_l>
 800ba32:	bf00      	nop
 800ba34:	20000128 	.word	0x20000128

0800ba38 <_strtol_l.constprop.0>:
 800ba38:	2b01      	cmp	r3, #1
 800ba3a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba3e:	d001      	beq.n	800ba44 <_strtol_l.constprop.0+0xc>
 800ba40:	2b24      	cmp	r3, #36	; 0x24
 800ba42:	d906      	bls.n	800ba52 <_strtol_l.constprop.0+0x1a>
 800ba44:	f7fe fafe 	bl	800a044 <__errno>
 800ba48:	2316      	movs	r3, #22
 800ba4a:	6003      	str	r3, [r0, #0]
 800ba4c:	2000      	movs	r0, #0
 800ba4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba52:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800bb38 <_strtol_l.constprop.0+0x100>
 800ba56:	460d      	mov	r5, r1
 800ba58:	462e      	mov	r6, r5
 800ba5a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ba5e:	f814 700c 	ldrb.w	r7, [r4, ip]
 800ba62:	f017 0708 	ands.w	r7, r7, #8
 800ba66:	d1f7      	bne.n	800ba58 <_strtol_l.constprop.0+0x20>
 800ba68:	2c2d      	cmp	r4, #45	; 0x2d
 800ba6a:	d132      	bne.n	800bad2 <_strtol_l.constprop.0+0x9a>
 800ba6c:	782c      	ldrb	r4, [r5, #0]
 800ba6e:	2701      	movs	r7, #1
 800ba70:	1cb5      	adds	r5, r6, #2
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d05b      	beq.n	800bb2e <_strtol_l.constprop.0+0xf6>
 800ba76:	2b10      	cmp	r3, #16
 800ba78:	d109      	bne.n	800ba8e <_strtol_l.constprop.0+0x56>
 800ba7a:	2c30      	cmp	r4, #48	; 0x30
 800ba7c:	d107      	bne.n	800ba8e <_strtol_l.constprop.0+0x56>
 800ba7e:	782c      	ldrb	r4, [r5, #0]
 800ba80:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800ba84:	2c58      	cmp	r4, #88	; 0x58
 800ba86:	d14d      	bne.n	800bb24 <_strtol_l.constprop.0+0xec>
 800ba88:	786c      	ldrb	r4, [r5, #1]
 800ba8a:	2310      	movs	r3, #16
 800ba8c:	3502      	adds	r5, #2
 800ba8e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800ba92:	f108 38ff 	add.w	r8, r8, #4294967295
 800ba96:	f04f 0c00 	mov.w	ip, #0
 800ba9a:	fbb8 f9f3 	udiv	r9, r8, r3
 800ba9e:	4666      	mov	r6, ip
 800baa0:	fb03 8a19 	mls	sl, r3, r9, r8
 800baa4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800baa8:	f1be 0f09 	cmp.w	lr, #9
 800baac:	d816      	bhi.n	800badc <_strtol_l.constprop.0+0xa4>
 800baae:	4674      	mov	r4, lr
 800bab0:	42a3      	cmp	r3, r4
 800bab2:	dd24      	ble.n	800bafe <_strtol_l.constprop.0+0xc6>
 800bab4:	f1bc 0f00 	cmp.w	ip, #0
 800bab8:	db1e      	blt.n	800baf8 <_strtol_l.constprop.0+0xc0>
 800baba:	45b1      	cmp	r9, r6
 800babc:	d31c      	bcc.n	800baf8 <_strtol_l.constprop.0+0xc0>
 800babe:	d101      	bne.n	800bac4 <_strtol_l.constprop.0+0x8c>
 800bac0:	45a2      	cmp	sl, r4
 800bac2:	db19      	blt.n	800baf8 <_strtol_l.constprop.0+0xc0>
 800bac4:	fb06 4603 	mla	r6, r6, r3, r4
 800bac8:	f04f 0c01 	mov.w	ip, #1
 800bacc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bad0:	e7e8      	b.n	800baa4 <_strtol_l.constprop.0+0x6c>
 800bad2:	2c2b      	cmp	r4, #43	; 0x2b
 800bad4:	bf04      	itt	eq
 800bad6:	782c      	ldrbeq	r4, [r5, #0]
 800bad8:	1cb5      	addeq	r5, r6, #2
 800bada:	e7ca      	b.n	800ba72 <_strtol_l.constprop.0+0x3a>
 800badc:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800bae0:	f1be 0f19 	cmp.w	lr, #25
 800bae4:	d801      	bhi.n	800baea <_strtol_l.constprop.0+0xb2>
 800bae6:	3c37      	subs	r4, #55	; 0x37
 800bae8:	e7e2      	b.n	800bab0 <_strtol_l.constprop.0+0x78>
 800baea:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800baee:	f1be 0f19 	cmp.w	lr, #25
 800baf2:	d804      	bhi.n	800bafe <_strtol_l.constprop.0+0xc6>
 800baf4:	3c57      	subs	r4, #87	; 0x57
 800baf6:	e7db      	b.n	800bab0 <_strtol_l.constprop.0+0x78>
 800baf8:	f04f 3cff 	mov.w	ip, #4294967295
 800bafc:	e7e6      	b.n	800bacc <_strtol_l.constprop.0+0x94>
 800bafe:	f1bc 0f00 	cmp.w	ip, #0
 800bb02:	da05      	bge.n	800bb10 <_strtol_l.constprop.0+0xd8>
 800bb04:	2322      	movs	r3, #34	; 0x22
 800bb06:	6003      	str	r3, [r0, #0]
 800bb08:	4646      	mov	r6, r8
 800bb0a:	b942      	cbnz	r2, 800bb1e <_strtol_l.constprop.0+0xe6>
 800bb0c:	4630      	mov	r0, r6
 800bb0e:	e79e      	b.n	800ba4e <_strtol_l.constprop.0+0x16>
 800bb10:	b107      	cbz	r7, 800bb14 <_strtol_l.constprop.0+0xdc>
 800bb12:	4276      	negs	r6, r6
 800bb14:	2a00      	cmp	r2, #0
 800bb16:	d0f9      	beq.n	800bb0c <_strtol_l.constprop.0+0xd4>
 800bb18:	f1bc 0f00 	cmp.w	ip, #0
 800bb1c:	d000      	beq.n	800bb20 <_strtol_l.constprop.0+0xe8>
 800bb1e:	1e69      	subs	r1, r5, #1
 800bb20:	6011      	str	r1, [r2, #0]
 800bb22:	e7f3      	b.n	800bb0c <_strtol_l.constprop.0+0xd4>
 800bb24:	2430      	movs	r4, #48	; 0x30
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d1b1      	bne.n	800ba8e <_strtol_l.constprop.0+0x56>
 800bb2a:	2308      	movs	r3, #8
 800bb2c:	e7af      	b.n	800ba8e <_strtol_l.constprop.0+0x56>
 800bb2e:	2c30      	cmp	r4, #48	; 0x30
 800bb30:	d0a5      	beq.n	800ba7e <_strtol_l.constprop.0+0x46>
 800bb32:	230a      	movs	r3, #10
 800bb34:	e7ab      	b.n	800ba8e <_strtol_l.constprop.0+0x56>
 800bb36:	bf00      	nop
 800bb38:	0800ea89 	.word	0x0800ea89

0800bb3c <_strtol_r>:
 800bb3c:	f7ff bf7c 	b.w	800ba38 <_strtol_l.constprop.0>

0800bb40 <quorem>:
 800bb40:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb44:	6903      	ldr	r3, [r0, #16]
 800bb46:	690c      	ldr	r4, [r1, #16]
 800bb48:	42a3      	cmp	r3, r4
 800bb4a:	4607      	mov	r7, r0
 800bb4c:	f2c0 8081 	blt.w	800bc52 <quorem+0x112>
 800bb50:	3c01      	subs	r4, #1
 800bb52:	f101 0814 	add.w	r8, r1, #20
 800bb56:	f100 0514 	add.w	r5, r0, #20
 800bb5a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bb5e:	9301      	str	r3, [sp, #4]
 800bb60:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bb64:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bb68:	3301      	adds	r3, #1
 800bb6a:	429a      	cmp	r2, r3
 800bb6c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800bb70:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bb74:	fbb2 f6f3 	udiv	r6, r2, r3
 800bb78:	d331      	bcc.n	800bbde <quorem+0x9e>
 800bb7a:	f04f 0e00 	mov.w	lr, #0
 800bb7e:	4640      	mov	r0, r8
 800bb80:	46ac      	mov	ip, r5
 800bb82:	46f2      	mov	sl, lr
 800bb84:	f850 2b04 	ldr.w	r2, [r0], #4
 800bb88:	b293      	uxth	r3, r2
 800bb8a:	fb06 e303 	mla	r3, r6, r3, lr
 800bb8e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800bb92:	b29b      	uxth	r3, r3
 800bb94:	ebaa 0303 	sub.w	r3, sl, r3
 800bb98:	f8dc a000 	ldr.w	sl, [ip]
 800bb9c:	0c12      	lsrs	r2, r2, #16
 800bb9e:	fa13 f38a 	uxtah	r3, r3, sl
 800bba2:	fb06 e202 	mla	r2, r6, r2, lr
 800bba6:	9300      	str	r3, [sp, #0]
 800bba8:	9b00      	ldr	r3, [sp, #0]
 800bbaa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bbae:	b292      	uxth	r2, r2
 800bbb0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800bbb4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bbb8:	f8bd 3000 	ldrh.w	r3, [sp]
 800bbbc:	4581      	cmp	r9, r0
 800bbbe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bbc2:	f84c 3b04 	str.w	r3, [ip], #4
 800bbc6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800bbca:	d2db      	bcs.n	800bb84 <quorem+0x44>
 800bbcc:	f855 300b 	ldr.w	r3, [r5, fp]
 800bbd0:	b92b      	cbnz	r3, 800bbde <quorem+0x9e>
 800bbd2:	9b01      	ldr	r3, [sp, #4]
 800bbd4:	3b04      	subs	r3, #4
 800bbd6:	429d      	cmp	r5, r3
 800bbd8:	461a      	mov	r2, r3
 800bbda:	d32e      	bcc.n	800bc3a <quorem+0xfa>
 800bbdc:	613c      	str	r4, [r7, #16]
 800bbde:	4638      	mov	r0, r7
 800bbe0:	f001 fc90 	bl	800d504 <__mcmp>
 800bbe4:	2800      	cmp	r0, #0
 800bbe6:	db24      	blt.n	800bc32 <quorem+0xf2>
 800bbe8:	3601      	adds	r6, #1
 800bbea:	4628      	mov	r0, r5
 800bbec:	f04f 0c00 	mov.w	ip, #0
 800bbf0:	f858 2b04 	ldr.w	r2, [r8], #4
 800bbf4:	f8d0 e000 	ldr.w	lr, [r0]
 800bbf8:	b293      	uxth	r3, r2
 800bbfa:	ebac 0303 	sub.w	r3, ip, r3
 800bbfe:	0c12      	lsrs	r2, r2, #16
 800bc00:	fa13 f38e 	uxtah	r3, r3, lr
 800bc04:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800bc08:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bc0c:	b29b      	uxth	r3, r3
 800bc0e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bc12:	45c1      	cmp	r9, r8
 800bc14:	f840 3b04 	str.w	r3, [r0], #4
 800bc18:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800bc1c:	d2e8      	bcs.n	800bbf0 <quorem+0xb0>
 800bc1e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bc22:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bc26:	b922      	cbnz	r2, 800bc32 <quorem+0xf2>
 800bc28:	3b04      	subs	r3, #4
 800bc2a:	429d      	cmp	r5, r3
 800bc2c:	461a      	mov	r2, r3
 800bc2e:	d30a      	bcc.n	800bc46 <quorem+0x106>
 800bc30:	613c      	str	r4, [r7, #16]
 800bc32:	4630      	mov	r0, r6
 800bc34:	b003      	add	sp, #12
 800bc36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc3a:	6812      	ldr	r2, [r2, #0]
 800bc3c:	3b04      	subs	r3, #4
 800bc3e:	2a00      	cmp	r2, #0
 800bc40:	d1cc      	bne.n	800bbdc <quorem+0x9c>
 800bc42:	3c01      	subs	r4, #1
 800bc44:	e7c7      	b.n	800bbd6 <quorem+0x96>
 800bc46:	6812      	ldr	r2, [r2, #0]
 800bc48:	3b04      	subs	r3, #4
 800bc4a:	2a00      	cmp	r2, #0
 800bc4c:	d1f0      	bne.n	800bc30 <quorem+0xf0>
 800bc4e:	3c01      	subs	r4, #1
 800bc50:	e7eb      	b.n	800bc2a <quorem+0xea>
 800bc52:	2000      	movs	r0, #0
 800bc54:	e7ee      	b.n	800bc34 <quorem+0xf4>
	...

0800bc58 <_dtoa_r>:
 800bc58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc5c:	ed2d 8b04 	vpush	{d8-d9}
 800bc60:	ec57 6b10 	vmov	r6, r7, d0
 800bc64:	b093      	sub	sp, #76	; 0x4c
 800bc66:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800bc68:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800bc6c:	9106      	str	r1, [sp, #24]
 800bc6e:	ee10 aa10 	vmov	sl, s0
 800bc72:	4604      	mov	r4, r0
 800bc74:	9209      	str	r2, [sp, #36]	; 0x24
 800bc76:	930c      	str	r3, [sp, #48]	; 0x30
 800bc78:	46bb      	mov	fp, r7
 800bc7a:	b975      	cbnz	r5, 800bc9a <_dtoa_r+0x42>
 800bc7c:	2010      	movs	r0, #16
 800bc7e:	f001 f94d 	bl	800cf1c <malloc>
 800bc82:	4602      	mov	r2, r0
 800bc84:	6260      	str	r0, [r4, #36]	; 0x24
 800bc86:	b920      	cbnz	r0, 800bc92 <_dtoa_r+0x3a>
 800bc88:	4ba7      	ldr	r3, [pc, #668]	; (800bf28 <_dtoa_r+0x2d0>)
 800bc8a:	21ea      	movs	r1, #234	; 0xea
 800bc8c:	48a7      	ldr	r0, [pc, #668]	; (800bf2c <_dtoa_r+0x2d4>)
 800bc8e:	f002 f8bd 	bl	800de0c <__assert_func>
 800bc92:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800bc96:	6005      	str	r5, [r0, #0]
 800bc98:	60c5      	str	r5, [r0, #12]
 800bc9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bc9c:	6819      	ldr	r1, [r3, #0]
 800bc9e:	b151      	cbz	r1, 800bcb6 <_dtoa_r+0x5e>
 800bca0:	685a      	ldr	r2, [r3, #4]
 800bca2:	604a      	str	r2, [r1, #4]
 800bca4:	2301      	movs	r3, #1
 800bca6:	4093      	lsls	r3, r2
 800bca8:	608b      	str	r3, [r1, #8]
 800bcaa:	4620      	mov	r0, r4
 800bcac:	f001 f99e 	bl	800cfec <_Bfree>
 800bcb0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bcb2:	2200      	movs	r2, #0
 800bcb4:	601a      	str	r2, [r3, #0]
 800bcb6:	1e3b      	subs	r3, r7, #0
 800bcb8:	bfaa      	itet	ge
 800bcba:	2300      	movge	r3, #0
 800bcbc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800bcc0:	f8c8 3000 	strge.w	r3, [r8]
 800bcc4:	4b9a      	ldr	r3, [pc, #616]	; (800bf30 <_dtoa_r+0x2d8>)
 800bcc6:	bfbc      	itt	lt
 800bcc8:	2201      	movlt	r2, #1
 800bcca:	f8c8 2000 	strlt.w	r2, [r8]
 800bcce:	ea33 030b 	bics.w	r3, r3, fp
 800bcd2:	d11b      	bne.n	800bd0c <_dtoa_r+0xb4>
 800bcd4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bcd6:	f242 730f 	movw	r3, #9999	; 0x270f
 800bcda:	6013      	str	r3, [r2, #0]
 800bcdc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bce0:	4333      	orrs	r3, r6
 800bce2:	f000 8592 	beq.w	800c80a <_dtoa_r+0xbb2>
 800bce6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bce8:	b963      	cbnz	r3, 800bd04 <_dtoa_r+0xac>
 800bcea:	4b92      	ldr	r3, [pc, #584]	; (800bf34 <_dtoa_r+0x2dc>)
 800bcec:	e022      	b.n	800bd34 <_dtoa_r+0xdc>
 800bcee:	4b92      	ldr	r3, [pc, #584]	; (800bf38 <_dtoa_r+0x2e0>)
 800bcf0:	9301      	str	r3, [sp, #4]
 800bcf2:	3308      	adds	r3, #8
 800bcf4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bcf6:	6013      	str	r3, [r2, #0]
 800bcf8:	9801      	ldr	r0, [sp, #4]
 800bcfa:	b013      	add	sp, #76	; 0x4c
 800bcfc:	ecbd 8b04 	vpop	{d8-d9}
 800bd00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd04:	4b8b      	ldr	r3, [pc, #556]	; (800bf34 <_dtoa_r+0x2dc>)
 800bd06:	9301      	str	r3, [sp, #4]
 800bd08:	3303      	adds	r3, #3
 800bd0a:	e7f3      	b.n	800bcf4 <_dtoa_r+0x9c>
 800bd0c:	2200      	movs	r2, #0
 800bd0e:	2300      	movs	r3, #0
 800bd10:	4650      	mov	r0, sl
 800bd12:	4659      	mov	r1, fp
 800bd14:	f7f4 fed8 	bl	8000ac8 <__aeabi_dcmpeq>
 800bd18:	ec4b ab19 	vmov	d9, sl, fp
 800bd1c:	4680      	mov	r8, r0
 800bd1e:	b158      	cbz	r0, 800bd38 <_dtoa_r+0xe0>
 800bd20:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bd22:	2301      	movs	r3, #1
 800bd24:	6013      	str	r3, [r2, #0]
 800bd26:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bd28:	2b00      	cmp	r3, #0
 800bd2a:	f000 856b 	beq.w	800c804 <_dtoa_r+0xbac>
 800bd2e:	4883      	ldr	r0, [pc, #524]	; (800bf3c <_dtoa_r+0x2e4>)
 800bd30:	6018      	str	r0, [r3, #0]
 800bd32:	1e43      	subs	r3, r0, #1
 800bd34:	9301      	str	r3, [sp, #4]
 800bd36:	e7df      	b.n	800bcf8 <_dtoa_r+0xa0>
 800bd38:	ec4b ab10 	vmov	d0, sl, fp
 800bd3c:	aa10      	add	r2, sp, #64	; 0x40
 800bd3e:	a911      	add	r1, sp, #68	; 0x44
 800bd40:	4620      	mov	r0, r4
 800bd42:	f001 fd01 	bl	800d748 <__d2b>
 800bd46:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800bd4a:	ee08 0a10 	vmov	s16, r0
 800bd4e:	2d00      	cmp	r5, #0
 800bd50:	f000 8084 	beq.w	800be5c <_dtoa_r+0x204>
 800bd54:	ee19 3a90 	vmov	r3, s19
 800bd58:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bd5c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800bd60:	4656      	mov	r6, sl
 800bd62:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800bd66:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800bd6a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800bd6e:	4b74      	ldr	r3, [pc, #464]	; (800bf40 <_dtoa_r+0x2e8>)
 800bd70:	2200      	movs	r2, #0
 800bd72:	4630      	mov	r0, r6
 800bd74:	4639      	mov	r1, r7
 800bd76:	f7f4 fa87 	bl	8000288 <__aeabi_dsub>
 800bd7a:	a365      	add	r3, pc, #404	; (adr r3, 800bf10 <_dtoa_r+0x2b8>)
 800bd7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd80:	f7f4 fc3a 	bl	80005f8 <__aeabi_dmul>
 800bd84:	a364      	add	r3, pc, #400	; (adr r3, 800bf18 <_dtoa_r+0x2c0>)
 800bd86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd8a:	f7f4 fa7f 	bl	800028c <__adddf3>
 800bd8e:	4606      	mov	r6, r0
 800bd90:	4628      	mov	r0, r5
 800bd92:	460f      	mov	r7, r1
 800bd94:	f7f4 fbc6 	bl	8000524 <__aeabi_i2d>
 800bd98:	a361      	add	r3, pc, #388	; (adr r3, 800bf20 <_dtoa_r+0x2c8>)
 800bd9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd9e:	f7f4 fc2b 	bl	80005f8 <__aeabi_dmul>
 800bda2:	4602      	mov	r2, r0
 800bda4:	460b      	mov	r3, r1
 800bda6:	4630      	mov	r0, r6
 800bda8:	4639      	mov	r1, r7
 800bdaa:	f7f4 fa6f 	bl	800028c <__adddf3>
 800bdae:	4606      	mov	r6, r0
 800bdb0:	460f      	mov	r7, r1
 800bdb2:	f7f4 fed1 	bl	8000b58 <__aeabi_d2iz>
 800bdb6:	2200      	movs	r2, #0
 800bdb8:	9000      	str	r0, [sp, #0]
 800bdba:	2300      	movs	r3, #0
 800bdbc:	4630      	mov	r0, r6
 800bdbe:	4639      	mov	r1, r7
 800bdc0:	f7f4 fe8c 	bl	8000adc <__aeabi_dcmplt>
 800bdc4:	b150      	cbz	r0, 800bddc <_dtoa_r+0x184>
 800bdc6:	9800      	ldr	r0, [sp, #0]
 800bdc8:	f7f4 fbac 	bl	8000524 <__aeabi_i2d>
 800bdcc:	4632      	mov	r2, r6
 800bdce:	463b      	mov	r3, r7
 800bdd0:	f7f4 fe7a 	bl	8000ac8 <__aeabi_dcmpeq>
 800bdd4:	b910      	cbnz	r0, 800bddc <_dtoa_r+0x184>
 800bdd6:	9b00      	ldr	r3, [sp, #0]
 800bdd8:	3b01      	subs	r3, #1
 800bdda:	9300      	str	r3, [sp, #0]
 800bddc:	9b00      	ldr	r3, [sp, #0]
 800bdde:	2b16      	cmp	r3, #22
 800bde0:	d85a      	bhi.n	800be98 <_dtoa_r+0x240>
 800bde2:	9a00      	ldr	r2, [sp, #0]
 800bde4:	4b57      	ldr	r3, [pc, #348]	; (800bf44 <_dtoa_r+0x2ec>)
 800bde6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bdea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdee:	ec51 0b19 	vmov	r0, r1, d9
 800bdf2:	f7f4 fe73 	bl	8000adc <__aeabi_dcmplt>
 800bdf6:	2800      	cmp	r0, #0
 800bdf8:	d050      	beq.n	800be9c <_dtoa_r+0x244>
 800bdfa:	9b00      	ldr	r3, [sp, #0]
 800bdfc:	3b01      	subs	r3, #1
 800bdfe:	9300      	str	r3, [sp, #0]
 800be00:	2300      	movs	r3, #0
 800be02:	930b      	str	r3, [sp, #44]	; 0x2c
 800be04:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800be06:	1b5d      	subs	r5, r3, r5
 800be08:	1e6b      	subs	r3, r5, #1
 800be0a:	9305      	str	r3, [sp, #20]
 800be0c:	bf45      	ittet	mi
 800be0e:	f1c5 0301 	rsbmi	r3, r5, #1
 800be12:	9304      	strmi	r3, [sp, #16]
 800be14:	2300      	movpl	r3, #0
 800be16:	2300      	movmi	r3, #0
 800be18:	bf4c      	ite	mi
 800be1a:	9305      	strmi	r3, [sp, #20]
 800be1c:	9304      	strpl	r3, [sp, #16]
 800be1e:	9b00      	ldr	r3, [sp, #0]
 800be20:	2b00      	cmp	r3, #0
 800be22:	db3d      	blt.n	800bea0 <_dtoa_r+0x248>
 800be24:	9b05      	ldr	r3, [sp, #20]
 800be26:	9a00      	ldr	r2, [sp, #0]
 800be28:	920a      	str	r2, [sp, #40]	; 0x28
 800be2a:	4413      	add	r3, r2
 800be2c:	9305      	str	r3, [sp, #20]
 800be2e:	2300      	movs	r3, #0
 800be30:	9307      	str	r3, [sp, #28]
 800be32:	9b06      	ldr	r3, [sp, #24]
 800be34:	2b09      	cmp	r3, #9
 800be36:	f200 8089 	bhi.w	800bf4c <_dtoa_r+0x2f4>
 800be3a:	2b05      	cmp	r3, #5
 800be3c:	bfc4      	itt	gt
 800be3e:	3b04      	subgt	r3, #4
 800be40:	9306      	strgt	r3, [sp, #24]
 800be42:	9b06      	ldr	r3, [sp, #24]
 800be44:	f1a3 0302 	sub.w	r3, r3, #2
 800be48:	bfcc      	ite	gt
 800be4a:	2500      	movgt	r5, #0
 800be4c:	2501      	movle	r5, #1
 800be4e:	2b03      	cmp	r3, #3
 800be50:	f200 8087 	bhi.w	800bf62 <_dtoa_r+0x30a>
 800be54:	e8df f003 	tbb	[pc, r3]
 800be58:	59383a2d 	.word	0x59383a2d
 800be5c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800be60:	441d      	add	r5, r3
 800be62:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800be66:	2b20      	cmp	r3, #32
 800be68:	bfc1      	itttt	gt
 800be6a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800be6e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800be72:	fa0b f303 	lslgt.w	r3, fp, r3
 800be76:	fa26 f000 	lsrgt.w	r0, r6, r0
 800be7a:	bfda      	itte	le
 800be7c:	f1c3 0320 	rsble	r3, r3, #32
 800be80:	fa06 f003 	lslle.w	r0, r6, r3
 800be84:	4318      	orrgt	r0, r3
 800be86:	f7f4 fb3d 	bl	8000504 <__aeabi_ui2d>
 800be8a:	2301      	movs	r3, #1
 800be8c:	4606      	mov	r6, r0
 800be8e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800be92:	3d01      	subs	r5, #1
 800be94:	930e      	str	r3, [sp, #56]	; 0x38
 800be96:	e76a      	b.n	800bd6e <_dtoa_r+0x116>
 800be98:	2301      	movs	r3, #1
 800be9a:	e7b2      	b.n	800be02 <_dtoa_r+0x1aa>
 800be9c:	900b      	str	r0, [sp, #44]	; 0x2c
 800be9e:	e7b1      	b.n	800be04 <_dtoa_r+0x1ac>
 800bea0:	9b04      	ldr	r3, [sp, #16]
 800bea2:	9a00      	ldr	r2, [sp, #0]
 800bea4:	1a9b      	subs	r3, r3, r2
 800bea6:	9304      	str	r3, [sp, #16]
 800bea8:	4253      	negs	r3, r2
 800beaa:	9307      	str	r3, [sp, #28]
 800beac:	2300      	movs	r3, #0
 800beae:	930a      	str	r3, [sp, #40]	; 0x28
 800beb0:	e7bf      	b.n	800be32 <_dtoa_r+0x1da>
 800beb2:	2300      	movs	r3, #0
 800beb4:	9308      	str	r3, [sp, #32]
 800beb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800beb8:	2b00      	cmp	r3, #0
 800beba:	dc55      	bgt.n	800bf68 <_dtoa_r+0x310>
 800bebc:	2301      	movs	r3, #1
 800bebe:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bec2:	461a      	mov	r2, r3
 800bec4:	9209      	str	r2, [sp, #36]	; 0x24
 800bec6:	e00c      	b.n	800bee2 <_dtoa_r+0x28a>
 800bec8:	2301      	movs	r3, #1
 800beca:	e7f3      	b.n	800beb4 <_dtoa_r+0x25c>
 800becc:	2300      	movs	r3, #0
 800bece:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bed0:	9308      	str	r3, [sp, #32]
 800bed2:	9b00      	ldr	r3, [sp, #0]
 800bed4:	4413      	add	r3, r2
 800bed6:	9302      	str	r3, [sp, #8]
 800bed8:	3301      	adds	r3, #1
 800beda:	2b01      	cmp	r3, #1
 800bedc:	9303      	str	r3, [sp, #12]
 800bede:	bfb8      	it	lt
 800bee0:	2301      	movlt	r3, #1
 800bee2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800bee4:	2200      	movs	r2, #0
 800bee6:	6042      	str	r2, [r0, #4]
 800bee8:	2204      	movs	r2, #4
 800beea:	f102 0614 	add.w	r6, r2, #20
 800beee:	429e      	cmp	r6, r3
 800bef0:	6841      	ldr	r1, [r0, #4]
 800bef2:	d93d      	bls.n	800bf70 <_dtoa_r+0x318>
 800bef4:	4620      	mov	r0, r4
 800bef6:	f001 f839 	bl	800cf6c <_Balloc>
 800befa:	9001      	str	r0, [sp, #4]
 800befc:	2800      	cmp	r0, #0
 800befe:	d13b      	bne.n	800bf78 <_dtoa_r+0x320>
 800bf00:	4b11      	ldr	r3, [pc, #68]	; (800bf48 <_dtoa_r+0x2f0>)
 800bf02:	4602      	mov	r2, r0
 800bf04:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800bf08:	e6c0      	b.n	800bc8c <_dtoa_r+0x34>
 800bf0a:	2301      	movs	r3, #1
 800bf0c:	e7df      	b.n	800bece <_dtoa_r+0x276>
 800bf0e:	bf00      	nop
 800bf10:	636f4361 	.word	0x636f4361
 800bf14:	3fd287a7 	.word	0x3fd287a7
 800bf18:	8b60c8b3 	.word	0x8b60c8b3
 800bf1c:	3fc68a28 	.word	0x3fc68a28
 800bf20:	509f79fb 	.word	0x509f79fb
 800bf24:	3fd34413 	.word	0x3fd34413
 800bf28:	0800eb96 	.word	0x0800eb96
 800bf2c:	0800ebad 	.word	0x0800ebad
 800bf30:	7ff00000 	.word	0x7ff00000
 800bf34:	0800eb92 	.word	0x0800eb92
 800bf38:	0800eb89 	.word	0x0800eb89
 800bf3c:	0800ea0d 	.word	0x0800ea0d
 800bf40:	3ff80000 	.word	0x3ff80000
 800bf44:	0800ed18 	.word	0x0800ed18
 800bf48:	0800ec08 	.word	0x0800ec08
 800bf4c:	2501      	movs	r5, #1
 800bf4e:	2300      	movs	r3, #0
 800bf50:	9306      	str	r3, [sp, #24]
 800bf52:	9508      	str	r5, [sp, #32]
 800bf54:	f04f 33ff 	mov.w	r3, #4294967295
 800bf58:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bf5c:	2200      	movs	r2, #0
 800bf5e:	2312      	movs	r3, #18
 800bf60:	e7b0      	b.n	800bec4 <_dtoa_r+0x26c>
 800bf62:	2301      	movs	r3, #1
 800bf64:	9308      	str	r3, [sp, #32]
 800bf66:	e7f5      	b.n	800bf54 <_dtoa_r+0x2fc>
 800bf68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf6a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bf6e:	e7b8      	b.n	800bee2 <_dtoa_r+0x28a>
 800bf70:	3101      	adds	r1, #1
 800bf72:	6041      	str	r1, [r0, #4]
 800bf74:	0052      	lsls	r2, r2, #1
 800bf76:	e7b8      	b.n	800beea <_dtoa_r+0x292>
 800bf78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bf7a:	9a01      	ldr	r2, [sp, #4]
 800bf7c:	601a      	str	r2, [r3, #0]
 800bf7e:	9b03      	ldr	r3, [sp, #12]
 800bf80:	2b0e      	cmp	r3, #14
 800bf82:	f200 809d 	bhi.w	800c0c0 <_dtoa_r+0x468>
 800bf86:	2d00      	cmp	r5, #0
 800bf88:	f000 809a 	beq.w	800c0c0 <_dtoa_r+0x468>
 800bf8c:	9b00      	ldr	r3, [sp, #0]
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	dd32      	ble.n	800bff8 <_dtoa_r+0x3a0>
 800bf92:	4ab7      	ldr	r2, [pc, #732]	; (800c270 <_dtoa_r+0x618>)
 800bf94:	f003 030f 	and.w	r3, r3, #15
 800bf98:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800bf9c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bfa0:	9b00      	ldr	r3, [sp, #0]
 800bfa2:	05d8      	lsls	r0, r3, #23
 800bfa4:	ea4f 1723 	mov.w	r7, r3, asr #4
 800bfa8:	d516      	bpl.n	800bfd8 <_dtoa_r+0x380>
 800bfaa:	4bb2      	ldr	r3, [pc, #712]	; (800c274 <_dtoa_r+0x61c>)
 800bfac:	ec51 0b19 	vmov	r0, r1, d9
 800bfb0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bfb4:	f7f4 fc4a 	bl	800084c <__aeabi_ddiv>
 800bfb8:	f007 070f 	and.w	r7, r7, #15
 800bfbc:	4682      	mov	sl, r0
 800bfbe:	468b      	mov	fp, r1
 800bfc0:	2503      	movs	r5, #3
 800bfc2:	4eac      	ldr	r6, [pc, #688]	; (800c274 <_dtoa_r+0x61c>)
 800bfc4:	b957      	cbnz	r7, 800bfdc <_dtoa_r+0x384>
 800bfc6:	4642      	mov	r2, r8
 800bfc8:	464b      	mov	r3, r9
 800bfca:	4650      	mov	r0, sl
 800bfcc:	4659      	mov	r1, fp
 800bfce:	f7f4 fc3d 	bl	800084c <__aeabi_ddiv>
 800bfd2:	4682      	mov	sl, r0
 800bfd4:	468b      	mov	fp, r1
 800bfd6:	e028      	b.n	800c02a <_dtoa_r+0x3d2>
 800bfd8:	2502      	movs	r5, #2
 800bfda:	e7f2      	b.n	800bfc2 <_dtoa_r+0x36a>
 800bfdc:	07f9      	lsls	r1, r7, #31
 800bfde:	d508      	bpl.n	800bff2 <_dtoa_r+0x39a>
 800bfe0:	4640      	mov	r0, r8
 800bfe2:	4649      	mov	r1, r9
 800bfe4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800bfe8:	f7f4 fb06 	bl	80005f8 <__aeabi_dmul>
 800bfec:	3501      	adds	r5, #1
 800bfee:	4680      	mov	r8, r0
 800bff0:	4689      	mov	r9, r1
 800bff2:	107f      	asrs	r7, r7, #1
 800bff4:	3608      	adds	r6, #8
 800bff6:	e7e5      	b.n	800bfc4 <_dtoa_r+0x36c>
 800bff8:	f000 809b 	beq.w	800c132 <_dtoa_r+0x4da>
 800bffc:	9b00      	ldr	r3, [sp, #0]
 800bffe:	4f9d      	ldr	r7, [pc, #628]	; (800c274 <_dtoa_r+0x61c>)
 800c000:	425e      	negs	r6, r3
 800c002:	4b9b      	ldr	r3, [pc, #620]	; (800c270 <_dtoa_r+0x618>)
 800c004:	f006 020f 	and.w	r2, r6, #15
 800c008:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c00c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c010:	ec51 0b19 	vmov	r0, r1, d9
 800c014:	f7f4 faf0 	bl	80005f8 <__aeabi_dmul>
 800c018:	1136      	asrs	r6, r6, #4
 800c01a:	4682      	mov	sl, r0
 800c01c:	468b      	mov	fp, r1
 800c01e:	2300      	movs	r3, #0
 800c020:	2502      	movs	r5, #2
 800c022:	2e00      	cmp	r6, #0
 800c024:	d17a      	bne.n	800c11c <_dtoa_r+0x4c4>
 800c026:	2b00      	cmp	r3, #0
 800c028:	d1d3      	bne.n	800bfd2 <_dtoa_r+0x37a>
 800c02a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	f000 8082 	beq.w	800c136 <_dtoa_r+0x4de>
 800c032:	4b91      	ldr	r3, [pc, #580]	; (800c278 <_dtoa_r+0x620>)
 800c034:	2200      	movs	r2, #0
 800c036:	4650      	mov	r0, sl
 800c038:	4659      	mov	r1, fp
 800c03a:	f7f4 fd4f 	bl	8000adc <__aeabi_dcmplt>
 800c03e:	2800      	cmp	r0, #0
 800c040:	d079      	beq.n	800c136 <_dtoa_r+0x4de>
 800c042:	9b03      	ldr	r3, [sp, #12]
 800c044:	2b00      	cmp	r3, #0
 800c046:	d076      	beq.n	800c136 <_dtoa_r+0x4de>
 800c048:	9b02      	ldr	r3, [sp, #8]
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	dd36      	ble.n	800c0bc <_dtoa_r+0x464>
 800c04e:	9b00      	ldr	r3, [sp, #0]
 800c050:	4650      	mov	r0, sl
 800c052:	4659      	mov	r1, fp
 800c054:	1e5f      	subs	r7, r3, #1
 800c056:	2200      	movs	r2, #0
 800c058:	4b88      	ldr	r3, [pc, #544]	; (800c27c <_dtoa_r+0x624>)
 800c05a:	f7f4 facd 	bl	80005f8 <__aeabi_dmul>
 800c05e:	9e02      	ldr	r6, [sp, #8]
 800c060:	4682      	mov	sl, r0
 800c062:	468b      	mov	fp, r1
 800c064:	3501      	adds	r5, #1
 800c066:	4628      	mov	r0, r5
 800c068:	f7f4 fa5c 	bl	8000524 <__aeabi_i2d>
 800c06c:	4652      	mov	r2, sl
 800c06e:	465b      	mov	r3, fp
 800c070:	f7f4 fac2 	bl	80005f8 <__aeabi_dmul>
 800c074:	4b82      	ldr	r3, [pc, #520]	; (800c280 <_dtoa_r+0x628>)
 800c076:	2200      	movs	r2, #0
 800c078:	f7f4 f908 	bl	800028c <__adddf3>
 800c07c:	46d0      	mov	r8, sl
 800c07e:	46d9      	mov	r9, fp
 800c080:	4682      	mov	sl, r0
 800c082:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800c086:	2e00      	cmp	r6, #0
 800c088:	d158      	bne.n	800c13c <_dtoa_r+0x4e4>
 800c08a:	4b7e      	ldr	r3, [pc, #504]	; (800c284 <_dtoa_r+0x62c>)
 800c08c:	2200      	movs	r2, #0
 800c08e:	4640      	mov	r0, r8
 800c090:	4649      	mov	r1, r9
 800c092:	f7f4 f8f9 	bl	8000288 <__aeabi_dsub>
 800c096:	4652      	mov	r2, sl
 800c098:	465b      	mov	r3, fp
 800c09a:	4680      	mov	r8, r0
 800c09c:	4689      	mov	r9, r1
 800c09e:	f7f4 fd3b 	bl	8000b18 <__aeabi_dcmpgt>
 800c0a2:	2800      	cmp	r0, #0
 800c0a4:	f040 8295 	bne.w	800c5d2 <_dtoa_r+0x97a>
 800c0a8:	4652      	mov	r2, sl
 800c0aa:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800c0ae:	4640      	mov	r0, r8
 800c0b0:	4649      	mov	r1, r9
 800c0b2:	f7f4 fd13 	bl	8000adc <__aeabi_dcmplt>
 800c0b6:	2800      	cmp	r0, #0
 800c0b8:	f040 8289 	bne.w	800c5ce <_dtoa_r+0x976>
 800c0bc:	ec5b ab19 	vmov	sl, fp, d9
 800c0c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	f2c0 8148 	blt.w	800c358 <_dtoa_r+0x700>
 800c0c8:	9a00      	ldr	r2, [sp, #0]
 800c0ca:	2a0e      	cmp	r2, #14
 800c0cc:	f300 8144 	bgt.w	800c358 <_dtoa_r+0x700>
 800c0d0:	4b67      	ldr	r3, [pc, #412]	; (800c270 <_dtoa_r+0x618>)
 800c0d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c0d6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c0da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	f280 80d5 	bge.w	800c28c <_dtoa_r+0x634>
 800c0e2:	9b03      	ldr	r3, [sp, #12]
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	f300 80d1 	bgt.w	800c28c <_dtoa_r+0x634>
 800c0ea:	f040 826f 	bne.w	800c5cc <_dtoa_r+0x974>
 800c0ee:	4b65      	ldr	r3, [pc, #404]	; (800c284 <_dtoa_r+0x62c>)
 800c0f0:	2200      	movs	r2, #0
 800c0f2:	4640      	mov	r0, r8
 800c0f4:	4649      	mov	r1, r9
 800c0f6:	f7f4 fa7f 	bl	80005f8 <__aeabi_dmul>
 800c0fa:	4652      	mov	r2, sl
 800c0fc:	465b      	mov	r3, fp
 800c0fe:	f7f4 fd01 	bl	8000b04 <__aeabi_dcmpge>
 800c102:	9e03      	ldr	r6, [sp, #12]
 800c104:	4637      	mov	r7, r6
 800c106:	2800      	cmp	r0, #0
 800c108:	f040 8245 	bne.w	800c596 <_dtoa_r+0x93e>
 800c10c:	9d01      	ldr	r5, [sp, #4]
 800c10e:	2331      	movs	r3, #49	; 0x31
 800c110:	f805 3b01 	strb.w	r3, [r5], #1
 800c114:	9b00      	ldr	r3, [sp, #0]
 800c116:	3301      	adds	r3, #1
 800c118:	9300      	str	r3, [sp, #0]
 800c11a:	e240      	b.n	800c59e <_dtoa_r+0x946>
 800c11c:	07f2      	lsls	r2, r6, #31
 800c11e:	d505      	bpl.n	800c12c <_dtoa_r+0x4d4>
 800c120:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c124:	f7f4 fa68 	bl	80005f8 <__aeabi_dmul>
 800c128:	3501      	adds	r5, #1
 800c12a:	2301      	movs	r3, #1
 800c12c:	1076      	asrs	r6, r6, #1
 800c12e:	3708      	adds	r7, #8
 800c130:	e777      	b.n	800c022 <_dtoa_r+0x3ca>
 800c132:	2502      	movs	r5, #2
 800c134:	e779      	b.n	800c02a <_dtoa_r+0x3d2>
 800c136:	9f00      	ldr	r7, [sp, #0]
 800c138:	9e03      	ldr	r6, [sp, #12]
 800c13a:	e794      	b.n	800c066 <_dtoa_r+0x40e>
 800c13c:	9901      	ldr	r1, [sp, #4]
 800c13e:	4b4c      	ldr	r3, [pc, #304]	; (800c270 <_dtoa_r+0x618>)
 800c140:	4431      	add	r1, r6
 800c142:	910d      	str	r1, [sp, #52]	; 0x34
 800c144:	9908      	ldr	r1, [sp, #32]
 800c146:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c14a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c14e:	2900      	cmp	r1, #0
 800c150:	d043      	beq.n	800c1da <_dtoa_r+0x582>
 800c152:	494d      	ldr	r1, [pc, #308]	; (800c288 <_dtoa_r+0x630>)
 800c154:	2000      	movs	r0, #0
 800c156:	f7f4 fb79 	bl	800084c <__aeabi_ddiv>
 800c15a:	4652      	mov	r2, sl
 800c15c:	465b      	mov	r3, fp
 800c15e:	f7f4 f893 	bl	8000288 <__aeabi_dsub>
 800c162:	9d01      	ldr	r5, [sp, #4]
 800c164:	4682      	mov	sl, r0
 800c166:	468b      	mov	fp, r1
 800c168:	4649      	mov	r1, r9
 800c16a:	4640      	mov	r0, r8
 800c16c:	f7f4 fcf4 	bl	8000b58 <__aeabi_d2iz>
 800c170:	4606      	mov	r6, r0
 800c172:	f7f4 f9d7 	bl	8000524 <__aeabi_i2d>
 800c176:	4602      	mov	r2, r0
 800c178:	460b      	mov	r3, r1
 800c17a:	4640      	mov	r0, r8
 800c17c:	4649      	mov	r1, r9
 800c17e:	f7f4 f883 	bl	8000288 <__aeabi_dsub>
 800c182:	3630      	adds	r6, #48	; 0x30
 800c184:	f805 6b01 	strb.w	r6, [r5], #1
 800c188:	4652      	mov	r2, sl
 800c18a:	465b      	mov	r3, fp
 800c18c:	4680      	mov	r8, r0
 800c18e:	4689      	mov	r9, r1
 800c190:	f7f4 fca4 	bl	8000adc <__aeabi_dcmplt>
 800c194:	2800      	cmp	r0, #0
 800c196:	d163      	bne.n	800c260 <_dtoa_r+0x608>
 800c198:	4642      	mov	r2, r8
 800c19a:	464b      	mov	r3, r9
 800c19c:	4936      	ldr	r1, [pc, #216]	; (800c278 <_dtoa_r+0x620>)
 800c19e:	2000      	movs	r0, #0
 800c1a0:	f7f4 f872 	bl	8000288 <__aeabi_dsub>
 800c1a4:	4652      	mov	r2, sl
 800c1a6:	465b      	mov	r3, fp
 800c1a8:	f7f4 fc98 	bl	8000adc <__aeabi_dcmplt>
 800c1ac:	2800      	cmp	r0, #0
 800c1ae:	f040 80b5 	bne.w	800c31c <_dtoa_r+0x6c4>
 800c1b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c1b4:	429d      	cmp	r5, r3
 800c1b6:	d081      	beq.n	800c0bc <_dtoa_r+0x464>
 800c1b8:	4b30      	ldr	r3, [pc, #192]	; (800c27c <_dtoa_r+0x624>)
 800c1ba:	2200      	movs	r2, #0
 800c1bc:	4650      	mov	r0, sl
 800c1be:	4659      	mov	r1, fp
 800c1c0:	f7f4 fa1a 	bl	80005f8 <__aeabi_dmul>
 800c1c4:	4b2d      	ldr	r3, [pc, #180]	; (800c27c <_dtoa_r+0x624>)
 800c1c6:	4682      	mov	sl, r0
 800c1c8:	468b      	mov	fp, r1
 800c1ca:	4640      	mov	r0, r8
 800c1cc:	4649      	mov	r1, r9
 800c1ce:	2200      	movs	r2, #0
 800c1d0:	f7f4 fa12 	bl	80005f8 <__aeabi_dmul>
 800c1d4:	4680      	mov	r8, r0
 800c1d6:	4689      	mov	r9, r1
 800c1d8:	e7c6      	b.n	800c168 <_dtoa_r+0x510>
 800c1da:	4650      	mov	r0, sl
 800c1dc:	4659      	mov	r1, fp
 800c1de:	f7f4 fa0b 	bl	80005f8 <__aeabi_dmul>
 800c1e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c1e4:	9d01      	ldr	r5, [sp, #4]
 800c1e6:	930f      	str	r3, [sp, #60]	; 0x3c
 800c1e8:	4682      	mov	sl, r0
 800c1ea:	468b      	mov	fp, r1
 800c1ec:	4649      	mov	r1, r9
 800c1ee:	4640      	mov	r0, r8
 800c1f0:	f7f4 fcb2 	bl	8000b58 <__aeabi_d2iz>
 800c1f4:	4606      	mov	r6, r0
 800c1f6:	f7f4 f995 	bl	8000524 <__aeabi_i2d>
 800c1fa:	3630      	adds	r6, #48	; 0x30
 800c1fc:	4602      	mov	r2, r0
 800c1fe:	460b      	mov	r3, r1
 800c200:	4640      	mov	r0, r8
 800c202:	4649      	mov	r1, r9
 800c204:	f7f4 f840 	bl	8000288 <__aeabi_dsub>
 800c208:	f805 6b01 	strb.w	r6, [r5], #1
 800c20c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c20e:	429d      	cmp	r5, r3
 800c210:	4680      	mov	r8, r0
 800c212:	4689      	mov	r9, r1
 800c214:	f04f 0200 	mov.w	r2, #0
 800c218:	d124      	bne.n	800c264 <_dtoa_r+0x60c>
 800c21a:	4b1b      	ldr	r3, [pc, #108]	; (800c288 <_dtoa_r+0x630>)
 800c21c:	4650      	mov	r0, sl
 800c21e:	4659      	mov	r1, fp
 800c220:	f7f4 f834 	bl	800028c <__adddf3>
 800c224:	4602      	mov	r2, r0
 800c226:	460b      	mov	r3, r1
 800c228:	4640      	mov	r0, r8
 800c22a:	4649      	mov	r1, r9
 800c22c:	f7f4 fc74 	bl	8000b18 <__aeabi_dcmpgt>
 800c230:	2800      	cmp	r0, #0
 800c232:	d173      	bne.n	800c31c <_dtoa_r+0x6c4>
 800c234:	4652      	mov	r2, sl
 800c236:	465b      	mov	r3, fp
 800c238:	4913      	ldr	r1, [pc, #76]	; (800c288 <_dtoa_r+0x630>)
 800c23a:	2000      	movs	r0, #0
 800c23c:	f7f4 f824 	bl	8000288 <__aeabi_dsub>
 800c240:	4602      	mov	r2, r0
 800c242:	460b      	mov	r3, r1
 800c244:	4640      	mov	r0, r8
 800c246:	4649      	mov	r1, r9
 800c248:	f7f4 fc48 	bl	8000adc <__aeabi_dcmplt>
 800c24c:	2800      	cmp	r0, #0
 800c24e:	f43f af35 	beq.w	800c0bc <_dtoa_r+0x464>
 800c252:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c254:	1e6b      	subs	r3, r5, #1
 800c256:	930f      	str	r3, [sp, #60]	; 0x3c
 800c258:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c25c:	2b30      	cmp	r3, #48	; 0x30
 800c25e:	d0f8      	beq.n	800c252 <_dtoa_r+0x5fa>
 800c260:	9700      	str	r7, [sp, #0]
 800c262:	e049      	b.n	800c2f8 <_dtoa_r+0x6a0>
 800c264:	4b05      	ldr	r3, [pc, #20]	; (800c27c <_dtoa_r+0x624>)
 800c266:	f7f4 f9c7 	bl	80005f8 <__aeabi_dmul>
 800c26a:	4680      	mov	r8, r0
 800c26c:	4689      	mov	r9, r1
 800c26e:	e7bd      	b.n	800c1ec <_dtoa_r+0x594>
 800c270:	0800ed18 	.word	0x0800ed18
 800c274:	0800ecf0 	.word	0x0800ecf0
 800c278:	3ff00000 	.word	0x3ff00000
 800c27c:	40240000 	.word	0x40240000
 800c280:	401c0000 	.word	0x401c0000
 800c284:	40140000 	.word	0x40140000
 800c288:	3fe00000 	.word	0x3fe00000
 800c28c:	9d01      	ldr	r5, [sp, #4]
 800c28e:	4656      	mov	r6, sl
 800c290:	465f      	mov	r7, fp
 800c292:	4642      	mov	r2, r8
 800c294:	464b      	mov	r3, r9
 800c296:	4630      	mov	r0, r6
 800c298:	4639      	mov	r1, r7
 800c29a:	f7f4 fad7 	bl	800084c <__aeabi_ddiv>
 800c29e:	f7f4 fc5b 	bl	8000b58 <__aeabi_d2iz>
 800c2a2:	4682      	mov	sl, r0
 800c2a4:	f7f4 f93e 	bl	8000524 <__aeabi_i2d>
 800c2a8:	4642      	mov	r2, r8
 800c2aa:	464b      	mov	r3, r9
 800c2ac:	f7f4 f9a4 	bl	80005f8 <__aeabi_dmul>
 800c2b0:	4602      	mov	r2, r0
 800c2b2:	460b      	mov	r3, r1
 800c2b4:	4630      	mov	r0, r6
 800c2b6:	4639      	mov	r1, r7
 800c2b8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800c2bc:	f7f3 ffe4 	bl	8000288 <__aeabi_dsub>
 800c2c0:	f805 6b01 	strb.w	r6, [r5], #1
 800c2c4:	9e01      	ldr	r6, [sp, #4]
 800c2c6:	9f03      	ldr	r7, [sp, #12]
 800c2c8:	1bae      	subs	r6, r5, r6
 800c2ca:	42b7      	cmp	r7, r6
 800c2cc:	4602      	mov	r2, r0
 800c2ce:	460b      	mov	r3, r1
 800c2d0:	d135      	bne.n	800c33e <_dtoa_r+0x6e6>
 800c2d2:	f7f3 ffdb 	bl	800028c <__adddf3>
 800c2d6:	4642      	mov	r2, r8
 800c2d8:	464b      	mov	r3, r9
 800c2da:	4606      	mov	r6, r0
 800c2dc:	460f      	mov	r7, r1
 800c2de:	f7f4 fc1b 	bl	8000b18 <__aeabi_dcmpgt>
 800c2e2:	b9d0      	cbnz	r0, 800c31a <_dtoa_r+0x6c2>
 800c2e4:	4642      	mov	r2, r8
 800c2e6:	464b      	mov	r3, r9
 800c2e8:	4630      	mov	r0, r6
 800c2ea:	4639      	mov	r1, r7
 800c2ec:	f7f4 fbec 	bl	8000ac8 <__aeabi_dcmpeq>
 800c2f0:	b110      	cbz	r0, 800c2f8 <_dtoa_r+0x6a0>
 800c2f2:	f01a 0f01 	tst.w	sl, #1
 800c2f6:	d110      	bne.n	800c31a <_dtoa_r+0x6c2>
 800c2f8:	4620      	mov	r0, r4
 800c2fa:	ee18 1a10 	vmov	r1, s16
 800c2fe:	f000 fe75 	bl	800cfec <_Bfree>
 800c302:	2300      	movs	r3, #0
 800c304:	9800      	ldr	r0, [sp, #0]
 800c306:	702b      	strb	r3, [r5, #0]
 800c308:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c30a:	3001      	adds	r0, #1
 800c30c:	6018      	str	r0, [r3, #0]
 800c30e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c310:	2b00      	cmp	r3, #0
 800c312:	f43f acf1 	beq.w	800bcf8 <_dtoa_r+0xa0>
 800c316:	601d      	str	r5, [r3, #0]
 800c318:	e4ee      	b.n	800bcf8 <_dtoa_r+0xa0>
 800c31a:	9f00      	ldr	r7, [sp, #0]
 800c31c:	462b      	mov	r3, r5
 800c31e:	461d      	mov	r5, r3
 800c320:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c324:	2a39      	cmp	r2, #57	; 0x39
 800c326:	d106      	bne.n	800c336 <_dtoa_r+0x6de>
 800c328:	9a01      	ldr	r2, [sp, #4]
 800c32a:	429a      	cmp	r2, r3
 800c32c:	d1f7      	bne.n	800c31e <_dtoa_r+0x6c6>
 800c32e:	9901      	ldr	r1, [sp, #4]
 800c330:	2230      	movs	r2, #48	; 0x30
 800c332:	3701      	adds	r7, #1
 800c334:	700a      	strb	r2, [r1, #0]
 800c336:	781a      	ldrb	r2, [r3, #0]
 800c338:	3201      	adds	r2, #1
 800c33a:	701a      	strb	r2, [r3, #0]
 800c33c:	e790      	b.n	800c260 <_dtoa_r+0x608>
 800c33e:	4ba6      	ldr	r3, [pc, #664]	; (800c5d8 <_dtoa_r+0x980>)
 800c340:	2200      	movs	r2, #0
 800c342:	f7f4 f959 	bl	80005f8 <__aeabi_dmul>
 800c346:	2200      	movs	r2, #0
 800c348:	2300      	movs	r3, #0
 800c34a:	4606      	mov	r6, r0
 800c34c:	460f      	mov	r7, r1
 800c34e:	f7f4 fbbb 	bl	8000ac8 <__aeabi_dcmpeq>
 800c352:	2800      	cmp	r0, #0
 800c354:	d09d      	beq.n	800c292 <_dtoa_r+0x63a>
 800c356:	e7cf      	b.n	800c2f8 <_dtoa_r+0x6a0>
 800c358:	9a08      	ldr	r2, [sp, #32]
 800c35a:	2a00      	cmp	r2, #0
 800c35c:	f000 80d7 	beq.w	800c50e <_dtoa_r+0x8b6>
 800c360:	9a06      	ldr	r2, [sp, #24]
 800c362:	2a01      	cmp	r2, #1
 800c364:	f300 80ba 	bgt.w	800c4dc <_dtoa_r+0x884>
 800c368:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c36a:	2a00      	cmp	r2, #0
 800c36c:	f000 80b2 	beq.w	800c4d4 <_dtoa_r+0x87c>
 800c370:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c374:	9e07      	ldr	r6, [sp, #28]
 800c376:	9d04      	ldr	r5, [sp, #16]
 800c378:	9a04      	ldr	r2, [sp, #16]
 800c37a:	441a      	add	r2, r3
 800c37c:	9204      	str	r2, [sp, #16]
 800c37e:	9a05      	ldr	r2, [sp, #20]
 800c380:	2101      	movs	r1, #1
 800c382:	441a      	add	r2, r3
 800c384:	4620      	mov	r0, r4
 800c386:	9205      	str	r2, [sp, #20]
 800c388:	f000 ff32 	bl	800d1f0 <__i2b>
 800c38c:	4607      	mov	r7, r0
 800c38e:	2d00      	cmp	r5, #0
 800c390:	dd0c      	ble.n	800c3ac <_dtoa_r+0x754>
 800c392:	9b05      	ldr	r3, [sp, #20]
 800c394:	2b00      	cmp	r3, #0
 800c396:	dd09      	ble.n	800c3ac <_dtoa_r+0x754>
 800c398:	42ab      	cmp	r3, r5
 800c39a:	9a04      	ldr	r2, [sp, #16]
 800c39c:	bfa8      	it	ge
 800c39e:	462b      	movge	r3, r5
 800c3a0:	1ad2      	subs	r2, r2, r3
 800c3a2:	9204      	str	r2, [sp, #16]
 800c3a4:	9a05      	ldr	r2, [sp, #20]
 800c3a6:	1aed      	subs	r5, r5, r3
 800c3a8:	1ad3      	subs	r3, r2, r3
 800c3aa:	9305      	str	r3, [sp, #20]
 800c3ac:	9b07      	ldr	r3, [sp, #28]
 800c3ae:	b31b      	cbz	r3, 800c3f8 <_dtoa_r+0x7a0>
 800c3b0:	9b08      	ldr	r3, [sp, #32]
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	f000 80af 	beq.w	800c516 <_dtoa_r+0x8be>
 800c3b8:	2e00      	cmp	r6, #0
 800c3ba:	dd13      	ble.n	800c3e4 <_dtoa_r+0x78c>
 800c3bc:	4639      	mov	r1, r7
 800c3be:	4632      	mov	r2, r6
 800c3c0:	4620      	mov	r0, r4
 800c3c2:	f000 ffd5 	bl	800d370 <__pow5mult>
 800c3c6:	ee18 2a10 	vmov	r2, s16
 800c3ca:	4601      	mov	r1, r0
 800c3cc:	4607      	mov	r7, r0
 800c3ce:	4620      	mov	r0, r4
 800c3d0:	f000 ff24 	bl	800d21c <__multiply>
 800c3d4:	ee18 1a10 	vmov	r1, s16
 800c3d8:	4680      	mov	r8, r0
 800c3da:	4620      	mov	r0, r4
 800c3dc:	f000 fe06 	bl	800cfec <_Bfree>
 800c3e0:	ee08 8a10 	vmov	s16, r8
 800c3e4:	9b07      	ldr	r3, [sp, #28]
 800c3e6:	1b9a      	subs	r2, r3, r6
 800c3e8:	d006      	beq.n	800c3f8 <_dtoa_r+0x7a0>
 800c3ea:	ee18 1a10 	vmov	r1, s16
 800c3ee:	4620      	mov	r0, r4
 800c3f0:	f000 ffbe 	bl	800d370 <__pow5mult>
 800c3f4:	ee08 0a10 	vmov	s16, r0
 800c3f8:	2101      	movs	r1, #1
 800c3fa:	4620      	mov	r0, r4
 800c3fc:	f000 fef8 	bl	800d1f0 <__i2b>
 800c400:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c402:	2b00      	cmp	r3, #0
 800c404:	4606      	mov	r6, r0
 800c406:	f340 8088 	ble.w	800c51a <_dtoa_r+0x8c2>
 800c40a:	461a      	mov	r2, r3
 800c40c:	4601      	mov	r1, r0
 800c40e:	4620      	mov	r0, r4
 800c410:	f000 ffae 	bl	800d370 <__pow5mult>
 800c414:	9b06      	ldr	r3, [sp, #24]
 800c416:	2b01      	cmp	r3, #1
 800c418:	4606      	mov	r6, r0
 800c41a:	f340 8081 	ble.w	800c520 <_dtoa_r+0x8c8>
 800c41e:	f04f 0800 	mov.w	r8, #0
 800c422:	6933      	ldr	r3, [r6, #16]
 800c424:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c428:	6918      	ldr	r0, [r3, #16]
 800c42a:	f000 fe91 	bl	800d150 <__hi0bits>
 800c42e:	f1c0 0020 	rsb	r0, r0, #32
 800c432:	9b05      	ldr	r3, [sp, #20]
 800c434:	4418      	add	r0, r3
 800c436:	f010 001f 	ands.w	r0, r0, #31
 800c43a:	f000 8092 	beq.w	800c562 <_dtoa_r+0x90a>
 800c43e:	f1c0 0320 	rsb	r3, r0, #32
 800c442:	2b04      	cmp	r3, #4
 800c444:	f340 808a 	ble.w	800c55c <_dtoa_r+0x904>
 800c448:	f1c0 001c 	rsb	r0, r0, #28
 800c44c:	9b04      	ldr	r3, [sp, #16]
 800c44e:	4403      	add	r3, r0
 800c450:	9304      	str	r3, [sp, #16]
 800c452:	9b05      	ldr	r3, [sp, #20]
 800c454:	4403      	add	r3, r0
 800c456:	4405      	add	r5, r0
 800c458:	9305      	str	r3, [sp, #20]
 800c45a:	9b04      	ldr	r3, [sp, #16]
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	dd07      	ble.n	800c470 <_dtoa_r+0x818>
 800c460:	ee18 1a10 	vmov	r1, s16
 800c464:	461a      	mov	r2, r3
 800c466:	4620      	mov	r0, r4
 800c468:	f000 ffdc 	bl	800d424 <__lshift>
 800c46c:	ee08 0a10 	vmov	s16, r0
 800c470:	9b05      	ldr	r3, [sp, #20]
 800c472:	2b00      	cmp	r3, #0
 800c474:	dd05      	ble.n	800c482 <_dtoa_r+0x82a>
 800c476:	4631      	mov	r1, r6
 800c478:	461a      	mov	r2, r3
 800c47a:	4620      	mov	r0, r4
 800c47c:	f000 ffd2 	bl	800d424 <__lshift>
 800c480:	4606      	mov	r6, r0
 800c482:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c484:	2b00      	cmp	r3, #0
 800c486:	d06e      	beq.n	800c566 <_dtoa_r+0x90e>
 800c488:	ee18 0a10 	vmov	r0, s16
 800c48c:	4631      	mov	r1, r6
 800c48e:	f001 f839 	bl	800d504 <__mcmp>
 800c492:	2800      	cmp	r0, #0
 800c494:	da67      	bge.n	800c566 <_dtoa_r+0x90e>
 800c496:	9b00      	ldr	r3, [sp, #0]
 800c498:	3b01      	subs	r3, #1
 800c49a:	ee18 1a10 	vmov	r1, s16
 800c49e:	9300      	str	r3, [sp, #0]
 800c4a0:	220a      	movs	r2, #10
 800c4a2:	2300      	movs	r3, #0
 800c4a4:	4620      	mov	r0, r4
 800c4a6:	f000 fdc3 	bl	800d030 <__multadd>
 800c4aa:	9b08      	ldr	r3, [sp, #32]
 800c4ac:	ee08 0a10 	vmov	s16, r0
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	f000 81b1 	beq.w	800c818 <_dtoa_r+0xbc0>
 800c4b6:	2300      	movs	r3, #0
 800c4b8:	4639      	mov	r1, r7
 800c4ba:	220a      	movs	r2, #10
 800c4bc:	4620      	mov	r0, r4
 800c4be:	f000 fdb7 	bl	800d030 <__multadd>
 800c4c2:	9b02      	ldr	r3, [sp, #8]
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	4607      	mov	r7, r0
 800c4c8:	f300 808e 	bgt.w	800c5e8 <_dtoa_r+0x990>
 800c4cc:	9b06      	ldr	r3, [sp, #24]
 800c4ce:	2b02      	cmp	r3, #2
 800c4d0:	dc51      	bgt.n	800c576 <_dtoa_r+0x91e>
 800c4d2:	e089      	b.n	800c5e8 <_dtoa_r+0x990>
 800c4d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c4d6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c4da:	e74b      	b.n	800c374 <_dtoa_r+0x71c>
 800c4dc:	9b03      	ldr	r3, [sp, #12]
 800c4de:	1e5e      	subs	r6, r3, #1
 800c4e0:	9b07      	ldr	r3, [sp, #28]
 800c4e2:	42b3      	cmp	r3, r6
 800c4e4:	bfbf      	itttt	lt
 800c4e6:	9b07      	ldrlt	r3, [sp, #28]
 800c4e8:	9607      	strlt	r6, [sp, #28]
 800c4ea:	1af2      	sublt	r2, r6, r3
 800c4ec:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800c4ee:	bfb6      	itet	lt
 800c4f0:	189b      	addlt	r3, r3, r2
 800c4f2:	1b9e      	subge	r6, r3, r6
 800c4f4:	930a      	strlt	r3, [sp, #40]	; 0x28
 800c4f6:	9b03      	ldr	r3, [sp, #12]
 800c4f8:	bfb8      	it	lt
 800c4fa:	2600      	movlt	r6, #0
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	bfb7      	itett	lt
 800c500:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800c504:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800c508:	1a9d      	sublt	r5, r3, r2
 800c50a:	2300      	movlt	r3, #0
 800c50c:	e734      	b.n	800c378 <_dtoa_r+0x720>
 800c50e:	9e07      	ldr	r6, [sp, #28]
 800c510:	9d04      	ldr	r5, [sp, #16]
 800c512:	9f08      	ldr	r7, [sp, #32]
 800c514:	e73b      	b.n	800c38e <_dtoa_r+0x736>
 800c516:	9a07      	ldr	r2, [sp, #28]
 800c518:	e767      	b.n	800c3ea <_dtoa_r+0x792>
 800c51a:	9b06      	ldr	r3, [sp, #24]
 800c51c:	2b01      	cmp	r3, #1
 800c51e:	dc18      	bgt.n	800c552 <_dtoa_r+0x8fa>
 800c520:	f1ba 0f00 	cmp.w	sl, #0
 800c524:	d115      	bne.n	800c552 <_dtoa_r+0x8fa>
 800c526:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c52a:	b993      	cbnz	r3, 800c552 <_dtoa_r+0x8fa>
 800c52c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c530:	0d1b      	lsrs	r3, r3, #20
 800c532:	051b      	lsls	r3, r3, #20
 800c534:	b183      	cbz	r3, 800c558 <_dtoa_r+0x900>
 800c536:	9b04      	ldr	r3, [sp, #16]
 800c538:	3301      	adds	r3, #1
 800c53a:	9304      	str	r3, [sp, #16]
 800c53c:	9b05      	ldr	r3, [sp, #20]
 800c53e:	3301      	adds	r3, #1
 800c540:	9305      	str	r3, [sp, #20]
 800c542:	f04f 0801 	mov.w	r8, #1
 800c546:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c548:	2b00      	cmp	r3, #0
 800c54a:	f47f af6a 	bne.w	800c422 <_dtoa_r+0x7ca>
 800c54e:	2001      	movs	r0, #1
 800c550:	e76f      	b.n	800c432 <_dtoa_r+0x7da>
 800c552:	f04f 0800 	mov.w	r8, #0
 800c556:	e7f6      	b.n	800c546 <_dtoa_r+0x8ee>
 800c558:	4698      	mov	r8, r3
 800c55a:	e7f4      	b.n	800c546 <_dtoa_r+0x8ee>
 800c55c:	f43f af7d 	beq.w	800c45a <_dtoa_r+0x802>
 800c560:	4618      	mov	r0, r3
 800c562:	301c      	adds	r0, #28
 800c564:	e772      	b.n	800c44c <_dtoa_r+0x7f4>
 800c566:	9b03      	ldr	r3, [sp, #12]
 800c568:	2b00      	cmp	r3, #0
 800c56a:	dc37      	bgt.n	800c5dc <_dtoa_r+0x984>
 800c56c:	9b06      	ldr	r3, [sp, #24]
 800c56e:	2b02      	cmp	r3, #2
 800c570:	dd34      	ble.n	800c5dc <_dtoa_r+0x984>
 800c572:	9b03      	ldr	r3, [sp, #12]
 800c574:	9302      	str	r3, [sp, #8]
 800c576:	9b02      	ldr	r3, [sp, #8]
 800c578:	b96b      	cbnz	r3, 800c596 <_dtoa_r+0x93e>
 800c57a:	4631      	mov	r1, r6
 800c57c:	2205      	movs	r2, #5
 800c57e:	4620      	mov	r0, r4
 800c580:	f000 fd56 	bl	800d030 <__multadd>
 800c584:	4601      	mov	r1, r0
 800c586:	4606      	mov	r6, r0
 800c588:	ee18 0a10 	vmov	r0, s16
 800c58c:	f000 ffba 	bl	800d504 <__mcmp>
 800c590:	2800      	cmp	r0, #0
 800c592:	f73f adbb 	bgt.w	800c10c <_dtoa_r+0x4b4>
 800c596:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c598:	9d01      	ldr	r5, [sp, #4]
 800c59a:	43db      	mvns	r3, r3
 800c59c:	9300      	str	r3, [sp, #0]
 800c59e:	f04f 0800 	mov.w	r8, #0
 800c5a2:	4631      	mov	r1, r6
 800c5a4:	4620      	mov	r0, r4
 800c5a6:	f000 fd21 	bl	800cfec <_Bfree>
 800c5aa:	2f00      	cmp	r7, #0
 800c5ac:	f43f aea4 	beq.w	800c2f8 <_dtoa_r+0x6a0>
 800c5b0:	f1b8 0f00 	cmp.w	r8, #0
 800c5b4:	d005      	beq.n	800c5c2 <_dtoa_r+0x96a>
 800c5b6:	45b8      	cmp	r8, r7
 800c5b8:	d003      	beq.n	800c5c2 <_dtoa_r+0x96a>
 800c5ba:	4641      	mov	r1, r8
 800c5bc:	4620      	mov	r0, r4
 800c5be:	f000 fd15 	bl	800cfec <_Bfree>
 800c5c2:	4639      	mov	r1, r7
 800c5c4:	4620      	mov	r0, r4
 800c5c6:	f000 fd11 	bl	800cfec <_Bfree>
 800c5ca:	e695      	b.n	800c2f8 <_dtoa_r+0x6a0>
 800c5cc:	2600      	movs	r6, #0
 800c5ce:	4637      	mov	r7, r6
 800c5d0:	e7e1      	b.n	800c596 <_dtoa_r+0x93e>
 800c5d2:	9700      	str	r7, [sp, #0]
 800c5d4:	4637      	mov	r7, r6
 800c5d6:	e599      	b.n	800c10c <_dtoa_r+0x4b4>
 800c5d8:	40240000 	.word	0x40240000
 800c5dc:	9b08      	ldr	r3, [sp, #32]
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	f000 80ca 	beq.w	800c778 <_dtoa_r+0xb20>
 800c5e4:	9b03      	ldr	r3, [sp, #12]
 800c5e6:	9302      	str	r3, [sp, #8]
 800c5e8:	2d00      	cmp	r5, #0
 800c5ea:	dd05      	ble.n	800c5f8 <_dtoa_r+0x9a0>
 800c5ec:	4639      	mov	r1, r7
 800c5ee:	462a      	mov	r2, r5
 800c5f0:	4620      	mov	r0, r4
 800c5f2:	f000 ff17 	bl	800d424 <__lshift>
 800c5f6:	4607      	mov	r7, r0
 800c5f8:	f1b8 0f00 	cmp.w	r8, #0
 800c5fc:	d05b      	beq.n	800c6b6 <_dtoa_r+0xa5e>
 800c5fe:	6879      	ldr	r1, [r7, #4]
 800c600:	4620      	mov	r0, r4
 800c602:	f000 fcb3 	bl	800cf6c <_Balloc>
 800c606:	4605      	mov	r5, r0
 800c608:	b928      	cbnz	r0, 800c616 <_dtoa_r+0x9be>
 800c60a:	4b87      	ldr	r3, [pc, #540]	; (800c828 <_dtoa_r+0xbd0>)
 800c60c:	4602      	mov	r2, r0
 800c60e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800c612:	f7ff bb3b 	b.w	800bc8c <_dtoa_r+0x34>
 800c616:	693a      	ldr	r2, [r7, #16]
 800c618:	3202      	adds	r2, #2
 800c61a:	0092      	lsls	r2, r2, #2
 800c61c:	f107 010c 	add.w	r1, r7, #12
 800c620:	300c      	adds	r0, #12
 800c622:	f000 fc95 	bl	800cf50 <memcpy>
 800c626:	2201      	movs	r2, #1
 800c628:	4629      	mov	r1, r5
 800c62a:	4620      	mov	r0, r4
 800c62c:	f000 fefa 	bl	800d424 <__lshift>
 800c630:	9b01      	ldr	r3, [sp, #4]
 800c632:	f103 0901 	add.w	r9, r3, #1
 800c636:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800c63a:	4413      	add	r3, r2
 800c63c:	9305      	str	r3, [sp, #20]
 800c63e:	f00a 0301 	and.w	r3, sl, #1
 800c642:	46b8      	mov	r8, r7
 800c644:	9304      	str	r3, [sp, #16]
 800c646:	4607      	mov	r7, r0
 800c648:	4631      	mov	r1, r6
 800c64a:	ee18 0a10 	vmov	r0, s16
 800c64e:	f7ff fa77 	bl	800bb40 <quorem>
 800c652:	4641      	mov	r1, r8
 800c654:	9002      	str	r0, [sp, #8]
 800c656:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c65a:	ee18 0a10 	vmov	r0, s16
 800c65e:	f000 ff51 	bl	800d504 <__mcmp>
 800c662:	463a      	mov	r2, r7
 800c664:	9003      	str	r0, [sp, #12]
 800c666:	4631      	mov	r1, r6
 800c668:	4620      	mov	r0, r4
 800c66a:	f000 ff67 	bl	800d53c <__mdiff>
 800c66e:	68c2      	ldr	r2, [r0, #12]
 800c670:	f109 3bff 	add.w	fp, r9, #4294967295
 800c674:	4605      	mov	r5, r0
 800c676:	bb02      	cbnz	r2, 800c6ba <_dtoa_r+0xa62>
 800c678:	4601      	mov	r1, r0
 800c67a:	ee18 0a10 	vmov	r0, s16
 800c67e:	f000 ff41 	bl	800d504 <__mcmp>
 800c682:	4602      	mov	r2, r0
 800c684:	4629      	mov	r1, r5
 800c686:	4620      	mov	r0, r4
 800c688:	9207      	str	r2, [sp, #28]
 800c68a:	f000 fcaf 	bl	800cfec <_Bfree>
 800c68e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800c692:	ea43 0102 	orr.w	r1, r3, r2
 800c696:	9b04      	ldr	r3, [sp, #16]
 800c698:	430b      	orrs	r3, r1
 800c69a:	464d      	mov	r5, r9
 800c69c:	d10f      	bne.n	800c6be <_dtoa_r+0xa66>
 800c69e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c6a2:	d02a      	beq.n	800c6fa <_dtoa_r+0xaa2>
 800c6a4:	9b03      	ldr	r3, [sp, #12]
 800c6a6:	2b00      	cmp	r3, #0
 800c6a8:	dd02      	ble.n	800c6b0 <_dtoa_r+0xa58>
 800c6aa:	9b02      	ldr	r3, [sp, #8]
 800c6ac:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800c6b0:	f88b a000 	strb.w	sl, [fp]
 800c6b4:	e775      	b.n	800c5a2 <_dtoa_r+0x94a>
 800c6b6:	4638      	mov	r0, r7
 800c6b8:	e7ba      	b.n	800c630 <_dtoa_r+0x9d8>
 800c6ba:	2201      	movs	r2, #1
 800c6bc:	e7e2      	b.n	800c684 <_dtoa_r+0xa2c>
 800c6be:	9b03      	ldr	r3, [sp, #12]
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	db04      	blt.n	800c6ce <_dtoa_r+0xa76>
 800c6c4:	9906      	ldr	r1, [sp, #24]
 800c6c6:	430b      	orrs	r3, r1
 800c6c8:	9904      	ldr	r1, [sp, #16]
 800c6ca:	430b      	orrs	r3, r1
 800c6cc:	d122      	bne.n	800c714 <_dtoa_r+0xabc>
 800c6ce:	2a00      	cmp	r2, #0
 800c6d0:	ddee      	ble.n	800c6b0 <_dtoa_r+0xa58>
 800c6d2:	ee18 1a10 	vmov	r1, s16
 800c6d6:	2201      	movs	r2, #1
 800c6d8:	4620      	mov	r0, r4
 800c6da:	f000 fea3 	bl	800d424 <__lshift>
 800c6de:	4631      	mov	r1, r6
 800c6e0:	ee08 0a10 	vmov	s16, r0
 800c6e4:	f000 ff0e 	bl	800d504 <__mcmp>
 800c6e8:	2800      	cmp	r0, #0
 800c6ea:	dc03      	bgt.n	800c6f4 <_dtoa_r+0xa9c>
 800c6ec:	d1e0      	bne.n	800c6b0 <_dtoa_r+0xa58>
 800c6ee:	f01a 0f01 	tst.w	sl, #1
 800c6f2:	d0dd      	beq.n	800c6b0 <_dtoa_r+0xa58>
 800c6f4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c6f8:	d1d7      	bne.n	800c6aa <_dtoa_r+0xa52>
 800c6fa:	2339      	movs	r3, #57	; 0x39
 800c6fc:	f88b 3000 	strb.w	r3, [fp]
 800c700:	462b      	mov	r3, r5
 800c702:	461d      	mov	r5, r3
 800c704:	3b01      	subs	r3, #1
 800c706:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c70a:	2a39      	cmp	r2, #57	; 0x39
 800c70c:	d071      	beq.n	800c7f2 <_dtoa_r+0xb9a>
 800c70e:	3201      	adds	r2, #1
 800c710:	701a      	strb	r2, [r3, #0]
 800c712:	e746      	b.n	800c5a2 <_dtoa_r+0x94a>
 800c714:	2a00      	cmp	r2, #0
 800c716:	dd07      	ble.n	800c728 <_dtoa_r+0xad0>
 800c718:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c71c:	d0ed      	beq.n	800c6fa <_dtoa_r+0xaa2>
 800c71e:	f10a 0301 	add.w	r3, sl, #1
 800c722:	f88b 3000 	strb.w	r3, [fp]
 800c726:	e73c      	b.n	800c5a2 <_dtoa_r+0x94a>
 800c728:	9b05      	ldr	r3, [sp, #20]
 800c72a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800c72e:	4599      	cmp	r9, r3
 800c730:	d047      	beq.n	800c7c2 <_dtoa_r+0xb6a>
 800c732:	ee18 1a10 	vmov	r1, s16
 800c736:	2300      	movs	r3, #0
 800c738:	220a      	movs	r2, #10
 800c73a:	4620      	mov	r0, r4
 800c73c:	f000 fc78 	bl	800d030 <__multadd>
 800c740:	45b8      	cmp	r8, r7
 800c742:	ee08 0a10 	vmov	s16, r0
 800c746:	f04f 0300 	mov.w	r3, #0
 800c74a:	f04f 020a 	mov.w	r2, #10
 800c74e:	4641      	mov	r1, r8
 800c750:	4620      	mov	r0, r4
 800c752:	d106      	bne.n	800c762 <_dtoa_r+0xb0a>
 800c754:	f000 fc6c 	bl	800d030 <__multadd>
 800c758:	4680      	mov	r8, r0
 800c75a:	4607      	mov	r7, r0
 800c75c:	f109 0901 	add.w	r9, r9, #1
 800c760:	e772      	b.n	800c648 <_dtoa_r+0x9f0>
 800c762:	f000 fc65 	bl	800d030 <__multadd>
 800c766:	4639      	mov	r1, r7
 800c768:	4680      	mov	r8, r0
 800c76a:	2300      	movs	r3, #0
 800c76c:	220a      	movs	r2, #10
 800c76e:	4620      	mov	r0, r4
 800c770:	f000 fc5e 	bl	800d030 <__multadd>
 800c774:	4607      	mov	r7, r0
 800c776:	e7f1      	b.n	800c75c <_dtoa_r+0xb04>
 800c778:	9b03      	ldr	r3, [sp, #12]
 800c77a:	9302      	str	r3, [sp, #8]
 800c77c:	9d01      	ldr	r5, [sp, #4]
 800c77e:	ee18 0a10 	vmov	r0, s16
 800c782:	4631      	mov	r1, r6
 800c784:	f7ff f9dc 	bl	800bb40 <quorem>
 800c788:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c78c:	9b01      	ldr	r3, [sp, #4]
 800c78e:	f805 ab01 	strb.w	sl, [r5], #1
 800c792:	1aea      	subs	r2, r5, r3
 800c794:	9b02      	ldr	r3, [sp, #8]
 800c796:	4293      	cmp	r3, r2
 800c798:	dd09      	ble.n	800c7ae <_dtoa_r+0xb56>
 800c79a:	ee18 1a10 	vmov	r1, s16
 800c79e:	2300      	movs	r3, #0
 800c7a0:	220a      	movs	r2, #10
 800c7a2:	4620      	mov	r0, r4
 800c7a4:	f000 fc44 	bl	800d030 <__multadd>
 800c7a8:	ee08 0a10 	vmov	s16, r0
 800c7ac:	e7e7      	b.n	800c77e <_dtoa_r+0xb26>
 800c7ae:	9b02      	ldr	r3, [sp, #8]
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	bfc8      	it	gt
 800c7b4:	461d      	movgt	r5, r3
 800c7b6:	9b01      	ldr	r3, [sp, #4]
 800c7b8:	bfd8      	it	le
 800c7ba:	2501      	movle	r5, #1
 800c7bc:	441d      	add	r5, r3
 800c7be:	f04f 0800 	mov.w	r8, #0
 800c7c2:	ee18 1a10 	vmov	r1, s16
 800c7c6:	2201      	movs	r2, #1
 800c7c8:	4620      	mov	r0, r4
 800c7ca:	f000 fe2b 	bl	800d424 <__lshift>
 800c7ce:	4631      	mov	r1, r6
 800c7d0:	ee08 0a10 	vmov	s16, r0
 800c7d4:	f000 fe96 	bl	800d504 <__mcmp>
 800c7d8:	2800      	cmp	r0, #0
 800c7da:	dc91      	bgt.n	800c700 <_dtoa_r+0xaa8>
 800c7dc:	d102      	bne.n	800c7e4 <_dtoa_r+0xb8c>
 800c7de:	f01a 0f01 	tst.w	sl, #1
 800c7e2:	d18d      	bne.n	800c700 <_dtoa_r+0xaa8>
 800c7e4:	462b      	mov	r3, r5
 800c7e6:	461d      	mov	r5, r3
 800c7e8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c7ec:	2a30      	cmp	r2, #48	; 0x30
 800c7ee:	d0fa      	beq.n	800c7e6 <_dtoa_r+0xb8e>
 800c7f0:	e6d7      	b.n	800c5a2 <_dtoa_r+0x94a>
 800c7f2:	9a01      	ldr	r2, [sp, #4]
 800c7f4:	429a      	cmp	r2, r3
 800c7f6:	d184      	bne.n	800c702 <_dtoa_r+0xaaa>
 800c7f8:	9b00      	ldr	r3, [sp, #0]
 800c7fa:	3301      	adds	r3, #1
 800c7fc:	9300      	str	r3, [sp, #0]
 800c7fe:	2331      	movs	r3, #49	; 0x31
 800c800:	7013      	strb	r3, [r2, #0]
 800c802:	e6ce      	b.n	800c5a2 <_dtoa_r+0x94a>
 800c804:	4b09      	ldr	r3, [pc, #36]	; (800c82c <_dtoa_r+0xbd4>)
 800c806:	f7ff ba95 	b.w	800bd34 <_dtoa_r+0xdc>
 800c80a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	f47f aa6e 	bne.w	800bcee <_dtoa_r+0x96>
 800c812:	4b07      	ldr	r3, [pc, #28]	; (800c830 <_dtoa_r+0xbd8>)
 800c814:	f7ff ba8e 	b.w	800bd34 <_dtoa_r+0xdc>
 800c818:	9b02      	ldr	r3, [sp, #8]
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	dcae      	bgt.n	800c77c <_dtoa_r+0xb24>
 800c81e:	9b06      	ldr	r3, [sp, #24]
 800c820:	2b02      	cmp	r3, #2
 800c822:	f73f aea8 	bgt.w	800c576 <_dtoa_r+0x91e>
 800c826:	e7a9      	b.n	800c77c <_dtoa_r+0xb24>
 800c828:	0800ec08 	.word	0x0800ec08
 800c82c:	0800ea0c 	.word	0x0800ea0c
 800c830:	0800eb89 	.word	0x0800eb89

0800c834 <rshift>:
 800c834:	6903      	ldr	r3, [r0, #16]
 800c836:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c83a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c83e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c842:	f100 0414 	add.w	r4, r0, #20
 800c846:	dd45      	ble.n	800c8d4 <rshift+0xa0>
 800c848:	f011 011f 	ands.w	r1, r1, #31
 800c84c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c850:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c854:	d10c      	bne.n	800c870 <rshift+0x3c>
 800c856:	f100 0710 	add.w	r7, r0, #16
 800c85a:	4629      	mov	r1, r5
 800c85c:	42b1      	cmp	r1, r6
 800c85e:	d334      	bcc.n	800c8ca <rshift+0x96>
 800c860:	1a9b      	subs	r3, r3, r2
 800c862:	009b      	lsls	r3, r3, #2
 800c864:	1eea      	subs	r2, r5, #3
 800c866:	4296      	cmp	r6, r2
 800c868:	bf38      	it	cc
 800c86a:	2300      	movcc	r3, #0
 800c86c:	4423      	add	r3, r4
 800c86e:	e015      	b.n	800c89c <rshift+0x68>
 800c870:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c874:	f1c1 0820 	rsb	r8, r1, #32
 800c878:	40cf      	lsrs	r7, r1
 800c87a:	f105 0e04 	add.w	lr, r5, #4
 800c87e:	46a1      	mov	r9, r4
 800c880:	4576      	cmp	r6, lr
 800c882:	46f4      	mov	ip, lr
 800c884:	d815      	bhi.n	800c8b2 <rshift+0x7e>
 800c886:	1a9a      	subs	r2, r3, r2
 800c888:	0092      	lsls	r2, r2, #2
 800c88a:	3a04      	subs	r2, #4
 800c88c:	3501      	adds	r5, #1
 800c88e:	42ae      	cmp	r6, r5
 800c890:	bf38      	it	cc
 800c892:	2200      	movcc	r2, #0
 800c894:	18a3      	adds	r3, r4, r2
 800c896:	50a7      	str	r7, [r4, r2]
 800c898:	b107      	cbz	r7, 800c89c <rshift+0x68>
 800c89a:	3304      	adds	r3, #4
 800c89c:	1b1a      	subs	r2, r3, r4
 800c89e:	42a3      	cmp	r3, r4
 800c8a0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c8a4:	bf08      	it	eq
 800c8a6:	2300      	moveq	r3, #0
 800c8a8:	6102      	str	r2, [r0, #16]
 800c8aa:	bf08      	it	eq
 800c8ac:	6143      	streq	r3, [r0, #20]
 800c8ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c8b2:	f8dc c000 	ldr.w	ip, [ip]
 800c8b6:	fa0c fc08 	lsl.w	ip, ip, r8
 800c8ba:	ea4c 0707 	orr.w	r7, ip, r7
 800c8be:	f849 7b04 	str.w	r7, [r9], #4
 800c8c2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c8c6:	40cf      	lsrs	r7, r1
 800c8c8:	e7da      	b.n	800c880 <rshift+0x4c>
 800c8ca:	f851 cb04 	ldr.w	ip, [r1], #4
 800c8ce:	f847 cf04 	str.w	ip, [r7, #4]!
 800c8d2:	e7c3      	b.n	800c85c <rshift+0x28>
 800c8d4:	4623      	mov	r3, r4
 800c8d6:	e7e1      	b.n	800c89c <rshift+0x68>

0800c8d8 <__hexdig_fun>:
 800c8d8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800c8dc:	2b09      	cmp	r3, #9
 800c8de:	d802      	bhi.n	800c8e6 <__hexdig_fun+0xe>
 800c8e0:	3820      	subs	r0, #32
 800c8e2:	b2c0      	uxtb	r0, r0
 800c8e4:	4770      	bx	lr
 800c8e6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800c8ea:	2b05      	cmp	r3, #5
 800c8ec:	d801      	bhi.n	800c8f2 <__hexdig_fun+0x1a>
 800c8ee:	3847      	subs	r0, #71	; 0x47
 800c8f0:	e7f7      	b.n	800c8e2 <__hexdig_fun+0xa>
 800c8f2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800c8f6:	2b05      	cmp	r3, #5
 800c8f8:	d801      	bhi.n	800c8fe <__hexdig_fun+0x26>
 800c8fa:	3827      	subs	r0, #39	; 0x27
 800c8fc:	e7f1      	b.n	800c8e2 <__hexdig_fun+0xa>
 800c8fe:	2000      	movs	r0, #0
 800c900:	4770      	bx	lr
	...

0800c904 <__gethex>:
 800c904:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c908:	ed2d 8b02 	vpush	{d8}
 800c90c:	b089      	sub	sp, #36	; 0x24
 800c90e:	ee08 0a10 	vmov	s16, r0
 800c912:	9304      	str	r3, [sp, #16]
 800c914:	4bb4      	ldr	r3, [pc, #720]	; (800cbe8 <__gethex+0x2e4>)
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	9301      	str	r3, [sp, #4]
 800c91a:	4618      	mov	r0, r3
 800c91c:	468b      	mov	fp, r1
 800c91e:	4690      	mov	r8, r2
 800c920:	f7f3 fc56 	bl	80001d0 <strlen>
 800c924:	9b01      	ldr	r3, [sp, #4]
 800c926:	f8db 2000 	ldr.w	r2, [fp]
 800c92a:	4403      	add	r3, r0
 800c92c:	4682      	mov	sl, r0
 800c92e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800c932:	9305      	str	r3, [sp, #20]
 800c934:	1c93      	adds	r3, r2, #2
 800c936:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800c93a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800c93e:	32fe      	adds	r2, #254	; 0xfe
 800c940:	18d1      	adds	r1, r2, r3
 800c942:	461f      	mov	r7, r3
 800c944:	f813 0b01 	ldrb.w	r0, [r3], #1
 800c948:	9100      	str	r1, [sp, #0]
 800c94a:	2830      	cmp	r0, #48	; 0x30
 800c94c:	d0f8      	beq.n	800c940 <__gethex+0x3c>
 800c94e:	f7ff ffc3 	bl	800c8d8 <__hexdig_fun>
 800c952:	4604      	mov	r4, r0
 800c954:	2800      	cmp	r0, #0
 800c956:	d13a      	bne.n	800c9ce <__gethex+0xca>
 800c958:	9901      	ldr	r1, [sp, #4]
 800c95a:	4652      	mov	r2, sl
 800c95c:	4638      	mov	r0, r7
 800c95e:	f001 fa33 	bl	800ddc8 <strncmp>
 800c962:	4605      	mov	r5, r0
 800c964:	2800      	cmp	r0, #0
 800c966:	d168      	bne.n	800ca3a <__gethex+0x136>
 800c968:	f817 000a 	ldrb.w	r0, [r7, sl]
 800c96c:	eb07 060a 	add.w	r6, r7, sl
 800c970:	f7ff ffb2 	bl	800c8d8 <__hexdig_fun>
 800c974:	2800      	cmp	r0, #0
 800c976:	d062      	beq.n	800ca3e <__gethex+0x13a>
 800c978:	4633      	mov	r3, r6
 800c97a:	7818      	ldrb	r0, [r3, #0]
 800c97c:	2830      	cmp	r0, #48	; 0x30
 800c97e:	461f      	mov	r7, r3
 800c980:	f103 0301 	add.w	r3, r3, #1
 800c984:	d0f9      	beq.n	800c97a <__gethex+0x76>
 800c986:	f7ff ffa7 	bl	800c8d8 <__hexdig_fun>
 800c98a:	2301      	movs	r3, #1
 800c98c:	fab0 f480 	clz	r4, r0
 800c990:	0964      	lsrs	r4, r4, #5
 800c992:	4635      	mov	r5, r6
 800c994:	9300      	str	r3, [sp, #0]
 800c996:	463a      	mov	r2, r7
 800c998:	4616      	mov	r6, r2
 800c99a:	3201      	adds	r2, #1
 800c99c:	7830      	ldrb	r0, [r6, #0]
 800c99e:	f7ff ff9b 	bl	800c8d8 <__hexdig_fun>
 800c9a2:	2800      	cmp	r0, #0
 800c9a4:	d1f8      	bne.n	800c998 <__gethex+0x94>
 800c9a6:	9901      	ldr	r1, [sp, #4]
 800c9a8:	4652      	mov	r2, sl
 800c9aa:	4630      	mov	r0, r6
 800c9ac:	f001 fa0c 	bl	800ddc8 <strncmp>
 800c9b0:	b980      	cbnz	r0, 800c9d4 <__gethex+0xd0>
 800c9b2:	b94d      	cbnz	r5, 800c9c8 <__gethex+0xc4>
 800c9b4:	eb06 050a 	add.w	r5, r6, sl
 800c9b8:	462a      	mov	r2, r5
 800c9ba:	4616      	mov	r6, r2
 800c9bc:	3201      	adds	r2, #1
 800c9be:	7830      	ldrb	r0, [r6, #0]
 800c9c0:	f7ff ff8a 	bl	800c8d8 <__hexdig_fun>
 800c9c4:	2800      	cmp	r0, #0
 800c9c6:	d1f8      	bne.n	800c9ba <__gethex+0xb6>
 800c9c8:	1bad      	subs	r5, r5, r6
 800c9ca:	00ad      	lsls	r5, r5, #2
 800c9cc:	e004      	b.n	800c9d8 <__gethex+0xd4>
 800c9ce:	2400      	movs	r4, #0
 800c9d0:	4625      	mov	r5, r4
 800c9d2:	e7e0      	b.n	800c996 <__gethex+0x92>
 800c9d4:	2d00      	cmp	r5, #0
 800c9d6:	d1f7      	bne.n	800c9c8 <__gethex+0xc4>
 800c9d8:	7833      	ldrb	r3, [r6, #0]
 800c9da:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c9de:	2b50      	cmp	r3, #80	; 0x50
 800c9e0:	d13b      	bne.n	800ca5a <__gethex+0x156>
 800c9e2:	7873      	ldrb	r3, [r6, #1]
 800c9e4:	2b2b      	cmp	r3, #43	; 0x2b
 800c9e6:	d02c      	beq.n	800ca42 <__gethex+0x13e>
 800c9e8:	2b2d      	cmp	r3, #45	; 0x2d
 800c9ea:	d02e      	beq.n	800ca4a <__gethex+0x146>
 800c9ec:	1c71      	adds	r1, r6, #1
 800c9ee:	f04f 0900 	mov.w	r9, #0
 800c9f2:	7808      	ldrb	r0, [r1, #0]
 800c9f4:	f7ff ff70 	bl	800c8d8 <__hexdig_fun>
 800c9f8:	1e43      	subs	r3, r0, #1
 800c9fa:	b2db      	uxtb	r3, r3
 800c9fc:	2b18      	cmp	r3, #24
 800c9fe:	d82c      	bhi.n	800ca5a <__gethex+0x156>
 800ca00:	f1a0 0210 	sub.w	r2, r0, #16
 800ca04:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ca08:	f7ff ff66 	bl	800c8d8 <__hexdig_fun>
 800ca0c:	1e43      	subs	r3, r0, #1
 800ca0e:	b2db      	uxtb	r3, r3
 800ca10:	2b18      	cmp	r3, #24
 800ca12:	d91d      	bls.n	800ca50 <__gethex+0x14c>
 800ca14:	f1b9 0f00 	cmp.w	r9, #0
 800ca18:	d000      	beq.n	800ca1c <__gethex+0x118>
 800ca1a:	4252      	negs	r2, r2
 800ca1c:	4415      	add	r5, r2
 800ca1e:	f8cb 1000 	str.w	r1, [fp]
 800ca22:	b1e4      	cbz	r4, 800ca5e <__gethex+0x15a>
 800ca24:	9b00      	ldr	r3, [sp, #0]
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	bf14      	ite	ne
 800ca2a:	2700      	movne	r7, #0
 800ca2c:	2706      	moveq	r7, #6
 800ca2e:	4638      	mov	r0, r7
 800ca30:	b009      	add	sp, #36	; 0x24
 800ca32:	ecbd 8b02 	vpop	{d8}
 800ca36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca3a:	463e      	mov	r6, r7
 800ca3c:	4625      	mov	r5, r4
 800ca3e:	2401      	movs	r4, #1
 800ca40:	e7ca      	b.n	800c9d8 <__gethex+0xd4>
 800ca42:	f04f 0900 	mov.w	r9, #0
 800ca46:	1cb1      	adds	r1, r6, #2
 800ca48:	e7d3      	b.n	800c9f2 <__gethex+0xee>
 800ca4a:	f04f 0901 	mov.w	r9, #1
 800ca4e:	e7fa      	b.n	800ca46 <__gethex+0x142>
 800ca50:	230a      	movs	r3, #10
 800ca52:	fb03 0202 	mla	r2, r3, r2, r0
 800ca56:	3a10      	subs	r2, #16
 800ca58:	e7d4      	b.n	800ca04 <__gethex+0x100>
 800ca5a:	4631      	mov	r1, r6
 800ca5c:	e7df      	b.n	800ca1e <__gethex+0x11a>
 800ca5e:	1bf3      	subs	r3, r6, r7
 800ca60:	3b01      	subs	r3, #1
 800ca62:	4621      	mov	r1, r4
 800ca64:	2b07      	cmp	r3, #7
 800ca66:	dc0b      	bgt.n	800ca80 <__gethex+0x17c>
 800ca68:	ee18 0a10 	vmov	r0, s16
 800ca6c:	f000 fa7e 	bl	800cf6c <_Balloc>
 800ca70:	4604      	mov	r4, r0
 800ca72:	b940      	cbnz	r0, 800ca86 <__gethex+0x182>
 800ca74:	4b5d      	ldr	r3, [pc, #372]	; (800cbec <__gethex+0x2e8>)
 800ca76:	4602      	mov	r2, r0
 800ca78:	21de      	movs	r1, #222	; 0xde
 800ca7a:	485d      	ldr	r0, [pc, #372]	; (800cbf0 <__gethex+0x2ec>)
 800ca7c:	f001 f9c6 	bl	800de0c <__assert_func>
 800ca80:	3101      	adds	r1, #1
 800ca82:	105b      	asrs	r3, r3, #1
 800ca84:	e7ee      	b.n	800ca64 <__gethex+0x160>
 800ca86:	f100 0914 	add.w	r9, r0, #20
 800ca8a:	f04f 0b00 	mov.w	fp, #0
 800ca8e:	f1ca 0301 	rsb	r3, sl, #1
 800ca92:	f8cd 9008 	str.w	r9, [sp, #8]
 800ca96:	f8cd b000 	str.w	fp, [sp]
 800ca9a:	9306      	str	r3, [sp, #24]
 800ca9c:	42b7      	cmp	r7, r6
 800ca9e:	d340      	bcc.n	800cb22 <__gethex+0x21e>
 800caa0:	9802      	ldr	r0, [sp, #8]
 800caa2:	9b00      	ldr	r3, [sp, #0]
 800caa4:	f840 3b04 	str.w	r3, [r0], #4
 800caa8:	eba0 0009 	sub.w	r0, r0, r9
 800caac:	1080      	asrs	r0, r0, #2
 800caae:	0146      	lsls	r6, r0, #5
 800cab0:	6120      	str	r0, [r4, #16]
 800cab2:	4618      	mov	r0, r3
 800cab4:	f000 fb4c 	bl	800d150 <__hi0bits>
 800cab8:	1a30      	subs	r0, r6, r0
 800caba:	f8d8 6000 	ldr.w	r6, [r8]
 800cabe:	42b0      	cmp	r0, r6
 800cac0:	dd63      	ble.n	800cb8a <__gethex+0x286>
 800cac2:	1b87      	subs	r7, r0, r6
 800cac4:	4639      	mov	r1, r7
 800cac6:	4620      	mov	r0, r4
 800cac8:	f000 fef0 	bl	800d8ac <__any_on>
 800cacc:	4682      	mov	sl, r0
 800cace:	b1a8      	cbz	r0, 800cafc <__gethex+0x1f8>
 800cad0:	1e7b      	subs	r3, r7, #1
 800cad2:	1159      	asrs	r1, r3, #5
 800cad4:	f003 021f 	and.w	r2, r3, #31
 800cad8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800cadc:	f04f 0a01 	mov.w	sl, #1
 800cae0:	fa0a f202 	lsl.w	r2, sl, r2
 800cae4:	420a      	tst	r2, r1
 800cae6:	d009      	beq.n	800cafc <__gethex+0x1f8>
 800cae8:	4553      	cmp	r3, sl
 800caea:	dd05      	ble.n	800caf8 <__gethex+0x1f4>
 800caec:	1eb9      	subs	r1, r7, #2
 800caee:	4620      	mov	r0, r4
 800caf0:	f000 fedc 	bl	800d8ac <__any_on>
 800caf4:	2800      	cmp	r0, #0
 800caf6:	d145      	bne.n	800cb84 <__gethex+0x280>
 800caf8:	f04f 0a02 	mov.w	sl, #2
 800cafc:	4639      	mov	r1, r7
 800cafe:	4620      	mov	r0, r4
 800cb00:	f7ff fe98 	bl	800c834 <rshift>
 800cb04:	443d      	add	r5, r7
 800cb06:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cb0a:	42ab      	cmp	r3, r5
 800cb0c:	da4c      	bge.n	800cba8 <__gethex+0x2a4>
 800cb0e:	ee18 0a10 	vmov	r0, s16
 800cb12:	4621      	mov	r1, r4
 800cb14:	f000 fa6a 	bl	800cfec <_Bfree>
 800cb18:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800cb1a:	2300      	movs	r3, #0
 800cb1c:	6013      	str	r3, [r2, #0]
 800cb1e:	27a3      	movs	r7, #163	; 0xa3
 800cb20:	e785      	b.n	800ca2e <__gethex+0x12a>
 800cb22:	1e73      	subs	r3, r6, #1
 800cb24:	9a05      	ldr	r2, [sp, #20]
 800cb26:	9303      	str	r3, [sp, #12]
 800cb28:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800cb2c:	4293      	cmp	r3, r2
 800cb2e:	d019      	beq.n	800cb64 <__gethex+0x260>
 800cb30:	f1bb 0f20 	cmp.w	fp, #32
 800cb34:	d107      	bne.n	800cb46 <__gethex+0x242>
 800cb36:	9b02      	ldr	r3, [sp, #8]
 800cb38:	9a00      	ldr	r2, [sp, #0]
 800cb3a:	f843 2b04 	str.w	r2, [r3], #4
 800cb3e:	9302      	str	r3, [sp, #8]
 800cb40:	2300      	movs	r3, #0
 800cb42:	9300      	str	r3, [sp, #0]
 800cb44:	469b      	mov	fp, r3
 800cb46:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800cb4a:	f7ff fec5 	bl	800c8d8 <__hexdig_fun>
 800cb4e:	9b00      	ldr	r3, [sp, #0]
 800cb50:	f000 000f 	and.w	r0, r0, #15
 800cb54:	fa00 f00b 	lsl.w	r0, r0, fp
 800cb58:	4303      	orrs	r3, r0
 800cb5a:	9300      	str	r3, [sp, #0]
 800cb5c:	f10b 0b04 	add.w	fp, fp, #4
 800cb60:	9b03      	ldr	r3, [sp, #12]
 800cb62:	e00d      	b.n	800cb80 <__gethex+0x27c>
 800cb64:	9b03      	ldr	r3, [sp, #12]
 800cb66:	9a06      	ldr	r2, [sp, #24]
 800cb68:	4413      	add	r3, r2
 800cb6a:	42bb      	cmp	r3, r7
 800cb6c:	d3e0      	bcc.n	800cb30 <__gethex+0x22c>
 800cb6e:	4618      	mov	r0, r3
 800cb70:	9901      	ldr	r1, [sp, #4]
 800cb72:	9307      	str	r3, [sp, #28]
 800cb74:	4652      	mov	r2, sl
 800cb76:	f001 f927 	bl	800ddc8 <strncmp>
 800cb7a:	9b07      	ldr	r3, [sp, #28]
 800cb7c:	2800      	cmp	r0, #0
 800cb7e:	d1d7      	bne.n	800cb30 <__gethex+0x22c>
 800cb80:	461e      	mov	r6, r3
 800cb82:	e78b      	b.n	800ca9c <__gethex+0x198>
 800cb84:	f04f 0a03 	mov.w	sl, #3
 800cb88:	e7b8      	b.n	800cafc <__gethex+0x1f8>
 800cb8a:	da0a      	bge.n	800cba2 <__gethex+0x29e>
 800cb8c:	1a37      	subs	r7, r6, r0
 800cb8e:	4621      	mov	r1, r4
 800cb90:	ee18 0a10 	vmov	r0, s16
 800cb94:	463a      	mov	r2, r7
 800cb96:	f000 fc45 	bl	800d424 <__lshift>
 800cb9a:	1bed      	subs	r5, r5, r7
 800cb9c:	4604      	mov	r4, r0
 800cb9e:	f100 0914 	add.w	r9, r0, #20
 800cba2:	f04f 0a00 	mov.w	sl, #0
 800cba6:	e7ae      	b.n	800cb06 <__gethex+0x202>
 800cba8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800cbac:	42a8      	cmp	r0, r5
 800cbae:	dd72      	ble.n	800cc96 <__gethex+0x392>
 800cbb0:	1b45      	subs	r5, r0, r5
 800cbb2:	42ae      	cmp	r6, r5
 800cbb4:	dc36      	bgt.n	800cc24 <__gethex+0x320>
 800cbb6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cbba:	2b02      	cmp	r3, #2
 800cbbc:	d02a      	beq.n	800cc14 <__gethex+0x310>
 800cbbe:	2b03      	cmp	r3, #3
 800cbc0:	d02c      	beq.n	800cc1c <__gethex+0x318>
 800cbc2:	2b01      	cmp	r3, #1
 800cbc4:	d11c      	bne.n	800cc00 <__gethex+0x2fc>
 800cbc6:	42ae      	cmp	r6, r5
 800cbc8:	d11a      	bne.n	800cc00 <__gethex+0x2fc>
 800cbca:	2e01      	cmp	r6, #1
 800cbcc:	d112      	bne.n	800cbf4 <__gethex+0x2f0>
 800cbce:	9a04      	ldr	r2, [sp, #16]
 800cbd0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800cbd4:	6013      	str	r3, [r2, #0]
 800cbd6:	2301      	movs	r3, #1
 800cbd8:	6123      	str	r3, [r4, #16]
 800cbda:	f8c9 3000 	str.w	r3, [r9]
 800cbde:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cbe0:	2762      	movs	r7, #98	; 0x62
 800cbe2:	601c      	str	r4, [r3, #0]
 800cbe4:	e723      	b.n	800ca2e <__gethex+0x12a>
 800cbe6:	bf00      	nop
 800cbe8:	0800ec80 	.word	0x0800ec80
 800cbec:	0800ec08 	.word	0x0800ec08
 800cbf0:	0800ec19 	.word	0x0800ec19
 800cbf4:	1e71      	subs	r1, r6, #1
 800cbf6:	4620      	mov	r0, r4
 800cbf8:	f000 fe58 	bl	800d8ac <__any_on>
 800cbfc:	2800      	cmp	r0, #0
 800cbfe:	d1e6      	bne.n	800cbce <__gethex+0x2ca>
 800cc00:	ee18 0a10 	vmov	r0, s16
 800cc04:	4621      	mov	r1, r4
 800cc06:	f000 f9f1 	bl	800cfec <_Bfree>
 800cc0a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800cc0c:	2300      	movs	r3, #0
 800cc0e:	6013      	str	r3, [r2, #0]
 800cc10:	2750      	movs	r7, #80	; 0x50
 800cc12:	e70c      	b.n	800ca2e <__gethex+0x12a>
 800cc14:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	d1f2      	bne.n	800cc00 <__gethex+0x2fc>
 800cc1a:	e7d8      	b.n	800cbce <__gethex+0x2ca>
 800cc1c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d1d5      	bne.n	800cbce <__gethex+0x2ca>
 800cc22:	e7ed      	b.n	800cc00 <__gethex+0x2fc>
 800cc24:	1e6f      	subs	r7, r5, #1
 800cc26:	f1ba 0f00 	cmp.w	sl, #0
 800cc2a:	d131      	bne.n	800cc90 <__gethex+0x38c>
 800cc2c:	b127      	cbz	r7, 800cc38 <__gethex+0x334>
 800cc2e:	4639      	mov	r1, r7
 800cc30:	4620      	mov	r0, r4
 800cc32:	f000 fe3b 	bl	800d8ac <__any_on>
 800cc36:	4682      	mov	sl, r0
 800cc38:	117b      	asrs	r3, r7, #5
 800cc3a:	2101      	movs	r1, #1
 800cc3c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800cc40:	f007 071f 	and.w	r7, r7, #31
 800cc44:	fa01 f707 	lsl.w	r7, r1, r7
 800cc48:	421f      	tst	r7, r3
 800cc4a:	4629      	mov	r1, r5
 800cc4c:	4620      	mov	r0, r4
 800cc4e:	bf18      	it	ne
 800cc50:	f04a 0a02 	orrne.w	sl, sl, #2
 800cc54:	1b76      	subs	r6, r6, r5
 800cc56:	f7ff fded 	bl	800c834 <rshift>
 800cc5a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800cc5e:	2702      	movs	r7, #2
 800cc60:	f1ba 0f00 	cmp.w	sl, #0
 800cc64:	d048      	beq.n	800ccf8 <__gethex+0x3f4>
 800cc66:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cc6a:	2b02      	cmp	r3, #2
 800cc6c:	d015      	beq.n	800cc9a <__gethex+0x396>
 800cc6e:	2b03      	cmp	r3, #3
 800cc70:	d017      	beq.n	800cca2 <__gethex+0x39e>
 800cc72:	2b01      	cmp	r3, #1
 800cc74:	d109      	bne.n	800cc8a <__gethex+0x386>
 800cc76:	f01a 0f02 	tst.w	sl, #2
 800cc7a:	d006      	beq.n	800cc8a <__gethex+0x386>
 800cc7c:	f8d9 0000 	ldr.w	r0, [r9]
 800cc80:	ea4a 0a00 	orr.w	sl, sl, r0
 800cc84:	f01a 0f01 	tst.w	sl, #1
 800cc88:	d10e      	bne.n	800cca8 <__gethex+0x3a4>
 800cc8a:	f047 0710 	orr.w	r7, r7, #16
 800cc8e:	e033      	b.n	800ccf8 <__gethex+0x3f4>
 800cc90:	f04f 0a01 	mov.w	sl, #1
 800cc94:	e7d0      	b.n	800cc38 <__gethex+0x334>
 800cc96:	2701      	movs	r7, #1
 800cc98:	e7e2      	b.n	800cc60 <__gethex+0x35c>
 800cc9a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cc9c:	f1c3 0301 	rsb	r3, r3, #1
 800cca0:	9315      	str	r3, [sp, #84]	; 0x54
 800cca2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d0f0      	beq.n	800cc8a <__gethex+0x386>
 800cca8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ccac:	f104 0314 	add.w	r3, r4, #20
 800ccb0:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ccb4:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ccb8:	f04f 0c00 	mov.w	ip, #0
 800ccbc:	4618      	mov	r0, r3
 800ccbe:	f853 2b04 	ldr.w	r2, [r3], #4
 800ccc2:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ccc6:	d01c      	beq.n	800cd02 <__gethex+0x3fe>
 800ccc8:	3201      	adds	r2, #1
 800ccca:	6002      	str	r2, [r0, #0]
 800cccc:	2f02      	cmp	r7, #2
 800ccce:	f104 0314 	add.w	r3, r4, #20
 800ccd2:	d13f      	bne.n	800cd54 <__gethex+0x450>
 800ccd4:	f8d8 2000 	ldr.w	r2, [r8]
 800ccd8:	3a01      	subs	r2, #1
 800ccda:	42b2      	cmp	r2, r6
 800ccdc:	d10a      	bne.n	800ccf4 <__gethex+0x3f0>
 800ccde:	1171      	asrs	r1, r6, #5
 800cce0:	2201      	movs	r2, #1
 800cce2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800cce6:	f006 061f 	and.w	r6, r6, #31
 800ccea:	fa02 f606 	lsl.w	r6, r2, r6
 800ccee:	421e      	tst	r6, r3
 800ccf0:	bf18      	it	ne
 800ccf2:	4617      	movne	r7, r2
 800ccf4:	f047 0720 	orr.w	r7, r7, #32
 800ccf8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ccfa:	601c      	str	r4, [r3, #0]
 800ccfc:	9b04      	ldr	r3, [sp, #16]
 800ccfe:	601d      	str	r5, [r3, #0]
 800cd00:	e695      	b.n	800ca2e <__gethex+0x12a>
 800cd02:	4299      	cmp	r1, r3
 800cd04:	f843 cc04 	str.w	ip, [r3, #-4]
 800cd08:	d8d8      	bhi.n	800ccbc <__gethex+0x3b8>
 800cd0a:	68a3      	ldr	r3, [r4, #8]
 800cd0c:	459b      	cmp	fp, r3
 800cd0e:	db19      	blt.n	800cd44 <__gethex+0x440>
 800cd10:	6861      	ldr	r1, [r4, #4]
 800cd12:	ee18 0a10 	vmov	r0, s16
 800cd16:	3101      	adds	r1, #1
 800cd18:	f000 f928 	bl	800cf6c <_Balloc>
 800cd1c:	4681      	mov	r9, r0
 800cd1e:	b918      	cbnz	r0, 800cd28 <__gethex+0x424>
 800cd20:	4b1a      	ldr	r3, [pc, #104]	; (800cd8c <__gethex+0x488>)
 800cd22:	4602      	mov	r2, r0
 800cd24:	2184      	movs	r1, #132	; 0x84
 800cd26:	e6a8      	b.n	800ca7a <__gethex+0x176>
 800cd28:	6922      	ldr	r2, [r4, #16]
 800cd2a:	3202      	adds	r2, #2
 800cd2c:	f104 010c 	add.w	r1, r4, #12
 800cd30:	0092      	lsls	r2, r2, #2
 800cd32:	300c      	adds	r0, #12
 800cd34:	f000 f90c 	bl	800cf50 <memcpy>
 800cd38:	4621      	mov	r1, r4
 800cd3a:	ee18 0a10 	vmov	r0, s16
 800cd3e:	f000 f955 	bl	800cfec <_Bfree>
 800cd42:	464c      	mov	r4, r9
 800cd44:	6923      	ldr	r3, [r4, #16]
 800cd46:	1c5a      	adds	r2, r3, #1
 800cd48:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cd4c:	6122      	str	r2, [r4, #16]
 800cd4e:	2201      	movs	r2, #1
 800cd50:	615a      	str	r2, [r3, #20]
 800cd52:	e7bb      	b.n	800cccc <__gethex+0x3c8>
 800cd54:	6922      	ldr	r2, [r4, #16]
 800cd56:	455a      	cmp	r2, fp
 800cd58:	dd0b      	ble.n	800cd72 <__gethex+0x46e>
 800cd5a:	2101      	movs	r1, #1
 800cd5c:	4620      	mov	r0, r4
 800cd5e:	f7ff fd69 	bl	800c834 <rshift>
 800cd62:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cd66:	3501      	adds	r5, #1
 800cd68:	42ab      	cmp	r3, r5
 800cd6a:	f6ff aed0 	blt.w	800cb0e <__gethex+0x20a>
 800cd6e:	2701      	movs	r7, #1
 800cd70:	e7c0      	b.n	800ccf4 <__gethex+0x3f0>
 800cd72:	f016 061f 	ands.w	r6, r6, #31
 800cd76:	d0fa      	beq.n	800cd6e <__gethex+0x46a>
 800cd78:	4453      	add	r3, sl
 800cd7a:	f1c6 0620 	rsb	r6, r6, #32
 800cd7e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800cd82:	f000 f9e5 	bl	800d150 <__hi0bits>
 800cd86:	42b0      	cmp	r0, r6
 800cd88:	dbe7      	blt.n	800cd5a <__gethex+0x456>
 800cd8a:	e7f0      	b.n	800cd6e <__gethex+0x46a>
 800cd8c:	0800ec08 	.word	0x0800ec08

0800cd90 <L_shift>:
 800cd90:	f1c2 0208 	rsb	r2, r2, #8
 800cd94:	0092      	lsls	r2, r2, #2
 800cd96:	b570      	push	{r4, r5, r6, lr}
 800cd98:	f1c2 0620 	rsb	r6, r2, #32
 800cd9c:	6843      	ldr	r3, [r0, #4]
 800cd9e:	6804      	ldr	r4, [r0, #0]
 800cda0:	fa03 f506 	lsl.w	r5, r3, r6
 800cda4:	432c      	orrs	r4, r5
 800cda6:	40d3      	lsrs	r3, r2
 800cda8:	6004      	str	r4, [r0, #0]
 800cdaa:	f840 3f04 	str.w	r3, [r0, #4]!
 800cdae:	4288      	cmp	r0, r1
 800cdb0:	d3f4      	bcc.n	800cd9c <L_shift+0xc>
 800cdb2:	bd70      	pop	{r4, r5, r6, pc}

0800cdb4 <__match>:
 800cdb4:	b530      	push	{r4, r5, lr}
 800cdb6:	6803      	ldr	r3, [r0, #0]
 800cdb8:	3301      	adds	r3, #1
 800cdba:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cdbe:	b914      	cbnz	r4, 800cdc6 <__match+0x12>
 800cdc0:	6003      	str	r3, [r0, #0]
 800cdc2:	2001      	movs	r0, #1
 800cdc4:	bd30      	pop	{r4, r5, pc}
 800cdc6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cdca:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800cdce:	2d19      	cmp	r5, #25
 800cdd0:	bf98      	it	ls
 800cdd2:	3220      	addls	r2, #32
 800cdd4:	42a2      	cmp	r2, r4
 800cdd6:	d0f0      	beq.n	800cdba <__match+0x6>
 800cdd8:	2000      	movs	r0, #0
 800cdda:	e7f3      	b.n	800cdc4 <__match+0x10>

0800cddc <__hexnan>:
 800cddc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cde0:	680b      	ldr	r3, [r1, #0]
 800cde2:	115e      	asrs	r6, r3, #5
 800cde4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800cde8:	f013 031f 	ands.w	r3, r3, #31
 800cdec:	b087      	sub	sp, #28
 800cdee:	bf18      	it	ne
 800cdf0:	3604      	addne	r6, #4
 800cdf2:	2500      	movs	r5, #0
 800cdf4:	1f37      	subs	r7, r6, #4
 800cdf6:	4690      	mov	r8, r2
 800cdf8:	6802      	ldr	r2, [r0, #0]
 800cdfa:	9301      	str	r3, [sp, #4]
 800cdfc:	4682      	mov	sl, r0
 800cdfe:	f846 5c04 	str.w	r5, [r6, #-4]
 800ce02:	46b9      	mov	r9, r7
 800ce04:	463c      	mov	r4, r7
 800ce06:	9502      	str	r5, [sp, #8]
 800ce08:	46ab      	mov	fp, r5
 800ce0a:	7851      	ldrb	r1, [r2, #1]
 800ce0c:	1c53      	adds	r3, r2, #1
 800ce0e:	9303      	str	r3, [sp, #12]
 800ce10:	b341      	cbz	r1, 800ce64 <__hexnan+0x88>
 800ce12:	4608      	mov	r0, r1
 800ce14:	9205      	str	r2, [sp, #20]
 800ce16:	9104      	str	r1, [sp, #16]
 800ce18:	f7ff fd5e 	bl	800c8d8 <__hexdig_fun>
 800ce1c:	2800      	cmp	r0, #0
 800ce1e:	d14f      	bne.n	800cec0 <__hexnan+0xe4>
 800ce20:	9904      	ldr	r1, [sp, #16]
 800ce22:	9a05      	ldr	r2, [sp, #20]
 800ce24:	2920      	cmp	r1, #32
 800ce26:	d818      	bhi.n	800ce5a <__hexnan+0x7e>
 800ce28:	9b02      	ldr	r3, [sp, #8]
 800ce2a:	459b      	cmp	fp, r3
 800ce2c:	dd13      	ble.n	800ce56 <__hexnan+0x7a>
 800ce2e:	454c      	cmp	r4, r9
 800ce30:	d206      	bcs.n	800ce40 <__hexnan+0x64>
 800ce32:	2d07      	cmp	r5, #7
 800ce34:	dc04      	bgt.n	800ce40 <__hexnan+0x64>
 800ce36:	462a      	mov	r2, r5
 800ce38:	4649      	mov	r1, r9
 800ce3a:	4620      	mov	r0, r4
 800ce3c:	f7ff ffa8 	bl	800cd90 <L_shift>
 800ce40:	4544      	cmp	r4, r8
 800ce42:	d950      	bls.n	800cee6 <__hexnan+0x10a>
 800ce44:	2300      	movs	r3, #0
 800ce46:	f1a4 0904 	sub.w	r9, r4, #4
 800ce4a:	f844 3c04 	str.w	r3, [r4, #-4]
 800ce4e:	f8cd b008 	str.w	fp, [sp, #8]
 800ce52:	464c      	mov	r4, r9
 800ce54:	461d      	mov	r5, r3
 800ce56:	9a03      	ldr	r2, [sp, #12]
 800ce58:	e7d7      	b.n	800ce0a <__hexnan+0x2e>
 800ce5a:	2929      	cmp	r1, #41	; 0x29
 800ce5c:	d156      	bne.n	800cf0c <__hexnan+0x130>
 800ce5e:	3202      	adds	r2, #2
 800ce60:	f8ca 2000 	str.w	r2, [sl]
 800ce64:	f1bb 0f00 	cmp.w	fp, #0
 800ce68:	d050      	beq.n	800cf0c <__hexnan+0x130>
 800ce6a:	454c      	cmp	r4, r9
 800ce6c:	d206      	bcs.n	800ce7c <__hexnan+0xa0>
 800ce6e:	2d07      	cmp	r5, #7
 800ce70:	dc04      	bgt.n	800ce7c <__hexnan+0xa0>
 800ce72:	462a      	mov	r2, r5
 800ce74:	4649      	mov	r1, r9
 800ce76:	4620      	mov	r0, r4
 800ce78:	f7ff ff8a 	bl	800cd90 <L_shift>
 800ce7c:	4544      	cmp	r4, r8
 800ce7e:	d934      	bls.n	800ceea <__hexnan+0x10e>
 800ce80:	f1a8 0204 	sub.w	r2, r8, #4
 800ce84:	4623      	mov	r3, r4
 800ce86:	f853 1b04 	ldr.w	r1, [r3], #4
 800ce8a:	f842 1f04 	str.w	r1, [r2, #4]!
 800ce8e:	429f      	cmp	r7, r3
 800ce90:	d2f9      	bcs.n	800ce86 <__hexnan+0xaa>
 800ce92:	1b3b      	subs	r3, r7, r4
 800ce94:	f023 0303 	bic.w	r3, r3, #3
 800ce98:	3304      	adds	r3, #4
 800ce9a:	3401      	adds	r4, #1
 800ce9c:	3e03      	subs	r6, #3
 800ce9e:	42b4      	cmp	r4, r6
 800cea0:	bf88      	it	hi
 800cea2:	2304      	movhi	r3, #4
 800cea4:	4443      	add	r3, r8
 800cea6:	2200      	movs	r2, #0
 800cea8:	f843 2b04 	str.w	r2, [r3], #4
 800ceac:	429f      	cmp	r7, r3
 800ceae:	d2fb      	bcs.n	800cea8 <__hexnan+0xcc>
 800ceb0:	683b      	ldr	r3, [r7, #0]
 800ceb2:	b91b      	cbnz	r3, 800cebc <__hexnan+0xe0>
 800ceb4:	4547      	cmp	r7, r8
 800ceb6:	d127      	bne.n	800cf08 <__hexnan+0x12c>
 800ceb8:	2301      	movs	r3, #1
 800ceba:	603b      	str	r3, [r7, #0]
 800cebc:	2005      	movs	r0, #5
 800cebe:	e026      	b.n	800cf0e <__hexnan+0x132>
 800cec0:	3501      	adds	r5, #1
 800cec2:	2d08      	cmp	r5, #8
 800cec4:	f10b 0b01 	add.w	fp, fp, #1
 800cec8:	dd06      	ble.n	800ced8 <__hexnan+0xfc>
 800ceca:	4544      	cmp	r4, r8
 800cecc:	d9c3      	bls.n	800ce56 <__hexnan+0x7a>
 800cece:	2300      	movs	r3, #0
 800ced0:	f844 3c04 	str.w	r3, [r4, #-4]
 800ced4:	2501      	movs	r5, #1
 800ced6:	3c04      	subs	r4, #4
 800ced8:	6822      	ldr	r2, [r4, #0]
 800ceda:	f000 000f 	and.w	r0, r0, #15
 800cede:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800cee2:	6022      	str	r2, [r4, #0]
 800cee4:	e7b7      	b.n	800ce56 <__hexnan+0x7a>
 800cee6:	2508      	movs	r5, #8
 800cee8:	e7b5      	b.n	800ce56 <__hexnan+0x7a>
 800ceea:	9b01      	ldr	r3, [sp, #4]
 800ceec:	2b00      	cmp	r3, #0
 800ceee:	d0df      	beq.n	800ceb0 <__hexnan+0xd4>
 800cef0:	f04f 32ff 	mov.w	r2, #4294967295
 800cef4:	f1c3 0320 	rsb	r3, r3, #32
 800cef8:	fa22 f303 	lsr.w	r3, r2, r3
 800cefc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800cf00:	401a      	ands	r2, r3
 800cf02:	f846 2c04 	str.w	r2, [r6, #-4]
 800cf06:	e7d3      	b.n	800ceb0 <__hexnan+0xd4>
 800cf08:	3f04      	subs	r7, #4
 800cf0a:	e7d1      	b.n	800ceb0 <__hexnan+0xd4>
 800cf0c:	2004      	movs	r0, #4
 800cf0e:	b007      	add	sp, #28
 800cf10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cf14 <_localeconv_r>:
 800cf14:	4800      	ldr	r0, [pc, #0]	; (800cf18 <_localeconv_r+0x4>)
 800cf16:	4770      	bx	lr
 800cf18:	20000218 	.word	0x20000218

0800cf1c <malloc>:
 800cf1c:	4b02      	ldr	r3, [pc, #8]	; (800cf28 <malloc+0xc>)
 800cf1e:	4601      	mov	r1, r0
 800cf20:	6818      	ldr	r0, [r3, #0]
 800cf22:	f000 bd67 	b.w	800d9f4 <_malloc_r>
 800cf26:	bf00      	nop
 800cf28:	200000c0 	.word	0x200000c0

0800cf2c <__ascii_mbtowc>:
 800cf2c:	b082      	sub	sp, #8
 800cf2e:	b901      	cbnz	r1, 800cf32 <__ascii_mbtowc+0x6>
 800cf30:	a901      	add	r1, sp, #4
 800cf32:	b142      	cbz	r2, 800cf46 <__ascii_mbtowc+0x1a>
 800cf34:	b14b      	cbz	r3, 800cf4a <__ascii_mbtowc+0x1e>
 800cf36:	7813      	ldrb	r3, [r2, #0]
 800cf38:	600b      	str	r3, [r1, #0]
 800cf3a:	7812      	ldrb	r2, [r2, #0]
 800cf3c:	1e10      	subs	r0, r2, #0
 800cf3e:	bf18      	it	ne
 800cf40:	2001      	movne	r0, #1
 800cf42:	b002      	add	sp, #8
 800cf44:	4770      	bx	lr
 800cf46:	4610      	mov	r0, r2
 800cf48:	e7fb      	b.n	800cf42 <__ascii_mbtowc+0x16>
 800cf4a:	f06f 0001 	mvn.w	r0, #1
 800cf4e:	e7f8      	b.n	800cf42 <__ascii_mbtowc+0x16>

0800cf50 <memcpy>:
 800cf50:	440a      	add	r2, r1
 800cf52:	4291      	cmp	r1, r2
 800cf54:	f100 33ff 	add.w	r3, r0, #4294967295
 800cf58:	d100      	bne.n	800cf5c <memcpy+0xc>
 800cf5a:	4770      	bx	lr
 800cf5c:	b510      	push	{r4, lr}
 800cf5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cf62:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cf66:	4291      	cmp	r1, r2
 800cf68:	d1f9      	bne.n	800cf5e <memcpy+0xe>
 800cf6a:	bd10      	pop	{r4, pc}

0800cf6c <_Balloc>:
 800cf6c:	b570      	push	{r4, r5, r6, lr}
 800cf6e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800cf70:	4604      	mov	r4, r0
 800cf72:	460d      	mov	r5, r1
 800cf74:	b976      	cbnz	r6, 800cf94 <_Balloc+0x28>
 800cf76:	2010      	movs	r0, #16
 800cf78:	f7ff ffd0 	bl	800cf1c <malloc>
 800cf7c:	4602      	mov	r2, r0
 800cf7e:	6260      	str	r0, [r4, #36]	; 0x24
 800cf80:	b920      	cbnz	r0, 800cf8c <_Balloc+0x20>
 800cf82:	4b18      	ldr	r3, [pc, #96]	; (800cfe4 <_Balloc+0x78>)
 800cf84:	4818      	ldr	r0, [pc, #96]	; (800cfe8 <_Balloc+0x7c>)
 800cf86:	2166      	movs	r1, #102	; 0x66
 800cf88:	f000 ff40 	bl	800de0c <__assert_func>
 800cf8c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cf90:	6006      	str	r6, [r0, #0]
 800cf92:	60c6      	str	r6, [r0, #12]
 800cf94:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800cf96:	68f3      	ldr	r3, [r6, #12]
 800cf98:	b183      	cbz	r3, 800cfbc <_Balloc+0x50>
 800cf9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cf9c:	68db      	ldr	r3, [r3, #12]
 800cf9e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cfa2:	b9b8      	cbnz	r0, 800cfd4 <_Balloc+0x68>
 800cfa4:	2101      	movs	r1, #1
 800cfa6:	fa01 f605 	lsl.w	r6, r1, r5
 800cfaa:	1d72      	adds	r2, r6, #5
 800cfac:	0092      	lsls	r2, r2, #2
 800cfae:	4620      	mov	r0, r4
 800cfb0:	f000 fc9d 	bl	800d8ee <_calloc_r>
 800cfb4:	b160      	cbz	r0, 800cfd0 <_Balloc+0x64>
 800cfb6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cfba:	e00e      	b.n	800cfda <_Balloc+0x6e>
 800cfbc:	2221      	movs	r2, #33	; 0x21
 800cfbe:	2104      	movs	r1, #4
 800cfc0:	4620      	mov	r0, r4
 800cfc2:	f000 fc94 	bl	800d8ee <_calloc_r>
 800cfc6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cfc8:	60f0      	str	r0, [r6, #12]
 800cfca:	68db      	ldr	r3, [r3, #12]
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	d1e4      	bne.n	800cf9a <_Balloc+0x2e>
 800cfd0:	2000      	movs	r0, #0
 800cfd2:	bd70      	pop	{r4, r5, r6, pc}
 800cfd4:	6802      	ldr	r2, [r0, #0]
 800cfd6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cfda:	2300      	movs	r3, #0
 800cfdc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cfe0:	e7f7      	b.n	800cfd2 <_Balloc+0x66>
 800cfe2:	bf00      	nop
 800cfe4:	0800eb96 	.word	0x0800eb96
 800cfe8:	0800ec94 	.word	0x0800ec94

0800cfec <_Bfree>:
 800cfec:	b570      	push	{r4, r5, r6, lr}
 800cfee:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800cff0:	4605      	mov	r5, r0
 800cff2:	460c      	mov	r4, r1
 800cff4:	b976      	cbnz	r6, 800d014 <_Bfree+0x28>
 800cff6:	2010      	movs	r0, #16
 800cff8:	f7ff ff90 	bl	800cf1c <malloc>
 800cffc:	4602      	mov	r2, r0
 800cffe:	6268      	str	r0, [r5, #36]	; 0x24
 800d000:	b920      	cbnz	r0, 800d00c <_Bfree+0x20>
 800d002:	4b09      	ldr	r3, [pc, #36]	; (800d028 <_Bfree+0x3c>)
 800d004:	4809      	ldr	r0, [pc, #36]	; (800d02c <_Bfree+0x40>)
 800d006:	218a      	movs	r1, #138	; 0x8a
 800d008:	f000 ff00 	bl	800de0c <__assert_func>
 800d00c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d010:	6006      	str	r6, [r0, #0]
 800d012:	60c6      	str	r6, [r0, #12]
 800d014:	b13c      	cbz	r4, 800d026 <_Bfree+0x3a>
 800d016:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d018:	6862      	ldr	r2, [r4, #4]
 800d01a:	68db      	ldr	r3, [r3, #12]
 800d01c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d020:	6021      	str	r1, [r4, #0]
 800d022:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d026:	bd70      	pop	{r4, r5, r6, pc}
 800d028:	0800eb96 	.word	0x0800eb96
 800d02c:	0800ec94 	.word	0x0800ec94

0800d030 <__multadd>:
 800d030:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d034:	690d      	ldr	r5, [r1, #16]
 800d036:	4607      	mov	r7, r0
 800d038:	460c      	mov	r4, r1
 800d03a:	461e      	mov	r6, r3
 800d03c:	f101 0c14 	add.w	ip, r1, #20
 800d040:	2000      	movs	r0, #0
 800d042:	f8dc 3000 	ldr.w	r3, [ip]
 800d046:	b299      	uxth	r1, r3
 800d048:	fb02 6101 	mla	r1, r2, r1, r6
 800d04c:	0c1e      	lsrs	r6, r3, #16
 800d04e:	0c0b      	lsrs	r3, r1, #16
 800d050:	fb02 3306 	mla	r3, r2, r6, r3
 800d054:	b289      	uxth	r1, r1
 800d056:	3001      	adds	r0, #1
 800d058:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d05c:	4285      	cmp	r5, r0
 800d05e:	f84c 1b04 	str.w	r1, [ip], #4
 800d062:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d066:	dcec      	bgt.n	800d042 <__multadd+0x12>
 800d068:	b30e      	cbz	r6, 800d0ae <__multadd+0x7e>
 800d06a:	68a3      	ldr	r3, [r4, #8]
 800d06c:	42ab      	cmp	r3, r5
 800d06e:	dc19      	bgt.n	800d0a4 <__multadd+0x74>
 800d070:	6861      	ldr	r1, [r4, #4]
 800d072:	4638      	mov	r0, r7
 800d074:	3101      	adds	r1, #1
 800d076:	f7ff ff79 	bl	800cf6c <_Balloc>
 800d07a:	4680      	mov	r8, r0
 800d07c:	b928      	cbnz	r0, 800d08a <__multadd+0x5a>
 800d07e:	4602      	mov	r2, r0
 800d080:	4b0c      	ldr	r3, [pc, #48]	; (800d0b4 <__multadd+0x84>)
 800d082:	480d      	ldr	r0, [pc, #52]	; (800d0b8 <__multadd+0x88>)
 800d084:	21b5      	movs	r1, #181	; 0xb5
 800d086:	f000 fec1 	bl	800de0c <__assert_func>
 800d08a:	6922      	ldr	r2, [r4, #16]
 800d08c:	3202      	adds	r2, #2
 800d08e:	f104 010c 	add.w	r1, r4, #12
 800d092:	0092      	lsls	r2, r2, #2
 800d094:	300c      	adds	r0, #12
 800d096:	f7ff ff5b 	bl	800cf50 <memcpy>
 800d09a:	4621      	mov	r1, r4
 800d09c:	4638      	mov	r0, r7
 800d09e:	f7ff ffa5 	bl	800cfec <_Bfree>
 800d0a2:	4644      	mov	r4, r8
 800d0a4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d0a8:	3501      	adds	r5, #1
 800d0aa:	615e      	str	r6, [r3, #20]
 800d0ac:	6125      	str	r5, [r4, #16]
 800d0ae:	4620      	mov	r0, r4
 800d0b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d0b4:	0800ec08 	.word	0x0800ec08
 800d0b8:	0800ec94 	.word	0x0800ec94

0800d0bc <__s2b>:
 800d0bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d0c0:	460c      	mov	r4, r1
 800d0c2:	4615      	mov	r5, r2
 800d0c4:	461f      	mov	r7, r3
 800d0c6:	2209      	movs	r2, #9
 800d0c8:	3308      	adds	r3, #8
 800d0ca:	4606      	mov	r6, r0
 800d0cc:	fb93 f3f2 	sdiv	r3, r3, r2
 800d0d0:	2100      	movs	r1, #0
 800d0d2:	2201      	movs	r2, #1
 800d0d4:	429a      	cmp	r2, r3
 800d0d6:	db09      	blt.n	800d0ec <__s2b+0x30>
 800d0d8:	4630      	mov	r0, r6
 800d0da:	f7ff ff47 	bl	800cf6c <_Balloc>
 800d0de:	b940      	cbnz	r0, 800d0f2 <__s2b+0x36>
 800d0e0:	4602      	mov	r2, r0
 800d0e2:	4b19      	ldr	r3, [pc, #100]	; (800d148 <__s2b+0x8c>)
 800d0e4:	4819      	ldr	r0, [pc, #100]	; (800d14c <__s2b+0x90>)
 800d0e6:	21ce      	movs	r1, #206	; 0xce
 800d0e8:	f000 fe90 	bl	800de0c <__assert_func>
 800d0ec:	0052      	lsls	r2, r2, #1
 800d0ee:	3101      	adds	r1, #1
 800d0f0:	e7f0      	b.n	800d0d4 <__s2b+0x18>
 800d0f2:	9b08      	ldr	r3, [sp, #32]
 800d0f4:	6143      	str	r3, [r0, #20]
 800d0f6:	2d09      	cmp	r5, #9
 800d0f8:	f04f 0301 	mov.w	r3, #1
 800d0fc:	6103      	str	r3, [r0, #16]
 800d0fe:	dd16      	ble.n	800d12e <__s2b+0x72>
 800d100:	f104 0909 	add.w	r9, r4, #9
 800d104:	46c8      	mov	r8, r9
 800d106:	442c      	add	r4, r5
 800d108:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d10c:	4601      	mov	r1, r0
 800d10e:	3b30      	subs	r3, #48	; 0x30
 800d110:	220a      	movs	r2, #10
 800d112:	4630      	mov	r0, r6
 800d114:	f7ff ff8c 	bl	800d030 <__multadd>
 800d118:	45a0      	cmp	r8, r4
 800d11a:	d1f5      	bne.n	800d108 <__s2b+0x4c>
 800d11c:	f1a5 0408 	sub.w	r4, r5, #8
 800d120:	444c      	add	r4, r9
 800d122:	1b2d      	subs	r5, r5, r4
 800d124:	1963      	adds	r3, r4, r5
 800d126:	42bb      	cmp	r3, r7
 800d128:	db04      	blt.n	800d134 <__s2b+0x78>
 800d12a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d12e:	340a      	adds	r4, #10
 800d130:	2509      	movs	r5, #9
 800d132:	e7f6      	b.n	800d122 <__s2b+0x66>
 800d134:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d138:	4601      	mov	r1, r0
 800d13a:	3b30      	subs	r3, #48	; 0x30
 800d13c:	220a      	movs	r2, #10
 800d13e:	4630      	mov	r0, r6
 800d140:	f7ff ff76 	bl	800d030 <__multadd>
 800d144:	e7ee      	b.n	800d124 <__s2b+0x68>
 800d146:	bf00      	nop
 800d148:	0800ec08 	.word	0x0800ec08
 800d14c:	0800ec94 	.word	0x0800ec94

0800d150 <__hi0bits>:
 800d150:	0c03      	lsrs	r3, r0, #16
 800d152:	041b      	lsls	r3, r3, #16
 800d154:	b9d3      	cbnz	r3, 800d18c <__hi0bits+0x3c>
 800d156:	0400      	lsls	r0, r0, #16
 800d158:	2310      	movs	r3, #16
 800d15a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d15e:	bf04      	itt	eq
 800d160:	0200      	lsleq	r0, r0, #8
 800d162:	3308      	addeq	r3, #8
 800d164:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d168:	bf04      	itt	eq
 800d16a:	0100      	lsleq	r0, r0, #4
 800d16c:	3304      	addeq	r3, #4
 800d16e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d172:	bf04      	itt	eq
 800d174:	0080      	lsleq	r0, r0, #2
 800d176:	3302      	addeq	r3, #2
 800d178:	2800      	cmp	r0, #0
 800d17a:	db05      	blt.n	800d188 <__hi0bits+0x38>
 800d17c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d180:	f103 0301 	add.w	r3, r3, #1
 800d184:	bf08      	it	eq
 800d186:	2320      	moveq	r3, #32
 800d188:	4618      	mov	r0, r3
 800d18a:	4770      	bx	lr
 800d18c:	2300      	movs	r3, #0
 800d18e:	e7e4      	b.n	800d15a <__hi0bits+0xa>

0800d190 <__lo0bits>:
 800d190:	6803      	ldr	r3, [r0, #0]
 800d192:	f013 0207 	ands.w	r2, r3, #7
 800d196:	4601      	mov	r1, r0
 800d198:	d00b      	beq.n	800d1b2 <__lo0bits+0x22>
 800d19a:	07da      	lsls	r2, r3, #31
 800d19c:	d423      	bmi.n	800d1e6 <__lo0bits+0x56>
 800d19e:	0798      	lsls	r0, r3, #30
 800d1a0:	bf49      	itett	mi
 800d1a2:	085b      	lsrmi	r3, r3, #1
 800d1a4:	089b      	lsrpl	r3, r3, #2
 800d1a6:	2001      	movmi	r0, #1
 800d1a8:	600b      	strmi	r3, [r1, #0]
 800d1aa:	bf5c      	itt	pl
 800d1ac:	600b      	strpl	r3, [r1, #0]
 800d1ae:	2002      	movpl	r0, #2
 800d1b0:	4770      	bx	lr
 800d1b2:	b298      	uxth	r0, r3
 800d1b4:	b9a8      	cbnz	r0, 800d1e2 <__lo0bits+0x52>
 800d1b6:	0c1b      	lsrs	r3, r3, #16
 800d1b8:	2010      	movs	r0, #16
 800d1ba:	b2da      	uxtb	r2, r3
 800d1bc:	b90a      	cbnz	r2, 800d1c2 <__lo0bits+0x32>
 800d1be:	3008      	adds	r0, #8
 800d1c0:	0a1b      	lsrs	r3, r3, #8
 800d1c2:	071a      	lsls	r2, r3, #28
 800d1c4:	bf04      	itt	eq
 800d1c6:	091b      	lsreq	r3, r3, #4
 800d1c8:	3004      	addeq	r0, #4
 800d1ca:	079a      	lsls	r2, r3, #30
 800d1cc:	bf04      	itt	eq
 800d1ce:	089b      	lsreq	r3, r3, #2
 800d1d0:	3002      	addeq	r0, #2
 800d1d2:	07da      	lsls	r2, r3, #31
 800d1d4:	d403      	bmi.n	800d1de <__lo0bits+0x4e>
 800d1d6:	085b      	lsrs	r3, r3, #1
 800d1d8:	f100 0001 	add.w	r0, r0, #1
 800d1dc:	d005      	beq.n	800d1ea <__lo0bits+0x5a>
 800d1de:	600b      	str	r3, [r1, #0]
 800d1e0:	4770      	bx	lr
 800d1e2:	4610      	mov	r0, r2
 800d1e4:	e7e9      	b.n	800d1ba <__lo0bits+0x2a>
 800d1e6:	2000      	movs	r0, #0
 800d1e8:	4770      	bx	lr
 800d1ea:	2020      	movs	r0, #32
 800d1ec:	4770      	bx	lr
	...

0800d1f0 <__i2b>:
 800d1f0:	b510      	push	{r4, lr}
 800d1f2:	460c      	mov	r4, r1
 800d1f4:	2101      	movs	r1, #1
 800d1f6:	f7ff feb9 	bl	800cf6c <_Balloc>
 800d1fa:	4602      	mov	r2, r0
 800d1fc:	b928      	cbnz	r0, 800d20a <__i2b+0x1a>
 800d1fe:	4b05      	ldr	r3, [pc, #20]	; (800d214 <__i2b+0x24>)
 800d200:	4805      	ldr	r0, [pc, #20]	; (800d218 <__i2b+0x28>)
 800d202:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800d206:	f000 fe01 	bl	800de0c <__assert_func>
 800d20a:	2301      	movs	r3, #1
 800d20c:	6144      	str	r4, [r0, #20]
 800d20e:	6103      	str	r3, [r0, #16]
 800d210:	bd10      	pop	{r4, pc}
 800d212:	bf00      	nop
 800d214:	0800ec08 	.word	0x0800ec08
 800d218:	0800ec94 	.word	0x0800ec94

0800d21c <__multiply>:
 800d21c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d220:	4691      	mov	r9, r2
 800d222:	690a      	ldr	r2, [r1, #16]
 800d224:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d228:	429a      	cmp	r2, r3
 800d22a:	bfb8      	it	lt
 800d22c:	460b      	movlt	r3, r1
 800d22e:	460c      	mov	r4, r1
 800d230:	bfbc      	itt	lt
 800d232:	464c      	movlt	r4, r9
 800d234:	4699      	movlt	r9, r3
 800d236:	6927      	ldr	r7, [r4, #16]
 800d238:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d23c:	68a3      	ldr	r3, [r4, #8]
 800d23e:	6861      	ldr	r1, [r4, #4]
 800d240:	eb07 060a 	add.w	r6, r7, sl
 800d244:	42b3      	cmp	r3, r6
 800d246:	b085      	sub	sp, #20
 800d248:	bfb8      	it	lt
 800d24a:	3101      	addlt	r1, #1
 800d24c:	f7ff fe8e 	bl	800cf6c <_Balloc>
 800d250:	b930      	cbnz	r0, 800d260 <__multiply+0x44>
 800d252:	4602      	mov	r2, r0
 800d254:	4b44      	ldr	r3, [pc, #272]	; (800d368 <__multiply+0x14c>)
 800d256:	4845      	ldr	r0, [pc, #276]	; (800d36c <__multiply+0x150>)
 800d258:	f240 115d 	movw	r1, #349	; 0x15d
 800d25c:	f000 fdd6 	bl	800de0c <__assert_func>
 800d260:	f100 0514 	add.w	r5, r0, #20
 800d264:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d268:	462b      	mov	r3, r5
 800d26a:	2200      	movs	r2, #0
 800d26c:	4543      	cmp	r3, r8
 800d26e:	d321      	bcc.n	800d2b4 <__multiply+0x98>
 800d270:	f104 0314 	add.w	r3, r4, #20
 800d274:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d278:	f109 0314 	add.w	r3, r9, #20
 800d27c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d280:	9202      	str	r2, [sp, #8]
 800d282:	1b3a      	subs	r2, r7, r4
 800d284:	3a15      	subs	r2, #21
 800d286:	f022 0203 	bic.w	r2, r2, #3
 800d28a:	3204      	adds	r2, #4
 800d28c:	f104 0115 	add.w	r1, r4, #21
 800d290:	428f      	cmp	r7, r1
 800d292:	bf38      	it	cc
 800d294:	2204      	movcc	r2, #4
 800d296:	9201      	str	r2, [sp, #4]
 800d298:	9a02      	ldr	r2, [sp, #8]
 800d29a:	9303      	str	r3, [sp, #12]
 800d29c:	429a      	cmp	r2, r3
 800d29e:	d80c      	bhi.n	800d2ba <__multiply+0x9e>
 800d2a0:	2e00      	cmp	r6, #0
 800d2a2:	dd03      	ble.n	800d2ac <__multiply+0x90>
 800d2a4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d05a      	beq.n	800d362 <__multiply+0x146>
 800d2ac:	6106      	str	r6, [r0, #16]
 800d2ae:	b005      	add	sp, #20
 800d2b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2b4:	f843 2b04 	str.w	r2, [r3], #4
 800d2b8:	e7d8      	b.n	800d26c <__multiply+0x50>
 800d2ba:	f8b3 a000 	ldrh.w	sl, [r3]
 800d2be:	f1ba 0f00 	cmp.w	sl, #0
 800d2c2:	d024      	beq.n	800d30e <__multiply+0xf2>
 800d2c4:	f104 0e14 	add.w	lr, r4, #20
 800d2c8:	46a9      	mov	r9, r5
 800d2ca:	f04f 0c00 	mov.w	ip, #0
 800d2ce:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d2d2:	f8d9 1000 	ldr.w	r1, [r9]
 800d2d6:	fa1f fb82 	uxth.w	fp, r2
 800d2da:	b289      	uxth	r1, r1
 800d2dc:	fb0a 110b 	mla	r1, sl, fp, r1
 800d2e0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800d2e4:	f8d9 2000 	ldr.w	r2, [r9]
 800d2e8:	4461      	add	r1, ip
 800d2ea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d2ee:	fb0a c20b 	mla	r2, sl, fp, ip
 800d2f2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d2f6:	b289      	uxth	r1, r1
 800d2f8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d2fc:	4577      	cmp	r7, lr
 800d2fe:	f849 1b04 	str.w	r1, [r9], #4
 800d302:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d306:	d8e2      	bhi.n	800d2ce <__multiply+0xb2>
 800d308:	9a01      	ldr	r2, [sp, #4]
 800d30a:	f845 c002 	str.w	ip, [r5, r2]
 800d30e:	9a03      	ldr	r2, [sp, #12]
 800d310:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d314:	3304      	adds	r3, #4
 800d316:	f1b9 0f00 	cmp.w	r9, #0
 800d31a:	d020      	beq.n	800d35e <__multiply+0x142>
 800d31c:	6829      	ldr	r1, [r5, #0]
 800d31e:	f104 0c14 	add.w	ip, r4, #20
 800d322:	46ae      	mov	lr, r5
 800d324:	f04f 0a00 	mov.w	sl, #0
 800d328:	f8bc b000 	ldrh.w	fp, [ip]
 800d32c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d330:	fb09 220b 	mla	r2, r9, fp, r2
 800d334:	4492      	add	sl, r2
 800d336:	b289      	uxth	r1, r1
 800d338:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800d33c:	f84e 1b04 	str.w	r1, [lr], #4
 800d340:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d344:	f8be 1000 	ldrh.w	r1, [lr]
 800d348:	0c12      	lsrs	r2, r2, #16
 800d34a:	fb09 1102 	mla	r1, r9, r2, r1
 800d34e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800d352:	4567      	cmp	r7, ip
 800d354:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d358:	d8e6      	bhi.n	800d328 <__multiply+0x10c>
 800d35a:	9a01      	ldr	r2, [sp, #4]
 800d35c:	50a9      	str	r1, [r5, r2]
 800d35e:	3504      	adds	r5, #4
 800d360:	e79a      	b.n	800d298 <__multiply+0x7c>
 800d362:	3e01      	subs	r6, #1
 800d364:	e79c      	b.n	800d2a0 <__multiply+0x84>
 800d366:	bf00      	nop
 800d368:	0800ec08 	.word	0x0800ec08
 800d36c:	0800ec94 	.word	0x0800ec94

0800d370 <__pow5mult>:
 800d370:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d374:	4615      	mov	r5, r2
 800d376:	f012 0203 	ands.w	r2, r2, #3
 800d37a:	4606      	mov	r6, r0
 800d37c:	460f      	mov	r7, r1
 800d37e:	d007      	beq.n	800d390 <__pow5mult+0x20>
 800d380:	4c25      	ldr	r4, [pc, #148]	; (800d418 <__pow5mult+0xa8>)
 800d382:	3a01      	subs	r2, #1
 800d384:	2300      	movs	r3, #0
 800d386:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d38a:	f7ff fe51 	bl	800d030 <__multadd>
 800d38e:	4607      	mov	r7, r0
 800d390:	10ad      	asrs	r5, r5, #2
 800d392:	d03d      	beq.n	800d410 <__pow5mult+0xa0>
 800d394:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d396:	b97c      	cbnz	r4, 800d3b8 <__pow5mult+0x48>
 800d398:	2010      	movs	r0, #16
 800d39a:	f7ff fdbf 	bl	800cf1c <malloc>
 800d39e:	4602      	mov	r2, r0
 800d3a0:	6270      	str	r0, [r6, #36]	; 0x24
 800d3a2:	b928      	cbnz	r0, 800d3b0 <__pow5mult+0x40>
 800d3a4:	4b1d      	ldr	r3, [pc, #116]	; (800d41c <__pow5mult+0xac>)
 800d3a6:	481e      	ldr	r0, [pc, #120]	; (800d420 <__pow5mult+0xb0>)
 800d3a8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800d3ac:	f000 fd2e 	bl	800de0c <__assert_func>
 800d3b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d3b4:	6004      	str	r4, [r0, #0]
 800d3b6:	60c4      	str	r4, [r0, #12]
 800d3b8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d3bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d3c0:	b94c      	cbnz	r4, 800d3d6 <__pow5mult+0x66>
 800d3c2:	f240 2171 	movw	r1, #625	; 0x271
 800d3c6:	4630      	mov	r0, r6
 800d3c8:	f7ff ff12 	bl	800d1f0 <__i2b>
 800d3cc:	2300      	movs	r3, #0
 800d3ce:	f8c8 0008 	str.w	r0, [r8, #8]
 800d3d2:	4604      	mov	r4, r0
 800d3d4:	6003      	str	r3, [r0, #0]
 800d3d6:	f04f 0900 	mov.w	r9, #0
 800d3da:	07eb      	lsls	r3, r5, #31
 800d3dc:	d50a      	bpl.n	800d3f4 <__pow5mult+0x84>
 800d3de:	4639      	mov	r1, r7
 800d3e0:	4622      	mov	r2, r4
 800d3e2:	4630      	mov	r0, r6
 800d3e4:	f7ff ff1a 	bl	800d21c <__multiply>
 800d3e8:	4639      	mov	r1, r7
 800d3ea:	4680      	mov	r8, r0
 800d3ec:	4630      	mov	r0, r6
 800d3ee:	f7ff fdfd 	bl	800cfec <_Bfree>
 800d3f2:	4647      	mov	r7, r8
 800d3f4:	106d      	asrs	r5, r5, #1
 800d3f6:	d00b      	beq.n	800d410 <__pow5mult+0xa0>
 800d3f8:	6820      	ldr	r0, [r4, #0]
 800d3fa:	b938      	cbnz	r0, 800d40c <__pow5mult+0x9c>
 800d3fc:	4622      	mov	r2, r4
 800d3fe:	4621      	mov	r1, r4
 800d400:	4630      	mov	r0, r6
 800d402:	f7ff ff0b 	bl	800d21c <__multiply>
 800d406:	6020      	str	r0, [r4, #0]
 800d408:	f8c0 9000 	str.w	r9, [r0]
 800d40c:	4604      	mov	r4, r0
 800d40e:	e7e4      	b.n	800d3da <__pow5mult+0x6a>
 800d410:	4638      	mov	r0, r7
 800d412:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d416:	bf00      	nop
 800d418:	0800ede0 	.word	0x0800ede0
 800d41c:	0800eb96 	.word	0x0800eb96
 800d420:	0800ec94 	.word	0x0800ec94

0800d424 <__lshift>:
 800d424:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d428:	460c      	mov	r4, r1
 800d42a:	6849      	ldr	r1, [r1, #4]
 800d42c:	6923      	ldr	r3, [r4, #16]
 800d42e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d432:	68a3      	ldr	r3, [r4, #8]
 800d434:	4607      	mov	r7, r0
 800d436:	4691      	mov	r9, r2
 800d438:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d43c:	f108 0601 	add.w	r6, r8, #1
 800d440:	42b3      	cmp	r3, r6
 800d442:	db0b      	blt.n	800d45c <__lshift+0x38>
 800d444:	4638      	mov	r0, r7
 800d446:	f7ff fd91 	bl	800cf6c <_Balloc>
 800d44a:	4605      	mov	r5, r0
 800d44c:	b948      	cbnz	r0, 800d462 <__lshift+0x3e>
 800d44e:	4602      	mov	r2, r0
 800d450:	4b2a      	ldr	r3, [pc, #168]	; (800d4fc <__lshift+0xd8>)
 800d452:	482b      	ldr	r0, [pc, #172]	; (800d500 <__lshift+0xdc>)
 800d454:	f240 11d9 	movw	r1, #473	; 0x1d9
 800d458:	f000 fcd8 	bl	800de0c <__assert_func>
 800d45c:	3101      	adds	r1, #1
 800d45e:	005b      	lsls	r3, r3, #1
 800d460:	e7ee      	b.n	800d440 <__lshift+0x1c>
 800d462:	2300      	movs	r3, #0
 800d464:	f100 0114 	add.w	r1, r0, #20
 800d468:	f100 0210 	add.w	r2, r0, #16
 800d46c:	4618      	mov	r0, r3
 800d46e:	4553      	cmp	r3, sl
 800d470:	db37      	blt.n	800d4e2 <__lshift+0xbe>
 800d472:	6920      	ldr	r0, [r4, #16]
 800d474:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d478:	f104 0314 	add.w	r3, r4, #20
 800d47c:	f019 091f 	ands.w	r9, r9, #31
 800d480:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d484:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800d488:	d02f      	beq.n	800d4ea <__lshift+0xc6>
 800d48a:	f1c9 0e20 	rsb	lr, r9, #32
 800d48e:	468a      	mov	sl, r1
 800d490:	f04f 0c00 	mov.w	ip, #0
 800d494:	681a      	ldr	r2, [r3, #0]
 800d496:	fa02 f209 	lsl.w	r2, r2, r9
 800d49a:	ea42 020c 	orr.w	r2, r2, ip
 800d49e:	f84a 2b04 	str.w	r2, [sl], #4
 800d4a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d4a6:	4298      	cmp	r0, r3
 800d4a8:	fa22 fc0e 	lsr.w	ip, r2, lr
 800d4ac:	d8f2      	bhi.n	800d494 <__lshift+0x70>
 800d4ae:	1b03      	subs	r3, r0, r4
 800d4b0:	3b15      	subs	r3, #21
 800d4b2:	f023 0303 	bic.w	r3, r3, #3
 800d4b6:	3304      	adds	r3, #4
 800d4b8:	f104 0215 	add.w	r2, r4, #21
 800d4bc:	4290      	cmp	r0, r2
 800d4be:	bf38      	it	cc
 800d4c0:	2304      	movcc	r3, #4
 800d4c2:	f841 c003 	str.w	ip, [r1, r3]
 800d4c6:	f1bc 0f00 	cmp.w	ip, #0
 800d4ca:	d001      	beq.n	800d4d0 <__lshift+0xac>
 800d4cc:	f108 0602 	add.w	r6, r8, #2
 800d4d0:	3e01      	subs	r6, #1
 800d4d2:	4638      	mov	r0, r7
 800d4d4:	612e      	str	r6, [r5, #16]
 800d4d6:	4621      	mov	r1, r4
 800d4d8:	f7ff fd88 	bl	800cfec <_Bfree>
 800d4dc:	4628      	mov	r0, r5
 800d4de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d4e2:	f842 0f04 	str.w	r0, [r2, #4]!
 800d4e6:	3301      	adds	r3, #1
 800d4e8:	e7c1      	b.n	800d46e <__lshift+0x4a>
 800d4ea:	3904      	subs	r1, #4
 800d4ec:	f853 2b04 	ldr.w	r2, [r3], #4
 800d4f0:	f841 2f04 	str.w	r2, [r1, #4]!
 800d4f4:	4298      	cmp	r0, r3
 800d4f6:	d8f9      	bhi.n	800d4ec <__lshift+0xc8>
 800d4f8:	e7ea      	b.n	800d4d0 <__lshift+0xac>
 800d4fa:	bf00      	nop
 800d4fc:	0800ec08 	.word	0x0800ec08
 800d500:	0800ec94 	.word	0x0800ec94

0800d504 <__mcmp>:
 800d504:	b530      	push	{r4, r5, lr}
 800d506:	6902      	ldr	r2, [r0, #16]
 800d508:	690c      	ldr	r4, [r1, #16]
 800d50a:	1b12      	subs	r2, r2, r4
 800d50c:	d10e      	bne.n	800d52c <__mcmp+0x28>
 800d50e:	f100 0314 	add.w	r3, r0, #20
 800d512:	3114      	adds	r1, #20
 800d514:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d518:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d51c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d520:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d524:	42a5      	cmp	r5, r4
 800d526:	d003      	beq.n	800d530 <__mcmp+0x2c>
 800d528:	d305      	bcc.n	800d536 <__mcmp+0x32>
 800d52a:	2201      	movs	r2, #1
 800d52c:	4610      	mov	r0, r2
 800d52e:	bd30      	pop	{r4, r5, pc}
 800d530:	4283      	cmp	r3, r0
 800d532:	d3f3      	bcc.n	800d51c <__mcmp+0x18>
 800d534:	e7fa      	b.n	800d52c <__mcmp+0x28>
 800d536:	f04f 32ff 	mov.w	r2, #4294967295
 800d53a:	e7f7      	b.n	800d52c <__mcmp+0x28>

0800d53c <__mdiff>:
 800d53c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d540:	460c      	mov	r4, r1
 800d542:	4606      	mov	r6, r0
 800d544:	4611      	mov	r1, r2
 800d546:	4620      	mov	r0, r4
 800d548:	4690      	mov	r8, r2
 800d54a:	f7ff ffdb 	bl	800d504 <__mcmp>
 800d54e:	1e05      	subs	r5, r0, #0
 800d550:	d110      	bne.n	800d574 <__mdiff+0x38>
 800d552:	4629      	mov	r1, r5
 800d554:	4630      	mov	r0, r6
 800d556:	f7ff fd09 	bl	800cf6c <_Balloc>
 800d55a:	b930      	cbnz	r0, 800d56a <__mdiff+0x2e>
 800d55c:	4b3a      	ldr	r3, [pc, #232]	; (800d648 <__mdiff+0x10c>)
 800d55e:	4602      	mov	r2, r0
 800d560:	f240 2132 	movw	r1, #562	; 0x232
 800d564:	4839      	ldr	r0, [pc, #228]	; (800d64c <__mdiff+0x110>)
 800d566:	f000 fc51 	bl	800de0c <__assert_func>
 800d56a:	2301      	movs	r3, #1
 800d56c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d570:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d574:	bfa4      	itt	ge
 800d576:	4643      	movge	r3, r8
 800d578:	46a0      	movge	r8, r4
 800d57a:	4630      	mov	r0, r6
 800d57c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d580:	bfa6      	itte	ge
 800d582:	461c      	movge	r4, r3
 800d584:	2500      	movge	r5, #0
 800d586:	2501      	movlt	r5, #1
 800d588:	f7ff fcf0 	bl	800cf6c <_Balloc>
 800d58c:	b920      	cbnz	r0, 800d598 <__mdiff+0x5c>
 800d58e:	4b2e      	ldr	r3, [pc, #184]	; (800d648 <__mdiff+0x10c>)
 800d590:	4602      	mov	r2, r0
 800d592:	f44f 7110 	mov.w	r1, #576	; 0x240
 800d596:	e7e5      	b.n	800d564 <__mdiff+0x28>
 800d598:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d59c:	6926      	ldr	r6, [r4, #16]
 800d59e:	60c5      	str	r5, [r0, #12]
 800d5a0:	f104 0914 	add.w	r9, r4, #20
 800d5a4:	f108 0514 	add.w	r5, r8, #20
 800d5a8:	f100 0e14 	add.w	lr, r0, #20
 800d5ac:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d5b0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d5b4:	f108 0210 	add.w	r2, r8, #16
 800d5b8:	46f2      	mov	sl, lr
 800d5ba:	2100      	movs	r1, #0
 800d5bc:	f859 3b04 	ldr.w	r3, [r9], #4
 800d5c0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d5c4:	fa1f f883 	uxth.w	r8, r3
 800d5c8:	fa11 f18b 	uxtah	r1, r1, fp
 800d5cc:	0c1b      	lsrs	r3, r3, #16
 800d5ce:	eba1 0808 	sub.w	r8, r1, r8
 800d5d2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d5d6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d5da:	fa1f f888 	uxth.w	r8, r8
 800d5de:	1419      	asrs	r1, r3, #16
 800d5e0:	454e      	cmp	r6, r9
 800d5e2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d5e6:	f84a 3b04 	str.w	r3, [sl], #4
 800d5ea:	d8e7      	bhi.n	800d5bc <__mdiff+0x80>
 800d5ec:	1b33      	subs	r3, r6, r4
 800d5ee:	3b15      	subs	r3, #21
 800d5f0:	f023 0303 	bic.w	r3, r3, #3
 800d5f4:	3304      	adds	r3, #4
 800d5f6:	3415      	adds	r4, #21
 800d5f8:	42a6      	cmp	r6, r4
 800d5fa:	bf38      	it	cc
 800d5fc:	2304      	movcc	r3, #4
 800d5fe:	441d      	add	r5, r3
 800d600:	4473      	add	r3, lr
 800d602:	469e      	mov	lr, r3
 800d604:	462e      	mov	r6, r5
 800d606:	4566      	cmp	r6, ip
 800d608:	d30e      	bcc.n	800d628 <__mdiff+0xec>
 800d60a:	f10c 0203 	add.w	r2, ip, #3
 800d60e:	1b52      	subs	r2, r2, r5
 800d610:	f022 0203 	bic.w	r2, r2, #3
 800d614:	3d03      	subs	r5, #3
 800d616:	45ac      	cmp	ip, r5
 800d618:	bf38      	it	cc
 800d61a:	2200      	movcc	r2, #0
 800d61c:	441a      	add	r2, r3
 800d61e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800d622:	b17b      	cbz	r3, 800d644 <__mdiff+0x108>
 800d624:	6107      	str	r7, [r0, #16]
 800d626:	e7a3      	b.n	800d570 <__mdiff+0x34>
 800d628:	f856 8b04 	ldr.w	r8, [r6], #4
 800d62c:	fa11 f288 	uxtah	r2, r1, r8
 800d630:	1414      	asrs	r4, r2, #16
 800d632:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d636:	b292      	uxth	r2, r2
 800d638:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d63c:	f84e 2b04 	str.w	r2, [lr], #4
 800d640:	1421      	asrs	r1, r4, #16
 800d642:	e7e0      	b.n	800d606 <__mdiff+0xca>
 800d644:	3f01      	subs	r7, #1
 800d646:	e7ea      	b.n	800d61e <__mdiff+0xe2>
 800d648:	0800ec08 	.word	0x0800ec08
 800d64c:	0800ec94 	.word	0x0800ec94

0800d650 <__ulp>:
 800d650:	b082      	sub	sp, #8
 800d652:	ed8d 0b00 	vstr	d0, [sp]
 800d656:	9b01      	ldr	r3, [sp, #4]
 800d658:	4912      	ldr	r1, [pc, #72]	; (800d6a4 <__ulp+0x54>)
 800d65a:	4019      	ands	r1, r3
 800d65c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800d660:	2900      	cmp	r1, #0
 800d662:	dd05      	ble.n	800d670 <__ulp+0x20>
 800d664:	2200      	movs	r2, #0
 800d666:	460b      	mov	r3, r1
 800d668:	ec43 2b10 	vmov	d0, r2, r3
 800d66c:	b002      	add	sp, #8
 800d66e:	4770      	bx	lr
 800d670:	4249      	negs	r1, r1
 800d672:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800d676:	ea4f 5021 	mov.w	r0, r1, asr #20
 800d67a:	f04f 0200 	mov.w	r2, #0
 800d67e:	f04f 0300 	mov.w	r3, #0
 800d682:	da04      	bge.n	800d68e <__ulp+0x3e>
 800d684:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800d688:	fa41 f300 	asr.w	r3, r1, r0
 800d68c:	e7ec      	b.n	800d668 <__ulp+0x18>
 800d68e:	f1a0 0114 	sub.w	r1, r0, #20
 800d692:	291e      	cmp	r1, #30
 800d694:	bfda      	itte	le
 800d696:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800d69a:	fa20 f101 	lsrle.w	r1, r0, r1
 800d69e:	2101      	movgt	r1, #1
 800d6a0:	460a      	mov	r2, r1
 800d6a2:	e7e1      	b.n	800d668 <__ulp+0x18>
 800d6a4:	7ff00000 	.word	0x7ff00000

0800d6a8 <__b2d>:
 800d6a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6aa:	6905      	ldr	r5, [r0, #16]
 800d6ac:	f100 0714 	add.w	r7, r0, #20
 800d6b0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800d6b4:	1f2e      	subs	r6, r5, #4
 800d6b6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800d6ba:	4620      	mov	r0, r4
 800d6bc:	f7ff fd48 	bl	800d150 <__hi0bits>
 800d6c0:	f1c0 0320 	rsb	r3, r0, #32
 800d6c4:	280a      	cmp	r0, #10
 800d6c6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800d744 <__b2d+0x9c>
 800d6ca:	600b      	str	r3, [r1, #0]
 800d6cc:	dc14      	bgt.n	800d6f8 <__b2d+0x50>
 800d6ce:	f1c0 0e0b 	rsb	lr, r0, #11
 800d6d2:	fa24 f10e 	lsr.w	r1, r4, lr
 800d6d6:	42b7      	cmp	r7, r6
 800d6d8:	ea41 030c 	orr.w	r3, r1, ip
 800d6dc:	bf34      	ite	cc
 800d6de:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800d6e2:	2100      	movcs	r1, #0
 800d6e4:	3015      	adds	r0, #21
 800d6e6:	fa04 f000 	lsl.w	r0, r4, r0
 800d6ea:	fa21 f10e 	lsr.w	r1, r1, lr
 800d6ee:	ea40 0201 	orr.w	r2, r0, r1
 800d6f2:	ec43 2b10 	vmov	d0, r2, r3
 800d6f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d6f8:	42b7      	cmp	r7, r6
 800d6fa:	bf3a      	itte	cc
 800d6fc:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800d700:	f1a5 0608 	subcc.w	r6, r5, #8
 800d704:	2100      	movcs	r1, #0
 800d706:	380b      	subs	r0, #11
 800d708:	d017      	beq.n	800d73a <__b2d+0x92>
 800d70a:	f1c0 0c20 	rsb	ip, r0, #32
 800d70e:	fa04 f500 	lsl.w	r5, r4, r0
 800d712:	42be      	cmp	r6, r7
 800d714:	fa21 f40c 	lsr.w	r4, r1, ip
 800d718:	ea45 0504 	orr.w	r5, r5, r4
 800d71c:	bf8c      	ite	hi
 800d71e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800d722:	2400      	movls	r4, #0
 800d724:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800d728:	fa01 f000 	lsl.w	r0, r1, r0
 800d72c:	fa24 f40c 	lsr.w	r4, r4, ip
 800d730:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800d734:	ea40 0204 	orr.w	r2, r0, r4
 800d738:	e7db      	b.n	800d6f2 <__b2d+0x4a>
 800d73a:	ea44 030c 	orr.w	r3, r4, ip
 800d73e:	460a      	mov	r2, r1
 800d740:	e7d7      	b.n	800d6f2 <__b2d+0x4a>
 800d742:	bf00      	nop
 800d744:	3ff00000 	.word	0x3ff00000

0800d748 <__d2b>:
 800d748:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d74c:	4689      	mov	r9, r1
 800d74e:	2101      	movs	r1, #1
 800d750:	ec57 6b10 	vmov	r6, r7, d0
 800d754:	4690      	mov	r8, r2
 800d756:	f7ff fc09 	bl	800cf6c <_Balloc>
 800d75a:	4604      	mov	r4, r0
 800d75c:	b930      	cbnz	r0, 800d76c <__d2b+0x24>
 800d75e:	4602      	mov	r2, r0
 800d760:	4b25      	ldr	r3, [pc, #148]	; (800d7f8 <__d2b+0xb0>)
 800d762:	4826      	ldr	r0, [pc, #152]	; (800d7fc <__d2b+0xb4>)
 800d764:	f240 310a 	movw	r1, #778	; 0x30a
 800d768:	f000 fb50 	bl	800de0c <__assert_func>
 800d76c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800d770:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d774:	bb35      	cbnz	r5, 800d7c4 <__d2b+0x7c>
 800d776:	2e00      	cmp	r6, #0
 800d778:	9301      	str	r3, [sp, #4]
 800d77a:	d028      	beq.n	800d7ce <__d2b+0x86>
 800d77c:	4668      	mov	r0, sp
 800d77e:	9600      	str	r6, [sp, #0]
 800d780:	f7ff fd06 	bl	800d190 <__lo0bits>
 800d784:	9900      	ldr	r1, [sp, #0]
 800d786:	b300      	cbz	r0, 800d7ca <__d2b+0x82>
 800d788:	9a01      	ldr	r2, [sp, #4]
 800d78a:	f1c0 0320 	rsb	r3, r0, #32
 800d78e:	fa02 f303 	lsl.w	r3, r2, r3
 800d792:	430b      	orrs	r3, r1
 800d794:	40c2      	lsrs	r2, r0
 800d796:	6163      	str	r3, [r4, #20]
 800d798:	9201      	str	r2, [sp, #4]
 800d79a:	9b01      	ldr	r3, [sp, #4]
 800d79c:	61a3      	str	r3, [r4, #24]
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	bf14      	ite	ne
 800d7a2:	2202      	movne	r2, #2
 800d7a4:	2201      	moveq	r2, #1
 800d7a6:	6122      	str	r2, [r4, #16]
 800d7a8:	b1d5      	cbz	r5, 800d7e0 <__d2b+0x98>
 800d7aa:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d7ae:	4405      	add	r5, r0
 800d7b0:	f8c9 5000 	str.w	r5, [r9]
 800d7b4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d7b8:	f8c8 0000 	str.w	r0, [r8]
 800d7bc:	4620      	mov	r0, r4
 800d7be:	b003      	add	sp, #12
 800d7c0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d7c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d7c8:	e7d5      	b.n	800d776 <__d2b+0x2e>
 800d7ca:	6161      	str	r1, [r4, #20]
 800d7cc:	e7e5      	b.n	800d79a <__d2b+0x52>
 800d7ce:	a801      	add	r0, sp, #4
 800d7d0:	f7ff fcde 	bl	800d190 <__lo0bits>
 800d7d4:	9b01      	ldr	r3, [sp, #4]
 800d7d6:	6163      	str	r3, [r4, #20]
 800d7d8:	2201      	movs	r2, #1
 800d7da:	6122      	str	r2, [r4, #16]
 800d7dc:	3020      	adds	r0, #32
 800d7de:	e7e3      	b.n	800d7a8 <__d2b+0x60>
 800d7e0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d7e4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d7e8:	f8c9 0000 	str.w	r0, [r9]
 800d7ec:	6918      	ldr	r0, [r3, #16]
 800d7ee:	f7ff fcaf 	bl	800d150 <__hi0bits>
 800d7f2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d7f6:	e7df      	b.n	800d7b8 <__d2b+0x70>
 800d7f8:	0800ec08 	.word	0x0800ec08
 800d7fc:	0800ec94 	.word	0x0800ec94

0800d800 <__ratio>:
 800d800:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d804:	4688      	mov	r8, r1
 800d806:	4669      	mov	r1, sp
 800d808:	4681      	mov	r9, r0
 800d80a:	f7ff ff4d 	bl	800d6a8 <__b2d>
 800d80e:	a901      	add	r1, sp, #4
 800d810:	4640      	mov	r0, r8
 800d812:	ec55 4b10 	vmov	r4, r5, d0
 800d816:	f7ff ff47 	bl	800d6a8 <__b2d>
 800d81a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d81e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800d822:	eba3 0c02 	sub.w	ip, r3, r2
 800d826:	e9dd 3200 	ldrd	r3, r2, [sp]
 800d82a:	1a9b      	subs	r3, r3, r2
 800d82c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800d830:	ec51 0b10 	vmov	r0, r1, d0
 800d834:	2b00      	cmp	r3, #0
 800d836:	bfd6      	itet	le
 800d838:	460a      	movle	r2, r1
 800d83a:	462a      	movgt	r2, r5
 800d83c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d840:	468b      	mov	fp, r1
 800d842:	462f      	mov	r7, r5
 800d844:	bfd4      	ite	le
 800d846:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800d84a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d84e:	4620      	mov	r0, r4
 800d850:	ee10 2a10 	vmov	r2, s0
 800d854:	465b      	mov	r3, fp
 800d856:	4639      	mov	r1, r7
 800d858:	f7f2 fff8 	bl	800084c <__aeabi_ddiv>
 800d85c:	ec41 0b10 	vmov	d0, r0, r1
 800d860:	b003      	add	sp, #12
 800d862:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d866 <__copybits>:
 800d866:	3901      	subs	r1, #1
 800d868:	b570      	push	{r4, r5, r6, lr}
 800d86a:	1149      	asrs	r1, r1, #5
 800d86c:	6914      	ldr	r4, [r2, #16]
 800d86e:	3101      	adds	r1, #1
 800d870:	f102 0314 	add.w	r3, r2, #20
 800d874:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d878:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d87c:	1f05      	subs	r5, r0, #4
 800d87e:	42a3      	cmp	r3, r4
 800d880:	d30c      	bcc.n	800d89c <__copybits+0x36>
 800d882:	1aa3      	subs	r3, r4, r2
 800d884:	3b11      	subs	r3, #17
 800d886:	f023 0303 	bic.w	r3, r3, #3
 800d88a:	3211      	adds	r2, #17
 800d88c:	42a2      	cmp	r2, r4
 800d88e:	bf88      	it	hi
 800d890:	2300      	movhi	r3, #0
 800d892:	4418      	add	r0, r3
 800d894:	2300      	movs	r3, #0
 800d896:	4288      	cmp	r0, r1
 800d898:	d305      	bcc.n	800d8a6 <__copybits+0x40>
 800d89a:	bd70      	pop	{r4, r5, r6, pc}
 800d89c:	f853 6b04 	ldr.w	r6, [r3], #4
 800d8a0:	f845 6f04 	str.w	r6, [r5, #4]!
 800d8a4:	e7eb      	b.n	800d87e <__copybits+0x18>
 800d8a6:	f840 3b04 	str.w	r3, [r0], #4
 800d8aa:	e7f4      	b.n	800d896 <__copybits+0x30>

0800d8ac <__any_on>:
 800d8ac:	f100 0214 	add.w	r2, r0, #20
 800d8b0:	6900      	ldr	r0, [r0, #16]
 800d8b2:	114b      	asrs	r3, r1, #5
 800d8b4:	4298      	cmp	r0, r3
 800d8b6:	b510      	push	{r4, lr}
 800d8b8:	db11      	blt.n	800d8de <__any_on+0x32>
 800d8ba:	dd0a      	ble.n	800d8d2 <__any_on+0x26>
 800d8bc:	f011 011f 	ands.w	r1, r1, #31
 800d8c0:	d007      	beq.n	800d8d2 <__any_on+0x26>
 800d8c2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d8c6:	fa24 f001 	lsr.w	r0, r4, r1
 800d8ca:	fa00 f101 	lsl.w	r1, r0, r1
 800d8ce:	428c      	cmp	r4, r1
 800d8d0:	d10b      	bne.n	800d8ea <__any_on+0x3e>
 800d8d2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d8d6:	4293      	cmp	r3, r2
 800d8d8:	d803      	bhi.n	800d8e2 <__any_on+0x36>
 800d8da:	2000      	movs	r0, #0
 800d8dc:	bd10      	pop	{r4, pc}
 800d8de:	4603      	mov	r3, r0
 800d8e0:	e7f7      	b.n	800d8d2 <__any_on+0x26>
 800d8e2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d8e6:	2900      	cmp	r1, #0
 800d8e8:	d0f5      	beq.n	800d8d6 <__any_on+0x2a>
 800d8ea:	2001      	movs	r0, #1
 800d8ec:	e7f6      	b.n	800d8dc <__any_on+0x30>

0800d8ee <_calloc_r>:
 800d8ee:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d8f0:	fba1 2402 	umull	r2, r4, r1, r2
 800d8f4:	b94c      	cbnz	r4, 800d90a <_calloc_r+0x1c>
 800d8f6:	4611      	mov	r1, r2
 800d8f8:	9201      	str	r2, [sp, #4]
 800d8fa:	f000 f87b 	bl	800d9f4 <_malloc_r>
 800d8fe:	9a01      	ldr	r2, [sp, #4]
 800d900:	4605      	mov	r5, r0
 800d902:	b930      	cbnz	r0, 800d912 <_calloc_r+0x24>
 800d904:	4628      	mov	r0, r5
 800d906:	b003      	add	sp, #12
 800d908:	bd30      	pop	{r4, r5, pc}
 800d90a:	220c      	movs	r2, #12
 800d90c:	6002      	str	r2, [r0, #0]
 800d90e:	2500      	movs	r5, #0
 800d910:	e7f8      	b.n	800d904 <_calloc_r+0x16>
 800d912:	4621      	mov	r1, r4
 800d914:	f7fc fbc0 	bl	800a098 <memset>
 800d918:	e7f4      	b.n	800d904 <_calloc_r+0x16>
	...

0800d91c <_free_r>:
 800d91c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d91e:	2900      	cmp	r1, #0
 800d920:	d044      	beq.n	800d9ac <_free_r+0x90>
 800d922:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d926:	9001      	str	r0, [sp, #4]
 800d928:	2b00      	cmp	r3, #0
 800d92a:	f1a1 0404 	sub.w	r4, r1, #4
 800d92e:	bfb8      	it	lt
 800d930:	18e4      	addlt	r4, r4, r3
 800d932:	f000 fab5 	bl	800dea0 <__malloc_lock>
 800d936:	4a1e      	ldr	r2, [pc, #120]	; (800d9b0 <_free_r+0x94>)
 800d938:	9801      	ldr	r0, [sp, #4]
 800d93a:	6813      	ldr	r3, [r2, #0]
 800d93c:	b933      	cbnz	r3, 800d94c <_free_r+0x30>
 800d93e:	6063      	str	r3, [r4, #4]
 800d940:	6014      	str	r4, [r2, #0]
 800d942:	b003      	add	sp, #12
 800d944:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d948:	f000 bab0 	b.w	800deac <__malloc_unlock>
 800d94c:	42a3      	cmp	r3, r4
 800d94e:	d908      	bls.n	800d962 <_free_r+0x46>
 800d950:	6825      	ldr	r5, [r4, #0]
 800d952:	1961      	adds	r1, r4, r5
 800d954:	428b      	cmp	r3, r1
 800d956:	bf01      	itttt	eq
 800d958:	6819      	ldreq	r1, [r3, #0]
 800d95a:	685b      	ldreq	r3, [r3, #4]
 800d95c:	1949      	addeq	r1, r1, r5
 800d95e:	6021      	streq	r1, [r4, #0]
 800d960:	e7ed      	b.n	800d93e <_free_r+0x22>
 800d962:	461a      	mov	r2, r3
 800d964:	685b      	ldr	r3, [r3, #4]
 800d966:	b10b      	cbz	r3, 800d96c <_free_r+0x50>
 800d968:	42a3      	cmp	r3, r4
 800d96a:	d9fa      	bls.n	800d962 <_free_r+0x46>
 800d96c:	6811      	ldr	r1, [r2, #0]
 800d96e:	1855      	adds	r5, r2, r1
 800d970:	42a5      	cmp	r5, r4
 800d972:	d10b      	bne.n	800d98c <_free_r+0x70>
 800d974:	6824      	ldr	r4, [r4, #0]
 800d976:	4421      	add	r1, r4
 800d978:	1854      	adds	r4, r2, r1
 800d97a:	42a3      	cmp	r3, r4
 800d97c:	6011      	str	r1, [r2, #0]
 800d97e:	d1e0      	bne.n	800d942 <_free_r+0x26>
 800d980:	681c      	ldr	r4, [r3, #0]
 800d982:	685b      	ldr	r3, [r3, #4]
 800d984:	6053      	str	r3, [r2, #4]
 800d986:	4421      	add	r1, r4
 800d988:	6011      	str	r1, [r2, #0]
 800d98a:	e7da      	b.n	800d942 <_free_r+0x26>
 800d98c:	d902      	bls.n	800d994 <_free_r+0x78>
 800d98e:	230c      	movs	r3, #12
 800d990:	6003      	str	r3, [r0, #0]
 800d992:	e7d6      	b.n	800d942 <_free_r+0x26>
 800d994:	6825      	ldr	r5, [r4, #0]
 800d996:	1961      	adds	r1, r4, r5
 800d998:	428b      	cmp	r3, r1
 800d99a:	bf04      	itt	eq
 800d99c:	6819      	ldreq	r1, [r3, #0]
 800d99e:	685b      	ldreq	r3, [r3, #4]
 800d9a0:	6063      	str	r3, [r4, #4]
 800d9a2:	bf04      	itt	eq
 800d9a4:	1949      	addeq	r1, r1, r5
 800d9a6:	6021      	streq	r1, [r4, #0]
 800d9a8:	6054      	str	r4, [r2, #4]
 800d9aa:	e7ca      	b.n	800d942 <_free_r+0x26>
 800d9ac:	b003      	add	sp, #12
 800d9ae:	bd30      	pop	{r4, r5, pc}
 800d9b0:	200009b4 	.word	0x200009b4

0800d9b4 <sbrk_aligned>:
 800d9b4:	b570      	push	{r4, r5, r6, lr}
 800d9b6:	4e0e      	ldr	r6, [pc, #56]	; (800d9f0 <sbrk_aligned+0x3c>)
 800d9b8:	460c      	mov	r4, r1
 800d9ba:	6831      	ldr	r1, [r6, #0]
 800d9bc:	4605      	mov	r5, r0
 800d9be:	b911      	cbnz	r1, 800d9c6 <sbrk_aligned+0x12>
 800d9c0:	f000 f9f2 	bl	800dda8 <_sbrk_r>
 800d9c4:	6030      	str	r0, [r6, #0]
 800d9c6:	4621      	mov	r1, r4
 800d9c8:	4628      	mov	r0, r5
 800d9ca:	f000 f9ed 	bl	800dda8 <_sbrk_r>
 800d9ce:	1c43      	adds	r3, r0, #1
 800d9d0:	d00a      	beq.n	800d9e8 <sbrk_aligned+0x34>
 800d9d2:	1cc4      	adds	r4, r0, #3
 800d9d4:	f024 0403 	bic.w	r4, r4, #3
 800d9d8:	42a0      	cmp	r0, r4
 800d9da:	d007      	beq.n	800d9ec <sbrk_aligned+0x38>
 800d9dc:	1a21      	subs	r1, r4, r0
 800d9de:	4628      	mov	r0, r5
 800d9e0:	f000 f9e2 	bl	800dda8 <_sbrk_r>
 800d9e4:	3001      	adds	r0, #1
 800d9e6:	d101      	bne.n	800d9ec <sbrk_aligned+0x38>
 800d9e8:	f04f 34ff 	mov.w	r4, #4294967295
 800d9ec:	4620      	mov	r0, r4
 800d9ee:	bd70      	pop	{r4, r5, r6, pc}
 800d9f0:	200009b8 	.word	0x200009b8

0800d9f4 <_malloc_r>:
 800d9f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d9f8:	1ccd      	adds	r5, r1, #3
 800d9fa:	f025 0503 	bic.w	r5, r5, #3
 800d9fe:	3508      	adds	r5, #8
 800da00:	2d0c      	cmp	r5, #12
 800da02:	bf38      	it	cc
 800da04:	250c      	movcc	r5, #12
 800da06:	2d00      	cmp	r5, #0
 800da08:	4607      	mov	r7, r0
 800da0a:	db01      	blt.n	800da10 <_malloc_r+0x1c>
 800da0c:	42a9      	cmp	r1, r5
 800da0e:	d905      	bls.n	800da1c <_malloc_r+0x28>
 800da10:	230c      	movs	r3, #12
 800da12:	603b      	str	r3, [r7, #0]
 800da14:	2600      	movs	r6, #0
 800da16:	4630      	mov	r0, r6
 800da18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da1c:	4e2e      	ldr	r6, [pc, #184]	; (800dad8 <_malloc_r+0xe4>)
 800da1e:	f000 fa3f 	bl	800dea0 <__malloc_lock>
 800da22:	6833      	ldr	r3, [r6, #0]
 800da24:	461c      	mov	r4, r3
 800da26:	bb34      	cbnz	r4, 800da76 <_malloc_r+0x82>
 800da28:	4629      	mov	r1, r5
 800da2a:	4638      	mov	r0, r7
 800da2c:	f7ff ffc2 	bl	800d9b4 <sbrk_aligned>
 800da30:	1c43      	adds	r3, r0, #1
 800da32:	4604      	mov	r4, r0
 800da34:	d14d      	bne.n	800dad2 <_malloc_r+0xde>
 800da36:	6834      	ldr	r4, [r6, #0]
 800da38:	4626      	mov	r6, r4
 800da3a:	2e00      	cmp	r6, #0
 800da3c:	d140      	bne.n	800dac0 <_malloc_r+0xcc>
 800da3e:	6823      	ldr	r3, [r4, #0]
 800da40:	4631      	mov	r1, r6
 800da42:	4638      	mov	r0, r7
 800da44:	eb04 0803 	add.w	r8, r4, r3
 800da48:	f000 f9ae 	bl	800dda8 <_sbrk_r>
 800da4c:	4580      	cmp	r8, r0
 800da4e:	d13a      	bne.n	800dac6 <_malloc_r+0xd2>
 800da50:	6821      	ldr	r1, [r4, #0]
 800da52:	3503      	adds	r5, #3
 800da54:	1a6d      	subs	r5, r5, r1
 800da56:	f025 0503 	bic.w	r5, r5, #3
 800da5a:	3508      	adds	r5, #8
 800da5c:	2d0c      	cmp	r5, #12
 800da5e:	bf38      	it	cc
 800da60:	250c      	movcc	r5, #12
 800da62:	4629      	mov	r1, r5
 800da64:	4638      	mov	r0, r7
 800da66:	f7ff ffa5 	bl	800d9b4 <sbrk_aligned>
 800da6a:	3001      	adds	r0, #1
 800da6c:	d02b      	beq.n	800dac6 <_malloc_r+0xd2>
 800da6e:	6823      	ldr	r3, [r4, #0]
 800da70:	442b      	add	r3, r5
 800da72:	6023      	str	r3, [r4, #0]
 800da74:	e00e      	b.n	800da94 <_malloc_r+0xa0>
 800da76:	6822      	ldr	r2, [r4, #0]
 800da78:	1b52      	subs	r2, r2, r5
 800da7a:	d41e      	bmi.n	800daba <_malloc_r+0xc6>
 800da7c:	2a0b      	cmp	r2, #11
 800da7e:	d916      	bls.n	800daae <_malloc_r+0xba>
 800da80:	1961      	adds	r1, r4, r5
 800da82:	42a3      	cmp	r3, r4
 800da84:	6025      	str	r5, [r4, #0]
 800da86:	bf18      	it	ne
 800da88:	6059      	strne	r1, [r3, #4]
 800da8a:	6863      	ldr	r3, [r4, #4]
 800da8c:	bf08      	it	eq
 800da8e:	6031      	streq	r1, [r6, #0]
 800da90:	5162      	str	r2, [r4, r5]
 800da92:	604b      	str	r3, [r1, #4]
 800da94:	4638      	mov	r0, r7
 800da96:	f104 060b 	add.w	r6, r4, #11
 800da9a:	f000 fa07 	bl	800deac <__malloc_unlock>
 800da9e:	f026 0607 	bic.w	r6, r6, #7
 800daa2:	1d23      	adds	r3, r4, #4
 800daa4:	1af2      	subs	r2, r6, r3
 800daa6:	d0b6      	beq.n	800da16 <_malloc_r+0x22>
 800daa8:	1b9b      	subs	r3, r3, r6
 800daaa:	50a3      	str	r3, [r4, r2]
 800daac:	e7b3      	b.n	800da16 <_malloc_r+0x22>
 800daae:	6862      	ldr	r2, [r4, #4]
 800dab0:	42a3      	cmp	r3, r4
 800dab2:	bf0c      	ite	eq
 800dab4:	6032      	streq	r2, [r6, #0]
 800dab6:	605a      	strne	r2, [r3, #4]
 800dab8:	e7ec      	b.n	800da94 <_malloc_r+0xa0>
 800daba:	4623      	mov	r3, r4
 800dabc:	6864      	ldr	r4, [r4, #4]
 800dabe:	e7b2      	b.n	800da26 <_malloc_r+0x32>
 800dac0:	4634      	mov	r4, r6
 800dac2:	6876      	ldr	r6, [r6, #4]
 800dac4:	e7b9      	b.n	800da3a <_malloc_r+0x46>
 800dac6:	230c      	movs	r3, #12
 800dac8:	603b      	str	r3, [r7, #0]
 800daca:	4638      	mov	r0, r7
 800dacc:	f000 f9ee 	bl	800deac <__malloc_unlock>
 800dad0:	e7a1      	b.n	800da16 <_malloc_r+0x22>
 800dad2:	6025      	str	r5, [r4, #0]
 800dad4:	e7de      	b.n	800da94 <_malloc_r+0xa0>
 800dad6:	bf00      	nop
 800dad8:	200009b4 	.word	0x200009b4

0800dadc <__ssputs_r>:
 800dadc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dae0:	688e      	ldr	r6, [r1, #8]
 800dae2:	429e      	cmp	r6, r3
 800dae4:	4682      	mov	sl, r0
 800dae6:	460c      	mov	r4, r1
 800dae8:	4690      	mov	r8, r2
 800daea:	461f      	mov	r7, r3
 800daec:	d838      	bhi.n	800db60 <__ssputs_r+0x84>
 800daee:	898a      	ldrh	r2, [r1, #12]
 800daf0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800daf4:	d032      	beq.n	800db5c <__ssputs_r+0x80>
 800daf6:	6825      	ldr	r5, [r4, #0]
 800daf8:	6909      	ldr	r1, [r1, #16]
 800dafa:	eba5 0901 	sub.w	r9, r5, r1
 800dafe:	6965      	ldr	r5, [r4, #20]
 800db00:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800db04:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800db08:	3301      	adds	r3, #1
 800db0a:	444b      	add	r3, r9
 800db0c:	106d      	asrs	r5, r5, #1
 800db0e:	429d      	cmp	r5, r3
 800db10:	bf38      	it	cc
 800db12:	461d      	movcc	r5, r3
 800db14:	0553      	lsls	r3, r2, #21
 800db16:	d531      	bpl.n	800db7c <__ssputs_r+0xa0>
 800db18:	4629      	mov	r1, r5
 800db1a:	f7ff ff6b 	bl	800d9f4 <_malloc_r>
 800db1e:	4606      	mov	r6, r0
 800db20:	b950      	cbnz	r0, 800db38 <__ssputs_r+0x5c>
 800db22:	230c      	movs	r3, #12
 800db24:	f8ca 3000 	str.w	r3, [sl]
 800db28:	89a3      	ldrh	r3, [r4, #12]
 800db2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800db2e:	81a3      	strh	r3, [r4, #12]
 800db30:	f04f 30ff 	mov.w	r0, #4294967295
 800db34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db38:	6921      	ldr	r1, [r4, #16]
 800db3a:	464a      	mov	r2, r9
 800db3c:	f7ff fa08 	bl	800cf50 <memcpy>
 800db40:	89a3      	ldrh	r3, [r4, #12]
 800db42:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800db46:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800db4a:	81a3      	strh	r3, [r4, #12]
 800db4c:	6126      	str	r6, [r4, #16]
 800db4e:	6165      	str	r5, [r4, #20]
 800db50:	444e      	add	r6, r9
 800db52:	eba5 0509 	sub.w	r5, r5, r9
 800db56:	6026      	str	r6, [r4, #0]
 800db58:	60a5      	str	r5, [r4, #8]
 800db5a:	463e      	mov	r6, r7
 800db5c:	42be      	cmp	r6, r7
 800db5e:	d900      	bls.n	800db62 <__ssputs_r+0x86>
 800db60:	463e      	mov	r6, r7
 800db62:	6820      	ldr	r0, [r4, #0]
 800db64:	4632      	mov	r2, r6
 800db66:	4641      	mov	r1, r8
 800db68:	f000 f980 	bl	800de6c <memmove>
 800db6c:	68a3      	ldr	r3, [r4, #8]
 800db6e:	1b9b      	subs	r3, r3, r6
 800db70:	60a3      	str	r3, [r4, #8]
 800db72:	6823      	ldr	r3, [r4, #0]
 800db74:	4433      	add	r3, r6
 800db76:	6023      	str	r3, [r4, #0]
 800db78:	2000      	movs	r0, #0
 800db7a:	e7db      	b.n	800db34 <__ssputs_r+0x58>
 800db7c:	462a      	mov	r2, r5
 800db7e:	f000 f99b 	bl	800deb8 <_realloc_r>
 800db82:	4606      	mov	r6, r0
 800db84:	2800      	cmp	r0, #0
 800db86:	d1e1      	bne.n	800db4c <__ssputs_r+0x70>
 800db88:	6921      	ldr	r1, [r4, #16]
 800db8a:	4650      	mov	r0, sl
 800db8c:	f7ff fec6 	bl	800d91c <_free_r>
 800db90:	e7c7      	b.n	800db22 <__ssputs_r+0x46>
	...

0800db94 <_svfiprintf_r>:
 800db94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db98:	4698      	mov	r8, r3
 800db9a:	898b      	ldrh	r3, [r1, #12]
 800db9c:	061b      	lsls	r3, r3, #24
 800db9e:	b09d      	sub	sp, #116	; 0x74
 800dba0:	4607      	mov	r7, r0
 800dba2:	460d      	mov	r5, r1
 800dba4:	4614      	mov	r4, r2
 800dba6:	d50e      	bpl.n	800dbc6 <_svfiprintf_r+0x32>
 800dba8:	690b      	ldr	r3, [r1, #16]
 800dbaa:	b963      	cbnz	r3, 800dbc6 <_svfiprintf_r+0x32>
 800dbac:	2140      	movs	r1, #64	; 0x40
 800dbae:	f7ff ff21 	bl	800d9f4 <_malloc_r>
 800dbb2:	6028      	str	r0, [r5, #0]
 800dbb4:	6128      	str	r0, [r5, #16]
 800dbb6:	b920      	cbnz	r0, 800dbc2 <_svfiprintf_r+0x2e>
 800dbb8:	230c      	movs	r3, #12
 800dbba:	603b      	str	r3, [r7, #0]
 800dbbc:	f04f 30ff 	mov.w	r0, #4294967295
 800dbc0:	e0d1      	b.n	800dd66 <_svfiprintf_r+0x1d2>
 800dbc2:	2340      	movs	r3, #64	; 0x40
 800dbc4:	616b      	str	r3, [r5, #20]
 800dbc6:	2300      	movs	r3, #0
 800dbc8:	9309      	str	r3, [sp, #36]	; 0x24
 800dbca:	2320      	movs	r3, #32
 800dbcc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800dbd0:	f8cd 800c 	str.w	r8, [sp, #12]
 800dbd4:	2330      	movs	r3, #48	; 0x30
 800dbd6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800dd80 <_svfiprintf_r+0x1ec>
 800dbda:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dbde:	f04f 0901 	mov.w	r9, #1
 800dbe2:	4623      	mov	r3, r4
 800dbe4:	469a      	mov	sl, r3
 800dbe6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dbea:	b10a      	cbz	r2, 800dbf0 <_svfiprintf_r+0x5c>
 800dbec:	2a25      	cmp	r2, #37	; 0x25
 800dbee:	d1f9      	bne.n	800dbe4 <_svfiprintf_r+0x50>
 800dbf0:	ebba 0b04 	subs.w	fp, sl, r4
 800dbf4:	d00b      	beq.n	800dc0e <_svfiprintf_r+0x7a>
 800dbf6:	465b      	mov	r3, fp
 800dbf8:	4622      	mov	r2, r4
 800dbfa:	4629      	mov	r1, r5
 800dbfc:	4638      	mov	r0, r7
 800dbfe:	f7ff ff6d 	bl	800dadc <__ssputs_r>
 800dc02:	3001      	adds	r0, #1
 800dc04:	f000 80aa 	beq.w	800dd5c <_svfiprintf_r+0x1c8>
 800dc08:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dc0a:	445a      	add	r2, fp
 800dc0c:	9209      	str	r2, [sp, #36]	; 0x24
 800dc0e:	f89a 3000 	ldrb.w	r3, [sl]
 800dc12:	2b00      	cmp	r3, #0
 800dc14:	f000 80a2 	beq.w	800dd5c <_svfiprintf_r+0x1c8>
 800dc18:	2300      	movs	r3, #0
 800dc1a:	f04f 32ff 	mov.w	r2, #4294967295
 800dc1e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dc22:	f10a 0a01 	add.w	sl, sl, #1
 800dc26:	9304      	str	r3, [sp, #16]
 800dc28:	9307      	str	r3, [sp, #28]
 800dc2a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800dc2e:	931a      	str	r3, [sp, #104]	; 0x68
 800dc30:	4654      	mov	r4, sl
 800dc32:	2205      	movs	r2, #5
 800dc34:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dc38:	4851      	ldr	r0, [pc, #324]	; (800dd80 <_svfiprintf_r+0x1ec>)
 800dc3a:	f7f2 fad1 	bl	80001e0 <memchr>
 800dc3e:	9a04      	ldr	r2, [sp, #16]
 800dc40:	b9d8      	cbnz	r0, 800dc7a <_svfiprintf_r+0xe6>
 800dc42:	06d0      	lsls	r0, r2, #27
 800dc44:	bf44      	itt	mi
 800dc46:	2320      	movmi	r3, #32
 800dc48:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dc4c:	0711      	lsls	r1, r2, #28
 800dc4e:	bf44      	itt	mi
 800dc50:	232b      	movmi	r3, #43	; 0x2b
 800dc52:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dc56:	f89a 3000 	ldrb.w	r3, [sl]
 800dc5a:	2b2a      	cmp	r3, #42	; 0x2a
 800dc5c:	d015      	beq.n	800dc8a <_svfiprintf_r+0xf6>
 800dc5e:	9a07      	ldr	r2, [sp, #28]
 800dc60:	4654      	mov	r4, sl
 800dc62:	2000      	movs	r0, #0
 800dc64:	f04f 0c0a 	mov.w	ip, #10
 800dc68:	4621      	mov	r1, r4
 800dc6a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dc6e:	3b30      	subs	r3, #48	; 0x30
 800dc70:	2b09      	cmp	r3, #9
 800dc72:	d94e      	bls.n	800dd12 <_svfiprintf_r+0x17e>
 800dc74:	b1b0      	cbz	r0, 800dca4 <_svfiprintf_r+0x110>
 800dc76:	9207      	str	r2, [sp, #28]
 800dc78:	e014      	b.n	800dca4 <_svfiprintf_r+0x110>
 800dc7a:	eba0 0308 	sub.w	r3, r0, r8
 800dc7e:	fa09 f303 	lsl.w	r3, r9, r3
 800dc82:	4313      	orrs	r3, r2
 800dc84:	9304      	str	r3, [sp, #16]
 800dc86:	46a2      	mov	sl, r4
 800dc88:	e7d2      	b.n	800dc30 <_svfiprintf_r+0x9c>
 800dc8a:	9b03      	ldr	r3, [sp, #12]
 800dc8c:	1d19      	adds	r1, r3, #4
 800dc8e:	681b      	ldr	r3, [r3, #0]
 800dc90:	9103      	str	r1, [sp, #12]
 800dc92:	2b00      	cmp	r3, #0
 800dc94:	bfbb      	ittet	lt
 800dc96:	425b      	neglt	r3, r3
 800dc98:	f042 0202 	orrlt.w	r2, r2, #2
 800dc9c:	9307      	strge	r3, [sp, #28]
 800dc9e:	9307      	strlt	r3, [sp, #28]
 800dca0:	bfb8      	it	lt
 800dca2:	9204      	strlt	r2, [sp, #16]
 800dca4:	7823      	ldrb	r3, [r4, #0]
 800dca6:	2b2e      	cmp	r3, #46	; 0x2e
 800dca8:	d10c      	bne.n	800dcc4 <_svfiprintf_r+0x130>
 800dcaa:	7863      	ldrb	r3, [r4, #1]
 800dcac:	2b2a      	cmp	r3, #42	; 0x2a
 800dcae:	d135      	bne.n	800dd1c <_svfiprintf_r+0x188>
 800dcb0:	9b03      	ldr	r3, [sp, #12]
 800dcb2:	1d1a      	adds	r2, r3, #4
 800dcb4:	681b      	ldr	r3, [r3, #0]
 800dcb6:	9203      	str	r2, [sp, #12]
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	bfb8      	it	lt
 800dcbc:	f04f 33ff 	movlt.w	r3, #4294967295
 800dcc0:	3402      	adds	r4, #2
 800dcc2:	9305      	str	r3, [sp, #20]
 800dcc4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800dd90 <_svfiprintf_r+0x1fc>
 800dcc8:	7821      	ldrb	r1, [r4, #0]
 800dcca:	2203      	movs	r2, #3
 800dccc:	4650      	mov	r0, sl
 800dcce:	f7f2 fa87 	bl	80001e0 <memchr>
 800dcd2:	b140      	cbz	r0, 800dce6 <_svfiprintf_r+0x152>
 800dcd4:	2340      	movs	r3, #64	; 0x40
 800dcd6:	eba0 000a 	sub.w	r0, r0, sl
 800dcda:	fa03 f000 	lsl.w	r0, r3, r0
 800dcde:	9b04      	ldr	r3, [sp, #16]
 800dce0:	4303      	orrs	r3, r0
 800dce2:	3401      	adds	r4, #1
 800dce4:	9304      	str	r3, [sp, #16]
 800dce6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dcea:	4826      	ldr	r0, [pc, #152]	; (800dd84 <_svfiprintf_r+0x1f0>)
 800dcec:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800dcf0:	2206      	movs	r2, #6
 800dcf2:	f7f2 fa75 	bl	80001e0 <memchr>
 800dcf6:	2800      	cmp	r0, #0
 800dcf8:	d038      	beq.n	800dd6c <_svfiprintf_r+0x1d8>
 800dcfa:	4b23      	ldr	r3, [pc, #140]	; (800dd88 <_svfiprintf_r+0x1f4>)
 800dcfc:	bb1b      	cbnz	r3, 800dd46 <_svfiprintf_r+0x1b2>
 800dcfe:	9b03      	ldr	r3, [sp, #12]
 800dd00:	3307      	adds	r3, #7
 800dd02:	f023 0307 	bic.w	r3, r3, #7
 800dd06:	3308      	adds	r3, #8
 800dd08:	9303      	str	r3, [sp, #12]
 800dd0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dd0c:	4433      	add	r3, r6
 800dd0e:	9309      	str	r3, [sp, #36]	; 0x24
 800dd10:	e767      	b.n	800dbe2 <_svfiprintf_r+0x4e>
 800dd12:	fb0c 3202 	mla	r2, ip, r2, r3
 800dd16:	460c      	mov	r4, r1
 800dd18:	2001      	movs	r0, #1
 800dd1a:	e7a5      	b.n	800dc68 <_svfiprintf_r+0xd4>
 800dd1c:	2300      	movs	r3, #0
 800dd1e:	3401      	adds	r4, #1
 800dd20:	9305      	str	r3, [sp, #20]
 800dd22:	4619      	mov	r1, r3
 800dd24:	f04f 0c0a 	mov.w	ip, #10
 800dd28:	4620      	mov	r0, r4
 800dd2a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dd2e:	3a30      	subs	r2, #48	; 0x30
 800dd30:	2a09      	cmp	r2, #9
 800dd32:	d903      	bls.n	800dd3c <_svfiprintf_r+0x1a8>
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d0c5      	beq.n	800dcc4 <_svfiprintf_r+0x130>
 800dd38:	9105      	str	r1, [sp, #20]
 800dd3a:	e7c3      	b.n	800dcc4 <_svfiprintf_r+0x130>
 800dd3c:	fb0c 2101 	mla	r1, ip, r1, r2
 800dd40:	4604      	mov	r4, r0
 800dd42:	2301      	movs	r3, #1
 800dd44:	e7f0      	b.n	800dd28 <_svfiprintf_r+0x194>
 800dd46:	ab03      	add	r3, sp, #12
 800dd48:	9300      	str	r3, [sp, #0]
 800dd4a:	462a      	mov	r2, r5
 800dd4c:	4b0f      	ldr	r3, [pc, #60]	; (800dd8c <_svfiprintf_r+0x1f8>)
 800dd4e:	a904      	add	r1, sp, #16
 800dd50:	4638      	mov	r0, r7
 800dd52:	f7fc fa49 	bl	800a1e8 <_printf_float>
 800dd56:	1c42      	adds	r2, r0, #1
 800dd58:	4606      	mov	r6, r0
 800dd5a:	d1d6      	bne.n	800dd0a <_svfiprintf_r+0x176>
 800dd5c:	89ab      	ldrh	r3, [r5, #12]
 800dd5e:	065b      	lsls	r3, r3, #25
 800dd60:	f53f af2c 	bmi.w	800dbbc <_svfiprintf_r+0x28>
 800dd64:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dd66:	b01d      	add	sp, #116	; 0x74
 800dd68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd6c:	ab03      	add	r3, sp, #12
 800dd6e:	9300      	str	r3, [sp, #0]
 800dd70:	462a      	mov	r2, r5
 800dd72:	4b06      	ldr	r3, [pc, #24]	; (800dd8c <_svfiprintf_r+0x1f8>)
 800dd74:	a904      	add	r1, sp, #16
 800dd76:	4638      	mov	r0, r7
 800dd78:	f7fc fcda 	bl	800a730 <_printf_i>
 800dd7c:	e7eb      	b.n	800dd56 <_svfiprintf_r+0x1c2>
 800dd7e:	bf00      	nop
 800dd80:	0800edec 	.word	0x0800edec
 800dd84:	0800edf6 	.word	0x0800edf6
 800dd88:	0800a1e9 	.word	0x0800a1e9
 800dd8c:	0800dadd 	.word	0x0800dadd
 800dd90:	0800edf2 	.word	0x0800edf2
 800dd94:	00000000 	.word	0x00000000

0800dd98 <nan>:
 800dd98:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800dda0 <nan+0x8>
 800dd9c:	4770      	bx	lr
 800dd9e:	bf00      	nop
 800dda0:	00000000 	.word	0x00000000
 800dda4:	7ff80000 	.word	0x7ff80000

0800dda8 <_sbrk_r>:
 800dda8:	b538      	push	{r3, r4, r5, lr}
 800ddaa:	4d06      	ldr	r5, [pc, #24]	; (800ddc4 <_sbrk_r+0x1c>)
 800ddac:	2300      	movs	r3, #0
 800ddae:	4604      	mov	r4, r0
 800ddb0:	4608      	mov	r0, r1
 800ddb2:	602b      	str	r3, [r5, #0]
 800ddb4:	f7f4 f946 	bl	8002044 <_sbrk>
 800ddb8:	1c43      	adds	r3, r0, #1
 800ddba:	d102      	bne.n	800ddc2 <_sbrk_r+0x1a>
 800ddbc:	682b      	ldr	r3, [r5, #0]
 800ddbe:	b103      	cbz	r3, 800ddc2 <_sbrk_r+0x1a>
 800ddc0:	6023      	str	r3, [r4, #0]
 800ddc2:	bd38      	pop	{r3, r4, r5, pc}
 800ddc4:	200009bc 	.word	0x200009bc

0800ddc8 <strncmp>:
 800ddc8:	b510      	push	{r4, lr}
 800ddca:	b17a      	cbz	r2, 800ddec <strncmp+0x24>
 800ddcc:	4603      	mov	r3, r0
 800ddce:	3901      	subs	r1, #1
 800ddd0:	1884      	adds	r4, r0, r2
 800ddd2:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ddd6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800ddda:	4290      	cmp	r0, r2
 800dddc:	d101      	bne.n	800dde2 <strncmp+0x1a>
 800ddde:	42a3      	cmp	r3, r4
 800dde0:	d101      	bne.n	800dde6 <strncmp+0x1e>
 800dde2:	1a80      	subs	r0, r0, r2
 800dde4:	bd10      	pop	{r4, pc}
 800dde6:	2800      	cmp	r0, #0
 800dde8:	d1f3      	bne.n	800ddd2 <strncmp+0xa>
 800ddea:	e7fa      	b.n	800dde2 <strncmp+0x1a>
 800ddec:	4610      	mov	r0, r2
 800ddee:	e7f9      	b.n	800dde4 <strncmp+0x1c>

0800ddf0 <__ascii_wctomb>:
 800ddf0:	b149      	cbz	r1, 800de06 <__ascii_wctomb+0x16>
 800ddf2:	2aff      	cmp	r2, #255	; 0xff
 800ddf4:	bf85      	ittet	hi
 800ddf6:	238a      	movhi	r3, #138	; 0x8a
 800ddf8:	6003      	strhi	r3, [r0, #0]
 800ddfa:	700a      	strbls	r2, [r1, #0]
 800ddfc:	f04f 30ff 	movhi.w	r0, #4294967295
 800de00:	bf98      	it	ls
 800de02:	2001      	movls	r0, #1
 800de04:	4770      	bx	lr
 800de06:	4608      	mov	r0, r1
 800de08:	4770      	bx	lr
	...

0800de0c <__assert_func>:
 800de0c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800de0e:	4614      	mov	r4, r2
 800de10:	461a      	mov	r2, r3
 800de12:	4b09      	ldr	r3, [pc, #36]	; (800de38 <__assert_func+0x2c>)
 800de14:	681b      	ldr	r3, [r3, #0]
 800de16:	4605      	mov	r5, r0
 800de18:	68d8      	ldr	r0, [r3, #12]
 800de1a:	b14c      	cbz	r4, 800de30 <__assert_func+0x24>
 800de1c:	4b07      	ldr	r3, [pc, #28]	; (800de3c <__assert_func+0x30>)
 800de1e:	9100      	str	r1, [sp, #0]
 800de20:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800de24:	4906      	ldr	r1, [pc, #24]	; (800de40 <__assert_func+0x34>)
 800de26:	462b      	mov	r3, r5
 800de28:	f000 f80e 	bl	800de48 <fiprintf>
 800de2c:	f000 fa8c 	bl	800e348 <abort>
 800de30:	4b04      	ldr	r3, [pc, #16]	; (800de44 <__assert_func+0x38>)
 800de32:	461c      	mov	r4, r3
 800de34:	e7f3      	b.n	800de1e <__assert_func+0x12>
 800de36:	bf00      	nop
 800de38:	200000c0 	.word	0x200000c0
 800de3c:	0800edfd 	.word	0x0800edfd
 800de40:	0800ee0a 	.word	0x0800ee0a
 800de44:	0800ee38 	.word	0x0800ee38

0800de48 <fiprintf>:
 800de48:	b40e      	push	{r1, r2, r3}
 800de4a:	b503      	push	{r0, r1, lr}
 800de4c:	4601      	mov	r1, r0
 800de4e:	ab03      	add	r3, sp, #12
 800de50:	4805      	ldr	r0, [pc, #20]	; (800de68 <fiprintf+0x20>)
 800de52:	f853 2b04 	ldr.w	r2, [r3], #4
 800de56:	6800      	ldr	r0, [r0, #0]
 800de58:	9301      	str	r3, [sp, #4]
 800de5a:	f000 f885 	bl	800df68 <_vfiprintf_r>
 800de5e:	b002      	add	sp, #8
 800de60:	f85d eb04 	ldr.w	lr, [sp], #4
 800de64:	b003      	add	sp, #12
 800de66:	4770      	bx	lr
 800de68:	200000c0 	.word	0x200000c0

0800de6c <memmove>:
 800de6c:	4288      	cmp	r0, r1
 800de6e:	b510      	push	{r4, lr}
 800de70:	eb01 0402 	add.w	r4, r1, r2
 800de74:	d902      	bls.n	800de7c <memmove+0x10>
 800de76:	4284      	cmp	r4, r0
 800de78:	4623      	mov	r3, r4
 800de7a:	d807      	bhi.n	800de8c <memmove+0x20>
 800de7c:	1e43      	subs	r3, r0, #1
 800de7e:	42a1      	cmp	r1, r4
 800de80:	d008      	beq.n	800de94 <memmove+0x28>
 800de82:	f811 2b01 	ldrb.w	r2, [r1], #1
 800de86:	f803 2f01 	strb.w	r2, [r3, #1]!
 800de8a:	e7f8      	b.n	800de7e <memmove+0x12>
 800de8c:	4402      	add	r2, r0
 800de8e:	4601      	mov	r1, r0
 800de90:	428a      	cmp	r2, r1
 800de92:	d100      	bne.n	800de96 <memmove+0x2a>
 800de94:	bd10      	pop	{r4, pc}
 800de96:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800de9a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800de9e:	e7f7      	b.n	800de90 <memmove+0x24>

0800dea0 <__malloc_lock>:
 800dea0:	4801      	ldr	r0, [pc, #4]	; (800dea8 <__malloc_lock+0x8>)
 800dea2:	f000 bc11 	b.w	800e6c8 <__retarget_lock_acquire_recursive>
 800dea6:	bf00      	nop
 800dea8:	200009c0 	.word	0x200009c0

0800deac <__malloc_unlock>:
 800deac:	4801      	ldr	r0, [pc, #4]	; (800deb4 <__malloc_unlock+0x8>)
 800deae:	f000 bc0c 	b.w	800e6ca <__retarget_lock_release_recursive>
 800deb2:	bf00      	nop
 800deb4:	200009c0 	.word	0x200009c0

0800deb8 <_realloc_r>:
 800deb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800debc:	4680      	mov	r8, r0
 800debe:	4614      	mov	r4, r2
 800dec0:	460e      	mov	r6, r1
 800dec2:	b921      	cbnz	r1, 800dece <_realloc_r+0x16>
 800dec4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dec8:	4611      	mov	r1, r2
 800deca:	f7ff bd93 	b.w	800d9f4 <_malloc_r>
 800dece:	b92a      	cbnz	r2, 800dedc <_realloc_r+0x24>
 800ded0:	f7ff fd24 	bl	800d91c <_free_r>
 800ded4:	4625      	mov	r5, r4
 800ded6:	4628      	mov	r0, r5
 800ded8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dedc:	f000 fc5c 	bl	800e798 <_malloc_usable_size_r>
 800dee0:	4284      	cmp	r4, r0
 800dee2:	4607      	mov	r7, r0
 800dee4:	d802      	bhi.n	800deec <_realloc_r+0x34>
 800dee6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800deea:	d812      	bhi.n	800df12 <_realloc_r+0x5a>
 800deec:	4621      	mov	r1, r4
 800deee:	4640      	mov	r0, r8
 800def0:	f7ff fd80 	bl	800d9f4 <_malloc_r>
 800def4:	4605      	mov	r5, r0
 800def6:	2800      	cmp	r0, #0
 800def8:	d0ed      	beq.n	800ded6 <_realloc_r+0x1e>
 800defa:	42bc      	cmp	r4, r7
 800defc:	4622      	mov	r2, r4
 800defe:	4631      	mov	r1, r6
 800df00:	bf28      	it	cs
 800df02:	463a      	movcs	r2, r7
 800df04:	f7ff f824 	bl	800cf50 <memcpy>
 800df08:	4631      	mov	r1, r6
 800df0a:	4640      	mov	r0, r8
 800df0c:	f7ff fd06 	bl	800d91c <_free_r>
 800df10:	e7e1      	b.n	800ded6 <_realloc_r+0x1e>
 800df12:	4635      	mov	r5, r6
 800df14:	e7df      	b.n	800ded6 <_realloc_r+0x1e>

0800df16 <__sfputc_r>:
 800df16:	6893      	ldr	r3, [r2, #8]
 800df18:	3b01      	subs	r3, #1
 800df1a:	2b00      	cmp	r3, #0
 800df1c:	b410      	push	{r4}
 800df1e:	6093      	str	r3, [r2, #8]
 800df20:	da08      	bge.n	800df34 <__sfputc_r+0x1e>
 800df22:	6994      	ldr	r4, [r2, #24]
 800df24:	42a3      	cmp	r3, r4
 800df26:	db01      	blt.n	800df2c <__sfputc_r+0x16>
 800df28:	290a      	cmp	r1, #10
 800df2a:	d103      	bne.n	800df34 <__sfputc_r+0x1e>
 800df2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800df30:	f000 b94a 	b.w	800e1c8 <__swbuf_r>
 800df34:	6813      	ldr	r3, [r2, #0]
 800df36:	1c58      	adds	r0, r3, #1
 800df38:	6010      	str	r0, [r2, #0]
 800df3a:	7019      	strb	r1, [r3, #0]
 800df3c:	4608      	mov	r0, r1
 800df3e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800df42:	4770      	bx	lr

0800df44 <__sfputs_r>:
 800df44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df46:	4606      	mov	r6, r0
 800df48:	460f      	mov	r7, r1
 800df4a:	4614      	mov	r4, r2
 800df4c:	18d5      	adds	r5, r2, r3
 800df4e:	42ac      	cmp	r4, r5
 800df50:	d101      	bne.n	800df56 <__sfputs_r+0x12>
 800df52:	2000      	movs	r0, #0
 800df54:	e007      	b.n	800df66 <__sfputs_r+0x22>
 800df56:	f814 1b01 	ldrb.w	r1, [r4], #1
 800df5a:	463a      	mov	r2, r7
 800df5c:	4630      	mov	r0, r6
 800df5e:	f7ff ffda 	bl	800df16 <__sfputc_r>
 800df62:	1c43      	adds	r3, r0, #1
 800df64:	d1f3      	bne.n	800df4e <__sfputs_r+0xa>
 800df66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800df68 <_vfiprintf_r>:
 800df68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df6c:	460d      	mov	r5, r1
 800df6e:	b09d      	sub	sp, #116	; 0x74
 800df70:	4614      	mov	r4, r2
 800df72:	4698      	mov	r8, r3
 800df74:	4606      	mov	r6, r0
 800df76:	b118      	cbz	r0, 800df80 <_vfiprintf_r+0x18>
 800df78:	6983      	ldr	r3, [r0, #24]
 800df7a:	b90b      	cbnz	r3, 800df80 <_vfiprintf_r+0x18>
 800df7c:	f000 fb06 	bl	800e58c <__sinit>
 800df80:	4b89      	ldr	r3, [pc, #548]	; (800e1a8 <_vfiprintf_r+0x240>)
 800df82:	429d      	cmp	r5, r3
 800df84:	d11b      	bne.n	800dfbe <_vfiprintf_r+0x56>
 800df86:	6875      	ldr	r5, [r6, #4]
 800df88:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800df8a:	07d9      	lsls	r1, r3, #31
 800df8c:	d405      	bmi.n	800df9a <_vfiprintf_r+0x32>
 800df8e:	89ab      	ldrh	r3, [r5, #12]
 800df90:	059a      	lsls	r2, r3, #22
 800df92:	d402      	bmi.n	800df9a <_vfiprintf_r+0x32>
 800df94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800df96:	f000 fb97 	bl	800e6c8 <__retarget_lock_acquire_recursive>
 800df9a:	89ab      	ldrh	r3, [r5, #12]
 800df9c:	071b      	lsls	r3, r3, #28
 800df9e:	d501      	bpl.n	800dfa4 <_vfiprintf_r+0x3c>
 800dfa0:	692b      	ldr	r3, [r5, #16]
 800dfa2:	b9eb      	cbnz	r3, 800dfe0 <_vfiprintf_r+0x78>
 800dfa4:	4629      	mov	r1, r5
 800dfa6:	4630      	mov	r0, r6
 800dfa8:	f000 f960 	bl	800e26c <__swsetup_r>
 800dfac:	b1c0      	cbz	r0, 800dfe0 <_vfiprintf_r+0x78>
 800dfae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800dfb0:	07dc      	lsls	r4, r3, #31
 800dfb2:	d50e      	bpl.n	800dfd2 <_vfiprintf_r+0x6a>
 800dfb4:	f04f 30ff 	mov.w	r0, #4294967295
 800dfb8:	b01d      	add	sp, #116	; 0x74
 800dfba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dfbe:	4b7b      	ldr	r3, [pc, #492]	; (800e1ac <_vfiprintf_r+0x244>)
 800dfc0:	429d      	cmp	r5, r3
 800dfc2:	d101      	bne.n	800dfc8 <_vfiprintf_r+0x60>
 800dfc4:	68b5      	ldr	r5, [r6, #8]
 800dfc6:	e7df      	b.n	800df88 <_vfiprintf_r+0x20>
 800dfc8:	4b79      	ldr	r3, [pc, #484]	; (800e1b0 <_vfiprintf_r+0x248>)
 800dfca:	429d      	cmp	r5, r3
 800dfcc:	bf08      	it	eq
 800dfce:	68f5      	ldreq	r5, [r6, #12]
 800dfd0:	e7da      	b.n	800df88 <_vfiprintf_r+0x20>
 800dfd2:	89ab      	ldrh	r3, [r5, #12]
 800dfd4:	0598      	lsls	r0, r3, #22
 800dfd6:	d4ed      	bmi.n	800dfb4 <_vfiprintf_r+0x4c>
 800dfd8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dfda:	f000 fb76 	bl	800e6ca <__retarget_lock_release_recursive>
 800dfde:	e7e9      	b.n	800dfb4 <_vfiprintf_r+0x4c>
 800dfe0:	2300      	movs	r3, #0
 800dfe2:	9309      	str	r3, [sp, #36]	; 0x24
 800dfe4:	2320      	movs	r3, #32
 800dfe6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800dfea:	f8cd 800c 	str.w	r8, [sp, #12]
 800dfee:	2330      	movs	r3, #48	; 0x30
 800dff0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800e1b4 <_vfiprintf_r+0x24c>
 800dff4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dff8:	f04f 0901 	mov.w	r9, #1
 800dffc:	4623      	mov	r3, r4
 800dffe:	469a      	mov	sl, r3
 800e000:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e004:	b10a      	cbz	r2, 800e00a <_vfiprintf_r+0xa2>
 800e006:	2a25      	cmp	r2, #37	; 0x25
 800e008:	d1f9      	bne.n	800dffe <_vfiprintf_r+0x96>
 800e00a:	ebba 0b04 	subs.w	fp, sl, r4
 800e00e:	d00b      	beq.n	800e028 <_vfiprintf_r+0xc0>
 800e010:	465b      	mov	r3, fp
 800e012:	4622      	mov	r2, r4
 800e014:	4629      	mov	r1, r5
 800e016:	4630      	mov	r0, r6
 800e018:	f7ff ff94 	bl	800df44 <__sfputs_r>
 800e01c:	3001      	adds	r0, #1
 800e01e:	f000 80aa 	beq.w	800e176 <_vfiprintf_r+0x20e>
 800e022:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e024:	445a      	add	r2, fp
 800e026:	9209      	str	r2, [sp, #36]	; 0x24
 800e028:	f89a 3000 	ldrb.w	r3, [sl]
 800e02c:	2b00      	cmp	r3, #0
 800e02e:	f000 80a2 	beq.w	800e176 <_vfiprintf_r+0x20e>
 800e032:	2300      	movs	r3, #0
 800e034:	f04f 32ff 	mov.w	r2, #4294967295
 800e038:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e03c:	f10a 0a01 	add.w	sl, sl, #1
 800e040:	9304      	str	r3, [sp, #16]
 800e042:	9307      	str	r3, [sp, #28]
 800e044:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e048:	931a      	str	r3, [sp, #104]	; 0x68
 800e04a:	4654      	mov	r4, sl
 800e04c:	2205      	movs	r2, #5
 800e04e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e052:	4858      	ldr	r0, [pc, #352]	; (800e1b4 <_vfiprintf_r+0x24c>)
 800e054:	f7f2 f8c4 	bl	80001e0 <memchr>
 800e058:	9a04      	ldr	r2, [sp, #16]
 800e05a:	b9d8      	cbnz	r0, 800e094 <_vfiprintf_r+0x12c>
 800e05c:	06d1      	lsls	r1, r2, #27
 800e05e:	bf44      	itt	mi
 800e060:	2320      	movmi	r3, #32
 800e062:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e066:	0713      	lsls	r3, r2, #28
 800e068:	bf44      	itt	mi
 800e06a:	232b      	movmi	r3, #43	; 0x2b
 800e06c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e070:	f89a 3000 	ldrb.w	r3, [sl]
 800e074:	2b2a      	cmp	r3, #42	; 0x2a
 800e076:	d015      	beq.n	800e0a4 <_vfiprintf_r+0x13c>
 800e078:	9a07      	ldr	r2, [sp, #28]
 800e07a:	4654      	mov	r4, sl
 800e07c:	2000      	movs	r0, #0
 800e07e:	f04f 0c0a 	mov.w	ip, #10
 800e082:	4621      	mov	r1, r4
 800e084:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e088:	3b30      	subs	r3, #48	; 0x30
 800e08a:	2b09      	cmp	r3, #9
 800e08c:	d94e      	bls.n	800e12c <_vfiprintf_r+0x1c4>
 800e08e:	b1b0      	cbz	r0, 800e0be <_vfiprintf_r+0x156>
 800e090:	9207      	str	r2, [sp, #28]
 800e092:	e014      	b.n	800e0be <_vfiprintf_r+0x156>
 800e094:	eba0 0308 	sub.w	r3, r0, r8
 800e098:	fa09 f303 	lsl.w	r3, r9, r3
 800e09c:	4313      	orrs	r3, r2
 800e09e:	9304      	str	r3, [sp, #16]
 800e0a0:	46a2      	mov	sl, r4
 800e0a2:	e7d2      	b.n	800e04a <_vfiprintf_r+0xe2>
 800e0a4:	9b03      	ldr	r3, [sp, #12]
 800e0a6:	1d19      	adds	r1, r3, #4
 800e0a8:	681b      	ldr	r3, [r3, #0]
 800e0aa:	9103      	str	r1, [sp, #12]
 800e0ac:	2b00      	cmp	r3, #0
 800e0ae:	bfbb      	ittet	lt
 800e0b0:	425b      	neglt	r3, r3
 800e0b2:	f042 0202 	orrlt.w	r2, r2, #2
 800e0b6:	9307      	strge	r3, [sp, #28]
 800e0b8:	9307      	strlt	r3, [sp, #28]
 800e0ba:	bfb8      	it	lt
 800e0bc:	9204      	strlt	r2, [sp, #16]
 800e0be:	7823      	ldrb	r3, [r4, #0]
 800e0c0:	2b2e      	cmp	r3, #46	; 0x2e
 800e0c2:	d10c      	bne.n	800e0de <_vfiprintf_r+0x176>
 800e0c4:	7863      	ldrb	r3, [r4, #1]
 800e0c6:	2b2a      	cmp	r3, #42	; 0x2a
 800e0c8:	d135      	bne.n	800e136 <_vfiprintf_r+0x1ce>
 800e0ca:	9b03      	ldr	r3, [sp, #12]
 800e0cc:	1d1a      	adds	r2, r3, #4
 800e0ce:	681b      	ldr	r3, [r3, #0]
 800e0d0:	9203      	str	r2, [sp, #12]
 800e0d2:	2b00      	cmp	r3, #0
 800e0d4:	bfb8      	it	lt
 800e0d6:	f04f 33ff 	movlt.w	r3, #4294967295
 800e0da:	3402      	adds	r4, #2
 800e0dc:	9305      	str	r3, [sp, #20]
 800e0de:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800e1c4 <_vfiprintf_r+0x25c>
 800e0e2:	7821      	ldrb	r1, [r4, #0]
 800e0e4:	2203      	movs	r2, #3
 800e0e6:	4650      	mov	r0, sl
 800e0e8:	f7f2 f87a 	bl	80001e0 <memchr>
 800e0ec:	b140      	cbz	r0, 800e100 <_vfiprintf_r+0x198>
 800e0ee:	2340      	movs	r3, #64	; 0x40
 800e0f0:	eba0 000a 	sub.w	r0, r0, sl
 800e0f4:	fa03 f000 	lsl.w	r0, r3, r0
 800e0f8:	9b04      	ldr	r3, [sp, #16]
 800e0fa:	4303      	orrs	r3, r0
 800e0fc:	3401      	adds	r4, #1
 800e0fe:	9304      	str	r3, [sp, #16]
 800e100:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e104:	482c      	ldr	r0, [pc, #176]	; (800e1b8 <_vfiprintf_r+0x250>)
 800e106:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e10a:	2206      	movs	r2, #6
 800e10c:	f7f2 f868 	bl	80001e0 <memchr>
 800e110:	2800      	cmp	r0, #0
 800e112:	d03f      	beq.n	800e194 <_vfiprintf_r+0x22c>
 800e114:	4b29      	ldr	r3, [pc, #164]	; (800e1bc <_vfiprintf_r+0x254>)
 800e116:	bb1b      	cbnz	r3, 800e160 <_vfiprintf_r+0x1f8>
 800e118:	9b03      	ldr	r3, [sp, #12]
 800e11a:	3307      	adds	r3, #7
 800e11c:	f023 0307 	bic.w	r3, r3, #7
 800e120:	3308      	adds	r3, #8
 800e122:	9303      	str	r3, [sp, #12]
 800e124:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e126:	443b      	add	r3, r7
 800e128:	9309      	str	r3, [sp, #36]	; 0x24
 800e12a:	e767      	b.n	800dffc <_vfiprintf_r+0x94>
 800e12c:	fb0c 3202 	mla	r2, ip, r2, r3
 800e130:	460c      	mov	r4, r1
 800e132:	2001      	movs	r0, #1
 800e134:	e7a5      	b.n	800e082 <_vfiprintf_r+0x11a>
 800e136:	2300      	movs	r3, #0
 800e138:	3401      	adds	r4, #1
 800e13a:	9305      	str	r3, [sp, #20]
 800e13c:	4619      	mov	r1, r3
 800e13e:	f04f 0c0a 	mov.w	ip, #10
 800e142:	4620      	mov	r0, r4
 800e144:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e148:	3a30      	subs	r2, #48	; 0x30
 800e14a:	2a09      	cmp	r2, #9
 800e14c:	d903      	bls.n	800e156 <_vfiprintf_r+0x1ee>
 800e14e:	2b00      	cmp	r3, #0
 800e150:	d0c5      	beq.n	800e0de <_vfiprintf_r+0x176>
 800e152:	9105      	str	r1, [sp, #20]
 800e154:	e7c3      	b.n	800e0de <_vfiprintf_r+0x176>
 800e156:	fb0c 2101 	mla	r1, ip, r1, r2
 800e15a:	4604      	mov	r4, r0
 800e15c:	2301      	movs	r3, #1
 800e15e:	e7f0      	b.n	800e142 <_vfiprintf_r+0x1da>
 800e160:	ab03      	add	r3, sp, #12
 800e162:	9300      	str	r3, [sp, #0]
 800e164:	462a      	mov	r2, r5
 800e166:	4b16      	ldr	r3, [pc, #88]	; (800e1c0 <_vfiprintf_r+0x258>)
 800e168:	a904      	add	r1, sp, #16
 800e16a:	4630      	mov	r0, r6
 800e16c:	f7fc f83c 	bl	800a1e8 <_printf_float>
 800e170:	4607      	mov	r7, r0
 800e172:	1c78      	adds	r0, r7, #1
 800e174:	d1d6      	bne.n	800e124 <_vfiprintf_r+0x1bc>
 800e176:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e178:	07d9      	lsls	r1, r3, #31
 800e17a:	d405      	bmi.n	800e188 <_vfiprintf_r+0x220>
 800e17c:	89ab      	ldrh	r3, [r5, #12]
 800e17e:	059a      	lsls	r2, r3, #22
 800e180:	d402      	bmi.n	800e188 <_vfiprintf_r+0x220>
 800e182:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e184:	f000 faa1 	bl	800e6ca <__retarget_lock_release_recursive>
 800e188:	89ab      	ldrh	r3, [r5, #12]
 800e18a:	065b      	lsls	r3, r3, #25
 800e18c:	f53f af12 	bmi.w	800dfb4 <_vfiprintf_r+0x4c>
 800e190:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e192:	e711      	b.n	800dfb8 <_vfiprintf_r+0x50>
 800e194:	ab03      	add	r3, sp, #12
 800e196:	9300      	str	r3, [sp, #0]
 800e198:	462a      	mov	r2, r5
 800e19a:	4b09      	ldr	r3, [pc, #36]	; (800e1c0 <_vfiprintf_r+0x258>)
 800e19c:	a904      	add	r1, sp, #16
 800e19e:	4630      	mov	r0, r6
 800e1a0:	f7fc fac6 	bl	800a730 <_printf_i>
 800e1a4:	e7e4      	b.n	800e170 <_vfiprintf_r+0x208>
 800e1a6:	bf00      	nop
 800e1a8:	0800ee5c 	.word	0x0800ee5c
 800e1ac:	0800ee7c 	.word	0x0800ee7c
 800e1b0:	0800ee3c 	.word	0x0800ee3c
 800e1b4:	0800edec 	.word	0x0800edec
 800e1b8:	0800edf6 	.word	0x0800edf6
 800e1bc:	0800a1e9 	.word	0x0800a1e9
 800e1c0:	0800df45 	.word	0x0800df45
 800e1c4:	0800edf2 	.word	0x0800edf2

0800e1c8 <__swbuf_r>:
 800e1c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1ca:	460e      	mov	r6, r1
 800e1cc:	4614      	mov	r4, r2
 800e1ce:	4605      	mov	r5, r0
 800e1d0:	b118      	cbz	r0, 800e1da <__swbuf_r+0x12>
 800e1d2:	6983      	ldr	r3, [r0, #24]
 800e1d4:	b90b      	cbnz	r3, 800e1da <__swbuf_r+0x12>
 800e1d6:	f000 f9d9 	bl	800e58c <__sinit>
 800e1da:	4b21      	ldr	r3, [pc, #132]	; (800e260 <__swbuf_r+0x98>)
 800e1dc:	429c      	cmp	r4, r3
 800e1de:	d12b      	bne.n	800e238 <__swbuf_r+0x70>
 800e1e0:	686c      	ldr	r4, [r5, #4]
 800e1e2:	69a3      	ldr	r3, [r4, #24]
 800e1e4:	60a3      	str	r3, [r4, #8]
 800e1e6:	89a3      	ldrh	r3, [r4, #12]
 800e1e8:	071a      	lsls	r2, r3, #28
 800e1ea:	d52f      	bpl.n	800e24c <__swbuf_r+0x84>
 800e1ec:	6923      	ldr	r3, [r4, #16]
 800e1ee:	b36b      	cbz	r3, 800e24c <__swbuf_r+0x84>
 800e1f0:	6923      	ldr	r3, [r4, #16]
 800e1f2:	6820      	ldr	r0, [r4, #0]
 800e1f4:	1ac0      	subs	r0, r0, r3
 800e1f6:	6963      	ldr	r3, [r4, #20]
 800e1f8:	b2f6      	uxtb	r6, r6
 800e1fa:	4283      	cmp	r3, r0
 800e1fc:	4637      	mov	r7, r6
 800e1fe:	dc04      	bgt.n	800e20a <__swbuf_r+0x42>
 800e200:	4621      	mov	r1, r4
 800e202:	4628      	mov	r0, r5
 800e204:	f000 f92e 	bl	800e464 <_fflush_r>
 800e208:	bb30      	cbnz	r0, 800e258 <__swbuf_r+0x90>
 800e20a:	68a3      	ldr	r3, [r4, #8]
 800e20c:	3b01      	subs	r3, #1
 800e20e:	60a3      	str	r3, [r4, #8]
 800e210:	6823      	ldr	r3, [r4, #0]
 800e212:	1c5a      	adds	r2, r3, #1
 800e214:	6022      	str	r2, [r4, #0]
 800e216:	701e      	strb	r6, [r3, #0]
 800e218:	6963      	ldr	r3, [r4, #20]
 800e21a:	3001      	adds	r0, #1
 800e21c:	4283      	cmp	r3, r0
 800e21e:	d004      	beq.n	800e22a <__swbuf_r+0x62>
 800e220:	89a3      	ldrh	r3, [r4, #12]
 800e222:	07db      	lsls	r3, r3, #31
 800e224:	d506      	bpl.n	800e234 <__swbuf_r+0x6c>
 800e226:	2e0a      	cmp	r6, #10
 800e228:	d104      	bne.n	800e234 <__swbuf_r+0x6c>
 800e22a:	4621      	mov	r1, r4
 800e22c:	4628      	mov	r0, r5
 800e22e:	f000 f919 	bl	800e464 <_fflush_r>
 800e232:	b988      	cbnz	r0, 800e258 <__swbuf_r+0x90>
 800e234:	4638      	mov	r0, r7
 800e236:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e238:	4b0a      	ldr	r3, [pc, #40]	; (800e264 <__swbuf_r+0x9c>)
 800e23a:	429c      	cmp	r4, r3
 800e23c:	d101      	bne.n	800e242 <__swbuf_r+0x7a>
 800e23e:	68ac      	ldr	r4, [r5, #8]
 800e240:	e7cf      	b.n	800e1e2 <__swbuf_r+0x1a>
 800e242:	4b09      	ldr	r3, [pc, #36]	; (800e268 <__swbuf_r+0xa0>)
 800e244:	429c      	cmp	r4, r3
 800e246:	bf08      	it	eq
 800e248:	68ec      	ldreq	r4, [r5, #12]
 800e24a:	e7ca      	b.n	800e1e2 <__swbuf_r+0x1a>
 800e24c:	4621      	mov	r1, r4
 800e24e:	4628      	mov	r0, r5
 800e250:	f000 f80c 	bl	800e26c <__swsetup_r>
 800e254:	2800      	cmp	r0, #0
 800e256:	d0cb      	beq.n	800e1f0 <__swbuf_r+0x28>
 800e258:	f04f 37ff 	mov.w	r7, #4294967295
 800e25c:	e7ea      	b.n	800e234 <__swbuf_r+0x6c>
 800e25e:	bf00      	nop
 800e260:	0800ee5c 	.word	0x0800ee5c
 800e264:	0800ee7c 	.word	0x0800ee7c
 800e268:	0800ee3c 	.word	0x0800ee3c

0800e26c <__swsetup_r>:
 800e26c:	4b32      	ldr	r3, [pc, #200]	; (800e338 <__swsetup_r+0xcc>)
 800e26e:	b570      	push	{r4, r5, r6, lr}
 800e270:	681d      	ldr	r5, [r3, #0]
 800e272:	4606      	mov	r6, r0
 800e274:	460c      	mov	r4, r1
 800e276:	b125      	cbz	r5, 800e282 <__swsetup_r+0x16>
 800e278:	69ab      	ldr	r3, [r5, #24]
 800e27a:	b913      	cbnz	r3, 800e282 <__swsetup_r+0x16>
 800e27c:	4628      	mov	r0, r5
 800e27e:	f000 f985 	bl	800e58c <__sinit>
 800e282:	4b2e      	ldr	r3, [pc, #184]	; (800e33c <__swsetup_r+0xd0>)
 800e284:	429c      	cmp	r4, r3
 800e286:	d10f      	bne.n	800e2a8 <__swsetup_r+0x3c>
 800e288:	686c      	ldr	r4, [r5, #4]
 800e28a:	89a3      	ldrh	r3, [r4, #12]
 800e28c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e290:	0719      	lsls	r1, r3, #28
 800e292:	d42c      	bmi.n	800e2ee <__swsetup_r+0x82>
 800e294:	06dd      	lsls	r5, r3, #27
 800e296:	d411      	bmi.n	800e2bc <__swsetup_r+0x50>
 800e298:	2309      	movs	r3, #9
 800e29a:	6033      	str	r3, [r6, #0]
 800e29c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e2a0:	81a3      	strh	r3, [r4, #12]
 800e2a2:	f04f 30ff 	mov.w	r0, #4294967295
 800e2a6:	e03e      	b.n	800e326 <__swsetup_r+0xba>
 800e2a8:	4b25      	ldr	r3, [pc, #148]	; (800e340 <__swsetup_r+0xd4>)
 800e2aa:	429c      	cmp	r4, r3
 800e2ac:	d101      	bne.n	800e2b2 <__swsetup_r+0x46>
 800e2ae:	68ac      	ldr	r4, [r5, #8]
 800e2b0:	e7eb      	b.n	800e28a <__swsetup_r+0x1e>
 800e2b2:	4b24      	ldr	r3, [pc, #144]	; (800e344 <__swsetup_r+0xd8>)
 800e2b4:	429c      	cmp	r4, r3
 800e2b6:	bf08      	it	eq
 800e2b8:	68ec      	ldreq	r4, [r5, #12]
 800e2ba:	e7e6      	b.n	800e28a <__swsetup_r+0x1e>
 800e2bc:	0758      	lsls	r0, r3, #29
 800e2be:	d512      	bpl.n	800e2e6 <__swsetup_r+0x7a>
 800e2c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e2c2:	b141      	cbz	r1, 800e2d6 <__swsetup_r+0x6a>
 800e2c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e2c8:	4299      	cmp	r1, r3
 800e2ca:	d002      	beq.n	800e2d2 <__swsetup_r+0x66>
 800e2cc:	4630      	mov	r0, r6
 800e2ce:	f7ff fb25 	bl	800d91c <_free_r>
 800e2d2:	2300      	movs	r3, #0
 800e2d4:	6363      	str	r3, [r4, #52]	; 0x34
 800e2d6:	89a3      	ldrh	r3, [r4, #12]
 800e2d8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e2dc:	81a3      	strh	r3, [r4, #12]
 800e2de:	2300      	movs	r3, #0
 800e2e0:	6063      	str	r3, [r4, #4]
 800e2e2:	6923      	ldr	r3, [r4, #16]
 800e2e4:	6023      	str	r3, [r4, #0]
 800e2e6:	89a3      	ldrh	r3, [r4, #12]
 800e2e8:	f043 0308 	orr.w	r3, r3, #8
 800e2ec:	81a3      	strh	r3, [r4, #12]
 800e2ee:	6923      	ldr	r3, [r4, #16]
 800e2f0:	b94b      	cbnz	r3, 800e306 <__swsetup_r+0x9a>
 800e2f2:	89a3      	ldrh	r3, [r4, #12]
 800e2f4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e2f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e2fc:	d003      	beq.n	800e306 <__swsetup_r+0x9a>
 800e2fe:	4621      	mov	r1, r4
 800e300:	4630      	mov	r0, r6
 800e302:	f000 fa09 	bl	800e718 <__smakebuf_r>
 800e306:	89a0      	ldrh	r0, [r4, #12]
 800e308:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e30c:	f010 0301 	ands.w	r3, r0, #1
 800e310:	d00a      	beq.n	800e328 <__swsetup_r+0xbc>
 800e312:	2300      	movs	r3, #0
 800e314:	60a3      	str	r3, [r4, #8]
 800e316:	6963      	ldr	r3, [r4, #20]
 800e318:	425b      	negs	r3, r3
 800e31a:	61a3      	str	r3, [r4, #24]
 800e31c:	6923      	ldr	r3, [r4, #16]
 800e31e:	b943      	cbnz	r3, 800e332 <__swsetup_r+0xc6>
 800e320:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e324:	d1ba      	bne.n	800e29c <__swsetup_r+0x30>
 800e326:	bd70      	pop	{r4, r5, r6, pc}
 800e328:	0781      	lsls	r1, r0, #30
 800e32a:	bf58      	it	pl
 800e32c:	6963      	ldrpl	r3, [r4, #20]
 800e32e:	60a3      	str	r3, [r4, #8]
 800e330:	e7f4      	b.n	800e31c <__swsetup_r+0xb0>
 800e332:	2000      	movs	r0, #0
 800e334:	e7f7      	b.n	800e326 <__swsetup_r+0xba>
 800e336:	bf00      	nop
 800e338:	200000c0 	.word	0x200000c0
 800e33c:	0800ee5c 	.word	0x0800ee5c
 800e340:	0800ee7c 	.word	0x0800ee7c
 800e344:	0800ee3c 	.word	0x0800ee3c

0800e348 <abort>:
 800e348:	b508      	push	{r3, lr}
 800e34a:	2006      	movs	r0, #6
 800e34c:	f000 fa54 	bl	800e7f8 <raise>
 800e350:	2001      	movs	r0, #1
 800e352:	f7f3 fdff 	bl	8001f54 <_exit>
	...

0800e358 <__sflush_r>:
 800e358:	898a      	ldrh	r2, [r1, #12]
 800e35a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e35e:	4605      	mov	r5, r0
 800e360:	0710      	lsls	r0, r2, #28
 800e362:	460c      	mov	r4, r1
 800e364:	d458      	bmi.n	800e418 <__sflush_r+0xc0>
 800e366:	684b      	ldr	r3, [r1, #4]
 800e368:	2b00      	cmp	r3, #0
 800e36a:	dc05      	bgt.n	800e378 <__sflush_r+0x20>
 800e36c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e36e:	2b00      	cmp	r3, #0
 800e370:	dc02      	bgt.n	800e378 <__sflush_r+0x20>
 800e372:	2000      	movs	r0, #0
 800e374:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e378:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e37a:	2e00      	cmp	r6, #0
 800e37c:	d0f9      	beq.n	800e372 <__sflush_r+0x1a>
 800e37e:	2300      	movs	r3, #0
 800e380:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e384:	682f      	ldr	r7, [r5, #0]
 800e386:	602b      	str	r3, [r5, #0]
 800e388:	d032      	beq.n	800e3f0 <__sflush_r+0x98>
 800e38a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e38c:	89a3      	ldrh	r3, [r4, #12]
 800e38e:	075a      	lsls	r2, r3, #29
 800e390:	d505      	bpl.n	800e39e <__sflush_r+0x46>
 800e392:	6863      	ldr	r3, [r4, #4]
 800e394:	1ac0      	subs	r0, r0, r3
 800e396:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e398:	b10b      	cbz	r3, 800e39e <__sflush_r+0x46>
 800e39a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e39c:	1ac0      	subs	r0, r0, r3
 800e39e:	2300      	movs	r3, #0
 800e3a0:	4602      	mov	r2, r0
 800e3a2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e3a4:	6a21      	ldr	r1, [r4, #32]
 800e3a6:	4628      	mov	r0, r5
 800e3a8:	47b0      	blx	r6
 800e3aa:	1c43      	adds	r3, r0, #1
 800e3ac:	89a3      	ldrh	r3, [r4, #12]
 800e3ae:	d106      	bne.n	800e3be <__sflush_r+0x66>
 800e3b0:	6829      	ldr	r1, [r5, #0]
 800e3b2:	291d      	cmp	r1, #29
 800e3b4:	d82c      	bhi.n	800e410 <__sflush_r+0xb8>
 800e3b6:	4a2a      	ldr	r2, [pc, #168]	; (800e460 <__sflush_r+0x108>)
 800e3b8:	40ca      	lsrs	r2, r1
 800e3ba:	07d6      	lsls	r6, r2, #31
 800e3bc:	d528      	bpl.n	800e410 <__sflush_r+0xb8>
 800e3be:	2200      	movs	r2, #0
 800e3c0:	6062      	str	r2, [r4, #4]
 800e3c2:	04d9      	lsls	r1, r3, #19
 800e3c4:	6922      	ldr	r2, [r4, #16]
 800e3c6:	6022      	str	r2, [r4, #0]
 800e3c8:	d504      	bpl.n	800e3d4 <__sflush_r+0x7c>
 800e3ca:	1c42      	adds	r2, r0, #1
 800e3cc:	d101      	bne.n	800e3d2 <__sflush_r+0x7a>
 800e3ce:	682b      	ldr	r3, [r5, #0]
 800e3d0:	b903      	cbnz	r3, 800e3d4 <__sflush_r+0x7c>
 800e3d2:	6560      	str	r0, [r4, #84]	; 0x54
 800e3d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e3d6:	602f      	str	r7, [r5, #0]
 800e3d8:	2900      	cmp	r1, #0
 800e3da:	d0ca      	beq.n	800e372 <__sflush_r+0x1a>
 800e3dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e3e0:	4299      	cmp	r1, r3
 800e3e2:	d002      	beq.n	800e3ea <__sflush_r+0x92>
 800e3e4:	4628      	mov	r0, r5
 800e3e6:	f7ff fa99 	bl	800d91c <_free_r>
 800e3ea:	2000      	movs	r0, #0
 800e3ec:	6360      	str	r0, [r4, #52]	; 0x34
 800e3ee:	e7c1      	b.n	800e374 <__sflush_r+0x1c>
 800e3f0:	6a21      	ldr	r1, [r4, #32]
 800e3f2:	2301      	movs	r3, #1
 800e3f4:	4628      	mov	r0, r5
 800e3f6:	47b0      	blx	r6
 800e3f8:	1c41      	adds	r1, r0, #1
 800e3fa:	d1c7      	bne.n	800e38c <__sflush_r+0x34>
 800e3fc:	682b      	ldr	r3, [r5, #0]
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d0c4      	beq.n	800e38c <__sflush_r+0x34>
 800e402:	2b1d      	cmp	r3, #29
 800e404:	d001      	beq.n	800e40a <__sflush_r+0xb2>
 800e406:	2b16      	cmp	r3, #22
 800e408:	d101      	bne.n	800e40e <__sflush_r+0xb6>
 800e40a:	602f      	str	r7, [r5, #0]
 800e40c:	e7b1      	b.n	800e372 <__sflush_r+0x1a>
 800e40e:	89a3      	ldrh	r3, [r4, #12]
 800e410:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e414:	81a3      	strh	r3, [r4, #12]
 800e416:	e7ad      	b.n	800e374 <__sflush_r+0x1c>
 800e418:	690f      	ldr	r7, [r1, #16]
 800e41a:	2f00      	cmp	r7, #0
 800e41c:	d0a9      	beq.n	800e372 <__sflush_r+0x1a>
 800e41e:	0793      	lsls	r3, r2, #30
 800e420:	680e      	ldr	r6, [r1, #0]
 800e422:	bf08      	it	eq
 800e424:	694b      	ldreq	r3, [r1, #20]
 800e426:	600f      	str	r7, [r1, #0]
 800e428:	bf18      	it	ne
 800e42a:	2300      	movne	r3, #0
 800e42c:	eba6 0807 	sub.w	r8, r6, r7
 800e430:	608b      	str	r3, [r1, #8]
 800e432:	f1b8 0f00 	cmp.w	r8, #0
 800e436:	dd9c      	ble.n	800e372 <__sflush_r+0x1a>
 800e438:	6a21      	ldr	r1, [r4, #32]
 800e43a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e43c:	4643      	mov	r3, r8
 800e43e:	463a      	mov	r2, r7
 800e440:	4628      	mov	r0, r5
 800e442:	47b0      	blx	r6
 800e444:	2800      	cmp	r0, #0
 800e446:	dc06      	bgt.n	800e456 <__sflush_r+0xfe>
 800e448:	89a3      	ldrh	r3, [r4, #12]
 800e44a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e44e:	81a3      	strh	r3, [r4, #12]
 800e450:	f04f 30ff 	mov.w	r0, #4294967295
 800e454:	e78e      	b.n	800e374 <__sflush_r+0x1c>
 800e456:	4407      	add	r7, r0
 800e458:	eba8 0800 	sub.w	r8, r8, r0
 800e45c:	e7e9      	b.n	800e432 <__sflush_r+0xda>
 800e45e:	bf00      	nop
 800e460:	20400001 	.word	0x20400001

0800e464 <_fflush_r>:
 800e464:	b538      	push	{r3, r4, r5, lr}
 800e466:	690b      	ldr	r3, [r1, #16]
 800e468:	4605      	mov	r5, r0
 800e46a:	460c      	mov	r4, r1
 800e46c:	b913      	cbnz	r3, 800e474 <_fflush_r+0x10>
 800e46e:	2500      	movs	r5, #0
 800e470:	4628      	mov	r0, r5
 800e472:	bd38      	pop	{r3, r4, r5, pc}
 800e474:	b118      	cbz	r0, 800e47e <_fflush_r+0x1a>
 800e476:	6983      	ldr	r3, [r0, #24]
 800e478:	b90b      	cbnz	r3, 800e47e <_fflush_r+0x1a>
 800e47a:	f000 f887 	bl	800e58c <__sinit>
 800e47e:	4b14      	ldr	r3, [pc, #80]	; (800e4d0 <_fflush_r+0x6c>)
 800e480:	429c      	cmp	r4, r3
 800e482:	d11b      	bne.n	800e4bc <_fflush_r+0x58>
 800e484:	686c      	ldr	r4, [r5, #4]
 800e486:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e48a:	2b00      	cmp	r3, #0
 800e48c:	d0ef      	beq.n	800e46e <_fflush_r+0xa>
 800e48e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e490:	07d0      	lsls	r0, r2, #31
 800e492:	d404      	bmi.n	800e49e <_fflush_r+0x3a>
 800e494:	0599      	lsls	r1, r3, #22
 800e496:	d402      	bmi.n	800e49e <_fflush_r+0x3a>
 800e498:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e49a:	f000 f915 	bl	800e6c8 <__retarget_lock_acquire_recursive>
 800e49e:	4628      	mov	r0, r5
 800e4a0:	4621      	mov	r1, r4
 800e4a2:	f7ff ff59 	bl	800e358 <__sflush_r>
 800e4a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e4a8:	07da      	lsls	r2, r3, #31
 800e4aa:	4605      	mov	r5, r0
 800e4ac:	d4e0      	bmi.n	800e470 <_fflush_r+0xc>
 800e4ae:	89a3      	ldrh	r3, [r4, #12]
 800e4b0:	059b      	lsls	r3, r3, #22
 800e4b2:	d4dd      	bmi.n	800e470 <_fflush_r+0xc>
 800e4b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e4b6:	f000 f908 	bl	800e6ca <__retarget_lock_release_recursive>
 800e4ba:	e7d9      	b.n	800e470 <_fflush_r+0xc>
 800e4bc:	4b05      	ldr	r3, [pc, #20]	; (800e4d4 <_fflush_r+0x70>)
 800e4be:	429c      	cmp	r4, r3
 800e4c0:	d101      	bne.n	800e4c6 <_fflush_r+0x62>
 800e4c2:	68ac      	ldr	r4, [r5, #8]
 800e4c4:	e7df      	b.n	800e486 <_fflush_r+0x22>
 800e4c6:	4b04      	ldr	r3, [pc, #16]	; (800e4d8 <_fflush_r+0x74>)
 800e4c8:	429c      	cmp	r4, r3
 800e4ca:	bf08      	it	eq
 800e4cc:	68ec      	ldreq	r4, [r5, #12]
 800e4ce:	e7da      	b.n	800e486 <_fflush_r+0x22>
 800e4d0:	0800ee5c 	.word	0x0800ee5c
 800e4d4:	0800ee7c 	.word	0x0800ee7c
 800e4d8:	0800ee3c 	.word	0x0800ee3c

0800e4dc <std>:
 800e4dc:	2300      	movs	r3, #0
 800e4de:	b510      	push	{r4, lr}
 800e4e0:	4604      	mov	r4, r0
 800e4e2:	e9c0 3300 	strd	r3, r3, [r0]
 800e4e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e4ea:	6083      	str	r3, [r0, #8]
 800e4ec:	8181      	strh	r1, [r0, #12]
 800e4ee:	6643      	str	r3, [r0, #100]	; 0x64
 800e4f0:	81c2      	strh	r2, [r0, #14]
 800e4f2:	6183      	str	r3, [r0, #24]
 800e4f4:	4619      	mov	r1, r3
 800e4f6:	2208      	movs	r2, #8
 800e4f8:	305c      	adds	r0, #92	; 0x5c
 800e4fa:	f7fb fdcd 	bl	800a098 <memset>
 800e4fe:	4b05      	ldr	r3, [pc, #20]	; (800e514 <std+0x38>)
 800e500:	6263      	str	r3, [r4, #36]	; 0x24
 800e502:	4b05      	ldr	r3, [pc, #20]	; (800e518 <std+0x3c>)
 800e504:	62a3      	str	r3, [r4, #40]	; 0x28
 800e506:	4b05      	ldr	r3, [pc, #20]	; (800e51c <std+0x40>)
 800e508:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e50a:	4b05      	ldr	r3, [pc, #20]	; (800e520 <std+0x44>)
 800e50c:	6224      	str	r4, [r4, #32]
 800e50e:	6323      	str	r3, [r4, #48]	; 0x30
 800e510:	bd10      	pop	{r4, pc}
 800e512:	bf00      	nop
 800e514:	0800e831 	.word	0x0800e831
 800e518:	0800e853 	.word	0x0800e853
 800e51c:	0800e88b 	.word	0x0800e88b
 800e520:	0800e8af 	.word	0x0800e8af

0800e524 <_cleanup_r>:
 800e524:	4901      	ldr	r1, [pc, #4]	; (800e52c <_cleanup_r+0x8>)
 800e526:	f000 b8af 	b.w	800e688 <_fwalk_reent>
 800e52a:	bf00      	nop
 800e52c:	0800e465 	.word	0x0800e465

0800e530 <__sfmoreglue>:
 800e530:	b570      	push	{r4, r5, r6, lr}
 800e532:	2268      	movs	r2, #104	; 0x68
 800e534:	1e4d      	subs	r5, r1, #1
 800e536:	4355      	muls	r5, r2
 800e538:	460e      	mov	r6, r1
 800e53a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e53e:	f7ff fa59 	bl	800d9f4 <_malloc_r>
 800e542:	4604      	mov	r4, r0
 800e544:	b140      	cbz	r0, 800e558 <__sfmoreglue+0x28>
 800e546:	2100      	movs	r1, #0
 800e548:	e9c0 1600 	strd	r1, r6, [r0]
 800e54c:	300c      	adds	r0, #12
 800e54e:	60a0      	str	r0, [r4, #8]
 800e550:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e554:	f7fb fda0 	bl	800a098 <memset>
 800e558:	4620      	mov	r0, r4
 800e55a:	bd70      	pop	{r4, r5, r6, pc}

0800e55c <__sfp_lock_acquire>:
 800e55c:	4801      	ldr	r0, [pc, #4]	; (800e564 <__sfp_lock_acquire+0x8>)
 800e55e:	f000 b8b3 	b.w	800e6c8 <__retarget_lock_acquire_recursive>
 800e562:	bf00      	nop
 800e564:	200009c1 	.word	0x200009c1

0800e568 <__sfp_lock_release>:
 800e568:	4801      	ldr	r0, [pc, #4]	; (800e570 <__sfp_lock_release+0x8>)
 800e56a:	f000 b8ae 	b.w	800e6ca <__retarget_lock_release_recursive>
 800e56e:	bf00      	nop
 800e570:	200009c1 	.word	0x200009c1

0800e574 <__sinit_lock_acquire>:
 800e574:	4801      	ldr	r0, [pc, #4]	; (800e57c <__sinit_lock_acquire+0x8>)
 800e576:	f000 b8a7 	b.w	800e6c8 <__retarget_lock_acquire_recursive>
 800e57a:	bf00      	nop
 800e57c:	200009c2 	.word	0x200009c2

0800e580 <__sinit_lock_release>:
 800e580:	4801      	ldr	r0, [pc, #4]	; (800e588 <__sinit_lock_release+0x8>)
 800e582:	f000 b8a2 	b.w	800e6ca <__retarget_lock_release_recursive>
 800e586:	bf00      	nop
 800e588:	200009c2 	.word	0x200009c2

0800e58c <__sinit>:
 800e58c:	b510      	push	{r4, lr}
 800e58e:	4604      	mov	r4, r0
 800e590:	f7ff fff0 	bl	800e574 <__sinit_lock_acquire>
 800e594:	69a3      	ldr	r3, [r4, #24]
 800e596:	b11b      	cbz	r3, 800e5a0 <__sinit+0x14>
 800e598:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e59c:	f7ff bff0 	b.w	800e580 <__sinit_lock_release>
 800e5a0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800e5a4:	6523      	str	r3, [r4, #80]	; 0x50
 800e5a6:	4b13      	ldr	r3, [pc, #76]	; (800e5f4 <__sinit+0x68>)
 800e5a8:	4a13      	ldr	r2, [pc, #76]	; (800e5f8 <__sinit+0x6c>)
 800e5aa:	681b      	ldr	r3, [r3, #0]
 800e5ac:	62a2      	str	r2, [r4, #40]	; 0x28
 800e5ae:	42a3      	cmp	r3, r4
 800e5b0:	bf04      	itt	eq
 800e5b2:	2301      	moveq	r3, #1
 800e5b4:	61a3      	streq	r3, [r4, #24]
 800e5b6:	4620      	mov	r0, r4
 800e5b8:	f000 f820 	bl	800e5fc <__sfp>
 800e5bc:	6060      	str	r0, [r4, #4]
 800e5be:	4620      	mov	r0, r4
 800e5c0:	f000 f81c 	bl	800e5fc <__sfp>
 800e5c4:	60a0      	str	r0, [r4, #8]
 800e5c6:	4620      	mov	r0, r4
 800e5c8:	f000 f818 	bl	800e5fc <__sfp>
 800e5cc:	2200      	movs	r2, #0
 800e5ce:	60e0      	str	r0, [r4, #12]
 800e5d0:	2104      	movs	r1, #4
 800e5d2:	6860      	ldr	r0, [r4, #4]
 800e5d4:	f7ff ff82 	bl	800e4dc <std>
 800e5d8:	68a0      	ldr	r0, [r4, #8]
 800e5da:	2201      	movs	r2, #1
 800e5dc:	2109      	movs	r1, #9
 800e5de:	f7ff ff7d 	bl	800e4dc <std>
 800e5e2:	68e0      	ldr	r0, [r4, #12]
 800e5e4:	2202      	movs	r2, #2
 800e5e6:	2112      	movs	r1, #18
 800e5e8:	f7ff ff78 	bl	800e4dc <std>
 800e5ec:	2301      	movs	r3, #1
 800e5ee:	61a3      	str	r3, [r4, #24]
 800e5f0:	e7d2      	b.n	800e598 <__sinit+0xc>
 800e5f2:	bf00      	nop
 800e5f4:	0800e9f8 	.word	0x0800e9f8
 800e5f8:	0800e525 	.word	0x0800e525

0800e5fc <__sfp>:
 800e5fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5fe:	4607      	mov	r7, r0
 800e600:	f7ff ffac 	bl	800e55c <__sfp_lock_acquire>
 800e604:	4b1e      	ldr	r3, [pc, #120]	; (800e680 <__sfp+0x84>)
 800e606:	681e      	ldr	r6, [r3, #0]
 800e608:	69b3      	ldr	r3, [r6, #24]
 800e60a:	b913      	cbnz	r3, 800e612 <__sfp+0x16>
 800e60c:	4630      	mov	r0, r6
 800e60e:	f7ff ffbd 	bl	800e58c <__sinit>
 800e612:	3648      	adds	r6, #72	; 0x48
 800e614:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800e618:	3b01      	subs	r3, #1
 800e61a:	d503      	bpl.n	800e624 <__sfp+0x28>
 800e61c:	6833      	ldr	r3, [r6, #0]
 800e61e:	b30b      	cbz	r3, 800e664 <__sfp+0x68>
 800e620:	6836      	ldr	r6, [r6, #0]
 800e622:	e7f7      	b.n	800e614 <__sfp+0x18>
 800e624:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800e628:	b9d5      	cbnz	r5, 800e660 <__sfp+0x64>
 800e62a:	4b16      	ldr	r3, [pc, #88]	; (800e684 <__sfp+0x88>)
 800e62c:	60e3      	str	r3, [r4, #12]
 800e62e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800e632:	6665      	str	r5, [r4, #100]	; 0x64
 800e634:	f000 f847 	bl	800e6c6 <__retarget_lock_init_recursive>
 800e638:	f7ff ff96 	bl	800e568 <__sfp_lock_release>
 800e63c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800e640:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800e644:	6025      	str	r5, [r4, #0]
 800e646:	61a5      	str	r5, [r4, #24]
 800e648:	2208      	movs	r2, #8
 800e64a:	4629      	mov	r1, r5
 800e64c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800e650:	f7fb fd22 	bl	800a098 <memset>
 800e654:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800e658:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800e65c:	4620      	mov	r0, r4
 800e65e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e660:	3468      	adds	r4, #104	; 0x68
 800e662:	e7d9      	b.n	800e618 <__sfp+0x1c>
 800e664:	2104      	movs	r1, #4
 800e666:	4638      	mov	r0, r7
 800e668:	f7ff ff62 	bl	800e530 <__sfmoreglue>
 800e66c:	4604      	mov	r4, r0
 800e66e:	6030      	str	r0, [r6, #0]
 800e670:	2800      	cmp	r0, #0
 800e672:	d1d5      	bne.n	800e620 <__sfp+0x24>
 800e674:	f7ff ff78 	bl	800e568 <__sfp_lock_release>
 800e678:	230c      	movs	r3, #12
 800e67a:	603b      	str	r3, [r7, #0]
 800e67c:	e7ee      	b.n	800e65c <__sfp+0x60>
 800e67e:	bf00      	nop
 800e680:	0800e9f8 	.word	0x0800e9f8
 800e684:	ffff0001 	.word	0xffff0001

0800e688 <_fwalk_reent>:
 800e688:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e68c:	4606      	mov	r6, r0
 800e68e:	4688      	mov	r8, r1
 800e690:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800e694:	2700      	movs	r7, #0
 800e696:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e69a:	f1b9 0901 	subs.w	r9, r9, #1
 800e69e:	d505      	bpl.n	800e6ac <_fwalk_reent+0x24>
 800e6a0:	6824      	ldr	r4, [r4, #0]
 800e6a2:	2c00      	cmp	r4, #0
 800e6a4:	d1f7      	bne.n	800e696 <_fwalk_reent+0xe>
 800e6a6:	4638      	mov	r0, r7
 800e6a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e6ac:	89ab      	ldrh	r3, [r5, #12]
 800e6ae:	2b01      	cmp	r3, #1
 800e6b0:	d907      	bls.n	800e6c2 <_fwalk_reent+0x3a>
 800e6b2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e6b6:	3301      	adds	r3, #1
 800e6b8:	d003      	beq.n	800e6c2 <_fwalk_reent+0x3a>
 800e6ba:	4629      	mov	r1, r5
 800e6bc:	4630      	mov	r0, r6
 800e6be:	47c0      	blx	r8
 800e6c0:	4307      	orrs	r7, r0
 800e6c2:	3568      	adds	r5, #104	; 0x68
 800e6c4:	e7e9      	b.n	800e69a <_fwalk_reent+0x12>

0800e6c6 <__retarget_lock_init_recursive>:
 800e6c6:	4770      	bx	lr

0800e6c8 <__retarget_lock_acquire_recursive>:
 800e6c8:	4770      	bx	lr

0800e6ca <__retarget_lock_release_recursive>:
 800e6ca:	4770      	bx	lr

0800e6cc <__swhatbuf_r>:
 800e6cc:	b570      	push	{r4, r5, r6, lr}
 800e6ce:	460e      	mov	r6, r1
 800e6d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e6d4:	2900      	cmp	r1, #0
 800e6d6:	b096      	sub	sp, #88	; 0x58
 800e6d8:	4614      	mov	r4, r2
 800e6da:	461d      	mov	r5, r3
 800e6dc:	da08      	bge.n	800e6f0 <__swhatbuf_r+0x24>
 800e6de:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800e6e2:	2200      	movs	r2, #0
 800e6e4:	602a      	str	r2, [r5, #0]
 800e6e6:	061a      	lsls	r2, r3, #24
 800e6e8:	d410      	bmi.n	800e70c <__swhatbuf_r+0x40>
 800e6ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e6ee:	e00e      	b.n	800e70e <__swhatbuf_r+0x42>
 800e6f0:	466a      	mov	r2, sp
 800e6f2:	f000 f903 	bl	800e8fc <_fstat_r>
 800e6f6:	2800      	cmp	r0, #0
 800e6f8:	dbf1      	blt.n	800e6de <__swhatbuf_r+0x12>
 800e6fa:	9a01      	ldr	r2, [sp, #4]
 800e6fc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e700:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e704:	425a      	negs	r2, r3
 800e706:	415a      	adcs	r2, r3
 800e708:	602a      	str	r2, [r5, #0]
 800e70a:	e7ee      	b.n	800e6ea <__swhatbuf_r+0x1e>
 800e70c:	2340      	movs	r3, #64	; 0x40
 800e70e:	2000      	movs	r0, #0
 800e710:	6023      	str	r3, [r4, #0]
 800e712:	b016      	add	sp, #88	; 0x58
 800e714:	bd70      	pop	{r4, r5, r6, pc}
	...

0800e718 <__smakebuf_r>:
 800e718:	898b      	ldrh	r3, [r1, #12]
 800e71a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e71c:	079d      	lsls	r5, r3, #30
 800e71e:	4606      	mov	r6, r0
 800e720:	460c      	mov	r4, r1
 800e722:	d507      	bpl.n	800e734 <__smakebuf_r+0x1c>
 800e724:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e728:	6023      	str	r3, [r4, #0]
 800e72a:	6123      	str	r3, [r4, #16]
 800e72c:	2301      	movs	r3, #1
 800e72e:	6163      	str	r3, [r4, #20]
 800e730:	b002      	add	sp, #8
 800e732:	bd70      	pop	{r4, r5, r6, pc}
 800e734:	ab01      	add	r3, sp, #4
 800e736:	466a      	mov	r2, sp
 800e738:	f7ff ffc8 	bl	800e6cc <__swhatbuf_r>
 800e73c:	9900      	ldr	r1, [sp, #0]
 800e73e:	4605      	mov	r5, r0
 800e740:	4630      	mov	r0, r6
 800e742:	f7ff f957 	bl	800d9f4 <_malloc_r>
 800e746:	b948      	cbnz	r0, 800e75c <__smakebuf_r+0x44>
 800e748:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e74c:	059a      	lsls	r2, r3, #22
 800e74e:	d4ef      	bmi.n	800e730 <__smakebuf_r+0x18>
 800e750:	f023 0303 	bic.w	r3, r3, #3
 800e754:	f043 0302 	orr.w	r3, r3, #2
 800e758:	81a3      	strh	r3, [r4, #12]
 800e75a:	e7e3      	b.n	800e724 <__smakebuf_r+0xc>
 800e75c:	4b0d      	ldr	r3, [pc, #52]	; (800e794 <__smakebuf_r+0x7c>)
 800e75e:	62b3      	str	r3, [r6, #40]	; 0x28
 800e760:	89a3      	ldrh	r3, [r4, #12]
 800e762:	6020      	str	r0, [r4, #0]
 800e764:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e768:	81a3      	strh	r3, [r4, #12]
 800e76a:	9b00      	ldr	r3, [sp, #0]
 800e76c:	6163      	str	r3, [r4, #20]
 800e76e:	9b01      	ldr	r3, [sp, #4]
 800e770:	6120      	str	r0, [r4, #16]
 800e772:	b15b      	cbz	r3, 800e78c <__smakebuf_r+0x74>
 800e774:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e778:	4630      	mov	r0, r6
 800e77a:	f000 f8d1 	bl	800e920 <_isatty_r>
 800e77e:	b128      	cbz	r0, 800e78c <__smakebuf_r+0x74>
 800e780:	89a3      	ldrh	r3, [r4, #12]
 800e782:	f023 0303 	bic.w	r3, r3, #3
 800e786:	f043 0301 	orr.w	r3, r3, #1
 800e78a:	81a3      	strh	r3, [r4, #12]
 800e78c:	89a0      	ldrh	r0, [r4, #12]
 800e78e:	4305      	orrs	r5, r0
 800e790:	81a5      	strh	r5, [r4, #12]
 800e792:	e7cd      	b.n	800e730 <__smakebuf_r+0x18>
 800e794:	0800e525 	.word	0x0800e525

0800e798 <_malloc_usable_size_r>:
 800e798:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e79c:	1f18      	subs	r0, r3, #4
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	bfbc      	itt	lt
 800e7a2:	580b      	ldrlt	r3, [r1, r0]
 800e7a4:	18c0      	addlt	r0, r0, r3
 800e7a6:	4770      	bx	lr

0800e7a8 <_raise_r>:
 800e7a8:	291f      	cmp	r1, #31
 800e7aa:	b538      	push	{r3, r4, r5, lr}
 800e7ac:	4604      	mov	r4, r0
 800e7ae:	460d      	mov	r5, r1
 800e7b0:	d904      	bls.n	800e7bc <_raise_r+0x14>
 800e7b2:	2316      	movs	r3, #22
 800e7b4:	6003      	str	r3, [r0, #0]
 800e7b6:	f04f 30ff 	mov.w	r0, #4294967295
 800e7ba:	bd38      	pop	{r3, r4, r5, pc}
 800e7bc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800e7be:	b112      	cbz	r2, 800e7c6 <_raise_r+0x1e>
 800e7c0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e7c4:	b94b      	cbnz	r3, 800e7da <_raise_r+0x32>
 800e7c6:	4620      	mov	r0, r4
 800e7c8:	f000 f830 	bl	800e82c <_getpid_r>
 800e7cc:	462a      	mov	r2, r5
 800e7ce:	4601      	mov	r1, r0
 800e7d0:	4620      	mov	r0, r4
 800e7d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e7d6:	f000 b817 	b.w	800e808 <_kill_r>
 800e7da:	2b01      	cmp	r3, #1
 800e7dc:	d00a      	beq.n	800e7f4 <_raise_r+0x4c>
 800e7de:	1c59      	adds	r1, r3, #1
 800e7e0:	d103      	bne.n	800e7ea <_raise_r+0x42>
 800e7e2:	2316      	movs	r3, #22
 800e7e4:	6003      	str	r3, [r0, #0]
 800e7e6:	2001      	movs	r0, #1
 800e7e8:	e7e7      	b.n	800e7ba <_raise_r+0x12>
 800e7ea:	2400      	movs	r4, #0
 800e7ec:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e7f0:	4628      	mov	r0, r5
 800e7f2:	4798      	blx	r3
 800e7f4:	2000      	movs	r0, #0
 800e7f6:	e7e0      	b.n	800e7ba <_raise_r+0x12>

0800e7f8 <raise>:
 800e7f8:	4b02      	ldr	r3, [pc, #8]	; (800e804 <raise+0xc>)
 800e7fa:	4601      	mov	r1, r0
 800e7fc:	6818      	ldr	r0, [r3, #0]
 800e7fe:	f7ff bfd3 	b.w	800e7a8 <_raise_r>
 800e802:	bf00      	nop
 800e804:	200000c0 	.word	0x200000c0

0800e808 <_kill_r>:
 800e808:	b538      	push	{r3, r4, r5, lr}
 800e80a:	4d07      	ldr	r5, [pc, #28]	; (800e828 <_kill_r+0x20>)
 800e80c:	2300      	movs	r3, #0
 800e80e:	4604      	mov	r4, r0
 800e810:	4608      	mov	r0, r1
 800e812:	4611      	mov	r1, r2
 800e814:	602b      	str	r3, [r5, #0]
 800e816:	f7f3 fb8d 	bl	8001f34 <_kill>
 800e81a:	1c43      	adds	r3, r0, #1
 800e81c:	d102      	bne.n	800e824 <_kill_r+0x1c>
 800e81e:	682b      	ldr	r3, [r5, #0]
 800e820:	b103      	cbz	r3, 800e824 <_kill_r+0x1c>
 800e822:	6023      	str	r3, [r4, #0]
 800e824:	bd38      	pop	{r3, r4, r5, pc}
 800e826:	bf00      	nop
 800e828:	200009bc 	.word	0x200009bc

0800e82c <_getpid_r>:
 800e82c:	f7f3 bb7a 	b.w	8001f24 <_getpid>

0800e830 <__sread>:
 800e830:	b510      	push	{r4, lr}
 800e832:	460c      	mov	r4, r1
 800e834:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e838:	f000 f894 	bl	800e964 <_read_r>
 800e83c:	2800      	cmp	r0, #0
 800e83e:	bfab      	itete	ge
 800e840:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e842:	89a3      	ldrhlt	r3, [r4, #12]
 800e844:	181b      	addge	r3, r3, r0
 800e846:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e84a:	bfac      	ite	ge
 800e84c:	6563      	strge	r3, [r4, #84]	; 0x54
 800e84e:	81a3      	strhlt	r3, [r4, #12]
 800e850:	bd10      	pop	{r4, pc}

0800e852 <__swrite>:
 800e852:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e856:	461f      	mov	r7, r3
 800e858:	898b      	ldrh	r3, [r1, #12]
 800e85a:	05db      	lsls	r3, r3, #23
 800e85c:	4605      	mov	r5, r0
 800e85e:	460c      	mov	r4, r1
 800e860:	4616      	mov	r6, r2
 800e862:	d505      	bpl.n	800e870 <__swrite+0x1e>
 800e864:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e868:	2302      	movs	r3, #2
 800e86a:	2200      	movs	r2, #0
 800e86c:	f000 f868 	bl	800e940 <_lseek_r>
 800e870:	89a3      	ldrh	r3, [r4, #12]
 800e872:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e876:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e87a:	81a3      	strh	r3, [r4, #12]
 800e87c:	4632      	mov	r2, r6
 800e87e:	463b      	mov	r3, r7
 800e880:	4628      	mov	r0, r5
 800e882:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e886:	f000 b817 	b.w	800e8b8 <_write_r>

0800e88a <__sseek>:
 800e88a:	b510      	push	{r4, lr}
 800e88c:	460c      	mov	r4, r1
 800e88e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e892:	f000 f855 	bl	800e940 <_lseek_r>
 800e896:	1c43      	adds	r3, r0, #1
 800e898:	89a3      	ldrh	r3, [r4, #12]
 800e89a:	bf15      	itete	ne
 800e89c:	6560      	strne	r0, [r4, #84]	; 0x54
 800e89e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e8a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e8a6:	81a3      	strheq	r3, [r4, #12]
 800e8a8:	bf18      	it	ne
 800e8aa:	81a3      	strhne	r3, [r4, #12]
 800e8ac:	bd10      	pop	{r4, pc}

0800e8ae <__sclose>:
 800e8ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e8b2:	f000 b813 	b.w	800e8dc <_close_r>
	...

0800e8b8 <_write_r>:
 800e8b8:	b538      	push	{r3, r4, r5, lr}
 800e8ba:	4d07      	ldr	r5, [pc, #28]	; (800e8d8 <_write_r+0x20>)
 800e8bc:	4604      	mov	r4, r0
 800e8be:	4608      	mov	r0, r1
 800e8c0:	4611      	mov	r1, r2
 800e8c2:	2200      	movs	r2, #0
 800e8c4:	602a      	str	r2, [r5, #0]
 800e8c6:	461a      	mov	r2, r3
 800e8c8:	f7f3 fb6b 	bl	8001fa2 <_write>
 800e8cc:	1c43      	adds	r3, r0, #1
 800e8ce:	d102      	bne.n	800e8d6 <_write_r+0x1e>
 800e8d0:	682b      	ldr	r3, [r5, #0]
 800e8d2:	b103      	cbz	r3, 800e8d6 <_write_r+0x1e>
 800e8d4:	6023      	str	r3, [r4, #0]
 800e8d6:	bd38      	pop	{r3, r4, r5, pc}
 800e8d8:	200009bc 	.word	0x200009bc

0800e8dc <_close_r>:
 800e8dc:	b538      	push	{r3, r4, r5, lr}
 800e8de:	4d06      	ldr	r5, [pc, #24]	; (800e8f8 <_close_r+0x1c>)
 800e8e0:	2300      	movs	r3, #0
 800e8e2:	4604      	mov	r4, r0
 800e8e4:	4608      	mov	r0, r1
 800e8e6:	602b      	str	r3, [r5, #0]
 800e8e8:	f7f3 fb77 	bl	8001fda <_close>
 800e8ec:	1c43      	adds	r3, r0, #1
 800e8ee:	d102      	bne.n	800e8f6 <_close_r+0x1a>
 800e8f0:	682b      	ldr	r3, [r5, #0]
 800e8f2:	b103      	cbz	r3, 800e8f6 <_close_r+0x1a>
 800e8f4:	6023      	str	r3, [r4, #0]
 800e8f6:	bd38      	pop	{r3, r4, r5, pc}
 800e8f8:	200009bc 	.word	0x200009bc

0800e8fc <_fstat_r>:
 800e8fc:	b538      	push	{r3, r4, r5, lr}
 800e8fe:	4d07      	ldr	r5, [pc, #28]	; (800e91c <_fstat_r+0x20>)
 800e900:	2300      	movs	r3, #0
 800e902:	4604      	mov	r4, r0
 800e904:	4608      	mov	r0, r1
 800e906:	4611      	mov	r1, r2
 800e908:	602b      	str	r3, [r5, #0]
 800e90a:	f7f3 fb72 	bl	8001ff2 <_fstat>
 800e90e:	1c43      	adds	r3, r0, #1
 800e910:	d102      	bne.n	800e918 <_fstat_r+0x1c>
 800e912:	682b      	ldr	r3, [r5, #0]
 800e914:	b103      	cbz	r3, 800e918 <_fstat_r+0x1c>
 800e916:	6023      	str	r3, [r4, #0]
 800e918:	bd38      	pop	{r3, r4, r5, pc}
 800e91a:	bf00      	nop
 800e91c:	200009bc 	.word	0x200009bc

0800e920 <_isatty_r>:
 800e920:	b538      	push	{r3, r4, r5, lr}
 800e922:	4d06      	ldr	r5, [pc, #24]	; (800e93c <_isatty_r+0x1c>)
 800e924:	2300      	movs	r3, #0
 800e926:	4604      	mov	r4, r0
 800e928:	4608      	mov	r0, r1
 800e92a:	602b      	str	r3, [r5, #0]
 800e92c:	f7f3 fb71 	bl	8002012 <_isatty>
 800e930:	1c43      	adds	r3, r0, #1
 800e932:	d102      	bne.n	800e93a <_isatty_r+0x1a>
 800e934:	682b      	ldr	r3, [r5, #0]
 800e936:	b103      	cbz	r3, 800e93a <_isatty_r+0x1a>
 800e938:	6023      	str	r3, [r4, #0]
 800e93a:	bd38      	pop	{r3, r4, r5, pc}
 800e93c:	200009bc 	.word	0x200009bc

0800e940 <_lseek_r>:
 800e940:	b538      	push	{r3, r4, r5, lr}
 800e942:	4d07      	ldr	r5, [pc, #28]	; (800e960 <_lseek_r+0x20>)
 800e944:	4604      	mov	r4, r0
 800e946:	4608      	mov	r0, r1
 800e948:	4611      	mov	r1, r2
 800e94a:	2200      	movs	r2, #0
 800e94c:	602a      	str	r2, [r5, #0]
 800e94e:	461a      	mov	r2, r3
 800e950:	f7f3 fb6a 	bl	8002028 <_lseek>
 800e954:	1c43      	adds	r3, r0, #1
 800e956:	d102      	bne.n	800e95e <_lseek_r+0x1e>
 800e958:	682b      	ldr	r3, [r5, #0]
 800e95a:	b103      	cbz	r3, 800e95e <_lseek_r+0x1e>
 800e95c:	6023      	str	r3, [r4, #0]
 800e95e:	bd38      	pop	{r3, r4, r5, pc}
 800e960:	200009bc 	.word	0x200009bc

0800e964 <_read_r>:
 800e964:	b538      	push	{r3, r4, r5, lr}
 800e966:	4d07      	ldr	r5, [pc, #28]	; (800e984 <_read_r+0x20>)
 800e968:	4604      	mov	r4, r0
 800e96a:	4608      	mov	r0, r1
 800e96c:	4611      	mov	r1, r2
 800e96e:	2200      	movs	r2, #0
 800e970:	602a      	str	r2, [r5, #0]
 800e972:	461a      	mov	r2, r3
 800e974:	f7f3 faf8 	bl	8001f68 <_read>
 800e978:	1c43      	adds	r3, r0, #1
 800e97a:	d102      	bne.n	800e982 <_read_r+0x1e>
 800e97c:	682b      	ldr	r3, [r5, #0]
 800e97e:	b103      	cbz	r3, 800e982 <_read_r+0x1e>
 800e980:	6023      	str	r3, [r4, #0]
 800e982:	bd38      	pop	{r3, r4, r5, pc}
 800e984:	200009bc 	.word	0x200009bc

0800e988 <_init>:
 800e988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e98a:	bf00      	nop
 800e98c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e98e:	bc08      	pop	{r3}
 800e990:	469e      	mov	lr, r3
 800e992:	4770      	bx	lr

0800e994 <_fini>:
 800e994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e996:	bf00      	nop
 800e998:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e99a:	bc08      	pop	{r3}
 800e99c:	469e      	mov	lr, r3
 800e99e:	4770      	bx	lr
