// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module EdgeDetect_Top_Transform (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        img_edges_address0,
        img_edges_ce0,
        img_edges_q0,
        img_accu_address0,
        img_accu_ce0,
        img_accu_we0,
        img_accu_d0,
        img_accu_q0,
        r
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 33'b1;
parameter    ap_ST_st2_fsm_1 = 33'b10;
parameter    ap_ST_st3_fsm_2 = 33'b100;
parameter    ap_ST_st4_fsm_3 = 33'b1000;
parameter    ap_ST_st5_fsm_4 = 33'b10000;
parameter    ap_ST_st6_fsm_5 = 33'b100000;
parameter    ap_ST_st7_fsm_6 = 33'b1000000;
parameter    ap_ST_st8_fsm_7 = 33'b10000000;
parameter    ap_ST_st9_fsm_8 = 33'b100000000;
parameter    ap_ST_st10_fsm_9 = 33'b1000000000;
parameter    ap_ST_st11_fsm_10 = 33'b10000000000;
parameter    ap_ST_st12_fsm_11 = 33'b100000000000;
parameter    ap_ST_st13_fsm_12 = 33'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 33'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 33'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 33'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 33'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 33'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 33'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 33'b10000000000000000000;
parameter    ap_ST_st21_fsm_20 = 33'b100000000000000000000;
parameter    ap_ST_st22_fsm_21 = 33'b1000000000000000000000;
parameter    ap_ST_st23_fsm_22 = 33'b10000000000000000000000;
parameter    ap_ST_st24_fsm_23 = 33'b100000000000000000000000;
parameter    ap_ST_st25_fsm_24 = 33'b1000000000000000000000000;
parameter    ap_ST_st26_fsm_25 = 33'b10000000000000000000000000;
parameter    ap_ST_st27_fsm_26 = 33'b100000000000000000000000000;
parameter    ap_ST_st28_fsm_27 = 33'b1000000000000000000000000000;
parameter    ap_ST_st29_fsm_28 = 33'b10000000000000000000000000000;
parameter    ap_ST_st30_fsm_29 = 33'b100000000000000000000000000000;
parameter    ap_ST_st31_fsm_30 = 33'b1000000000000000000000000000000;
parameter    ap_ST_st32_fsm_31 = 33'b10000000000000000000000000000000;
parameter    ap_ST_st33_fsm_32 = 33'b100000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv17_0 = 17'b00000000000000000;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv32_3C8EFA35 = 32'b111100100011101111101000110101;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv17_10000 = 17'b10000000000000000;
parameter    ap_const_lv17_1 = 17'b1;
parameter    ap_const_lv9_100 = 9'b100000000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv9_168 = 9'b101101000;
parameter    ap_const_lv9_181 = 9'b110000001;
parameter    ap_const_lv8_7F = 8'b1111111;
parameter    ap_const_lv32_36 = 32'b110110;
parameter    ap_const_lv24_1 = 24'b1;
parameter    ap_const_lv16_1 = 16'b1;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] img_edges_address0;
output   img_edges_ce0;
input  [0:0] img_edges_q0;
output  [15:0] img_accu_address0;
output   img_accu_ce0;
output   img_accu_we0;
output  [15:0] img_accu_d0;
input  [15:0] img_accu_q0;
input  [7:0] r;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg img_edges_ce0;
reg[15:0] img_accu_address0;
reg img_accu_ce0;
reg img_accu_we0;
reg[15:0] img_accu_d0;
(* fsm_encoding = "none" *) reg   [32:0] ap_CS_fsm = 33'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_51;
wire   [31:0] grp_fu_217_p2;
reg   [31:0] reg_229;
reg    ap_sig_cseq_ST_st21_fsm_20;
reg    ap_sig_bdd_78;
reg    ap_sig_cseq_ST_st26_fsm_25;
reg    ap_sig_bdd_85;
wire   [31:0] r_cast_fu_236_p1;
reg   [31:0] r_cast_reg_720;
wire   [16:0] i_5_fu_246_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_100;
wire   [31:0] grp_fu_226_p1;
reg   [31:0] tmp_reg_733;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_109;
wire   [31:0] y_cast_fu_257_p1;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_118;
wire   [8:0] y_1_fu_268_p2;
reg   [8:0] y_1_reg_747;
wire   [7:0] tmp_90_fu_274_p1;
reg   [7:0] tmp_90_reg_752;
wire   [0:0] exitcond3_fu_262_p2;
wire   [15:0] tmp_47_fu_278_p3;
reg   [15:0] tmp_47_reg_757;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_bdd_135;
reg   [31:0] tmp_48_reg_762;
wire   [31:0] x_cast_fu_289_p1;
reg   [31:0] x_cast_reg_767;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_bdd_145;
wire   [8:0] x_1_fu_299_p2;
reg   [8:0] x_1_reg_775;
wire   [0:0] exitcond2_fu_293_p2;
reg   [0:0] img_edges_load_reg_785;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_bdd_160;
reg   [31:0] tmp_51_reg_789;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_bdd_168;
wire   [31:0] t_cast_fu_315_p1;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_bdd_177;
wire   [8:0] t_1_fu_326_p2;
reg   [8:0] t_1_reg_802;
reg   [31:0] tmp_52_reg_807;
reg    ap_sig_cseq_ST_st18_fsm_17;
reg    ap_sig_bdd_190;
wire   [31:0] grp_EdgeDetect_Top_sinf_or_cosf_fu_179_ap_return;
reg   [31:0] tmp_i_i_reg_812;
reg    ap_sig_cseq_ST_st23_fsm_22;
reg    ap_sig_bdd_199;
wire    grp_EdgeDetect_Top_sinf_or_cosf_fu_179_ap_done;
wire    grp_EdgeDetect_Top_sinf_or_cosf_fu_194_ap_done;
wire   [31:0] grp_EdgeDetect_Top_sinf_or_cosf_fu_194_ap_return;
reg   [31:0] tmp_i_i4_reg_817;
wire   [31:0] grp_fu_222_p2;
reg   [31:0] tmp_54_reg_822;
wire   [31:0] grp_fu_209_p2;
reg   [31:0] x_assign_reg_827;
reg    ap_sig_cseq_ST_st30_fsm_29;
reg    ap_sig_bdd_219;
wire   [31:0] grp_fu_213_p2;
reg   [31:0] x_assign_2_reg_832;
reg   [0:0] p_Result_s_reg_837;
reg    ap_sig_cseq_ST_st31_fsm_30;
reg    ap_sig_bdd_230;
wire   [31:0] p_Val2_40_fu_451_p3;
reg   [31:0] p_Val2_40_reg_842;
reg   [0:0] p_Result_31_reg_848;
wire   [31:0] p_Val2_43_fu_578_p3;
reg   [31:0] p_Val2_43_reg_853;
wire   [0:0] or_cond3_fu_680_p2;
reg   [0:0] or_cond3_reg_859;
reg    ap_sig_cseq_ST_st32_fsm_31;
reg    ap_sig_bdd_245;
reg   [15:0] img_accu_addr_1_reg_863;
wire    grp_EdgeDetect_Top_sinf_or_cosf_fu_179_ap_start;
wire    grp_EdgeDetect_Top_sinf_or_cosf_fu_179_ap_idle;
wire    grp_EdgeDetect_Top_sinf_or_cosf_fu_179_ap_ready;
wire   [31:0] grp_EdgeDetect_Top_sinf_or_cosf_fu_179_t_in;
wire    grp_EdgeDetect_Top_sinf_or_cosf_fu_179_do_cos;
wire    grp_EdgeDetect_Top_sinf_or_cosf_fu_194_ap_start;
wire    grp_EdgeDetect_Top_sinf_or_cosf_fu_194_ap_idle;
wire    grp_EdgeDetect_Top_sinf_or_cosf_fu_194_ap_ready;
wire   [31:0] grp_EdgeDetect_Top_sinf_or_cosf_fu_194_t_in;
wire    grp_EdgeDetect_Top_sinf_or_cosf_fu_194_do_cos;
reg   [16:0] i_reg_135;
wire   [0:0] exitcond1_fu_240_p2;
reg   [8:0] y_reg_146;
reg   [8:0] x_reg_157;
wire   [0:0] exitcond_fu_320_p2;
reg   [8:0] t_reg_168;
reg    ap_sig_cseq_ST_st33_fsm_32;
reg    ap_sig_bdd_290;
reg    grp_EdgeDetect_Top_sinf_or_cosf_fu_179_ap_start_ap_start_reg = 1'b0;
reg    ap_sig_cseq_ST_st22_fsm_21;
reg    ap_sig_bdd_299;
reg    grp_EdgeDetect_Top_sinf_or_cosf_fu_194_ap_start_ap_start_reg = 1'b0;
wire   [63:0] tmp_s_fu_252_p1;
wire   [63:0] tmp_50_fu_310_p1;
wire   [63:0] tmp_57_fu_708_p1;
wire   [15:0] tmp_58_fu_713_p2;
reg   [31:0] grp_fu_217_p0;
reg   [31:0] grp_fu_217_p1;
reg    ap_sig_cseq_ST_st19_fsm_18;
reg    ap_sig_bdd_379;
reg    ap_sig_cseq_ST_st24_fsm_23;
reg    ap_sig_bdd_386;
reg   [31:0] grp_fu_226_p0;
wire   [15:0] x_cast1_fu_285_p1;
wire   [15:0] tmp_49_fu_305_p2;
wire   [31:0] p_Val2_35_fu_332_p1;
wire   [22:0] loc_V_2_fu_353_p1;
wire   [23:0] p_Result_30_fu_357_p3;
wire   [7:0] loc_V_fu_343_p4;
wire   [8:0] tmp_i_i_i_cast_fu_369_p1;
wire   [8:0] sh_assign_fu_373_p2;
wire   [7:0] tmp_86_i_i_fu_387_p2;
wire   [0:0] isNeg_fu_379_p3;
wire  signed [8:0] tmp_86_i_i_cast_fu_393_p1;
wire   [8:0] sh_assign_2_fu_397_p3;
wire  signed [23:0] sh_assign_3_i_i_cast_cast_fu_409_p1;
wire  signed [31:0] sh_assign_3_i_i_cast_fu_405_p1;
wire   [77:0] tmp_i_i_214_fu_365_p1;
wire   [77:0] tmp_89_i_i_fu_419_p1;
wire   [23:0] tmp_88_i_i_fu_413_p2;
wire   [0:0] tmp_94_fu_429_p3;
wire   [77:0] tmp_90_i_i_fu_423_p2;
wire   [31:0] tmp_25_fu_437_p1;
wire   [31:0] tmp_26_fu_441_p4;
wire   [31:0] p_Val2_s_fu_459_p1;
wire   [22:0] loc_V_4_fu_480_p1;
wire   [23:0] p_Result_32_fu_484_p3;
wire   [7:0] loc_V_3_fu_470_p4;
wire   [8:0] tmp_i_i_i11_cast_fu_496_p1;
wire   [8:0] sh_assign_3_fu_500_p2;
wire   [7:0] tmp_86_i_i1_fu_514_p2;
wire   [0:0] isNeg_1_fu_506_p3;
wire  signed [8:0] tmp_86_i_i14_cast_fu_520_p1;
wire   [8:0] sh_assign_4_fu_524_p3;
wire  signed [23:0] sh_assign_3_i_i15_cast_cast_fu_536_p1;
wire  signed [31:0] sh_assign_3_i_i15_cast_fu_532_p1;
wire   [54:0] tmp_i_i10_cast1_fu_492_p1;
wire   [54:0] tmp_89_i_i18_cast_fu_546_p1;
wire   [23:0] tmp_88_i_i1_fu_540_p2;
wire   [0:0] tmp_98_fu_556_p3;
wire   [54:0] tmp_90_i_i1_fu_550_p2;
wire   [31:0] tmp_29_fu_564_p1;
wire   [31:0] tmp_30_fu_568_p4;
wire   [31:0] p_Val2_i_i_fu_586_p2;
wire   [31:0] p_Val2_i_i1_fu_597_p2;
wire   [31:0] p_Val2_47_fu_602_p3;
wire   [0:0] tmp_99_fu_608_p3;
wire   [23:0] tmp_100_fu_622_p4;
wire   [31:0] p_Val2_46_fu_591_p3;
wire   [0:0] tmp_101_fu_638_p3;
wire   [23:0] tmp_102_fu_652_p4;
wire   [0:0] icmp_fu_632_p2;
wire   [0:0] rev_fu_616_p2;
wire   [0:0] icmp1_fu_662_p2;
wire   [0:0] rev1_fu_646_p2;
wire   [0:0] tmp2_fu_674_p2;
wire   [0:0] tmp1_fu_668_p2;
wire   [7:0] tmp_103_fu_686_p1;
wire   [15:0] tmp_55_fu_690_p3;
wire   [31:0] tmp_132_cast_fu_698_p1;
wire   [31:0] tmp_56_fu_702_p2;
wire    grp_fu_209_ce;
wire    grp_fu_213_ce;
wire    grp_fu_217_ce;
wire    grp_fu_222_ce;
wire    grp_fu_226_ce;
reg   [32:0] ap_NS_fsm;


EdgeDetect_Top_sinf_or_cosf grp_EdgeDetect_Top_sinf_or_cosf_fu_179(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_EdgeDetect_Top_sinf_or_cosf_fu_179_ap_start ),
    .ap_done( grp_EdgeDetect_Top_sinf_or_cosf_fu_179_ap_done ),
    .ap_idle( grp_EdgeDetect_Top_sinf_or_cosf_fu_179_ap_idle ),
    .ap_ready( grp_EdgeDetect_Top_sinf_or_cosf_fu_179_ap_ready ),
    .t_in( grp_EdgeDetect_Top_sinf_or_cosf_fu_179_t_in ),
    .do_cos( grp_EdgeDetect_Top_sinf_or_cosf_fu_179_do_cos ),
    .ap_return( grp_EdgeDetect_Top_sinf_or_cosf_fu_179_ap_return )
);

EdgeDetect_Top_sinf_or_cosf grp_EdgeDetect_Top_sinf_or_cosf_fu_194(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_EdgeDetect_Top_sinf_or_cosf_fu_194_ap_start ),
    .ap_done( grp_EdgeDetect_Top_sinf_or_cosf_fu_194_ap_done ),
    .ap_idle( grp_EdgeDetect_Top_sinf_or_cosf_fu_194_ap_idle ),
    .ap_ready( grp_EdgeDetect_Top_sinf_or_cosf_fu_194_ap_ready ),
    .t_in( grp_EdgeDetect_Top_sinf_or_cosf_fu_194_t_in ),
    .do_cos( grp_EdgeDetect_Top_sinf_or_cosf_fu_194_do_cos ),
    .ap_return( grp_EdgeDetect_Top_sinf_or_cosf_fu_194_ap_return )
);

EdgeDetect_Top_fsub_32ns_32ns_32_4_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
EdgeDetect_Top_fsub_32ns_32ns_32_4_full_dsp_U107(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( tmp_51_reg_789 ),
    .din1( reg_229 ),
    .ce( grp_fu_209_ce ),
    .dout( grp_fu_209_p2 )
);

EdgeDetect_Top_fsub_32ns_32ns_32_4_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
EdgeDetect_Top_fsub_32ns_32ns_32_4_full_dsp_U108(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( tmp_48_reg_762 ),
    .din1( tmp_54_reg_822 ),
    .ce( grp_fu_213_ce ),
    .dout( grp_fu_213_p2 )
);

EdgeDetect_Top_fmul_32ns_32ns_32_3_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
EdgeDetect_Top_fmul_32ns_32ns_32_3_max_dsp_U109(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_217_p0 ),
    .din1( grp_fu_217_p1 ),
    .ce( grp_fu_217_ce ),
    .dout( grp_fu_217_p2 )
);

EdgeDetect_Top_fmul_32ns_32ns_32_3_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
EdgeDetect_Top_fmul_32ns_32ns_32_3_max_dsp_U110(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( tmp_reg_733 ),
    .din1( tmp_i_i4_reg_817 ),
    .ce( grp_fu_222_ce ),
    .dout( grp_fu_222_p2 )
);

EdgeDetect_Top_sitofp_32ns_32_4 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
EdgeDetect_Top_sitofp_32ns_32_4_U111(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_226_p0 ),
    .ce( grp_fu_226_ce ),
    .dout( grp_fu_226_p1 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_grp_EdgeDetect_Top_sinf_or_cosf_fu_179_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_EdgeDetect_Top_sinf_or_cosf_fu_179_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21)) begin
            grp_EdgeDetect_Top_sinf_or_cosf_fu_179_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_EdgeDetect_Top_sinf_or_cosf_fu_179_ap_ready)) begin
            grp_EdgeDetect_Top_sinf_or_cosf_fu_179_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_grp_EdgeDetect_Top_sinf_or_cosf_fu_194_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_EdgeDetect_Top_sinf_or_cosf_fu_194_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21)) begin
            grp_EdgeDetect_Top_sinf_or_cosf_fu_194_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_EdgeDetect_Top_sinf_or_cosf_fu_194_ap_ready)) begin
            grp_EdgeDetect_Top_sinf_or_cosf_fu_194_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond1_fu_240_p2))) begin
        i_reg_135 <= i_5_fu_246_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        i_reg_135 <= ap_const_lv17_0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        t_reg_168 <= ap_const_lv9_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st33_fsm_32)) begin
        t_reg_168 <= t_1_reg_802;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        x_reg_157 <= ap_const_lv9_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ((ap_const_lv1_0 == img_edges_load_reg_785) | ~(ap_const_lv1_0 == exitcond_fu_320_p2)))) begin
        x_reg_157 <= x_1_reg_775;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) & ~(ap_const_lv1_0 == exitcond2_fu_293_p2))) begin
        y_reg_146 <= y_1_reg_747;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        y_reg_146 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st32_fsm_31) & ~(ap_const_lv1_0 == or_cond3_fu_680_p2))) begin
        img_accu_addr_1_reg_863 <= tmp_57_fu_708_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        img_edges_load_reg_785 <= img_edges_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st32_fsm_31)) begin
        or_cond3_reg_859 <= or_cond3_fu_680_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st31_fsm_30)) begin
        p_Result_31_reg_848 <= p_Val2_s_fu_459_p1[ap_const_lv32_1F];
        p_Result_s_reg_837 <= p_Val2_35_fu_332_p1[ap_const_lv32_1F];
        p_Val2_40_reg_842 <= p_Val2_40_fu_451_p3;
        p_Val2_43_reg_853 <= p_Val2_43_fu_578_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        r_cast_reg_720[7 : 0] <= r_cast_fu_236_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) | (ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25))) begin
        reg_229 <= grp_fu_217_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) & ~(ap_const_lv1_0 == img_edges_load_reg_785))) begin
        t_1_reg_802 <= t_1_fu_326_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        tmp_47_reg_757[15 : 8] <= tmp_47_fu_278_p3[15 : 8];
        tmp_48_reg_762 <= grp_fu_226_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        tmp_51_reg_789 <= grp_fu_226_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        tmp_52_reg_807 <= grp_fu_226_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25)) begin
        tmp_54_reg_822 <= grp_fu_222_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (exitcond3_fu_262_p2 == ap_const_lv1_0))) begin
        tmp_90_reg_752 <= tmp_90_fu_274_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st23_fsm_22) & ~((ap_const_logic_0 == grp_EdgeDetect_Top_sinf_or_cosf_fu_179_ap_done) | (ap_const_logic_0 == grp_EdgeDetect_Top_sinf_or_cosf_fu_194_ap_done)))) begin
        tmp_i_i4_reg_817 <= grp_EdgeDetect_Top_sinf_or_cosf_fu_194_ap_return;
        tmp_i_i_reg_812 <= grp_EdgeDetect_Top_sinf_or_cosf_fu_179_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        tmp_reg_733 <= grp_fu_226_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        x_1_reg_775 <= x_1_fu_299_p2;
        x_cast_reg_767[8 : 0] <= x_cast_fu_289_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_29)) begin
        x_assign_2_reg_832 <= grp_fu_213_p2;
        x_assign_reg_827 <= grp_fu_209_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        y_1_reg_747 <= y_1_fu_268_p2;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st6_fsm_5 or exitcond3_fu_262_p2) begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(exitcond3_fu_262_p2 == ap_const_lv1_0)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st6_fsm_5 or exitcond3_fu_262_p2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(exitcond3_fu_262_p2 == ap_const_lv1_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_145) begin
    if (ap_sig_bdd_145) begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_160) begin
    if (ap_sig_bdd_160) begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_168) begin
    if (ap_sig_bdd_168) begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_177) begin
    if (ap_sig_bdd_177) begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_190) begin
    if (ap_sig_bdd_190) begin
        ap_sig_cseq_ST_st18_fsm_17 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_17 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_379) begin
    if (ap_sig_bdd_379) begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_51) begin
    if (ap_sig_bdd_51) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_78) begin
    if (ap_sig_bdd_78) begin
        ap_sig_cseq_ST_st21_fsm_20 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st21_fsm_20 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_299) begin
    if (ap_sig_bdd_299) begin
        ap_sig_cseq_ST_st22_fsm_21 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st22_fsm_21 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_199) begin
    if (ap_sig_bdd_199) begin
        ap_sig_cseq_ST_st23_fsm_22 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st23_fsm_22 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_386) begin
    if (ap_sig_bdd_386) begin
        ap_sig_cseq_ST_st24_fsm_23 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st24_fsm_23 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_85) begin
    if (ap_sig_bdd_85) begin
        ap_sig_cseq_ST_st26_fsm_25 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st26_fsm_25 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_100) begin
    if (ap_sig_bdd_100) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_219) begin
    if (ap_sig_bdd_219) begin
        ap_sig_cseq_ST_st30_fsm_29 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st30_fsm_29 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_230) begin
    if (ap_sig_bdd_230) begin
        ap_sig_cseq_ST_st31_fsm_30 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st31_fsm_30 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_245) begin
    if (ap_sig_bdd_245) begin
        ap_sig_cseq_ST_st32_fsm_31 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st32_fsm_31 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_290) begin
    if (ap_sig_bdd_290) begin
        ap_sig_cseq_ST_st33_fsm_32 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st33_fsm_32 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_109) begin
    if (ap_sig_bdd_109) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_118) begin
    if (ap_sig_bdd_118) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_135) begin
    if (ap_sig_bdd_135) begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_0;
    end
end

always @ (tmp_reg_733 or tmp_52_reg_807 or ap_sig_cseq_ST_st19_fsm_18 or ap_sig_cseq_ST_st24_fsm_23) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st24_fsm_23)) begin
        grp_fu_217_p0 = tmp_reg_733;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        grp_fu_217_p0 = tmp_52_reg_807;
    end else begin
        grp_fu_217_p0 = 'bx;
    end
end

always @ (tmp_i_i_reg_812 or ap_sig_cseq_ST_st19_fsm_18 or ap_sig_cseq_ST_st24_fsm_23) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st24_fsm_23)) begin
        grp_fu_217_p1 = tmp_i_i_reg_812;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        grp_fu_217_p1 = ap_const_lv32_3C8EFA35;
    end else begin
        grp_fu_217_p1 = 'bx;
    end
end

always @ (r_cast_reg_720 or ap_sig_cseq_ST_st2_fsm_1 or y_cast_fu_257_p1 or ap_sig_cseq_ST_st6_fsm_5 or x_cast_reg_767 or ap_sig_cseq_ST_st11_fsm_10 or t_cast_fu_315_p1 or ap_sig_cseq_ST_st15_fsm_14) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        grp_fu_226_p0 = t_cast_fu_315_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        grp_fu_226_p0 = x_cast_reg_767;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_fu_226_p0 = y_cast_fu_257_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_fu_226_p0 = r_cast_reg_720;
    end else begin
        grp_fu_226_p0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st32_fsm_31 or img_accu_addr_1_reg_863 or ap_sig_cseq_ST_st33_fsm_32 or tmp_s_fu_252_p1 or tmp_57_fu_708_p1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st33_fsm_32)) begin
        img_accu_address0 = img_accu_addr_1_reg_863;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        img_accu_address0 = tmp_s_fu_252_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st32_fsm_31)) begin
        img_accu_address0 = tmp_57_fu_708_p1;
    end else begin
        img_accu_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st32_fsm_31 or ap_sig_cseq_ST_st33_fsm_32) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) | (ap_const_logic_1 == ap_sig_cseq_ST_st32_fsm_31) | (ap_const_logic_1 == ap_sig_cseq_ST_st33_fsm_32))) begin
        img_accu_ce0 = ap_const_logic_1;
    end else begin
        img_accu_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st33_fsm_32 or tmp_58_fu_713_p2) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st33_fsm_32)) begin
        img_accu_d0 = tmp_58_fu_713_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        img_accu_d0 = ap_const_lv16_0;
    end else begin
        img_accu_d0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st2_fsm_1 or or_cond3_reg_859 or exitcond1_fu_240_p2 or ap_sig_cseq_ST_st33_fsm_32) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond1_fu_240_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st33_fsm_32) & ~(ap_const_lv1_0 == or_cond3_reg_859)))) begin
        img_accu_we0 = ap_const_logic_1;
    end else begin
        img_accu_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st10_fsm_9) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        img_edges_ce0 = ap_const_logic_1;
    end else begin
        img_edges_ce0 = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or img_edges_q0 or exitcond3_fu_262_p2 or exitcond2_fu_293_p2 or img_edges_load_reg_785 or grp_EdgeDetect_Top_sinf_or_cosf_fu_179_ap_done or grp_EdgeDetect_Top_sinf_or_cosf_fu_194_ap_done or exitcond1_fu_240_p2 or exitcond_fu_320_p2) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if ((ap_const_lv1_0 == exitcond1_fu_240_p2)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : 
        begin
            if (~(exitcond3_fu_262_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end
        end
        ap_ST_st7_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : 
        begin
            if ((ap_const_lv1_0 == exitcond2_fu_293_p2)) begin
                ap_NS_fsm = ap_ST_st11_fsm_10;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st11_fsm_10 : 
        begin
            if ((img_edges_q0 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st15_fsm_14;
            end else begin
                ap_NS_fsm = ap_ST_st12_fsm_11;
            end
        end
        ap_ST_st12_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_st15_fsm_14;
        end
        ap_ST_st15_fsm_14 : 
        begin
            if (((ap_const_lv1_0 == img_edges_load_reg_785) | ~(ap_const_lv1_0 == exitcond_fu_320_p2))) begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_st16_fsm_15;
            end
        end
        ap_ST_st16_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        ap_ST_st17_fsm_16 : 
        begin
            ap_NS_fsm = ap_ST_st18_fsm_17;
        end
        ap_ST_st18_fsm_17 : 
        begin
            ap_NS_fsm = ap_ST_st19_fsm_18;
        end
        ap_ST_st19_fsm_18 : 
        begin
            ap_NS_fsm = ap_ST_st20_fsm_19;
        end
        ap_ST_st20_fsm_19 : 
        begin
            ap_NS_fsm = ap_ST_st21_fsm_20;
        end
        ap_ST_st21_fsm_20 : 
        begin
            ap_NS_fsm = ap_ST_st22_fsm_21;
        end
        ap_ST_st22_fsm_21 : 
        begin
            ap_NS_fsm = ap_ST_st23_fsm_22;
        end
        ap_ST_st23_fsm_22 : 
        begin
            if (~((ap_const_logic_0 == grp_EdgeDetect_Top_sinf_or_cosf_fu_179_ap_done) | (ap_const_logic_0 == grp_EdgeDetect_Top_sinf_or_cosf_fu_194_ap_done))) begin
                ap_NS_fsm = ap_ST_st24_fsm_23;
            end else begin
                ap_NS_fsm = ap_ST_st23_fsm_22;
            end
        end
        ap_ST_st24_fsm_23 : 
        begin
            ap_NS_fsm = ap_ST_st25_fsm_24;
        end
        ap_ST_st25_fsm_24 : 
        begin
            ap_NS_fsm = ap_ST_st26_fsm_25;
        end
        ap_ST_st26_fsm_25 : 
        begin
            ap_NS_fsm = ap_ST_st27_fsm_26;
        end
        ap_ST_st27_fsm_26 : 
        begin
            ap_NS_fsm = ap_ST_st28_fsm_27;
        end
        ap_ST_st28_fsm_27 : 
        begin
            ap_NS_fsm = ap_ST_st29_fsm_28;
        end
        ap_ST_st29_fsm_28 : 
        begin
            ap_NS_fsm = ap_ST_st30_fsm_29;
        end
        ap_ST_st30_fsm_29 : 
        begin
            ap_NS_fsm = ap_ST_st31_fsm_30;
        end
        ap_ST_st31_fsm_30 : 
        begin
            ap_NS_fsm = ap_ST_st32_fsm_31;
        end
        ap_ST_st32_fsm_31 : 
        begin
            ap_NS_fsm = ap_ST_st33_fsm_32;
        end
        ap_ST_st33_fsm_32 : 
        begin
            ap_NS_fsm = ap_ST_st15_fsm_14;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end



always @ (ap_CS_fsm) begin
    ap_sig_bdd_100 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_109 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_118 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_135 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_145 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_160 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_168 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_177 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_190 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_11]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_199 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_16]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_219 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_230 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_245 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_290 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_20]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_299 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_15]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_379 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_12]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_386 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_17]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_51 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_78 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_14]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_85 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_19]);
end

assign exitcond1_fu_240_p2 = (i_reg_135 == ap_const_lv17_10000? 1'b1: 1'b0);

assign exitcond2_fu_293_p2 = (x_reg_157 == ap_const_lv9_100? 1'b1: 1'b0);

assign exitcond3_fu_262_p2 = (y_reg_146 == ap_const_lv9_100? 1'b1: 1'b0);

assign exitcond_fu_320_p2 = (t_reg_168 == ap_const_lv9_168? 1'b1: 1'b0);

assign grp_EdgeDetect_Top_sinf_or_cosf_fu_179_ap_start = grp_EdgeDetect_Top_sinf_or_cosf_fu_179_ap_start_ap_start_reg;

assign grp_EdgeDetect_Top_sinf_or_cosf_fu_179_do_cos = ap_const_lv1_1;

assign grp_EdgeDetect_Top_sinf_or_cosf_fu_179_t_in = reg_229;

assign grp_EdgeDetect_Top_sinf_or_cosf_fu_194_ap_start = grp_EdgeDetect_Top_sinf_or_cosf_fu_194_ap_start_ap_start_reg;

assign grp_EdgeDetect_Top_sinf_or_cosf_fu_194_do_cos = ap_const_lv1_0;

assign grp_EdgeDetect_Top_sinf_or_cosf_fu_194_t_in = reg_229;

assign grp_fu_209_ce = ap_const_logic_1;

assign grp_fu_213_ce = ap_const_logic_1;

assign grp_fu_217_ce = ap_const_logic_1;

assign grp_fu_222_ce = ap_const_logic_1;

assign grp_fu_226_ce = ap_const_logic_1;

assign i_5_fu_246_p2 = (i_reg_135 + ap_const_lv17_1);

assign icmp1_fu_662_p2 = ($signed(tmp_102_fu_652_p4) < $signed(24'b1)? 1'b1: 1'b0);

assign icmp_fu_632_p2 = ($signed(tmp_100_fu_622_p4) < $signed(24'b1)? 1'b1: 1'b0);

assign img_edges_address0 = tmp_50_fu_310_p1;

assign isNeg_1_fu_506_p3 = sh_assign_3_fu_500_p2[ap_const_lv32_8];

assign isNeg_fu_379_p3 = sh_assign_fu_373_p2[ap_const_lv32_8];

assign loc_V_2_fu_353_p1 = p_Val2_35_fu_332_p1[22:0];

assign loc_V_3_fu_470_p4 = {{p_Val2_s_fu_459_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign loc_V_4_fu_480_p1 = p_Val2_s_fu_459_p1[22:0];

assign loc_V_fu_343_p4 = {{p_Val2_35_fu_332_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign or_cond3_fu_680_p2 = (tmp2_fu_674_p2 & tmp1_fu_668_p2);

assign p_Result_30_fu_357_p3 = {{ap_const_lv1_1}, {loc_V_2_fu_353_p1}};

assign p_Result_32_fu_484_p3 = {{ap_const_lv1_1}, {loc_V_4_fu_480_p1}};

assign p_Val2_35_fu_332_p1 = x_assign_reg_827;

assign p_Val2_40_fu_451_p3 = ((isNeg_fu_379_p3[0:0] === 1'b1) ? tmp_25_fu_437_p1 : tmp_26_fu_441_p4);

assign p_Val2_43_fu_578_p3 = ((isNeg_1_fu_506_p3[0:0] === 1'b1) ? tmp_29_fu_564_p1 : tmp_30_fu_568_p4);

assign p_Val2_46_fu_591_p3 = ((p_Result_s_reg_837[0:0] === 1'b1) ? p_Val2_i_i_fu_586_p2 : p_Val2_40_reg_842);

assign p_Val2_47_fu_602_p3 = ((p_Result_31_reg_848[0:0] === 1'b1) ? p_Val2_i_i1_fu_597_p2 : p_Val2_43_reg_853);

assign p_Val2_i_i1_fu_597_p2 = (ap_const_lv32_0 - p_Val2_43_reg_853);

assign p_Val2_i_i_fu_586_p2 = (ap_const_lv32_0 - p_Val2_40_reg_842);

assign p_Val2_s_fu_459_p1 = x_assign_2_reg_832;

assign r_cast_fu_236_p1 = r;

assign rev1_fu_646_p2 = (tmp_101_fu_638_p3 ^ ap_const_lv1_1);

assign rev_fu_616_p2 = (tmp_99_fu_608_p3 ^ ap_const_lv1_1);

assign sh_assign_2_fu_397_p3 = ((isNeg_fu_379_p3[0:0] === 1'b1) ? tmp_86_i_i_cast_fu_393_p1 : sh_assign_fu_373_p2);

assign sh_assign_3_fu_500_p2 = ($signed(ap_const_lv9_181) + $signed(tmp_i_i_i11_cast_fu_496_p1));

assign sh_assign_3_i_i15_cast_cast_fu_536_p1 = $signed(sh_assign_4_fu_524_p3);

assign sh_assign_3_i_i15_cast_fu_532_p1 = $signed(sh_assign_4_fu_524_p3);

assign sh_assign_3_i_i_cast_cast_fu_409_p1 = $signed(sh_assign_2_fu_397_p3);

assign sh_assign_3_i_i_cast_fu_405_p1 = $signed(sh_assign_2_fu_397_p3);

assign sh_assign_4_fu_524_p3 = ((isNeg_1_fu_506_p3[0:0] === 1'b1) ? tmp_86_i_i14_cast_fu_520_p1 : sh_assign_3_fu_500_p2);

assign sh_assign_fu_373_p2 = ($signed(ap_const_lv9_181) + $signed(tmp_i_i_i_cast_fu_369_p1));

assign t_1_fu_326_p2 = (t_reg_168 + ap_const_lv9_1);

assign t_cast_fu_315_p1 = t_reg_168;

assign tmp1_fu_668_p2 = (icmp_fu_632_p2 & rev_fu_616_p2);

assign tmp2_fu_674_p2 = (icmp1_fu_662_p2 & rev1_fu_646_p2);

assign tmp_100_fu_622_p4 = {{p_Val2_47_fu_602_p3[ap_const_lv32_1F : ap_const_lv32_8]}};

assign tmp_101_fu_638_p3 = p_Val2_46_fu_591_p3[ap_const_lv32_1F];

assign tmp_102_fu_652_p4 = {{p_Val2_46_fu_591_p3[ap_const_lv32_1F : ap_const_lv32_8]}};

assign tmp_103_fu_686_p1 = p_Val2_47_fu_602_p3[7:0];

assign tmp_132_cast_fu_698_p1 = tmp_55_fu_690_p3;

assign tmp_25_fu_437_p1 = tmp_94_fu_429_p3;

assign tmp_26_fu_441_p4 = {{tmp_90_i_i_fu_423_p2[ap_const_lv32_36 : ap_const_lv32_17]}};

assign tmp_29_fu_564_p1 = tmp_98_fu_556_p3;

assign tmp_30_fu_568_p4 = {{tmp_90_i_i1_fu_550_p2[ap_const_lv32_36 : ap_const_lv32_17]}};

assign tmp_47_fu_278_p3 = {{tmp_90_reg_752}, {ap_const_lv8_0}};

assign tmp_49_fu_305_p2 = (tmp_47_reg_757 + x_cast1_fu_285_p1);

assign tmp_50_fu_310_p1 = tmp_49_fu_305_p2;

assign tmp_55_fu_690_p3 = {{tmp_103_fu_686_p1}, {ap_const_lv8_0}};

assign tmp_56_fu_702_p2 = (tmp_132_cast_fu_698_p1 + p_Val2_46_fu_591_p3);

assign tmp_57_fu_708_p1 = tmp_56_fu_702_p2;

assign tmp_58_fu_713_p2 = (ap_const_lv16_1 + img_accu_q0);

assign tmp_86_i_i14_cast_fu_520_p1 = $signed(tmp_86_i_i1_fu_514_p2);

assign tmp_86_i_i1_fu_514_p2 = (ap_const_lv8_7F - loc_V_3_fu_470_p4);

assign tmp_86_i_i_cast_fu_393_p1 = $signed(tmp_86_i_i_fu_387_p2);

assign tmp_86_i_i_fu_387_p2 = (ap_const_lv8_7F - loc_V_fu_343_p4);

assign tmp_88_i_i1_fu_540_p2 = p_Result_32_fu_484_p3 >> sh_assign_3_i_i15_cast_cast_fu_536_p1;

assign tmp_88_i_i_fu_413_p2 = p_Result_30_fu_357_p3 >> sh_assign_3_i_i_cast_cast_fu_409_p1;

assign tmp_89_i_i18_cast_fu_546_p1 = $unsigned(sh_assign_3_i_i15_cast_fu_532_p1);

assign tmp_89_i_i_fu_419_p1 = $unsigned(sh_assign_3_i_i_cast_fu_405_p1);

assign tmp_90_fu_274_p1 = y_reg_146[7:0];

assign tmp_90_i_i1_fu_550_p2 = tmp_i_i10_cast1_fu_492_p1 << tmp_89_i_i18_cast_fu_546_p1;

assign tmp_90_i_i_fu_423_p2 = tmp_i_i_214_fu_365_p1 << tmp_89_i_i_fu_419_p1;

assign tmp_94_fu_429_p3 = tmp_88_i_i_fu_413_p2[ap_const_lv32_17];

assign tmp_98_fu_556_p3 = tmp_88_i_i1_fu_540_p2[ap_const_lv32_17];

assign tmp_99_fu_608_p3 = p_Val2_47_fu_602_p3[ap_const_lv32_1F];

assign tmp_i_i10_cast1_fu_492_p1 = p_Result_32_fu_484_p3;

assign tmp_i_i_214_fu_365_p1 = p_Result_30_fu_357_p3;

assign tmp_i_i_i11_cast_fu_496_p1 = loc_V_3_fu_470_p4;

assign tmp_i_i_i_cast_fu_369_p1 = loc_V_fu_343_p4;

assign tmp_s_fu_252_p1 = i_reg_135;

assign x_1_fu_299_p2 = (x_reg_157 + ap_const_lv9_1);

assign x_cast1_fu_285_p1 = x_reg_157;

assign x_cast_fu_289_p1 = x_reg_157;

assign y_1_fu_268_p2 = (y_reg_146 + ap_const_lv9_1);

assign y_cast_fu_257_p1 = y_reg_146;
always @ (posedge ap_clk) begin
    r_cast_reg_720[31:8] <= 24'b000000000000000000000000;
    tmp_47_reg_757[7:0] <= 8'b00000000;
    x_cast_reg_767[31:9] <= 23'b00000000000000000000000;
end



endmodule //EdgeDetect_Top_Transform

