
Capteurs_reseaux.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000058e0  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002ec  08005ab0  08005ab0  00015ab0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d9c  08005d9c  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005d9c  08005d9c  00015d9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005da4  08005da4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005da4  08005da4  00015da4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005da8  08005da8  00015da8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005dac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000138  20000070  08005e1c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001a8  08005e1c  000201a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f042  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000240d  00000000  00000000  0002f0e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c08  00000000  00000000  000314f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b18  00000000  00000000  000320f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023308  00000000  00000000  00032c10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010abf  00000000  00000000  00055f18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cec39  00000000  00000000  000669d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00135610  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000038e4  00000000  00000000  00135660  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005a98 	.word	0x08005a98

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08005a98 	.word	0x08005a98

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b974 	b.w	80005b0 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468e      	mov	lr, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14d      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4694      	mov	ip, r2
 80002f2:	d969      	bls.n	80003c8 <__udivmoddi4+0xe8>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b152      	cbz	r2, 8000310 <__udivmoddi4+0x30>
 80002fa:	fa01 f302 	lsl.w	r3, r1, r2
 80002fe:	f1c2 0120 	rsb	r1, r2, #32
 8000302:	fa20 f101 	lsr.w	r1, r0, r1
 8000306:	fa0c fc02 	lsl.w	ip, ip, r2
 800030a:	ea41 0e03 	orr.w	lr, r1, r3
 800030e:	4094      	lsls	r4, r2
 8000310:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000314:	0c21      	lsrs	r1, r4, #16
 8000316:	fbbe f6f8 	udiv	r6, lr, r8
 800031a:	fa1f f78c 	uxth.w	r7, ip
 800031e:	fb08 e316 	mls	r3, r8, r6, lr
 8000322:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000326:	fb06 f107 	mul.w	r1, r6, r7
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f106 30ff 	add.w	r0, r6, #4294967295
 8000336:	f080 811f 	bcs.w	8000578 <__udivmoddi4+0x298>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 811c 	bls.w	8000578 <__udivmoddi4+0x298>
 8000340:	3e02      	subs	r6, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a5b      	subs	r3, r3, r1
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb3 f0f8 	udiv	r0, r3, r8
 800034c:	fb08 3310 	mls	r3, r8, r0, r3
 8000350:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000354:	fb00 f707 	mul.w	r7, r0, r7
 8000358:	42a7      	cmp	r7, r4
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x92>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 33ff 	add.w	r3, r0, #4294967295
 8000364:	f080 810a 	bcs.w	800057c <__udivmoddi4+0x29c>
 8000368:	42a7      	cmp	r7, r4
 800036a:	f240 8107 	bls.w	800057c <__udivmoddi4+0x29c>
 800036e:	4464      	add	r4, ip
 8000370:	3802      	subs	r0, #2
 8000372:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000376:	1be4      	subs	r4, r4, r7
 8000378:	2600      	movs	r6, #0
 800037a:	b11d      	cbz	r5, 8000384 <__udivmoddi4+0xa4>
 800037c:	40d4      	lsrs	r4, r2
 800037e:	2300      	movs	r3, #0
 8000380:	e9c5 4300 	strd	r4, r3, [r5]
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0xc2>
 800038e:	2d00      	cmp	r5, #0
 8000390:	f000 80ef 	beq.w	8000572 <__udivmoddi4+0x292>
 8000394:	2600      	movs	r6, #0
 8000396:	e9c5 0100 	strd	r0, r1, [r5]
 800039a:	4630      	mov	r0, r6
 800039c:	4631      	mov	r1, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	fab3 f683 	clz	r6, r3
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d14a      	bne.n	8000440 <__udivmoddi4+0x160>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xd4>
 80003ae:	4282      	cmp	r2, r0
 80003b0:	f200 80f9 	bhi.w	80005a6 <__udivmoddi4+0x2c6>
 80003b4:	1a84      	subs	r4, r0, r2
 80003b6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	469e      	mov	lr, r3
 80003be:	2d00      	cmp	r5, #0
 80003c0:	d0e0      	beq.n	8000384 <__udivmoddi4+0xa4>
 80003c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c6:	e7dd      	b.n	8000384 <__udivmoddi4+0xa4>
 80003c8:	b902      	cbnz	r2, 80003cc <__udivmoddi4+0xec>
 80003ca:	deff      	udf	#255	; 0xff
 80003cc:	fab2 f282 	clz	r2, r2
 80003d0:	2a00      	cmp	r2, #0
 80003d2:	f040 8092 	bne.w	80004fa <__udivmoddi4+0x21a>
 80003d6:	eba1 010c 	sub.w	r1, r1, ip
 80003da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	2601      	movs	r6, #1
 80003e4:	0c20      	lsrs	r0, r4, #16
 80003e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ea:	fb07 1113 	mls	r1, r7, r3, r1
 80003ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f2:	fb0e f003 	mul.w	r0, lr, r3
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x12c>
 80003fa:	eb1c 0101 	adds.w	r1, ip, r1
 80003fe:	f103 38ff 	add.w	r8, r3, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x12a>
 8000404:	4288      	cmp	r0, r1
 8000406:	f200 80cb 	bhi.w	80005a0 <__udivmoddi4+0x2c0>
 800040a:	4643      	mov	r3, r8
 800040c:	1a09      	subs	r1, r1, r0
 800040e:	b2a4      	uxth	r4, r4
 8000410:	fbb1 f0f7 	udiv	r0, r1, r7
 8000414:	fb07 1110 	mls	r1, r7, r0, r1
 8000418:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800041c:	fb0e fe00 	mul.w	lr, lr, r0
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x156>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 31ff 	add.w	r1, r0, #4294967295
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x154>
 800042e:	45a6      	cmp	lr, r4
 8000430:	f200 80bb 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 8000434:	4608      	mov	r0, r1
 8000436:	eba4 040e 	sub.w	r4, r4, lr
 800043a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800043e:	e79c      	b.n	800037a <__udivmoddi4+0x9a>
 8000440:	f1c6 0720 	rsb	r7, r6, #32
 8000444:	40b3      	lsls	r3, r6
 8000446:	fa22 fc07 	lsr.w	ip, r2, r7
 800044a:	ea4c 0c03 	orr.w	ip, ip, r3
 800044e:	fa20 f407 	lsr.w	r4, r0, r7
 8000452:	fa01 f306 	lsl.w	r3, r1, r6
 8000456:	431c      	orrs	r4, r3
 8000458:	40f9      	lsrs	r1, r7
 800045a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800045e:	fa00 f306 	lsl.w	r3, r0, r6
 8000462:	fbb1 f8f9 	udiv	r8, r1, r9
 8000466:	0c20      	lsrs	r0, r4, #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fb09 1118 	mls	r1, r9, r8, r1
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	fb08 f00e 	mul.w	r0, r8, lr
 8000478:	4288      	cmp	r0, r1
 800047a:	fa02 f206 	lsl.w	r2, r2, r6
 800047e:	d90b      	bls.n	8000498 <__udivmoddi4+0x1b8>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f108 3aff 	add.w	sl, r8, #4294967295
 8000488:	f080 8088 	bcs.w	800059c <__udivmoddi4+0x2bc>
 800048c:	4288      	cmp	r0, r1
 800048e:	f240 8085 	bls.w	800059c <__udivmoddi4+0x2bc>
 8000492:	f1a8 0802 	sub.w	r8, r8, #2
 8000496:	4461      	add	r1, ip
 8000498:	1a09      	subs	r1, r1, r0
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb1 f0f9 	udiv	r0, r1, r9
 80004a0:	fb09 1110 	mls	r1, r9, r0, r1
 80004a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	458e      	cmp	lr, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x1e2>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004b8:	d26c      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 80004ba:	458e      	cmp	lr, r1
 80004bc:	d96a      	bls.n	8000594 <__udivmoddi4+0x2b4>
 80004be:	3802      	subs	r0, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004c6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ca:	eba1 010e 	sub.w	r1, r1, lr
 80004ce:	42a1      	cmp	r1, r4
 80004d0:	46c8      	mov	r8, r9
 80004d2:	46a6      	mov	lr, r4
 80004d4:	d356      	bcc.n	8000584 <__udivmoddi4+0x2a4>
 80004d6:	d053      	beq.n	8000580 <__udivmoddi4+0x2a0>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x212>
 80004da:	ebb3 0208 	subs.w	r2, r3, r8
 80004de:	eb61 010e 	sbc.w	r1, r1, lr
 80004e2:	fa01 f707 	lsl.w	r7, r1, r7
 80004e6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ea:	40f1      	lsrs	r1, r6
 80004ec:	431f      	orrs	r7, r3
 80004ee:	e9c5 7100 	strd	r7, r1, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	f1c2 0320 	rsb	r3, r2, #32
 80004fe:	40d8      	lsrs	r0, r3
 8000500:	fa0c fc02 	lsl.w	ip, ip, r2
 8000504:	fa21 f303 	lsr.w	r3, r1, r3
 8000508:	4091      	lsls	r1, r2
 800050a:	4301      	orrs	r1, r0
 800050c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fbb3 f0f7 	udiv	r0, r3, r7
 8000518:	fb07 3610 	mls	r6, r7, r0, r3
 800051c:	0c0b      	lsrs	r3, r1, #16
 800051e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000522:	fb00 f60e 	mul.w	r6, r0, lr
 8000526:	429e      	cmp	r6, r3
 8000528:	fa04 f402 	lsl.w	r4, r4, r2
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x260>
 800052e:	eb1c 0303 	adds.w	r3, ip, r3
 8000532:	f100 38ff 	add.w	r8, r0, #4294967295
 8000536:	d22f      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 8000538:	429e      	cmp	r6, r3
 800053a:	d92d      	bls.n	8000598 <__udivmoddi4+0x2b8>
 800053c:	3802      	subs	r0, #2
 800053e:	4463      	add	r3, ip
 8000540:	1b9b      	subs	r3, r3, r6
 8000542:	b289      	uxth	r1, r1
 8000544:	fbb3 f6f7 	udiv	r6, r3, r7
 8000548:	fb07 3316 	mls	r3, r7, r6, r3
 800054c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000550:	fb06 f30e 	mul.w	r3, r6, lr
 8000554:	428b      	cmp	r3, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x28a>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000560:	d216      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000562:	428b      	cmp	r3, r1
 8000564:	d914      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000566:	3e02      	subs	r6, #2
 8000568:	4461      	add	r1, ip
 800056a:	1ac9      	subs	r1, r1, r3
 800056c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000570:	e738      	b.n	80003e4 <__udivmoddi4+0x104>
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e705      	b.n	8000384 <__udivmoddi4+0xa4>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e3      	b.n	8000344 <__udivmoddi4+0x64>
 800057c:	4618      	mov	r0, r3
 800057e:	e6f8      	b.n	8000372 <__udivmoddi4+0x92>
 8000580:	454b      	cmp	r3, r9
 8000582:	d2a9      	bcs.n	80004d8 <__udivmoddi4+0x1f8>
 8000584:	ebb9 0802 	subs.w	r8, r9, r2
 8000588:	eb64 0e0c 	sbc.w	lr, r4, ip
 800058c:	3801      	subs	r0, #1
 800058e:	e7a3      	b.n	80004d8 <__udivmoddi4+0x1f8>
 8000590:	4646      	mov	r6, r8
 8000592:	e7ea      	b.n	800056a <__udivmoddi4+0x28a>
 8000594:	4620      	mov	r0, r4
 8000596:	e794      	b.n	80004c2 <__udivmoddi4+0x1e2>
 8000598:	4640      	mov	r0, r8
 800059a:	e7d1      	b.n	8000540 <__udivmoddi4+0x260>
 800059c:	46d0      	mov	r8, sl
 800059e:	e77b      	b.n	8000498 <__udivmoddi4+0x1b8>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	4461      	add	r1, ip
 80005a4:	e732      	b.n	800040c <__udivmoddi4+0x12c>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e709      	b.n	80003be <__udivmoddi4+0xde>
 80005aa:	4464      	add	r4, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e742      	b.n	8000436 <__udivmoddi4+0x156>

080005b0 <__aeabi_idiv0>:
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <BMP280_check>:
int16_t dig_P8;
int16_t dig_P9;

BMP280_S32_t t_fine;

int BMP280_check() {
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b084      	sub	sp, #16
 80005b8:	af02      	add	r7, sp, #8
	uint8_t buf[1];
	HAL_StatusTypeDef ret;
	buf[0] = BMP280_ID_REG;
 80005ba:	23d0      	movs	r3, #208	; 0xd0
 80005bc:	713b      	strb	r3, [r7, #4]

	ret = HAL_I2C_Master_Transmit(&hi2c1, BMP280_ADDR, buf, 1, HAL_MAX_DELAY);
 80005be:	23ee      	movs	r3, #238	; 0xee
 80005c0:	b299      	uxth	r1, r3
 80005c2:	1d3a      	adds	r2, r7, #4
 80005c4:	f04f 33ff 	mov.w	r3, #4294967295
 80005c8:	9300      	str	r3, [sp, #0]
 80005ca:	2301      	movs	r3, #1
 80005cc:	4819      	ldr	r0, [pc, #100]	; (8000634 <BMP280_check+0x80>)
 80005ce:	f001 fd83 	bl	80020d8 <HAL_I2C_Master_Transmit>
 80005d2:	4603      	mov	r3, r0
 80005d4:	71fb      	strb	r3, [r7, #7]
	if (ret != 0) {
 80005d6:	79fb      	ldrb	r3, [r7, #7]
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d002      	beq.n	80005e2 <BMP280_check+0x2e>
		printf("Problem with check (I2C Transmit)\r\n");
 80005dc:	4816      	ldr	r0, [pc, #88]	; (8000638 <BMP280_check+0x84>)
 80005de:	f004 fbbd 	bl	8004d5c <puts>
	}

	ret = HAL_I2C_Master_Receive(&hi2c1, BMP280_ADDR, buf, BMP280_ID_LEN,
 80005e2:	23ee      	movs	r3, #238	; 0xee
 80005e4:	b299      	uxth	r1, r3
 80005e6:	2301      	movs	r3, #1
 80005e8:	b29b      	uxth	r3, r3
 80005ea:	1d3a      	adds	r2, r7, #4
 80005ec:	f04f 30ff 	mov.w	r0, #4294967295
 80005f0:	9000      	str	r0, [sp, #0]
 80005f2:	4810      	ldr	r0, [pc, #64]	; (8000634 <BMP280_check+0x80>)
 80005f4:	f001 fe6e 	bl	80022d4 <HAL_I2C_Master_Receive>
 80005f8:	4603      	mov	r3, r0
 80005fa:	71fb      	strb	r3, [r7, #7]
			HAL_MAX_DELAY);
	if (ret != 0) {
 80005fc:	79fb      	ldrb	r3, [r7, #7]
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d002      	beq.n	8000608 <BMP280_check+0x54>
		printf("Problem with check (I2C Receive) \r\n");
 8000602:	480e      	ldr	r0, [pc, #56]	; (800063c <BMP280_check+0x88>)
 8000604:	f004 fbaa 	bl	8004d5c <puts>
	}

	printf("Id: 0x%x...", buf[0]);
 8000608:	793b      	ldrb	r3, [r7, #4]
 800060a:	4619      	mov	r1, r3
 800060c:	480c      	ldr	r0, [pc, #48]	; (8000640 <BMP280_check+0x8c>)
 800060e:	f004 fb1f 	bl	8004c50 <iprintf>
	if (buf[0] == BMP280_ID_VAL) {
 8000612:	793b      	ldrb	r3, [r7, #4]
 8000614:	2258      	movs	r2, #88	; 0x58
 8000616:	4293      	cmp	r3, r2
 8000618:	d104      	bne.n	8000624 <BMP280_check+0x70>
		printf("Ok\r\n");
 800061a:	480a      	ldr	r0, [pc, #40]	; (8000644 <BMP280_check+0x90>)
 800061c:	f004 fb9e 	bl	8004d5c <puts>
		return 0;
 8000620:	2300      	movs	r3, #0
 8000622:	e003      	b.n	800062c <BMP280_check+0x78>
	} else {
		printf("not Ok!\r\n");
 8000624:	4808      	ldr	r0, [pc, #32]	; (8000648 <BMP280_check+0x94>)
 8000626:	f004 fb99 	bl	8004d5c <puts>
		return 1;
 800062a:	2301      	movs	r3, #1
	}
}
 800062c:	4618      	mov	r0, r3
 800062e:	3708      	adds	r7, #8
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}
 8000634:	200000b4 	.word	0x200000b4
 8000638:	08005ab0 	.word	0x08005ab0
 800063c:	08005ad4 	.word	0x08005ad4
 8000640:	08005af8 	.word	0x08005af8
 8000644:	08005b04 	.word	0x08005b04
 8000648:	08005b08 	.word	0x08005b08

0800064c <BMP280_init>:

int BMP280_init() {
 800064c:	b580      	push	{r7, lr}
 800064e:	b082      	sub	sp, #8
 8000650:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef ret;
	uint8_t ctrl = (0b010 << 5) | (0b101 << 2) | (0b11);
 8000652:	2357      	movs	r3, #87	; 0x57
 8000654:	71fb      	strb	r3, [r7, #7]
	/* 				osr_t x2       osr_p x16       normal mode   */

	printf("Configure...\r\n");
 8000656:	480d      	ldr	r0, [pc, #52]	; (800068c <BMP280_init+0x40>)
 8000658:	f004 fb80 	bl	8004d5c <puts>
	ret = BMP280_Write_Reg(BMP280_CTRL_MEAS_REG, ctrl);
 800065c:	22f4      	movs	r2, #244	; 0xf4
 800065e:	79fb      	ldrb	r3, [r7, #7]
 8000660:	4619      	mov	r1, r3
 8000662:	4610      	mov	r0, r2
 8000664:	f000 f818 	bl	8000698 <BMP280_Write_Reg>
 8000668:	4603      	mov	r3, r0
 800066a:	71bb      	strb	r3, [r7, #6]
	if (ret == 0) {
 800066c:	79bb      	ldrb	r3, [r7, #6]
 800066e:	2b00      	cmp	r3, #0
 8000670:	d104      	bne.n	800067c <BMP280_init+0x30>
		printf("Config Ok\r\n");
 8000672:	4807      	ldr	r0, [pc, #28]	; (8000690 <BMP280_init+0x44>)
 8000674:	f004 fb72 	bl	8004d5c <puts>
	} else {
		printf("Config not Ok!\r\n");
		return 1;
	}
	//BMP280_get_trimming();
	return 0;
 8000678:	2300      	movs	r3, #0
 800067a:	e003      	b.n	8000684 <BMP280_init+0x38>
		printf("Config not Ok!\r\n");
 800067c:	4805      	ldr	r0, [pc, #20]	; (8000694 <BMP280_init+0x48>)
 800067e:	f004 fb6d 	bl	8004d5c <puts>
		return 1;
 8000682:	2301      	movs	r3, #1
}
 8000684:	4618      	mov	r0, r3
 8000686:	3708      	adds	r7, #8
 8000688:	46bd      	mov	sp, r7
 800068a:	bd80      	pop	{r7, pc}
 800068c:	08005b14 	.word	0x08005b14
 8000690:	08005b24 	.word	0x08005b24
 8000694:	08005b30 	.word	0x08005b30

08000698 <BMP280_Write_Reg>:

int BMP280_Write_Reg(uint8_t reg, uint8_t value) {
 8000698:	b580      	push	{r7, lr}
 800069a:	b086      	sub	sp, #24
 800069c:	af02      	add	r7, sp, #8
 800069e:	4603      	mov	r3, r0
 80006a0:	460a      	mov	r2, r1
 80006a2:	71fb      	strb	r3, [r7, #7]
 80006a4:	4613      	mov	r3, r2
 80006a6:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[3];
	HAL_StatusTypeDef ret;

	buf[0] = reg;
 80006a8:	79fb      	ldrb	r3, [r7, #7]
 80006aa:	733b      	strb	r3, [r7, #12]
	buf[1] = value;
 80006ac:	79bb      	ldrb	r3, [r7, #6]
 80006ae:	737b      	strb	r3, [r7, #13]
	ret = HAL_I2C_Master_Transmit(&hi2c1, BMP280_ADDR, buf, 2, HAL_MAX_DELAY);
 80006b0:	23ee      	movs	r3, #238	; 0xee
 80006b2:	b299      	uxth	r1, r3
 80006b4:	f107 020c 	add.w	r2, r7, #12
 80006b8:	f04f 33ff 	mov.w	r3, #4294967295
 80006bc:	9300      	str	r3, [sp, #0]
 80006be:	2302      	movs	r3, #2
 80006c0:	4814      	ldr	r0, [pc, #80]	; (8000714 <BMP280_Write_Reg+0x7c>)
 80006c2:	f001 fd09 	bl	80020d8 <HAL_I2C_Master_Transmit>
 80006c6:	4603      	mov	r3, r0
 80006c8:	73fb      	strb	r3, [r7, #15]
	if (ret != 0) {
 80006ca:	7bfb      	ldrb	r3, [r7, #15]
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d002      	beq.n	80006d6 <BMP280_Write_Reg+0x3e>
		printf("Problem with I2C Transmit\r\n");
 80006d0:	4811      	ldr	r0, [pc, #68]	; (8000718 <BMP280_Write_Reg+0x80>)
 80006d2:	f004 fb43 	bl	8004d5c <puts>
	}

	ret = HAL_I2C_Master_Receive(&hi2c1, BMP280_ADDR, buf, 1, HAL_MAX_DELAY);
 80006d6:	23ee      	movs	r3, #238	; 0xee
 80006d8:	b299      	uxth	r1, r3
 80006da:	f107 020c 	add.w	r2, r7, #12
 80006de:	f04f 33ff 	mov.w	r3, #4294967295
 80006e2:	9300      	str	r3, [sp, #0]
 80006e4:	2301      	movs	r3, #1
 80006e6:	480b      	ldr	r0, [pc, #44]	; (8000714 <BMP280_Write_Reg+0x7c>)
 80006e8:	f001 fdf4 	bl	80022d4 <HAL_I2C_Master_Receive>
 80006ec:	4603      	mov	r3, r0
 80006ee:	73fb      	strb	r3, [r7, #15]
	if (ret != 0) {
 80006f0:	7bfb      	ldrb	r3, [r7, #15]
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d002      	beq.n	80006fc <BMP280_Write_Reg+0x64>
		printf("Problem with I2C Receive\r\n");
 80006f6:	4809      	ldr	r0, [pc, #36]	; (800071c <BMP280_Write_Reg+0x84>)
 80006f8:	f004 fb30 	bl	8004d5c <puts>
	}

	if (buf[0] == value) {
 80006fc:	7b3b      	ldrb	r3, [r7, #12]
 80006fe:	79ba      	ldrb	r2, [r7, #6]
 8000700:	429a      	cmp	r2, r3
 8000702:	d101      	bne.n	8000708 <BMP280_Write_Reg+0x70>
		return 0;
 8000704:	2300      	movs	r3, #0
 8000706:	e000      	b.n	800070a <BMP280_Write_Reg+0x72>
	} else {
		return 1;
 8000708:	2301      	movs	r3, #1
	}
}
 800070a:	4618      	mov	r0, r3
 800070c:	3710      	adds	r7, #16
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	200000b4 	.word	0x200000b4
 8000718:	08005b40 	.word	0x08005b40
 800071c:	08005b5c 	.word	0x08005b5c

08000720 <BMP280_Read_Reg>:

uint8_t* BMP280_Read_Reg(uint8_t reg, uint8_t length) {
 8000720:	b580      	push	{r7, lr}
 8000722:	b086      	sub	sp, #24
 8000724:	af02      	add	r7, sp, #8
 8000726:	4603      	mov	r3, r0
 8000728:	460a      	mov	r2, r1
 800072a:	71fb      	strb	r3, [r7, #7]
 800072c:	4613      	mov	r3, r2
 800072e:	71bb      	strb	r3, [r7, #6]
	uint8_t *buf;
	HAL_StatusTypeDef ret;

	ret = HAL_I2C_Master_Transmit(&hi2c1, BMP280_ADDR, &reg, 1, HAL_MAX_DELAY);
 8000730:	23ee      	movs	r3, #238	; 0xee
 8000732:	b299      	uxth	r1, r3
 8000734:	1dfa      	adds	r2, r7, #7
 8000736:	f04f 33ff 	mov.w	r3, #4294967295
 800073a:	9300      	str	r3, [sp, #0]
 800073c:	2301      	movs	r3, #1
 800073e:	4814      	ldr	r0, [pc, #80]	; (8000790 <BMP280_Read_Reg+0x70>)
 8000740:	f001 fcca 	bl	80020d8 <HAL_I2C_Master_Transmit>
 8000744:	4603      	mov	r3, r0
 8000746:	73fb      	strb	r3, [r7, #15]
	if (ret != 0) {
 8000748:	7bfb      	ldrb	r3, [r7, #15]
 800074a:	2b00      	cmp	r3, #0
 800074c:	d002      	beq.n	8000754 <BMP280_Read_Reg+0x34>
		printf("Problem with I2C Transmit\r\n");
 800074e:	4811      	ldr	r0, [pc, #68]	; (8000794 <BMP280_Read_Reg+0x74>)
 8000750:	f004 fb04 	bl	8004d5c <puts>
	}

	buf = (uint8_t*) malloc(length);
 8000754:	79bb      	ldrb	r3, [r7, #6]
 8000756:	4618      	mov	r0, r3
 8000758:	f004 f982 	bl	8004a60 <malloc>
 800075c:	4603      	mov	r3, r0
 800075e:	60bb      	str	r3, [r7, #8]
	ret = HAL_I2C_Master_Receive(&hi2c1, BMP280_ADDR, buf, length,
 8000760:	23ee      	movs	r3, #238	; 0xee
 8000762:	b299      	uxth	r1, r3
 8000764:	79bb      	ldrb	r3, [r7, #6]
 8000766:	b29b      	uxth	r3, r3
 8000768:	f04f 32ff 	mov.w	r2, #4294967295
 800076c:	9200      	str	r2, [sp, #0]
 800076e:	68ba      	ldr	r2, [r7, #8]
 8000770:	4807      	ldr	r0, [pc, #28]	; (8000790 <BMP280_Read_Reg+0x70>)
 8000772:	f001 fdaf 	bl	80022d4 <HAL_I2C_Master_Receive>
 8000776:	4603      	mov	r3, r0
 8000778:	73fb      	strb	r3, [r7, #15]
			HAL_MAX_DELAY);
	if (ret != 0) {
 800077a:	7bfb      	ldrb	r3, [r7, #15]
 800077c:	2b00      	cmp	r3, #0
 800077e:	d002      	beq.n	8000786 <BMP280_Read_Reg+0x66>
		printf("Problem with I2C Receive\r\n");
 8000780:	4805      	ldr	r0, [pc, #20]	; (8000798 <BMP280_Read_Reg+0x78>)
 8000782:	f004 faeb 	bl	8004d5c <puts>
	}

	return buf;
 8000786:	68bb      	ldr	r3, [r7, #8]
}
 8000788:	4618      	mov	r0, r3
 800078a:	3710      	adds	r7, #16
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}
 8000790:	200000b4 	.word	0x200000b4
 8000794:	08005b40 	.word	0x08005b40
 8000798:	08005b5c 	.word	0x08005b5c

0800079c <BMP280_get_temperature>:

BMP280_S32_t BMP280_get_temperature() {
 800079c:	b580      	push	{r7, lr}
 800079e:	b082      	sub	sp, #8
 80007a0:	af00      	add	r7, sp, #0
	uint8_t *buf;
	BMP280_S32_t adc_T;

	buf = BMP280_Read_Reg(BMP280_TEMP_REG_MSB, BMP280_TEMP_LEN);
 80007a2:	23fa      	movs	r3, #250	; 0xfa
 80007a4:	2203      	movs	r2, #3
 80007a6:	4611      	mov	r1, r2
 80007a8:	4618      	mov	r0, r3
 80007aa:	f7ff ffb9 	bl	8000720 <BMP280_Read_Reg>
 80007ae:	6078      	str	r0, [r7, #4]

	adc_T = ((BMP280_S32_t) (buf[0]) << 12) | ((BMP280_S32_t) (buf[1]) << 4)
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	031a      	lsls	r2, r3, #12
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	3301      	adds	r3, #1
 80007ba:	781b      	ldrb	r3, [r3, #0]
 80007bc:	011b      	lsls	r3, r3, #4
 80007be:	4313      	orrs	r3, r2
			| ((BMP280_S32_t) (buf[2]) >> 4);
 80007c0:	687a      	ldr	r2, [r7, #4]
 80007c2:	3202      	adds	r2, #2
 80007c4:	7812      	ldrb	r2, [r2, #0]
 80007c6:	0912      	lsrs	r2, r2, #4
 80007c8:	b2d2      	uxtb	r2, r2
	adc_T = ((BMP280_S32_t) (buf[0]) << 12) | ((BMP280_S32_t) (buf[1]) << 4)
 80007ca:	4313      	orrs	r3, r2
 80007cc:	603b      	str	r3, [r7, #0]

	free(buf);
 80007ce:	6878      	ldr	r0, [r7, #4]
 80007d0:	f004 f94e 	bl	8004a70 <free>

	printf("Temperature: ");
 80007d4:	4807      	ldr	r0, [pc, #28]	; (80007f4 <BMP280_get_temperature+0x58>)
 80007d6:	f004 fa3b 	bl	8004c50 <iprintf>
	printf("0X%05lX", adc_T);
 80007da:	6839      	ldr	r1, [r7, #0]
 80007dc:	4806      	ldr	r0, [pc, #24]	; (80007f8 <BMP280_get_temperature+0x5c>)
 80007de:	f004 fa37 	bl	8004c50 <iprintf>
	printf("\r\n");
 80007e2:	4806      	ldr	r0, [pc, #24]	; (80007fc <BMP280_get_temperature+0x60>)
 80007e4:	f004 faba 	bl	8004d5c <puts>

	return adc_T;
 80007e8:	683b      	ldr	r3, [r7, #0]
}
 80007ea:	4618      	mov	r0, r3
 80007ec:	3708      	adds	r7, #8
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	08005b78 	.word	0x08005b78
 80007f8:	08005b88 	.word	0x08005b88
 80007fc:	08005b90 	.word	0x08005b90

08000800 <BMP280_get_pressure>:

int BMP280_get_pressure() {
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
	uint8_t *buf;
	BMP280_S32_t adc_P;

	buf = BMP280_Read_Reg(BMP280_PRES_REG_MSB, BMP280_PRES_LEN);
 8000806:	23f7      	movs	r3, #247	; 0xf7
 8000808:	2203      	movs	r2, #3
 800080a:	4611      	mov	r1, r2
 800080c:	4618      	mov	r0, r3
 800080e:	f7ff ff87 	bl	8000720 <BMP280_Read_Reg>
 8000812:	6078      	str	r0, [r7, #4]

	adc_P = ((BMP280_S32_t) (buf[0]) << 12) | ((BMP280_S32_t) (buf[1]) << 4)
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	031a      	lsls	r2, r3, #12
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	3301      	adds	r3, #1
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	011b      	lsls	r3, r3, #4
 8000822:	4313      	orrs	r3, r2
			| ((BMP280_S32_t) (buf[2]) >> 4);
 8000824:	687a      	ldr	r2, [r7, #4]
 8000826:	3202      	adds	r2, #2
 8000828:	7812      	ldrb	r2, [r2, #0]
 800082a:	0912      	lsrs	r2, r2, #4
 800082c:	b2d2      	uxtb	r2, r2
	adc_P = ((BMP280_S32_t) (buf[0]) << 12) | ((BMP280_S32_t) (buf[1]) << 4)
 800082e:	4313      	orrs	r3, r2
 8000830:	603b      	str	r3, [r7, #0]

	free(buf);
 8000832:	6878      	ldr	r0, [r7, #4]
 8000834:	f004 f91c 	bl	8004a70 <free>

	printf("Pressure:    0x");
 8000838:	4807      	ldr	r0, [pc, #28]	; (8000858 <BMP280_get_pressure+0x58>)
 800083a:	f004 fa09 	bl	8004c50 <iprintf>
	printf("%05lX", adc_P);
 800083e:	6839      	ldr	r1, [r7, #0]
 8000840:	4806      	ldr	r0, [pc, #24]	; (800085c <BMP280_get_pressure+0x5c>)
 8000842:	f004 fa05 	bl	8004c50 <iprintf>
	printf("\r\n");
 8000846:	4806      	ldr	r0, [pc, #24]	; (8000860 <BMP280_get_pressure+0x60>)
 8000848:	f004 fa88 	bl	8004d5c <puts>

	return 0;
 800084c:	2300      	movs	r3, #0
}
 800084e:	4618      	mov	r0, r3
 8000850:	3708      	adds	r7, #8
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	08005b94 	.word	0x08005b94
 800085c:	08005ba4 	.word	0x08005ba4
 8000860:	08005b90 	.word	0x08005b90

08000864 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000868:	4b17      	ldr	r3, [pc, #92]	; (80008c8 <MX_CAN1_Init+0x64>)
 800086a:	4a18      	ldr	r2, [pc, #96]	; (80008cc <MX_CAN1_Init+0x68>)
 800086c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 800086e:	4b16      	ldr	r3, [pc, #88]	; (80008c8 <MX_CAN1_Init+0x64>)
 8000870:	2210      	movs	r2, #16
 8000872:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000874:	4b14      	ldr	r3, [pc, #80]	; (80008c8 <MX_CAN1_Init+0x64>)
 8000876:	2200      	movs	r2, #0
 8000878:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800087a:	4b13      	ldr	r3, [pc, #76]	; (80008c8 <MX_CAN1_Init+0x64>)
 800087c:	2200      	movs	r2, #0
 800087e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8000880:	4b11      	ldr	r3, [pc, #68]	; (80008c8 <MX_CAN1_Init+0x64>)
 8000882:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000886:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000888:	4b0f      	ldr	r3, [pc, #60]	; (80008c8 <MX_CAN1_Init+0x64>)
 800088a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800088e:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000890:	4b0d      	ldr	r3, [pc, #52]	; (80008c8 <MX_CAN1_Init+0x64>)
 8000892:	2200      	movs	r2, #0
 8000894:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000896:	4b0c      	ldr	r3, [pc, #48]	; (80008c8 <MX_CAN1_Init+0x64>)
 8000898:	2200      	movs	r2, #0
 800089a:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800089c:	4b0a      	ldr	r3, [pc, #40]	; (80008c8 <MX_CAN1_Init+0x64>)
 800089e:	2200      	movs	r2, #0
 80008a0:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80008a2:	4b09      	ldr	r3, [pc, #36]	; (80008c8 <MX_CAN1_Init+0x64>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80008a8:	4b07      	ldr	r3, [pc, #28]	; (80008c8 <MX_CAN1_Init+0x64>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80008ae:	4b06      	ldr	r3, [pc, #24]	; (80008c8 <MX_CAN1_Init+0x64>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80008b4:	4804      	ldr	r0, [pc, #16]	; (80008c8 <MX_CAN1_Init+0x64>)
 80008b6:	f000 fe1d 	bl	80014f4 <HAL_CAN_Init>
 80008ba:	4603      	mov	r3, r0
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d001      	beq.n	80008c4 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 80008c0:	f000 fb58 	bl	8000f74 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80008c4:	bf00      	nop
 80008c6:	bd80      	pop	{r7, pc}
 80008c8:	2000008c 	.word	0x2000008c
 80008cc:	40006400 	.word	0x40006400

080008d0 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b08a      	sub	sp, #40	; 0x28
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008d8:	f107 0314 	add.w	r3, r7, #20
 80008dc:	2200      	movs	r2, #0
 80008de:	601a      	str	r2, [r3, #0]
 80008e0:	605a      	str	r2, [r3, #4]
 80008e2:	609a      	str	r2, [r3, #8]
 80008e4:	60da      	str	r2, [r3, #12]
 80008e6:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	4a19      	ldr	r2, [pc, #100]	; (8000954 <HAL_CAN_MspInit+0x84>)
 80008ee:	4293      	cmp	r3, r2
 80008f0:	d12c      	bne.n	800094c <HAL_CAN_MspInit+0x7c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80008f2:	2300      	movs	r3, #0
 80008f4:	613b      	str	r3, [r7, #16]
 80008f6:	4b18      	ldr	r3, [pc, #96]	; (8000958 <HAL_CAN_MspInit+0x88>)
 80008f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008fa:	4a17      	ldr	r2, [pc, #92]	; (8000958 <HAL_CAN_MspInit+0x88>)
 80008fc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000900:	6413      	str	r3, [r2, #64]	; 0x40
 8000902:	4b15      	ldr	r3, [pc, #84]	; (8000958 <HAL_CAN_MspInit+0x88>)
 8000904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000906:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800090a:	613b      	str	r3, [r7, #16]
 800090c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800090e:	2300      	movs	r3, #0
 8000910:	60fb      	str	r3, [r7, #12]
 8000912:	4b11      	ldr	r3, [pc, #68]	; (8000958 <HAL_CAN_MspInit+0x88>)
 8000914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000916:	4a10      	ldr	r2, [pc, #64]	; (8000958 <HAL_CAN_MspInit+0x88>)
 8000918:	f043 0302 	orr.w	r3, r3, #2
 800091c:	6313      	str	r3, [r2, #48]	; 0x30
 800091e:	4b0e      	ldr	r3, [pc, #56]	; (8000958 <HAL_CAN_MspInit+0x88>)
 8000920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000922:	f003 0302 	and.w	r3, r3, #2
 8000926:	60fb      	str	r3, [r7, #12]
 8000928:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800092a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800092e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000930:	2302      	movs	r3, #2
 8000932:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000934:	2300      	movs	r3, #0
 8000936:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000938:	2303      	movs	r3, #3
 800093a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800093c:	2309      	movs	r3, #9
 800093e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000940:	f107 0314 	add.w	r3, r7, #20
 8000944:	4619      	mov	r1, r3
 8000946:	4805      	ldr	r0, [pc, #20]	; (800095c <HAL_CAN_MspInit+0x8c>)
 8000948:	f001 f8d4 	bl	8001af4 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 800094c:	bf00      	nop
 800094e:	3728      	adds	r7, #40	; 0x28
 8000950:	46bd      	mov	sp, r7
 8000952:	bd80      	pop	{r7, pc}
 8000954:	40006400 	.word	0x40006400
 8000958:	40023800 	.word	0x40023800
 800095c:	40020400 	.word	0x40020400

08000960 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b08a      	sub	sp, #40	; 0x28
 8000964:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000966:	f107 0314 	add.w	r3, r7, #20
 800096a:	2200      	movs	r2, #0
 800096c:	601a      	str	r2, [r3, #0]
 800096e:	605a      	str	r2, [r3, #4]
 8000970:	609a      	str	r2, [r3, #8]
 8000972:	60da      	str	r2, [r3, #12]
 8000974:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000976:	2300      	movs	r3, #0
 8000978:	613b      	str	r3, [r7, #16]
 800097a:	4b2d      	ldr	r3, [pc, #180]	; (8000a30 <MX_GPIO_Init+0xd0>)
 800097c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800097e:	4a2c      	ldr	r2, [pc, #176]	; (8000a30 <MX_GPIO_Init+0xd0>)
 8000980:	f043 0304 	orr.w	r3, r3, #4
 8000984:	6313      	str	r3, [r2, #48]	; 0x30
 8000986:	4b2a      	ldr	r3, [pc, #168]	; (8000a30 <MX_GPIO_Init+0xd0>)
 8000988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800098a:	f003 0304 	and.w	r3, r3, #4
 800098e:	613b      	str	r3, [r7, #16]
 8000990:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000992:	2300      	movs	r3, #0
 8000994:	60fb      	str	r3, [r7, #12]
 8000996:	4b26      	ldr	r3, [pc, #152]	; (8000a30 <MX_GPIO_Init+0xd0>)
 8000998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800099a:	4a25      	ldr	r2, [pc, #148]	; (8000a30 <MX_GPIO_Init+0xd0>)
 800099c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009a0:	6313      	str	r3, [r2, #48]	; 0x30
 80009a2:	4b23      	ldr	r3, [pc, #140]	; (8000a30 <MX_GPIO_Init+0xd0>)
 80009a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009aa:	60fb      	str	r3, [r7, #12]
 80009ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ae:	2300      	movs	r3, #0
 80009b0:	60bb      	str	r3, [r7, #8]
 80009b2:	4b1f      	ldr	r3, [pc, #124]	; (8000a30 <MX_GPIO_Init+0xd0>)
 80009b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b6:	4a1e      	ldr	r2, [pc, #120]	; (8000a30 <MX_GPIO_Init+0xd0>)
 80009b8:	f043 0301 	orr.w	r3, r3, #1
 80009bc:	6313      	str	r3, [r2, #48]	; 0x30
 80009be:	4b1c      	ldr	r3, [pc, #112]	; (8000a30 <MX_GPIO_Init+0xd0>)
 80009c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009c2:	f003 0301 	and.w	r3, r3, #1
 80009c6:	60bb      	str	r3, [r7, #8]
 80009c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ca:	2300      	movs	r3, #0
 80009cc:	607b      	str	r3, [r7, #4]
 80009ce:	4b18      	ldr	r3, [pc, #96]	; (8000a30 <MX_GPIO_Init+0xd0>)
 80009d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009d2:	4a17      	ldr	r2, [pc, #92]	; (8000a30 <MX_GPIO_Init+0xd0>)
 80009d4:	f043 0302 	orr.w	r3, r3, #2
 80009d8:	6313      	str	r3, [r2, #48]	; 0x30
 80009da:	4b15      	ldr	r3, [pc, #84]	; (8000a30 <MX_GPIO_Init+0xd0>)
 80009dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009de:	f003 0302 	and.w	r3, r3, #2
 80009e2:	607b      	str	r3, [r7, #4]
 80009e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80009e6:	2200      	movs	r2, #0
 80009e8:	2120      	movs	r1, #32
 80009ea:	4812      	ldr	r0, [pc, #72]	; (8000a34 <MX_GPIO_Init+0xd4>)
 80009ec:	f001 fa16 	bl	8001e1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009f0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80009f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009f6:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80009fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fc:	2300      	movs	r3, #0
 80009fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a00:	f107 0314 	add.w	r3, r7, #20
 8000a04:	4619      	mov	r1, r3
 8000a06:	480c      	ldr	r0, [pc, #48]	; (8000a38 <MX_GPIO_Init+0xd8>)
 8000a08:	f001 f874 	bl	8001af4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000a0c:	2320      	movs	r3, #32
 8000a0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a10:	2301      	movs	r3, #1
 8000a12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a14:	2300      	movs	r3, #0
 8000a16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000a1c:	f107 0314 	add.w	r3, r7, #20
 8000a20:	4619      	mov	r1, r3
 8000a22:	4804      	ldr	r0, [pc, #16]	; (8000a34 <MX_GPIO_Init+0xd4>)
 8000a24:	f001 f866 	bl	8001af4 <HAL_GPIO_Init>

}
 8000a28:	bf00      	nop
 8000a2a:	3728      	adds	r7, #40	; 0x28
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bd80      	pop	{r7, pc}
 8000a30:	40023800 	.word	0x40023800
 8000a34:	40020000 	.word	0x40020000
 8000a38:	40020800 	.word	0x40020800

08000a3c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a40:	4b12      	ldr	r3, [pc, #72]	; (8000a8c <MX_I2C1_Init+0x50>)
 8000a42:	4a13      	ldr	r2, [pc, #76]	; (8000a90 <MX_I2C1_Init+0x54>)
 8000a44:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000a46:	4b11      	ldr	r3, [pc, #68]	; (8000a8c <MX_I2C1_Init+0x50>)
 8000a48:	4a12      	ldr	r2, [pc, #72]	; (8000a94 <MX_I2C1_Init+0x58>)
 8000a4a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a4c:	4b0f      	ldr	r3, [pc, #60]	; (8000a8c <MX_I2C1_Init+0x50>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000a52:	4b0e      	ldr	r3, [pc, #56]	; (8000a8c <MX_I2C1_Init+0x50>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a58:	4b0c      	ldr	r3, [pc, #48]	; (8000a8c <MX_I2C1_Init+0x50>)
 8000a5a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000a5e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a60:	4b0a      	ldr	r3, [pc, #40]	; (8000a8c <MX_I2C1_Init+0x50>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000a66:	4b09      	ldr	r3, [pc, #36]	; (8000a8c <MX_I2C1_Init+0x50>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a6c:	4b07      	ldr	r3, [pc, #28]	; (8000a8c <MX_I2C1_Init+0x50>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a72:	4b06      	ldr	r3, [pc, #24]	; (8000a8c <MX_I2C1_Init+0x50>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a78:	4804      	ldr	r0, [pc, #16]	; (8000a8c <MX_I2C1_Init+0x50>)
 8000a7a:	f001 f9e9 	bl	8001e50 <HAL_I2C_Init>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d001      	beq.n	8000a88 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000a84:	f000 fa76 	bl	8000f74 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a88:	bf00      	nop
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	200000b4 	.word	0x200000b4
 8000a90:	40005400 	.word	0x40005400
 8000a94:	000186a0 	.word	0x000186a0

08000a98 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b08a      	sub	sp, #40	; 0x28
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aa0:	f107 0314 	add.w	r3, r7, #20
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	601a      	str	r2, [r3, #0]
 8000aa8:	605a      	str	r2, [r3, #4]
 8000aaa:	609a      	str	r2, [r3, #8]
 8000aac:	60da      	str	r2, [r3, #12]
 8000aae:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	4a19      	ldr	r2, [pc, #100]	; (8000b1c <HAL_I2C_MspInit+0x84>)
 8000ab6:	4293      	cmp	r3, r2
 8000ab8:	d12b      	bne.n	8000b12 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aba:	2300      	movs	r3, #0
 8000abc:	613b      	str	r3, [r7, #16]
 8000abe:	4b18      	ldr	r3, [pc, #96]	; (8000b20 <HAL_I2C_MspInit+0x88>)
 8000ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac2:	4a17      	ldr	r2, [pc, #92]	; (8000b20 <HAL_I2C_MspInit+0x88>)
 8000ac4:	f043 0302 	orr.w	r3, r3, #2
 8000ac8:	6313      	str	r3, [r2, #48]	; 0x30
 8000aca:	4b15      	ldr	r3, [pc, #84]	; (8000b20 <HAL_I2C_MspInit+0x88>)
 8000acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ace:	f003 0302 	and.w	r3, r3, #2
 8000ad2:	613b      	str	r3, [r7, #16]
 8000ad4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000ad6:	23c0      	movs	r3, #192	; 0xc0
 8000ad8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ada:	2312      	movs	r3, #18
 8000adc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ae2:	2303      	movs	r3, #3
 8000ae4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ae6:	2304      	movs	r3, #4
 8000ae8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aea:	f107 0314 	add.w	r3, r7, #20
 8000aee:	4619      	mov	r1, r3
 8000af0:	480c      	ldr	r0, [pc, #48]	; (8000b24 <HAL_I2C_MspInit+0x8c>)
 8000af2:	f000 ffff 	bl	8001af4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000af6:	2300      	movs	r3, #0
 8000af8:	60fb      	str	r3, [r7, #12]
 8000afa:	4b09      	ldr	r3, [pc, #36]	; (8000b20 <HAL_I2C_MspInit+0x88>)
 8000afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000afe:	4a08      	ldr	r2, [pc, #32]	; (8000b20 <HAL_I2C_MspInit+0x88>)
 8000b00:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b04:	6413      	str	r3, [r2, #64]	; 0x40
 8000b06:	4b06      	ldr	r3, [pc, #24]	; (8000b20 <HAL_I2C_MspInit+0x88>)
 8000b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b0a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b0e:	60fb      	str	r3, [r7, #12]
 8000b10:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000b12:	bf00      	nop
 8000b14:	3728      	adds	r7, #40	; 0x28
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	40005400 	.word	0x40005400
 8000b20:	40023800 	.word	0x40023800
 8000b24:	40020400 	.word	0x40020400

08000b28 <__io_putchar>:
//	HAL_UART_Transmit(&huart2, (uint8_t *)&ch1, 1, 0xFFFF);
//	HAL_UART_Receive(&huart3, (uint8_t *)&ch2, 1, 0xFFFF);
//	return ch2;
//}
int __io_putchar(int ch)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000b30:	1d39      	adds	r1, r7, #4
 8000b32:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000b36:	2201      	movs	r2, #1
 8000b38:	4803      	ldr	r0, [pc, #12]	; (8000b48 <__io_putchar+0x20>)
 8000b3a:	f003 fbf2 	bl	8004322 <HAL_UART_Transmit>
	return ch;
 8000b3e:	687b      	ldr	r3, [r7, #4]
}
 8000b40:	4618      	mov	r0, r3
 8000b42:	3708      	adds	r7, #8
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}
 8000b48:	2000010c 	.word	0x2000010c

08000b4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b09e      	sub	sp, #120	; 0x78
 8000b50:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */
CAN_TxHeaderTypeDef pHeader_can1_moteur;

pHeader_can1_moteur.StdId = 0x61;
 8000b52:	2361      	movs	r3, #97	; 0x61
 8000b54:	63bb      	str	r3, [r7, #56]	; 0x38
pHeader_can1_moteur.ExtId = 0;
 8000b56:	2300      	movs	r3, #0
 8000b58:	63fb      	str	r3, [r7, #60]	; 0x3c
pHeader_can1_moteur.IDE = CAN_ID_STD;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	643b      	str	r3, [r7, #64]	; 0x40
pHeader_can1_moteur.RTR = CAN_RTR_DATA;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	647b      	str	r3, [r7, #68]	; 0x44
pHeader_can1_moteur.DLC = 2;
 8000b62:	2302      	movs	r3, #2
 8000b64:	64bb      	str	r3, [r7, #72]	; 0x48
pHeader_can1_moteur.TransmitGlobalTime = DISABLE;
 8000b66:	2300      	movs	r3, #0
 8000b68:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c

uint32_t ptxmailbox;
uint8_t rotpos[2] = {0x5A,0x00};
 8000b6c:	235a      	movs	r3, #90	; 0x5a
 8000b6e:	863b      	strh	r3, [r7, #48]	; 0x30
uint8_t rotneg[2] = {0x5A,0x01};
 8000b70:	f44f 73ad 	mov.w	r3, #346	; 0x15a
 8000b74:	85bb      	strh	r3, [r7, #44]	; 0x2c
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b76:	f000 fc27 	bl	80013c8 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b7a:	f000 f98f 	bl	8000e9c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b7e:	f7ff feef 	bl	8000960 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000b82:	f000 fb05 	bl	8001190 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000b86:	f000 fb2d 	bl	80011e4 <MX_USART3_UART_Init>
  MX_CAN1_Init();
 8000b8a:	f7ff fe6b 	bl	8000864 <MX_CAN1_Init>
  MX_I2C1_Init();
 8000b8e:	f7ff ff55 	bl	8000a3c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_I2C_Init(&hi2c1);
 8000b92:	48b2      	ldr	r0, [pc, #712]	; (8000e5c <main+0x310>)
 8000b94:	f001 f95c 	bl	8001e50 <HAL_I2C_Init>
  uint8_t pData = 0b01010111; 				//!< "010" temp x2 sample "101" pres x16 sample "11" normal mode
 8000b98:	2357      	movs	r3, #87	; 0x57
 8000b9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  uint8_t Ident = 0;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  uint8_t cal_data[24] = {0};
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	613b      	str	r3, [r7, #16]
 8000ba8:	f107 0314 	add.w	r3, r7, #20
 8000bac:	2200      	movs	r2, #0
 8000bae:	601a      	str	r2, [r3, #0]
 8000bb0:	605a      	str	r2, [r3, #4]
 8000bb2:	609a      	str	r2, [r3, #8]
 8000bb4:	60da      	str	r2, [r3, #12]
 8000bb6:	611a      	str	r2, [r3, #16]
  uint16_t cal_data_test = 0;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	81fb      	strh	r3, [r7, #14]
  uint8_t adata1 = 0;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	737b      	strb	r3, [r7, #13]
  uint8_t adata2 = 0;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	733b      	strb	r3, [r7, #12]
  uint8_t adata3 = 0;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	72fb      	strb	r3, [r7, #11]
  uint16_t dig_T1 = 0;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	813b      	strh	r3, [r7, #8]
  uint16_t dig_T2 = 0;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	80fb      	strh	r3, [r7, #6]
  uint16_t dig_T3 = 0;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	80bb      	strh	r3, [r7, #4]
  BMP280_S32_t t_fine;


  // Calibration read & write

  if(HAL_OK != HAL_I2C_Mem_Read(&hi2c1, Slave_Add_BMP280 << 1, ID, 1, &Ident, sizeof(Ident), timeout)){
 8000bd4:	2332      	movs	r3, #50	; 0x32
 8000bd6:	9302      	str	r3, [sp, #8]
 8000bd8:	2301      	movs	r3, #1
 8000bda:	9301      	str	r3, [sp, #4]
 8000bdc:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 8000be0:	9300      	str	r3, [sp, #0]
 8000be2:	2301      	movs	r3, #1
 8000be4:	22d0      	movs	r2, #208	; 0xd0
 8000be6:	21ee      	movs	r1, #238	; 0xee
 8000be8:	489c      	ldr	r0, [pc, #624]	; (8000e5c <main+0x310>)
 8000bea:	f001 fe93 	bl	8002914 <HAL_I2C_Mem_Read>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d003      	beq.n	8000bfc <main+0xb0>
  	  printf("Error_ID\r\n");
 8000bf4:	489a      	ldr	r0, [pc, #616]	; (8000e60 <main+0x314>)
 8000bf6:	f004 f8b1 	bl	8004d5c <puts>
 8000bfa:	e005      	b.n	8000c08 <main+0xbc>
    }
  else{
	  printf("ID: %d\r\n",Ident);
 8000bfc:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8000c00:	4619      	mov	r1, r3
 8000c02:	4898      	ldr	r0, [pc, #608]	; (8000e64 <main+0x318>)
 8000c04:	f004 f824 	bl	8004c50 <iprintf>
  }
  HAL_Delay(500);
 8000c08:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c0c:	f000 fc4e 	bl	80014ac <HAL_Delay>
  if(HAL_OK != HAL_I2C_Mem_Write(&hi2c1, Slave_Add_BMP280 << 1, ctrl_meas, 1, &pData, sizeof(pData), timeout)){
 8000c10:	2332      	movs	r3, #50	; 0x32
 8000c12:	9302      	str	r3, [sp, #8]
 8000c14:	2301      	movs	r3, #1
 8000c16:	9301      	str	r3, [sp, #4]
 8000c18:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 8000c1c:	9300      	str	r3, [sp, #0]
 8000c1e:	2301      	movs	r3, #1
 8000c20:	22f4      	movs	r2, #244	; 0xf4
 8000c22:	21ee      	movs	r1, #238	; 0xee
 8000c24:	488d      	ldr	r0, [pc, #564]	; (8000e5c <main+0x310>)
 8000c26:	f001 fd7b 	bl	8002720 <HAL_I2C_Mem_Write>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d003      	beq.n	8000c38 <main+0xec>
	  printf("Error_ctrl_meas\r\n");
 8000c30:	488d      	ldr	r0, [pc, #564]	; (8000e68 <main+0x31c>)
 8000c32:	f004 f893 	bl	8004d5c <puts>
 8000c36:	e002      	b.n	8000c3e <main+0xf2>
  }
  else {
	  printf("All good, ctrl_meas param are set \r\n");
 8000c38:	488c      	ldr	r0, [pc, #560]	; (8000e6c <main+0x320>)
 8000c3a:	f004 f88f 	bl	8004d5c <puts>
  }

  HAL_Delay(500);
 8000c3e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c42:	f000 fc33 	bl	80014ac <HAL_Delay>
  if(HAL_OK != HAL_I2C_Mem_Read(&hi2c1, Slave_Add_BMP280 << 1, calib_data, 1, &cal_data, sizeof(cal_data), timeout)){
 8000c46:	2332      	movs	r3, #50	; 0x32
 8000c48:	9302      	str	r3, [sp, #8]
 8000c4a:	2318      	movs	r3, #24
 8000c4c:	9301      	str	r3, [sp, #4]
 8000c4e:	f107 0310 	add.w	r3, r7, #16
 8000c52:	9300      	str	r3, [sp, #0]
 8000c54:	2301      	movs	r3, #1
 8000c56:	2288      	movs	r2, #136	; 0x88
 8000c58:	21ee      	movs	r1, #238	; 0xee
 8000c5a:	4880      	ldr	r0, [pc, #512]	; (8000e5c <main+0x310>)
 8000c5c:	f001 fe5a 	bl	8002914 <HAL_I2C_Mem_Read>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d007      	beq.n	8000c76 <main+0x12a>
   	  printf("Error Calibration transmission\r\n");
 8000c66:	4882      	ldr	r0, [pc, #520]	; (8000e70 <main+0x324>)
 8000c68:	f004 f878 	bl	8004d5c <puts>
   	  HAL_Delay(2000);
 8000c6c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000c70:	f000 fc1c 	bl	80014ac <HAL_Delay>
 8000c74:	e002      	b.n	8000c7c <main+0x130>
     }
  else {
	  printf("All good, nothing to notice about calibration\r\n");
 8000c76:	487f      	ldr	r0, [pc, #508]	; (8000e74 <main+0x328>)
 8000c78:	f004 f870 	bl	8004d5c <puts>
  }
  HAL_Delay(500);
 8000c7c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c80:	f000 fc14 	bl	80014ac <HAL_Delay>
  if(HAL_OK != HAL_I2C_Mem_Read(&hi2c1, Slave_Add_BMP280 << 1, calib_data, 1, &cal_data_test, sizeof(cal_data), timeout)){
 8000c84:	2332      	movs	r3, #50	; 0x32
 8000c86:	9302      	str	r3, [sp, #8]
 8000c88:	2318      	movs	r3, #24
 8000c8a:	9301      	str	r3, [sp, #4]
 8000c8c:	f107 030e 	add.w	r3, r7, #14
 8000c90:	9300      	str	r3, [sp, #0]
 8000c92:	2301      	movs	r3, #1
 8000c94:	2288      	movs	r2, #136	; 0x88
 8000c96:	21ee      	movs	r1, #238	; 0xee
 8000c98:	4870      	ldr	r0, [pc, #448]	; (8000e5c <main+0x310>)
 8000c9a:	f001 fe3b 	bl	8002914 <HAL_I2C_Mem_Read>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d007      	beq.n	8000cb4 <main+0x168>
   	  printf("Error Calibration transmission\r\n");
 8000ca4:	4872      	ldr	r0, [pc, #456]	; (8000e70 <main+0x324>)
 8000ca6:	f004 f859 	bl	8004d5c <puts>
   	  HAL_Delay(2000);
 8000caa:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000cae:	f000 fbfd 	bl	80014ac <HAL_Delay>
 8000cb2:	e002      	b.n	8000cba <main+0x16e>
     }
  else {
	  printf("All good, nothing to notice about calibration\r\n");
 8000cb4:	486f      	ldr	r0, [pc, #444]	; (8000e74 <main+0x328>)
 8000cb6:	f004 f851 	bl	8004d5c <puts>
  }
  HAL_Delay(500);
 8000cba:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000cbe:	f000 fbf5 	bl	80014ac <HAL_Delay>
  HAL_CAN_Init(&hcan1);
 8000cc2:	486d      	ldr	r0, [pc, #436]	; (8000e78 <main+0x32c>)
 8000cc4:	f000 fc16 	bl	80014f4 <HAL_CAN_Init>
  HAL_CAN_Start(&hcan1);
 8000cc8:	486b      	ldr	r0, [pc, #428]	; (8000e78 <main+0x32c>)
 8000cca:	f000 fd0e 	bl	80016ea <HAL_CAN_Start>

//******************************* Usage des codes fournis*****************************************************
  printf("\r\nChecking for BMP280\r\n");
 8000cce:	486b      	ldr	r0, [pc, #428]	; (8000e7c <main+0x330>)
 8000cd0:	f004 f844 	bl	8004d5c <puts>
  BMP280_check();
 8000cd4:	f7ff fc6e 	bl	80005b4 <BMP280_check>
  printf("\r\nConfigure BMP280\r\n");
 8000cd8:	4869      	ldr	r0, [pc, #420]	; (8000e80 <main+0x334>)
 8000cda:	f004 f83f 	bl	8004d5c <puts>
  BMP280_init();
 8000cde:	f7ff fcb5 	bl	800064c <BMP280_init>
  HAL_Delay(500);
 8000ce2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000ce6:	f000 fbe1 	bl	80014ac <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //******************************* Notre code*****************************************************************
	  HAL_I2C_Mem_Read(&hi2c1, Slave_Add_BMP280 << 1, temp_msb, 1, &adata1, 1, timeout);
 8000cea:	2332      	movs	r3, #50	; 0x32
 8000cec:	9302      	str	r3, [sp, #8]
 8000cee:	2301      	movs	r3, #1
 8000cf0:	9301      	str	r3, [sp, #4]
 8000cf2:	f107 030d 	add.w	r3, r7, #13
 8000cf6:	9300      	str	r3, [sp, #0]
 8000cf8:	2301      	movs	r3, #1
 8000cfa:	22fa      	movs	r2, #250	; 0xfa
 8000cfc:	21ee      	movs	r1, #238	; 0xee
 8000cfe:	4857      	ldr	r0, [pc, #348]	; (8000e5c <main+0x310>)
 8000d00:	f001 fe08 	bl	8002914 <HAL_I2C_Mem_Read>
	  HAL_I2C_Mem_Read(&hi2c1, Slave_Add_BMP280 << 1, temp_lsb, 1, &adata2, 1, timeout);
 8000d04:	2332      	movs	r3, #50	; 0x32
 8000d06:	9302      	str	r3, [sp, #8]
 8000d08:	2301      	movs	r3, #1
 8000d0a:	9301      	str	r3, [sp, #4]
 8000d0c:	f107 030c 	add.w	r3, r7, #12
 8000d10:	9300      	str	r3, [sp, #0]
 8000d12:	2301      	movs	r3, #1
 8000d14:	22fb      	movs	r2, #251	; 0xfb
 8000d16:	21ee      	movs	r1, #238	; 0xee
 8000d18:	4850      	ldr	r0, [pc, #320]	; (8000e5c <main+0x310>)
 8000d1a:	f001 fdfb 	bl	8002914 <HAL_I2C_Mem_Read>
	  HAL_I2C_Mem_Read(&hi2c1, Slave_Add_BMP280 << 1, temp_xlsb, 1, &adata3, 1, timeout);
 8000d1e:	2332      	movs	r3, #50	; 0x32
 8000d20:	9302      	str	r3, [sp, #8]
 8000d22:	2301      	movs	r3, #1
 8000d24:	9301      	str	r3, [sp, #4]
 8000d26:	f107 030b 	add.w	r3, r7, #11
 8000d2a:	9300      	str	r3, [sp, #0]
 8000d2c:	2301      	movs	r3, #1
 8000d2e:	22fc      	movs	r2, #252	; 0xfc
 8000d30:	21ee      	movs	r1, #238	; 0xee
 8000d32:	484a      	ldr	r0, [pc, #296]	; (8000e5c <main+0x310>)
 8000d34:	f001 fdee 	bl	8002914 <HAL_I2C_Mem_Read>

	  HAL_Delay(100);
 8000d38:	2064      	movs	r0, #100	; 0x64
 8000d3a:	f000 fbb7 	bl	80014ac <HAL_Delay>
	  printf("data 0 :%d\r\n",adata1);
 8000d3e:	7b7b      	ldrb	r3, [r7, #13]
 8000d40:	4619      	mov	r1, r3
 8000d42:	4850      	ldr	r0, [pc, #320]	; (8000e84 <main+0x338>)
 8000d44:	f003 ff84 	bl	8004c50 <iprintf>
	  printf("data 1 :%d\r\n",adata2);
 8000d48:	7b3b      	ldrb	r3, [r7, #12]
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	484e      	ldr	r0, [pc, #312]	; (8000e88 <main+0x33c>)
 8000d4e:	f003 ff7f 	bl	8004c50 <iprintf>
	  printf("data 2 :%d\r\n",adata3);
 8000d52:	7afb      	ldrb	r3, [r7, #11]
 8000d54:	4619      	mov	r1, r3
 8000d56:	484d      	ldr	r0, [pc, #308]	; (8000e8c <main+0x340>)
 8000d58:	f003 ff7a 	bl	8004c50 <iprintf>
	  HAL_Delay(100);
 8000d5c:	2064      	movs	r0, #100	; 0x64
 8000d5e:	f000 fba5 	bl	80014ac <HAL_Delay>

//	  uint32_t data_temp = ((adata1 << 11) | (adata1 << 3) | adata3) & 0xFF;  // on les réunit

	//******************************* Usage des codes fournis*****************************************************

	  int temp= BMP280_get_temperature();
 8000d62:	f7ff fd1b 	bl	800079c <BMP280_get_temperature>
 8000d66:	6678      	str	r0, [r7, #100]	; 0x64
	  printf("Température: %d\r\n",temp);
 8000d68:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8000d6a:	4849      	ldr	r0, [pc, #292]	; (8000e90 <main+0x344>)
 8000d6c:	f003 ff70 	bl	8004c50 <iprintf>
	  int press= BMP280_get_pressure();
 8000d70:	f7ff fd46 	bl	8000800 <BMP280_get_pressure>
 8000d74:	6638      	str	r0, [r7, #96]	; 0x60
	  printf("Pression: %d\r\n",press);
 8000d76:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8000d78:	4846      	ldr	r0, [pc, #280]	; (8000e94 <main+0x348>)
 8000d7a:	f003 ff69 	bl	8004c50 <iprintf>
	  HAL_Delay(1000);
 8000d7e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d82:	f000 fb93 	bl	80014ac <HAL_Delay>

	  HAL_I2C_Mem_Read(&hi2c1, Slave_Add_BMP280 << 1, addr_dig1, 1, &dig_T1, 2, timeout);
 8000d86:	2332      	movs	r3, #50	; 0x32
 8000d88:	9302      	str	r3, [sp, #8]
 8000d8a:	2302      	movs	r3, #2
 8000d8c:	9301      	str	r3, [sp, #4]
 8000d8e:	f107 0308 	add.w	r3, r7, #8
 8000d92:	9300      	str	r3, [sp, #0]
 8000d94:	2301      	movs	r3, #1
 8000d96:	2288      	movs	r2, #136	; 0x88
 8000d98:	21ee      	movs	r1, #238	; 0xee
 8000d9a:	4830      	ldr	r0, [pc, #192]	; (8000e5c <main+0x310>)
 8000d9c:	f001 fdba 	bl	8002914 <HAL_I2C_Mem_Read>
	  HAL_I2C_Mem_Read(&hi2c1, Slave_Add_BMP280 << 1, addr_dig2, 1, &dig_T2, 2, timeout);
 8000da0:	2332      	movs	r3, #50	; 0x32
 8000da2:	9302      	str	r3, [sp, #8]
 8000da4:	2302      	movs	r3, #2
 8000da6:	9301      	str	r3, [sp, #4]
 8000da8:	1dbb      	adds	r3, r7, #6
 8000daa:	9300      	str	r3, [sp, #0]
 8000dac:	2301      	movs	r3, #1
 8000dae:	228c      	movs	r2, #140	; 0x8c
 8000db0:	21ee      	movs	r1, #238	; 0xee
 8000db2:	482a      	ldr	r0, [pc, #168]	; (8000e5c <main+0x310>)
 8000db4:	f001 fdae 	bl	8002914 <HAL_I2C_Mem_Read>
	  HAL_I2C_Mem_Read(&hi2c1, Slave_Add_BMP280 << 1, addr_dig3, 1, &dig_T3, 2, timeout);
 8000db8:	2332      	movs	r3, #50	; 0x32
 8000dba:	9302      	str	r3, [sp, #8]
 8000dbc:	2302      	movs	r3, #2
 8000dbe:	9301      	str	r3, [sp, #4]
 8000dc0:	1d3b      	adds	r3, r7, #4
 8000dc2:	9300      	str	r3, [sp, #0]
 8000dc4:	2301      	movs	r3, #1
 8000dc6:	228a      	movs	r2, #138	; 0x8a
 8000dc8:	21ee      	movs	r1, #238	; 0xee
 8000dca:	4824      	ldr	r0, [pc, #144]	; (8000e5c <main+0x310>)
 8000dcc:	f001 fda2 	bl	8002914 <HAL_I2C_Mem_Read>

	  BMP280_S32_t var1, var2, T;
	  var1 = ((((temp>>3)-((BMP280_S32_t) dig_T1>>1)))*((BMP280_S32_t)dig_T2))>>11;
 8000dd0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000dd2:	10db      	asrs	r3, r3, #3
 8000dd4:	893a      	ldrh	r2, [r7, #8]
 8000dd6:	0852      	lsrs	r2, r2, #1
 8000dd8:	b292      	uxth	r2, r2
 8000dda:	1a9b      	subs	r3, r3, r2
 8000ddc:	88fa      	ldrh	r2, [r7, #6]
 8000dde:	fb02 f303 	mul.w	r3, r2, r3
 8000de2:	12db      	asrs	r3, r3, #11
 8000de4:	65fb      	str	r3, [r7, #92]	; 0x5c
	  var2 = (((((temp>>4)-((BMP280_S32_t) dig_T1))*((temp>>4)-((BMP280_S32_t)dig_T1)))>>12)*((BMP280_S32_t)dig_T3))>>14;
 8000de6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000de8:	111b      	asrs	r3, r3, #4
 8000dea:	893a      	ldrh	r2, [r7, #8]
 8000dec:	1a9b      	subs	r3, r3, r2
 8000dee:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8000df0:	1112      	asrs	r2, r2, #4
 8000df2:	8939      	ldrh	r1, [r7, #8]
 8000df4:	1a52      	subs	r2, r2, r1
 8000df6:	fb02 f303 	mul.w	r3, r2, r3
 8000dfa:	131b      	asrs	r3, r3, #12
 8000dfc:	88ba      	ldrh	r2, [r7, #4]
 8000dfe:	fb02 f303 	mul.w	r3, r2, r3
 8000e02:	139b      	asrs	r3, r3, #14
 8000e04:	65bb      	str	r3, [r7, #88]	; 0x58
	  t_fine=var1+var2;
 8000e06:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8000e08:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000e0a:	4413      	add	r3, r2
 8000e0c:	657b      	str	r3, [r7, #84]	; 0x54
	  T=(t_fine*5+128)>>8;
 8000e0e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000e10:	4613      	mov	r3, r2
 8000e12:	009b      	lsls	r3, r3, #2
 8000e14:	4413      	add	r3, r2
 8000e16:	3380      	adds	r3, #128	; 0x80
 8000e18:	121b      	asrs	r3, r3, #8
 8000e1a:	653b      	str	r3, [r7, #80]	; 0x50
	  printf("Température compensée: %d\r\n",T);
 8000e1c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8000e1e:	481e      	ldr	r0, [pc, #120]	; (8000e98 <main+0x34c>)
 8000e20:	f003 ff16 	bl	8004c50 <iprintf>

//	  uint8_t rot = data_temp * 360/2^(20);



	  HAL_CAN_AddTxMessage(&hcan1, &pHeader_can1_moteur, rotpos, &ptxmailbox);
 8000e24:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000e28:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8000e2c:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8000e30:	4811      	ldr	r0, [pc, #68]	; (8000e78 <main+0x32c>)
 8000e32:	f000 fc9e 	bl	8001772 <HAL_CAN_AddTxMessage>
	  HAL_Delay(1000);
 8000e36:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000e3a:	f000 fb37 	bl	80014ac <HAL_Delay>
	  HAL_CAN_AddTxMessage(&hcan1, &pHeader_can1_moteur, rotneg, &ptxmailbox);
 8000e3e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000e42:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8000e46:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8000e4a:	480b      	ldr	r0, [pc, #44]	; (8000e78 <main+0x32c>)
 8000e4c:	f000 fc91 	bl	8001772 <HAL_CAN_AddTxMessage>
	  HAL_Delay(1000);
 8000e50:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000e54:	f000 fb2a 	bl	80014ac <HAL_Delay>
  {
 8000e58:	e747      	b.n	8000cea <main+0x19e>
 8000e5a:	bf00      	nop
 8000e5c:	200000b4 	.word	0x200000b4
 8000e60:	08005bac 	.word	0x08005bac
 8000e64:	08005bb8 	.word	0x08005bb8
 8000e68:	08005bc4 	.word	0x08005bc4
 8000e6c:	08005bd8 	.word	0x08005bd8
 8000e70:	08005bfc 	.word	0x08005bfc
 8000e74:	08005c1c 	.word	0x08005c1c
 8000e78:	2000008c 	.word	0x2000008c
 8000e7c:	08005c4c 	.word	0x08005c4c
 8000e80:	08005c64 	.word	0x08005c64
 8000e84:	08005c78 	.word	0x08005c78
 8000e88:	08005c88 	.word	0x08005c88
 8000e8c:	08005c98 	.word	0x08005c98
 8000e90:	08005ca8 	.word	0x08005ca8
 8000e94:	08005cbc 	.word	0x08005cbc
 8000e98:	08005ccc 	.word	0x08005ccc

08000e9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b094      	sub	sp, #80	; 0x50
 8000ea0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ea2:	f107 031c 	add.w	r3, r7, #28
 8000ea6:	2234      	movs	r2, #52	; 0x34
 8000ea8:	2100      	movs	r1, #0
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f003 fde8 	bl	8004a80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000eb0:	f107 0308 	add.w	r3, r7, #8
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	601a      	str	r2, [r3, #0]
 8000eb8:	605a      	str	r2, [r3, #4]
 8000eba:	609a      	str	r2, [r3, #8]
 8000ebc:	60da      	str	r2, [r3, #12]
 8000ebe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	607b      	str	r3, [r7, #4]
 8000ec4:	4b29      	ldr	r3, [pc, #164]	; (8000f6c <SystemClock_Config+0xd0>)
 8000ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ec8:	4a28      	ldr	r2, [pc, #160]	; (8000f6c <SystemClock_Config+0xd0>)
 8000eca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ece:	6413      	str	r3, [r2, #64]	; 0x40
 8000ed0:	4b26      	ldr	r3, [pc, #152]	; (8000f6c <SystemClock_Config+0xd0>)
 8000ed2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ed4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ed8:	607b      	str	r3, [r7, #4]
 8000eda:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000edc:	2300      	movs	r3, #0
 8000ede:	603b      	str	r3, [r7, #0]
 8000ee0:	4b23      	ldr	r3, [pc, #140]	; (8000f70 <SystemClock_Config+0xd4>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000ee8:	4a21      	ldr	r2, [pc, #132]	; (8000f70 <SystemClock_Config+0xd4>)
 8000eea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000eee:	6013      	str	r3, [r2, #0]
 8000ef0:	4b1f      	ldr	r3, [pc, #124]	; (8000f70 <SystemClock_Config+0xd4>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000ef8:	603b      	str	r3, [r7, #0]
 8000efa:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000efc:	2302      	movs	r3, #2
 8000efe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f00:	2301      	movs	r3, #1
 8000f02:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f04:	2310      	movs	r3, #16
 8000f06:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f08:	2302      	movs	r3, #2
 8000f0a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000f10:	2308      	movs	r3, #8
 8000f12:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 80;
 8000f14:	2350      	movs	r3, #80	; 0x50
 8000f16:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f18:	2302      	movs	r3, #2
 8000f1a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000f1c:	2302      	movs	r3, #2
 8000f1e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000f20:	2302      	movs	r3, #2
 8000f22:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f24:	f107 031c 	add.w	r3, r7, #28
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f002 ff0f 	bl	8003d4c <HAL_RCC_OscConfig>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d001      	beq.n	8000f38 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000f34:	f000 f81e 	bl	8000f74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f38:	230f      	movs	r3, #15
 8000f3a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f3c:	2302      	movs	r3, #2
 8000f3e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f40:	2300      	movs	r3, #0
 8000f42:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f48:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000f4e:	f107 0308 	add.w	r3, r7, #8
 8000f52:	2102      	movs	r1, #2
 8000f54:	4618      	mov	r0, r3
 8000f56:	f002 fbaf 	bl	80036b8 <HAL_RCC_ClockConfig>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d001      	beq.n	8000f64 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8000f60:	f000 f808 	bl	8000f74 <Error_Handler>
  }
}
 8000f64:	bf00      	nop
 8000f66:	3750      	adds	r7, #80	; 0x50
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	40023800 	.word	0x40023800
 8000f70:	40007000 	.word	0x40007000

08000f74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f78:	b672      	cpsid	i
}
 8000f7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f7c:	e7fe      	b.n	8000f7c <Error_Handler+0x8>
	...

08000f80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f86:	2300      	movs	r3, #0
 8000f88:	607b      	str	r3, [r7, #4]
 8000f8a:	4b10      	ldr	r3, [pc, #64]	; (8000fcc <HAL_MspInit+0x4c>)
 8000f8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f8e:	4a0f      	ldr	r2, [pc, #60]	; (8000fcc <HAL_MspInit+0x4c>)
 8000f90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f94:	6453      	str	r3, [r2, #68]	; 0x44
 8000f96:	4b0d      	ldr	r3, [pc, #52]	; (8000fcc <HAL_MspInit+0x4c>)
 8000f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f9e:	607b      	str	r3, [r7, #4]
 8000fa0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	603b      	str	r3, [r7, #0]
 8000fa6:	4b09      	ldr	r3, [pc, #36]	; (8000fcc <HAL_MspInit+0x4c>)
 8000fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000faa:	4a08      	ldr	r2, [pc, #32]	; (8000fcc <HAL_MspInit+0x4c>)
 8000fac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fb0:	6413      	str	r3, [r2, #64]	; 0x40
 8000fb2:	4b06      	ldr	r3, [pc, #24]	; (8000fcc <HAL_MspInit+0x4c>)
 8000fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fba:	603b      	str	r3, [r7, #0]
 8000fbc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000fbe:	2007      	movs	r0, #7
 8000fc0:	f000 fd64 	bl	8001a8c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fc4:	bf00      	nop
 8000fc6:	3708      	adds	r7, #8
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	40023800 	.word	0x40023800

08000fd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000fd4:	e7fe      	b.n	8000fd4 <NMI_Handler+0x4>

08000fd6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fd6:	b480      	push	{r7}
 8000fd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fda:	e7fe      	b.n	8000fda <HardFault_Handler+0x4>

08000fdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fe0:	e7fe      	b.n	8000fe0 <MemManage_Handler+0x4>

08000fe2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fe2:	b480      	push	{r7}
 8000fe4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fe6:	e7fe      	b.n	8000fe6 <BusFault_Handler+0x4>

08000fe8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fec:	e7fe      	b.n	8000fec <UsageFault_Handler+0x4>

08000fee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fee:	b480      	push	{r7}
 8000ff0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ff2:	bf00      	nop
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffa:	4770      	bx	lr

08000ffc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001000:	bf00      	nop
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr

0800100a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800100a:	b480      	push	{r7}
 800100c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800100e:	bf00      	nop
 8001010:	46bd      	mov	sp, r7
 8001012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001016:	4770      	bx	lr

08001018 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800101c:	f000 fa26 	bl	800146c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001020:	bf00      	nop
 8001022:	bd80      	pop	{r7, pc}

08001024 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b086      	sub	sp, #24
 8001028:	af00      	add	r7, sp, #0
 800102a:	60f8      	str	r0, [r7, #12]
 800102c:	60b9      	str	r1, [r7, #8]
 800102e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001030:	2300      	movs	r3, #0
 8001032:	617b      	str	r3, [r7, #20]
 8001034:	e00a      	b.n	800104c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001036:	f3af 8000 	nop.w
 800103a:	4601      	mov	r1, r0
 800103c:	68bb      	ldr	r3, [r7, #8]
 800103e:	1c5a      	adds	r2, r3, #1
 8001040:	60ba      	str	r2, [r7, #8]
 8001042:	b2ca      	uxtb	r2, r1
 8001044:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001046:	697b      	ldr	r3, [r7, #20]
 8001048:	3301      	adds	r3, #1
 800104a:	617b      	str	r3, [r7, #20]
 800104c:	697a      	ldr	r2, [r7, #20]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	429a      	cmp	r2, r3
 8001052:	dbf0      	blt.n	8001036 <_read+0x12>
	}

return len;
 8001054:	687b      	ldr	r3, [r7, #4]
}
 8001056:	4618      	mov	r0, r3
 8001058:	3718      	adds	r7, #24
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}

0800105e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800105e:	b580      	push	{r7, lr}
 8001060:	b086      	sub	sp, #24
 8001062:	af00      	add	r7, sp, #0
 8001064:	60f8      	str	r0, [r7, #12]
 8001066:	60b9      	str	r1, [r7, #8]
 8001068:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800106a:	2300      	movs	r3, #0
 800106c:	617b      	str	r3, [r7, #20]
 800106e:	e009      	b.n	8001084 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001070:	68bb      	ldr	r3, [r7, #8]
 8001072:	1c5a      	adds	r2, r3, #1
 8001074:	60ba      	str	r2, [r7, #8]
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	4618      	mov	r0, r3
 800107a:	f7ff fd55 	bl	8000b28 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800107e:	697b      	ldr	r3, [r7, #20]
 8001080:	3301      	adds	r3, #1
 8001082:	617b      	str	r3, [r7, #20]
 8001084:	697a      	ldr	r2, [r7, #20]
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	429a      	cmp	r2, r3
 800108a:	dbf1      	blt.n	8001070 <_write+0x12>
	}
	return len;
 800108c:	687b      	ldr	r3, [r7, #4]
}
 800108e:	4618      	mov	r0, r3
 8001090:	3718      	adds	r7, #24
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}

08001096 <_close>:

int _close(int file)
{
 8001096:	b480      	push	{r7}
 8001098:	b083      	sub	sp, #12
 800109a:	af00      	add	r7, sp, #0
 800109c:	6078      	str	r0, [r7, #4]
	return -1;
 800109e:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	370c      	adds	r7, #12
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr

080010ae <_fstat>:


int _fstat(int file, struct stat *st)
{
 80010ae:	b480      	push	{r7}
 80010b0:	b083      	sub	sp, #12
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	6078      	str	r0, [r7, #4]
 80010b6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010be:	605a      	str	r2, [r3, #4]
	return 0;
 80010c0:	2300      	movs	r3, #0
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	370c      	adds	r7, #12
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr

080010ce <_isatty>:

int _isatty(int file)
{
 80010ce:	b480      	push	{r7}
 80010d0:	b083      	sub	sp, #12
 80010d2:	af00      	add	r7, sp, #0
 80010d4:	6078      	str	r0, [r7, #4]
	return 1;
 80010d6:	2301      	movs	r3, #1
}
 80010d8:	4618      	mov	r0, r3
 80010da:	370c      	adds	r7, #12
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr

080010e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b085      	sub	sp, #20
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	60f8      	str	r0, [r7, #12]
 80010ec:	60b9      	str	r1, [r7, #8]
 80010ee:	607a      	str	r2, [r7, #4]
	return 0;
 80010f0:	2300      	movs	r3, #0
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	3714      	adds	r7, #20
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr
	...

08001100 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b086      	sub	sp, #24
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001108:	4a14      	ldr	r2, [pc, #80]	; (800115c <_sbrk+0x5c>)
 800110a:	4b15      	ldr	r3, [pc, #84]	; (8001160 <_sbrk+0x60>)
 800110c:	1ad3      	subs	r3, r2, r3
 800110e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001110:	697b      	ldr	r3, [r7, #20]
 8001112:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001114:	4b13      	ldr	r3, [pc, #76]	; (8001164 <_sbrk+0x64>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d102      	bne.n	8001122 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800111c:	4b11      	ldr	r3, [pc, #68]	; (8001164 <_sbrk+0x64>)
 800111e:	4a12      	ldr	r2, [pc, #72]	; (8001168 <_sbrk+0x68>)
 8001120:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001122:	4b10      	ldr	r3, [pc, #64]	; (8001164 <_sbrk+0x64>)
 8001124:	681a      	ldr	r2, [r3, #0]
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	4413      	add	r3, r2
 800112a:	693a      	ldr	r2, [r7, #16]
 800112c:	429a      	cmp	r2, r3
 800112e:	d207      	bcs.n	8001140 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001130:	f003 fc6c 	bl	8004a0c <__errno>
 8001134:	4603      	mov	r3, r0
 8001136:	220c      	movs	r2, #12
 8001138:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800113a:	f04f 33ff 	mov.w	r3, #4294967295
 800113e:	e009      	b.n	8001154 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001140:	4b08      	ldr	r3, [pc, #32]	; (8001164 <_sbrk+0x64>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001146:	4b07      	ldr	r3, [pc, #28]	; (8001164 <_sbrk+0x64>)
 8001148:	681a      	ldr	r2, [r3, #0]
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	4413      	add	r3, r2
 800114e:	4a05      	ldr	r2, [pc, #20]	; (8001164 <_sbrk+0x64>)
 8001150:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001152:	68fb      	ldr	r3, [r7, #12]
}
 8001154:	4618      	mov	r0, r3
 8001156:	3718      	adds	r7, #24
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	20020000 	.word	0x20020000
 8001160:	00000400 	.word	0x00000400
 8001164:	20000108 	.word	0x20000108
 8001168:	200001a8 	.word	0x200001a8

0800116c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001170:	4b06      	ldr	r3, [pc, #24]	; (800118c <SystemInit+0x20>)
 8001172:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001176:	4a05      	ldr	r2, [pc, #20]	; (800118c <SystemInit+0x20>)
 8001178:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800117c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001180:	bf00      	nop
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr
 800118a:	bf00      	nop
 800118c:	e000ed00 	.word	0xe000ed00

08001190 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001194:	4b11      	ldr	r3, [pc, #68]	; (80011dc <MX_USART2_UART_Init+0x4c>)
 8001196:	4a12      	ldr	r2, [pc, #72]	; (80011e0 <MX_USART2_UART_Init+0x50>)
 8001198:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800119a:	4b10      	ldr	r3, [pc, #64]	; (80011dc <MX_USART2_UART_Init+0x4c>)
 800119c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011a0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011a2:	4b0e      	ldr	r3, [pc, #56]	; (80011dc <MX_USART2_UART_Init+0x4c>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011a8:	4b0c      	ldr	r3, [pc, #48]	; (80011dc <MX_USART2_UART_Init+0x4c>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011ae:	4b0b      	ldr	r3, [pc, #44]	; (80011dc <MX_USART2_UART_Init+0x4c>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011b4:	4b09      	ldr	r3, [pc, #36]	; (80011dc <MX_USART2_UART_Init+0x4c>)
 80011b6:	220c      	movs	r2, #12
 80011b8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011ba:	4b08      	ldr	r3, [pc, #32]	; (80011dc <MX_USART2_UART_Init+0x4c>)
 80011bc:	2200      	movs	r2, #0
 80011be:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011c0:	4b06      	ldr	r3, [pc, #24]	; (80011dc <MX_USART2_UART_Init+0x4c>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011c6:	4805      	ldr	r0, [pc, #20]	; (80011dc <MX_USART2_UART_Init+0x4c>)
 80011c8:	f003 f85e 	bl	8004288 <HAL_UART_Init>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80011d2:	f7ff fecf 	bl	8000f74 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011d6:	bf00      	nop
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	2000010c 	.word	0x2000010c
 80011e0:	40004400 	.word	0x40004400

080011e4 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80011e8:	4b11      	ldr	r3, [pc, #68]	; (8001230 <MX_USART3_UART_Init+0x4c>)
 80011ea:	4a12      	ldr	r2, [pc, #72]	; (8001234 <MX_USART3_UART_Init+0x50>)
 80011ec:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80011ee:	4b10      	ldr	r3, [pc, #64]	; (8001230 <MX_USART3_UART_Init+0x4c>)
 80011f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011f4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80011f6:	4b0e      	ldr	r3, [pc, #56]	; (8001230 <MX_USART3_UART_Init+0x4c>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80011fc:	4b0c      	ldr	r3, [pc, #48]	; (8001230 <MX_USART3_UART_Init+0x4c>)
 80011fe:	2200      	movs	r2, #0
 8001200:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001202:	4b0b      	ldr	r3, [pc, #44]	; (8001230 <MX_USART3_UART_Init+0x4c>)
 8001204:	2200      	movs	r2, #0
 8001206:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001208:	4b09      	ldr	r3, [pc, #36]	; (8001230 <MX_USART3_UART_Init+0x4c>)
 800120a:	220c      	movs	r2, #12
 800120c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800120e:	4b08      	ldr	r3, [pc, #32]	; (8001230 <MX_USART3_UART_Init+0x4c>)
 8001210:	2200      	movs	r2, #0
 8001212:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001214:	4b06      	ldr	r3, [pc, #24]	; (8001230 <MX_USART3_UART_Init+0x4c>)
 8001216:	2200      	movs	r2, #0
 8001218:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800121a:	4805      	ldr	r0, [pc, #20]	; (8001230 <MX_USART3_UART_Init+0x4c>)
 800121c:	f003 f834 	bl	8004288 <HAL_UART_Init>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001226:	f7ff fea5 	bl	8000f74 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800122a:	bf00      	nop
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	20000150 	.word	0x20000150
 8001234:	40004800 	.word	0x40004800

08001238 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b08c      	sub	sp, #48	; 0x30
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001240:	f107 031c 	add.w	r3, r7, #28
 8001244:	2200      	movs	r2, #0
 8001246:	601a      	str	r2, [r3, #0]
 8001248:	605a      	str	r2, [r3, #4]
 800124a:	609a      	str	r2, [r3, #8]
 800124c:	60da      	str	r2, [r3, #12]
 800124e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a41      	ldr	r2, [pc, #260]	; (800135c <HAL_UART_MspInit+0x124>)
 8001256:	4293      	cmp	r3, r2
 8001258:	d12c      	bne.n	80012b4 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800125a:	2300      	movs	r3, #0
 800125c:	61bb      	str	r3, [r7, #24]
 800125e:	4b40      	ldr	r3, [pc, #256]	; (8001360 <HAL_UART_MspInit+0x128>)
 8001260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001262:	4a3f      	ldr	r2, [pc, #252]	; (8001360 <HAL_UART_MspInit+0x128>)
 8001264:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001268:	6413      	str	r3, [r2, #64]	; 0x40
 800126a:	4b3d      	ldr	r3, [pc, #244]	; (8001360 <HAL_UART_MspInit+0x128>)
 800126c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800126e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001272:	61bb      	str	r3, [r7, #24]
 8001274:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001276:	2300      	movs	r3, #0
 8001278:	617b      	str	r3, [r7, #20]
 800127a:	4b39      	ldr	r3, [pc, #228]	; (8001360 <HAL_UART_MspInit+0x128>)
 800127c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800127e:	4a38      	ldr	r2, [pc, #224]	; (8001360 <HAL_UART_MspInit+0x128>)
 8001280:	f043 0301 	orr.w	r3, r3, #1
 8001284:	6313      	str	r3, [r2, #48]	; 0x30
 8001286:	4b36      	ldr	r3, [pc, #216]	; (8001360 <HAL_UART_MspInit+0x128>)
 8001288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128a:	f003 0301 	and.w	r3, r3, #1
 800128e:	617b      	str	r3, [r7, #20]
 8001290:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001292:	230c      	movs	r3, #12
 8001294:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001296:	2302      	movs	r3, #2
 8001298:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129a:	2300      	movs	r3, #0
 800129c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800129e:	2303      	movs	r3, #3
 80012a0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80012a2:	2307      	movs	r3, #7
 80012a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012a6:	f107 031c 	add.w	r3, r7, #28
 80012aa:	4619      	mov	r1, r3
 80012ac:	482d      	ldr	r0, [pc, #180]	; (8001364 <HAL_UART_MspInit+0x12c>)
 80012ae:	f000 fc21 	bl	8001af4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80012b2:	e04f      	b.n	8001354 <HAL_UART_MspInit+0x11c>
  else if(uartHandle->Instance==USART3)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a2b      	ldr	r2, [pc, #172]	; (8001368 <HAL_UART_MspInit+0x130>)
 80012ba:	4293      	cmp	r3, r2
 80012bc:	d14a      	bne.n	8001354 <HAL_UART_MspInit+0x11c>
    __HAL_RCC_USART3_CLK_ENABLE();
 80012be:	2300      	movs	r3, #0
 80012c0:	613b      	str	r3, [r7, #16]
 80012c2:	4b27      	ldr	r3, [pc, #156]	; (8001360 <HAL_UART_MspInit+0x128>)
 80012c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012c6:	4a26      	ldr	r2, [pc, #152]	; (8001360 <HAL_UART_MspInit+0x128>)
 80012c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012cc:	6413      	str	r3, [r2, #64]	; 0x40
 80012ce:	4b24      	ldr	r3, [pc, #144]	; (8001360 <HAL_UART_MspInit+0x128>)
 80012d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80012d6:	613b      	str	r3, [r7, #16]
 80012d8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012da:	2300      	movs	r3, #0
 80012dc:	60fb      	str	r3, [r7, #12]
 80012de:	4b20      	ldr	r3, [pc, #128]	; (8001360 <HAL_UART_MspInit+0x128>)
 80012e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e2:	4a1f      	ldr	r2, [pc, #124]	; (8001360 <HAL_UART_MspInit+0x128>)
 80012e4:	f043 0304 	orr.w	r3, r3, #4
 80012e8:	6313      	str	r3, [r2, #48]	; 0x30
 80012ea:	4b1d      	ldr	r3, [pc, #116]	; (8001360 <HAL_UART_MspInit+0x128>)
 80012ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ee:	f003 0304 	and.w	r3, r3, #4
 80012f2:	60fb      	str	r3, [r7, #12]
 80012f4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012f6:	2300      	movs	r3, #0
 80012f8:	60bb      	str	r3, [r7, #8]
 80012fa:	4b19      	ldr	r3, [pc, #100]	; (8001360 <HAL_UART_MspInit+0x128>)
 80012fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012fe:	4a18      	ldr	r2, [pc, #96]	; (8001360 <HAL_UART_MspInit+0x128>)
 8001300:	f043 0302 	orr.w	r3, r3, #2
 8001304:	6313      	str	r3, [r2, #48]	; 0x30
 8001306:	4b16      	ldr	r3, [pc, #88]	; (8001360 <HAL_UART_MspInit+0x128>)
 8001308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800130a:	f003 0302 	and.w	r3, r3, #2
 800130e:	60bb      	str	r3, [r7, #8]
 8001310:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001312:	2320      	movs	r3, #32
 8001314:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001316:	2302      	movs	r3, #2
 8001318:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131a:	2300      	movs	r3, #0
 800131c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800131e:	2303      	movs	r3, #3
 8001320:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001322:	2307      	movs	r3, #7
 8001324:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001326:	f107 031c 	add.w	r3, r7, #28
 800132a:	4619      	mov	r1, r3
 800132c:	480f      	ldr	r0, [pc, #60]	; (800136c <HAL_UART_MspInit+0x134>)
 800132e:	f000 fbe1 	bl	8001af4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001332:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001336:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001338:	2302      	movs	r3, #2
 800133a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133c:	2300      	movs	r3, #0
 800133e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001340:	2303      	movs	r3, #3
 8001342:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001344:	2307      	movs	r3, #7
 8001346:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001348:	f107 031c 	add.w	r3, r7, #28
 800134c:	4619      	mov	r1, r3
 800134e:	4808      	ldr	r0, [pc, #32]	; (8001370 <HAL_UART_MspInit+0x138>)
 8001350:	f000 fbd0 	bl	8001af4 <HAL_GPIO_Init>
}
 8001354:	bf00      	nop
 8001356:	3730      	adds	r7, #48	; 0x30
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	40004400 	.word	0x40004400
 8001360:	40023800 	.word	0x40023800
 8001364:	40020000 	.word	0x40020000
 8001368:	40004800 	.word	0x40004800
 800136c:	40020800 	.word	0x40020800
 8001370:	40020400 	.word	0x40020400

08001374 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001374:	f8df d034 	ldr.w	sp, [pc, #52]	; 80013ac <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001378:	480d      	ldr	r0, [pc, #52]	; (80013b0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800137a:	490e      	ldr	r1, [pc, #56]	; (80013b4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800137c:	4a0e      	ldr	r2, [pc, #56]	; (80013b8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800137e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001380:	e002      	b.n	8001388 <LoopCopyDataInit>

08001382 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001382:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001384:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001386:	3304      	adds	r3, #4

08001388 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001388:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800138a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800138c:	d3f9      	bcc.n	8001382 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800138e:	4a0b      	ldr	r2, [pc, #44]	; (80013bc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001390:	4c0b      	ldr	r4, [pc, #44]	; (80013c0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001392:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001394:	e001      	b.n	800139a <LoopFillZerobss>

08001396 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001396:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001398:	3204      	adds	r2, #4

0800139a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800139a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800139c:	d3fb      	bcc.n	8001396 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800139e:	f7ff fee5 	bl	800116c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80013a2:	f003 fb39 	bl	8004a18 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80013a6:	f7ff fbd1 	bl	8000b4c <main>
  bx  lr    
 80013aa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80013ac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80013b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013b4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80013b8:	08005dac 	.word	0x08005dac
  ldr r2, =_sbss
 80013bc:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80013c0:	200001a8 	.word	0x200001a8

080013c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013c4:	e7fe      	b.n	80013c4 <ADC_IRQHandler>
	...

080013c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80013cc:	4b0e      	ldr	r3, [pc, #56]	; (8001408 <HAL_Init+0x40>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4a0d      	ldr	r2, [pc, #52]	; (8001408 <HAL_Init+0x40>)
 80013d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80013d6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80013d8:	4b0b      	ldr	r3, [pc, #44]	; (8001408 <HAL_Init+0x40>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a0a      	ldr	r2, [pc, #40]	; (8001408 <HAL_Init+0x40>)
 80013de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80013e2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013e4:	4b08      	ldr	r3, [pc, #32]	; (8001408 <HAL_Init+0x40>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4a07      	ldr	r2, [pc, #28]	; (8001408 <HAL_Init+0x40>)
 80013ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013f0:	2003      	movs	r0, #3
 80013f2:	f000 fb4b 	bl	8001a8c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013f6:	2000      	movs	r0, #0
 80013f8:	f000 f808 	bl	800140c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013fc:	f7ff fdc0 	bl	8000f80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001400:	2300      	movs	r3, #0
}
 8001402:	4618      	mov	r0, r3
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	40023c00 	.word	0x40023c00

0800140c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001414:	4b12      	ldr	r3, [pc, #72]	; (8001460 <HAL_InitTick+0x54>)
 8001416:	681a      	ldr	r2, [r3, #0]
 8001418:	4b12      	ldr	r3, [pc, #72]	; (8001464 <HAL_InitTick+0x58>)
 800141a:	781b      	ldrb	r3, [r3, #0]
 800141c:	4619      	mov	r1, r3
 800141e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001422:	fbb3 f3f1 	udiv	r3, r3, r1
 8001426:	fbb2 f3f3 	udiv	r3, r2, r3
 800142a:	4618      	mov	r0, r3
 800142c:	f000 fb55 	bl	8001ada <HAL_SYSTICK_Config>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001436:	2301      	movs	r3, #1
 8001438:	e00e      	b.n	8001458 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2b0f      	cmp	r3, #15
 800143e:	d80a      	bhi.n	8001456 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001440:	2200      	movs	r2, #0
 8001442:	6879      	ldr	r1, [r7, #4]
 8001444:	f04f 30ff 	mov.w	r0, #4294967295
 8001448:	f000 fb2b 	bl	8001aa2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800144c:	4a06      	ldr	r2, [pc, #24]	; (8001468 <HAL_InitTick+0x5c>)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001452:	2300      	movs	r3, #0
 8001454:	e000      	b.n	8001458 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001456:	2301      	movs	r3, #1
}
 8001458:	4618      	mov	r0, r3
 800145a:	3708      	adds	r7, #8
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}
 8001460:	20000000 	.word	0x20000000
 8001464:	20000008 	.word	0x20000008
 8001468:	20000004 	.word	0x20000004

0800146c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001470:	4b06      	ldr	r3, [pc, #24]	; (800148c <HAL_IncTick+0x20>)
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	461a      	mov	r2, r3
 8001476:	4b06      	ldr	r3, [pc, #24]	; (8001490 <HAL_IncTick+0x24>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4413      	add	r3, r2
 800147c:	4a04      	ldr	r2, [pc, #16]	; (8001490 <HAL_IncTick+0x24>)
 800147e:	6013      	str	r3, [r2, #0]
}
 8001480:	bf00      	nop
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop
 800148c:	20000008 	.word	0x20000008
 8001490:	20000194 	.word	0x20000194

08001494 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  return uwTick;
 8001498:	4b03      	ldr	r3, [pc, #12]	; (80014a8 <HAL_GetTick+0x14>)
 800149a:	681b      	ldr	r3, [r3, #0]
}
 800149c:	4618      	mov	r0, r3
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	20000194 	.word	0x20000194

080014ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b084      	sub	sp, #16
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014b4:	f7ff ffee 	bl	8001494 <HAL_GetTick>
 80014b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014c4:	d005      	beq.n	80014d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80014c6:	4b0a      	ldr	r3, [pc, #40]	; (80014f0 <HAL_Delay+0x44>)
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	461a      	mov	r2, r3
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	4413      	add	r3, r2
 80014d0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80014d2:	bf00      	nop
 80014d4:	f7ff ffde 	bl	8001494 <HAL_GetTick>
 80014d8:	4602      	mov	r2, r0
 80014da:	68bb      	ldr	r3, [r7, #8]
 80014dc:	1ad3      	subs	r3, r2, r3
 80014de:	68fa      	ldr	r2, [r7, #12]
 80014e0:	429a      	cmp	r2, r3
 80014e2:	d8f7      	bhi.n	80014d4 <HAL_Delay+0x28>
  {
  }
}
 80014e4:	bf00      	nop
 80014e6:	bf00      	nop
 80014e8:	3710      	adds	r7, #16
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	20000008 	.word	0x20000008

080014f4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b084      	sub	sp, #16
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d101      	bne.n	8001506 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001502:	2301      	movs	r3, #1
 8001504:	e0ed      	b.n	80016e2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	f893 3020 	ldrb.w	r3, [r3, #32]
 800150c:	b2db      	uxtb	r3, r3
 800150e:	2b00      	cmp	r3, #0
 8001510:	d102      	bne.n	8001518 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001512:	6878      	ldr	r0, [r7, #4]
 8001514:	f7ff f9dc 	bl	80008d0 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	681a      	ldr	r2, [r3, #0]
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f042 0201 	orr.w	r2, r2, #1
 8001526:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001528:	f7ff ffb4 	bl	8001494 <HAL_GetTick>
 800152c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800152e:	e012      	b.n	8001556 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001530:	f7ff ffb0 	bl	8001494 <HAL_GetTick>
 8001534:	4602      	mov	r2, r0
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	1ad3      	subs	r3, r2, r3
 800153a:	2b0a      	cmp	r3, #10
 800153c:	d90b      	bls.n	8001556 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001542:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	2205      	movs	r2, #5
 800154e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001552:	2301      	movs	r3, #1
 8001554:	e0c5      	b.n	80016e2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	f003 0301 	and.w	r3, r3, #1
 8001560:	2b00      	cmp	r3, #0
 8001562:	d0e5      	beq.n	8001530 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	681a      	ldr	r2, [r3, #0]
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f022 0202 	bic.w	r2, r2, #2
 8001572:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001574:	f7ff ff8e 	bl	8001494 <HAL_GetTick>
 8001578:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800157a:	e012      	b.n	80015a2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800157c:	f7ff ff8a 	bl	8001494 <HAL_GetTick>
 8001580:	4602      	mov	r2, r0
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	1ad3      	subs	r3, r2, r3
 8001586:	2b0a      	cmp	r3, #10
 8001588:	d90b      	bls.n	80015a2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800158e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2205      	movs	r2, #5
 800159a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800159e:	2301      	movs	r3, #1
 80015a0:	e09f      	b.n	80016e2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	f003 0302 	and.w	r3, r3, #2
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d1e5      	bne.n	800157c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	7e1b      	ldrb	r3, [r3, #24]
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d108      	bne.n	80015ca <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	681a      	ldr	r2, [r3, #0]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80015c6:	601a      	str	r2, [r3, #0]
 80015c8:	e007      	b.n	80015da <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80015d8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	7e5b      	ldrb	r3, [r3, #25]
 80015de:	2b01      	cmp	r3, #1
 80015e0:	d108      	bne.n	80015f4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	681a      	ldr	r2, [r3, #0]
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80015f0:	601a      	str	r2, [r3, #0]
 80015f2:	e007      	b.n	8001604 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	681a      	ldr	r2, [r3, #0]
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001602:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	7e9b      	ldrb	r3, [r3, #26]
 8001608:	2b01      	cmp	r3, #1
 800160a:	d108      	bne.n	800161e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	681a      	ldr	r2, [r3, #0]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f042 0220 	orr.w	r2, r2, #32
 800161a:	601a      	str	r2, [r3, #0]
 800161c:	e007      	b.n	800162e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	681a      	ldr	r2, [r3, #0]
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f022 0220 	bic.w	r2, r2, #32
 800162c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	7edb      	ldrb	r3, [r3, #27]
 8001632:	2b01      	cmp	r3, #1
 8001634:	d108      	bne.n	8001648 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	681a      	ldr	r2, [r3, #0]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f022 0210 	bic.w	r2, r2, #16
 8001644:	601a      	str	r2, [r3, #0]
 8001646:	e007      	b.n	8001658 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	681a      	ldr	r2, [r3, #0]
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f042 0210 	orr.w	r2, r2, #16
 8001656:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	7f1b      	ldrb	r3, [r3, #28]
 800165c:	2b01      	cmp	r3, #1
 800165e:	d108      	bne.n	8001672 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	681a      	ldr	r2, [r3, #0]
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f042 0208 	orr.w	r2, r2, #8
 800166e:	601a      	str	r2, [r3, #0]
 8001670:	e007      	b.n	8001682 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	681a      	ldr	r2, [r3, #0]
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f022 0208 	bic.w	r2, r2, #8
 8001680:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	7f5b      	ldrb	r3, [r3, #29]
 8001686:	2b01      	cmp	r3, #1
 8001688:	d108      	bne.n	800169c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f042 0204 	orr.w	r2, r2, #4
 8001698:	601a      	str	r2, [r3, #0]
 800169a:	e007      	b.n	80016ac <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	681a      	ldr	r2, [r3, #0]
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f022 0204 	bic.w	r2, r2, #4
 80016aa:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	689a      	ldr	r2, [r3, #8]
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	68db      	ldr	r3, [r3, #12]
 80016b4:	431a      	orrs	r2, r3
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	691b      	ldr	r3, [r3, #16]
 80016ba:	431a      	orrs	r2, r3
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	695b      	ldr	r3, [r3, #20]
 80016c0:	ea42 0103 	orr.w	r1, r2, r3
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	1e5a      	subs	r2, r3, #1
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	430a      	orrs	r2, r1
 80016d0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	2200      	movs	r2, #0
 80016d6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	2201      	movs	r2, #1
 80016dc:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80016e0:	2300      	movs	r3, #0
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	3710      	adds	r7, #16
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}

080016ea <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80016ea:	b580      	push	{r7, lr}
 80016ec:	b084      	sub	sp, #16
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	2b01      	cmp	r3, #1
 80016fc:	d12e      	bne.n	800175c <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2202      	movs	r2, #2
 8001702:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f022 0201 	bic.w	r2, r2, #1
 8001714:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001716:	f7ff febd 	bl	8001494 <HAL_GetTick>
 800171a:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800171c:	e012      	b.n	8001744 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800171e:	f7ff feb9 	bl	8001494 <HAL_GetTick>
 8001722:	4602      	mov	r2, r0
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	1ad3      	subs	r3, r2, r3
 8001728:	2b0a      	cmp	r3, #10
 800172a:	d90b      	bls.n	8001744 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001730:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	2205      	movs	r2, #5
 800173c:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001740:	2301      	movs	r3, #1
 8001742:	e012      	b.n	800176a <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	f003 0301 	and.w	r3, r3, #1
 800174e:	2b00      	cmp	r3, #0
 8001750:	d1e5      	bne.n	800171e <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	2200      	movs	r2, #0
 8001756:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001758:	2300      	movs	r3, #0
 800175a:	e006      	b.n	800176a <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001760:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001768:	2301      	movs	r3, #1
  }
}
 800176a:	4618      	mov	r0, r3
 800176c:	3710      	adds	r7, #16
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}

08001772 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8001772:	b480      	push	{r7}
 8001774:	b089      	sub	sp, #36	; 0x24
 8001776:	af00      	add	r7, sp, #0
 8001778:	60f8      	str	r0, [r7, #12]
 800177a:	60b9      	str	r1, [r7, #8]
 800177c:	607a      	str	r2, [r7, #4]
 800177e:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001786:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	689b      	ldr	r3, [r3, #8]
 800178e:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001790:	7ffb      	ldrb	r3, [r7, #31]
 8001792:	2b01      	cmp	r3, #1
 8001794:	d003      	beq.n	800179e <HAL_CAN_AddTxMessage+0x2c>
 8001796:	7ffb      	ldrb	r3, [r7, #31]
 8001798:	2b02      	cmp	r3, #2
 800179a:	f040 80b8 	bne.w	800190e <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800179e:	69bb      	ldr	r3, [r7, #24]
 80017a0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d10a      	bne.n	80017be <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80017a8:	69bb      	ldr	r3, [r7, #24]
 80017aa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d105      	bne.n	80017be <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80017b2:	69bb      	ldr	r3, [r7, #24]
 80017b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	f000 80a0 	beq.w	80018fe <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80017be:	69bb      	ldr	r3, [r7, #24]
 80017c0:	0e1b      	lsrs	r3, r3, #24
 80017c2:	f003 0303 	and.w	r3, r3, #3
 80017c6:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	2b02      	cmp	r3, #2
 80017cc:	d907      	bls.n	80017de <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017d2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80017da:	2301      	movs	r3, #1
 80017dc:	e09e      	b.n	800191c <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80017de:	2201      	movs	r2, #1
 80017e0:	697b      	ldr	r3, [r7, #20]
 80017e2:	409a      	lsls	r2, r3
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80017e8:	68bb      	ldr	r3, [r7, #8]
 80017ea:	689b      	ldr	r3, [r3, #8]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d10d      	bne.n	800180c <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80017f6:	68bb      	ldr	r3, [r7, #8]
 80017f8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80017fa:	68f9      	ldr	r1, [r7, #12]
 80017fc:	6809      	ldr	r1, [r1, #0]
 80017fe:	431a      	orrs	r2, r3
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	3318      	adds	r3, #24
 8001804:	011b      	lsls	r3, r3, #4
 8001806:	440b      	add	r3, r1
 8001808:	601a      	str	r2, [r3, #0]
 800180a:	e00f      	b.n	800182c <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800180c:	68bb      	ldr	r3, [r7, #8]
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001812:	68bb      	ldr	r3, [r7, #8]
 8001814:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001816:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001818:	68bb      	ldr	r3, [r7, #8]
 800181a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800181c:	68f9      	ldr	r1, [r7, #12]
 800181e:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001820:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	3318      	adds	r3, #24
 8001826:	011b      	lsls	r3, r3, #4
 8001828:	440b      	add	r3, r1
 800182a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	6819      	ldr	r1, [r3, #0]
 8001830:	68bb      	ldr	r3, [r7, #8]
 8001832:	691a      	ldr	r2, [r3, #16]
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	3318      	adds	r3, #24
 8001838:	011b      	lsls	r3, r3, #4
 800183a:	440b      	add	r3, r1
 800183c:	3304      	adds	r3, #4
 800183e:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	7d1b      	ldrb	r3, [r3, #20]
 8001844:	2b01      	cmp	r3, #1
 8001846:	d111      	bne.n	800186c <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	681a      	ldr	r2, [r3, #0]
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	3318      	adds	r3, #24
 8001850:	011b      	lsls	r3, r3, #4
 8001852:	4413      	add	r3, r2
 8001854:	3304      	adds	r3, #4
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	68fa      	ldr	r2, [r7, #12]
 800185a:	6811      	ldr	r1, [r2, #0]
 800185c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001860:	697b      	ldr	r3, [r7, #20]
 8001862:	3318      	adds	r3, #24
 8001864:	011b      	lsls	r3, r3, #4
 8001866:	440b      	add	r3, r1
 8001868:	3304      	adds	r3, #4
 800186a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	3307      	adds	r3, #7
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	061a      	lsls	r2, r3, #24
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	3306      	adds	r3, #6
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	041b      	lsls	r3, r3, #16
 800187c:	431a      	orrs	r2, r3
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	3305      	adds	r3, #5
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	021b      	lsls	r3, r3, #8
 8001886:	4313      	orrs	r3, r2
 8001888:	687a      	ldr	r2, [r7, #4]
 800188a:	3204      	adds	r2, #4
 800188c:	7812      	ldrb	r2, [r2, #0]
 800188e:	4610      	mov	r0, r2
 8001890:	68fa      	ldr	r2, [r7, #12]
 8001892:	6811      	ldr	r1, [r2, #0]
 8001894:	ea43 0200 	orr.w	r2, r3, r0
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	011b      	lsls	r3, r3, #4
 800189c:	440b      	add	r3, r1
 800189e:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80018a2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	3303      	adds	r3, #3
 80018a8:	781b      	ldrb	r3, [r3, #0]
 80018aa:	061a      	lsls	r2, r3, #24
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	3302      	adds	r3, #2
 80018b0:	781b      	ldrb	r3, [r3, #0]
 80018b2:	041b      	lsls	r3, r3, #16
 80018b4:	431a      	orrs	r2, r3
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	3301      	adds	r3, #1
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	021b      	lsls	r3, r3, #8
 80018be:	4313      	orrs	r3, r2
 80018c0:	687a      	ldr	r2, [r7, #4]
 80018c2:	7812      	ldrb	r2, [r2, #0]
 80018c4:	4610      	mov	r0, r2
 80018c6:	68fa      	ldr	r2, [r7, #12]
 80018c8:	6811      	ldr	r1, [r2, #0]
 80018ca:	ea43 0200 	orr.w	r2, r3, r0
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	011b      	lsls	r3, r3, #4
 80018d2:	440b      	add	r3, r1
 80018d4:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80018d8:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	681a      	ldr	r2, [r3, #0]
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	3318      	adds	r3, #24
 80018e2:	011b      	lsls	r3, r3, #4
 80018e4:	4413      	add	r3, r2
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	68fa      	ldr	r2, [r7, #12]
 80018ea:	6811      	ldr	r1, [r2, #0]
 80018ec:	f043 0201 	orr.w	r2, r3, #1
 80018f0:	697b      	ldr	r3, [r7, #20]
 80018f2:	3318      	adds	r3, #24
 80018f4:	011b      	lsls	r3, r3, #4
 80018f6:	440b      	add	r3, r1
 80018f8:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80018fa:	2300      	movs	r3, #0
 80018fc:	e00e      	b.n	800191c <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001902:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 800190a:	2301      	movs	r3, #1
 800190c:	e006      	b.n	800191c <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001912:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800191a:	2301      	movs	r3, #1
  }
}
 800191c:	4618      	mov	r0, r3
 800191e:	3724      	adds	r7, #36	; 0x24
 8001920:	46bd      	mov	sp, r7
 8001922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001926:	4770      	bx	lr

08001928 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001928:	b480      	push	{r7}
 800192a:	b085      	sub	sp, #20
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	f003 0307 	and.w	r3, r3, #7
 8001936:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001938:	4b0c      	ldr	r3, [pc, #48]	; (800196c <__NVIC_SetPriorityGrouping+0x44>)
 800193a:	68db      	ldr	r3, [r3, #12]
 800193c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800193e:	68ba      	ldr	r2, [r7, #8]
 8001940:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001944:	4013      	ands	r3, r2
 8001946:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800194c:	68bb      	ldr	r3, [r7, #8]
 800194e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001950:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001954:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001958:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800195a:	4a04      	ldr	r2, [pc, #16]	; (800196c <__NVIC_SetPriorityGrouping+0x44>)
 800195c:	68bb      	ldr	r3, [r7, #8]
 800195e:	60d3      	str	r3, [r2, #12]
}
 8001960:	bf00      	nop
 8001962:	3714      	adds	r7, #20
 8001964:	46bd      	mov	sp, r7
 8001966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196a:	4770      	bx	lr
 800196c:	e000ed00 	.word	0xe000ed00

08001970 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001974:	4b04      	ldr	r3, [pc, #16]	; (8001988 <__NVIC_GetPriorityGrouping+0x18>)
 8001976:	68db      	ldr	r3, [r3, #12]
 8001978:	0a1b      	lsrs	r3, r3, #8
 800197a:	f003 0307 	and.w	r3, r3, #7
}
 800197e:	4618      	mov	r0, r3
 8001980:	46bd      	mov	sp, r7
 8001982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001986:	4770      	bx	lr
 8001988:	e000ed00 	.word	0xe000ed00

0800198c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	4603      	mov	r3, r0
 8001994:	6039      	str	r1, [r7, #0]
 8001996:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001998:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800199c:	2b00      	cmp	r3, #0
 800199e:	db0a      	blt.n	80019b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	b2da      	uxtb	r2, r3
 80019a4:	490c      	ldr	r1, [pc, #48]	; (80019d8 <__NVIC_SetPriority+0x4c>)
 80019a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019aa:	0112      	lsls	r2, r2, #4
 80019ac:	b2d2      	uxtb	r2, r2
 80019ae:	440b      	add	r3, r1
 80019b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019b4:	e00a      	b.n	80019cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	b2da      	uxtb	r2, r3
 80019ba:	4908      	ldr	r1, [pc, #32]	; (80019dc <__NVIC_SetPriority+0x50>)
 80019bc:	79fb      	ldrb	r3, [r7, #7]
 80019be:	f003 030f 	and.w	r3, r3, #15
 80019c2:	3b04      	subs	r3, #4
 80019c4:	0112      	lsls	r2, r2, #4
 80019c6:	b2d2      	uxtb	r2, r2
 80019c8:	440b      	add	r3, r1
 80019ca:	761a      	strb	r2, [r3, #24]
}
 80019cc:	bf00      	nop
 80019ce:	370c      	adds	r7, #12
 80019d0:	46bd      	mov	sp, r7
 80019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d6:	4770      	bx	lr
 80019d8:	e000e100 	.word	0xe000e100
 80019dc:	e000ed00 	.word	0xe000ed00

080019e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019e0:	b480      	push	{r7}
 80019e2:	b089      	sub	sp, #36	; 0x24
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	60f8      	str	r0, [r7, #12]
 80019e8:	60b9      	str	r1, [r7, #8]
 80019ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	f003 0307 	and.w	r3, r3, #7
 80019f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019f4:	69fb      	ldr	r3, [r7, #28]
 80019f6:	f1c3 0307 	rsb	r3, r3, #7
 80019fa:	2b04      	cmp	r3, #4
 80019fc:	bf28      	it	cs
 80019fe:	2304      	movcs	r3, #4
 8001a00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a02:	69fb      	ldr	r3, [r7, #28]
 8001a04:	3304      	adds	r3, #4
 8001a06:	2b06      	cmp	r3, #6
 8001a08:	d902      	bls.n	8001a10 <NVIC_EncodePriority+0x30>
 8001a0a:	69fb      	ldr	r3, [r7, #28]
 8001a0c:	3b03      	subs	r3, #3
 8001a0e:	e000      	b.n	8001a12 <NVIC_EncodePriority+0x32>
 8001a10:	2300      	movs	r3, #0
 8001a12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a14:	f04f 32ff 	mov.w	r2, #4294967295
 8001a18:	69bb      	ldr	r3, [r7, #24]
 8001a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1e:	43da      	mvns	r2, r3
 8001a20:	68bb      	ldr	r3, [r7, #8]
 8001a22:	401a      	ands	r2, r3
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a28:	f04f 31ff 	mov.w	r1, #4294967295
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a32:	43d9      	mvns	r1, r3
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a38:	4313      	orrs	r3, r2
         );
}
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	3724      	adds	r7, #36	; 0x24
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr
	...

08001a48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	3b01      	subs	r3, #1
 8001a54:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a58:	d301      	bcc.n	8001a5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	e00f      	b.n	8001a7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a5e:	4a0a      	ldr	r2, [pc, #40]	; (8001a88 <SysTick_Config+0x40>)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	3b01      	subs	r3, #1
 8001a64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a66:	210f      	movs	r1, #15
 8001a68:	f04f 30ff 	mov.w	r0, #4294967295
 8001a6c:	f7ff ff8e 	bl	800198c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a70:	4b05      	ldr	r3, [pc, #20]	; (8001a88 <SysTick_Config+0x40>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a76:	4b04      	ldr	r3, [pc, #16]	; (8001a88 <SysTick_Config+0x40>)
 8001a78:	2207      	movs	r2, #7
 8001a7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a7c:	2300      	movs	r3, #0
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	3708      	adds	r7, #8
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	e000e010 	.word	0xe000e010

08001a8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a94:	6878      	ldr	r0, [r7, #4]
 8001a96:	f7ff ff47 	bl	8001928 <__NVIC_SetPriorityGrouping>
}
 8001a9a:	bf00      	nop
 8001a9c:	3708      	adds	r7, #8
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}

08001aa2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001aa2:	b580      	push	{r7, lr}
 8001aa4:	b086      	sub	sp, #24
 8001aa6:	af00      	add	r7, sp, #0
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	60b9      	str	r1, [r7, #8]
 8001aac:	607a      	str	r2, [r7, #4]
 8001aae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ab4:	f7ff ff5c 	bl	8001970 <__NVIC_GetPriorityGrouping>
 8001ab8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001aba:	687a      	ldr	r2, [r7, #4]
 8001abc:	68b9      	ldr	r1, [r7, #8]
 8001abe:	6978      	ldr	r0, [r7, #20]
 8001ac0:	f7ff ff8e 	bl	80019e0 <NVIC_EncodePriority>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001aca:	4611      	mov	r1, r2
 8001acc:	4618      	mov	r0, r3
 8001ace:	f7ff ff5d 	bl	800198c <__NVIC_SetPriority>
}
 8001ad2:	bf00      	nop
 8001ad4:	3718      	adds	r7, #24
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}

08001ada <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ada:	b580      	push	{r7, lr}
 8001adc:	b082      	sub	sp, #8
 8001ade:	af00      	add	r7, sp, #0
 8001ae0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ae2:	6878      	ldr	r0, [r7, #4]
 8001ae4:	f7ff ffb0 	bl	8001a48 <SysTick_Config>
 8001ae8:	4603      	mov	r3, r0
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3708      	adds	r7, #8
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
	...

08001af4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b089      	sub	sp, #36	; 0x24
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
 8001afc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001afe:	2300      	movs	r3, #0
 8001b00:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b02:	2300      	movs	r3, #0
 8001b04:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001b06:	2300      	movs	r3, #0
 8001b08:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	61fb      	str	r3, [r7, #28]
 8001b0e:	e165      	b.n	8001ddc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001b10:	2201      	movs	r2, #1
 8001b12:	69fb      	ldr	r3, [r7, #28]
 8001b14:	fa02 f303 	lsl.w	r3, r2, r3
 8001b18:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	697a      	ldr	r2, [r7, #20]
 8001b20:	4013      	ands	r3, r2
 8001b22:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b24:	693a      	ldr	r2, [r7, #16]
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	f040 8154 	bne.w	8001dd6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	f003 0303 	and.w	r3, r3, #3
 8001b36:	2b01      	cmp	r3, #1
 8001b38:	d005      	beq.n	8001b46 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b42:	2b02      	cmp	r3, #2
 8001b44:	d130      	bne.n	8001ba8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	689b      	ldr	r3, [r3, #8]
 8001b4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b4c:	69fb      	ldr	r3, [r7, #28]
 8001b4e:	005b      	lsls	r3, r3, #1
 8001b50:	2203      	movs	r2, #3
 8001b52:	fa02 f303 	lsl.w	r3, r2, r3
 8001b56:	43db      	mvns	r3, r3
 8001b58:	69ba      	ldr	r2, [r7, #24]
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	68da      	ldr	r2, [r3, #12]
 8001b62:	69fb      	ldr	r3, [r7, #28]
 8001b64:	005b      	lsls	r3, r3, #1
 8001b66:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6a:	69ba      	ldr	r2, [r7, #24]
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	69ba      	ldr	r2, [r7, #24]
 8001b74:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	69fb      	ldr	r3, [r7, #28]
 8001b80:	fa02 f303 	lsl.w	r3, r2, r3
 8001b84:	43db      	mvns	r3, r3
 8001b86:	69ba      	ldr	r2, [r7, #24]
 8001b88:	4013      	ands	r3, r2
 8001b8a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	091b      	lsrs	r3, r3, #4
 8001b92:	f003 0201 	and.w	r2, r3, #1
 8001b96:	69fb      	ldr	r3, [r7, #28]
 8001b98:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9c:	69ba      	ldr	r2, [r7, #24]
 8001b9e:	4313      	orrs	r3, r2
 8001ba0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	69ba      	ldr	r2, [r7, #24]
 8001ba6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	f003 0303 	and.w	r3, r3, #3
 8001bb0:	2b03      	cmp	r3, #3
 8001bb2:	d017      	beq.n	8001be4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	68db      	ldr	r3, [r3, #12]
 8001bb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001bba:	69fb      	ldr	r3, [r7, #28]
 8001bbc:	005b      	lsls	r3, r3, #1
 8001bbe:	2203      	movs	r2, #3
 8001bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc4:	43db      	mvns	r3, r3
 8001bc6:	69ba      	ldr	r2, [r7, #24]
 8001bc8:	4013      	ands	r3, r2
 8001bca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	689a      	ldr	r2, [r3, #8]
 8001bd0:	69fb      	ldr	r3, [r7, #28]
 8001bd2:	005b      	lsls	r3, r3, #1
 8001bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd8:	69ba      	ldr	r2, [r7, #24]
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	69ba      	ldr	r2, [r7, #24]
 8001be2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	f003 0303 	and.w	r3, r3, #3
 8001bec:	2b02      	cmp	r3, #2
 8001bee:	d123      	bne.n	8001c38 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001bf0:	69fb      	ldr	r3, [r7, #28]
 8001bf2:	08da      	lsrs	r2, r3, #3
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	3208      	adds	r2, #8
 8001bf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bfc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001bfe:	69fb      	ldr	r3, [r7, #28]
 8001c00:	f003 0307 	and.w	r3, r3, #7
 8001c04:	009b      	lsls	r3, r3, #2
 8001c06:	220f      	movs	r2, #15
 8001c08:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0c:	43db      	mvns	r3, r3
 8001c0e:	69ba      	ldr	r2, [r7, #24]
 8001c10:	4013      	ands	r3, r2
 8001c12:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	691a      	ldr	r2, [r3, #16]
 8001c18:	69fb      	ldr	r3, [r7, #28]
 8001c1a:	f003 0307 	and.w	r3, r3, #7
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	fa02 f303 	lsl.w	r3, r2, r3
 8001c24:	69ba      	ldr	r2, [r7, #24]
 8001c26:	4313      	orrs	r3, r2
 8001c28:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c2a:	69fb      	ldr	r3, [r7, #28]
 8001c2c:	08da      	lsrs	r2, r3, #3
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	3208      	adds	r2, #8
 8001c32:	69b9      	ldr	r1, [r7, #24]
 8001c34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c3e:	69fb      	ldr	r3, [r7, #28]
 8001c40:	005b      	lsls	r3, r3, #1
 8001c42:	2203      	movs	r2, #3
 8001c44:	fa02 f303 	lsl.w	r3, r2, r3
 8001c48:	43db      	mvns	r3, r3
 8001c4a:	69ba      	ldr	r2, [r7, #24]
 8001c4c:	4013      	ands	r3, r2
 8001c4e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	f003 0203 	and.w	r2, r3, #3
 8001c58:	69fb      	ldr	r3, [r7, #28]
 8001c5a:	005b      	lsls	r3, r3, #1
 8001c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c60:	69ba      	ldr	r2, [r7, #24]
 8001c62:	4313      	orrs	r3, r2
 8001c64:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	69ba      	ldr	r2, [r7, #24]
 8001c6a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	f000 80ae 	beq.w	8001dd6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	60fb      	str	r3, [r7, #12]
 8001c7e:	4b5d      	ldr	r3, [pc, #372]	; (8001df4 <HAL_GPIO_Init+0x300>)
 8001c80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c82:	4a5c      	ldr	r2, [pc, #368]	; (8001df4 <HAL_GPIO_Init+0x300>)
 8001c84:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c88:	6453      	str	r3, [r2, #68]	; 0x44
 8001c8a:	4b5a      	ldr	r3, [pc, #360]	; (8001df4 <HAL_GPIO_Init+0x300>)
 8001c8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c92:	60fb      	str	r3, [r7, #12]
 8001c94:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c96:	4a58      	ldr	r2, [pc, #352]	; (8001df8 <HAL_GPIO_Init+0x304>)
 8001c98:	69fb      	ldr	r3, [r7, #28]
 8001c9a:	089b      	lsrs	r3, r3, #2
 8001c9c:	3302      	adds	r3, #2
 8001c9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ca2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001ca4:	69fb      	ldr	r3, [r7, #28]
 8001ca6:	f003 0303 	and.w	r3, r3, #3
 8001caa:	009b      	lsls	r3, r3, #2
 8001cac:	220f      	movs	r2, #15
 8001cae:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb2:	43db      	mvns	r3, r3
 8001cb4:	69ba      	ldr	r2, [r7, #24]
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	4a4f      	ldr	r2, [pc, #316]	; (8001dfc <HAL_GPIO_Init+0x308>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d025      	beq.n	8001d0e <HAL_GPIO_Init+0x21a>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	4a4e      	ldr	r2, [pc, #312]	; (8001e00 <HAL_GPIO_Init+0x30c>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d01f      	beq.n	8001d0a <HAL_GPIO_Init+0x216>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	4a4d      	ldr	r2, [pc, #308]	; (8001e04 <HAL_GPIO_Init+0x310>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d019      	beq.n	8001d06 <HAL_GPIO_Init+0x212>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	4a4c      	ldr	r2, [pc, #304]	; (8001e08 <HAL_GPIO_Init+0x314>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d013      	beq.n	8001d02 <HAL_GPIO_Init+0x20e>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	4a4b      	ldr	r2, [pc, #300]	; (8001e0c <HAL_GPIO_Init+0x318>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d00d      	beq.n	8001cfe <HAL_GPIO_Init+0x20a>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	4a4a      	ldr	r2, [pc, #296]	; (8001e10 <HAL_GPIO_Init+0x31c>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d007      	beq.n	8001cfa <HAL_GPIO_Init+0x206>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	4a49      	ldr	r2, [pc, #292]	; (8001e14 <HAL_GPIO_Init+0x320>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d101      	bne.n	8001cf6 <HAL_GPIO_Init+0x202>
 8001cf2:	2306      	movs	r3, #6
 8001cf4:	e00c      	b.n	8001d10 <HAL_GPIO_Init+0x21c>
 8001cf6:	2307      	movs	r3, #7
 8001cf8:	e00a      	b.n	8001d10 <HAL_GPIO_Init+0x21c>
 8001cfa:	2305      	movs	r3, #5
 8001cfc:	e008      	b.n	8001d10 <HAL_GPIO_Init+0x21c>
 8001cfe:	2304      	movs	r3, #4
 8001d00:	e006      	b.n	8001d10 <HAL_GPIO_Init+0x21c>
 8001d02:	2303      	movs	r3, #3
 8001d04:	e004      	b.n	8001d10 <HAL_GPIO_Init+0x21c>
 8001d06:	2302      	movs	r3, #2
 8001d08:	e002      	b.n	8001d10 <HAL_GPIO_Init+0x21c>
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	e000      	b.n	8001d10 <HAL_GPIO_Init+0x21c>
 8001d0e:	2300      	movs	r3, #0
 8001d10:	69fa      	ldr	r2, [r7, #28]
 8001d12:	f002 0203 	and.w	r2, r2, #3
 8001d16:	0092      	lsls	r2, r2, #2
 8001d18:	4093      	lsls	r3, r2
 8001d1a:	69ba      	ldr	r2, [r7, #24]
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d20:	4935      	ldr	r1, [pc, #212]	; (8001df8 <HAL_GPIO_Init+0x304>)
 8001d22:	69fb      	ldr	r3, [r7, #28]
 8001d24:	089b      	lsrs	r3, r3, #2
 8001d26:	3302      	adds	r3, #2
 8001d28:	69ba      	ldr	r2, [r7, #24]
 8001d2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d2e:	4b3a      	ldr	r3, [pc, #232]	; (8001e18 <HAL_GPIO_Init+0x324>)
 8001d30:	689b      	ldr	r3, [r3, #8]
 8001d32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d34:	693b      	ldr	r3, [r7, #16]
 8001d36:	43db      	mvns	r3, r3
 8001d38:	69ba      	ldr	r2, [r7, #24]
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d003      	beq.n	8001d52 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001d4a:	69ba      	ldr	r2, [r7, #24]
 8001d4c:	693b      	ldr	r3, [r7, #16]
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d52:	4a31      	ldr	r2, [pc, #196]	; (8001e18 <HAL_GPIO_Init+0x324>)
 8001d54:	69bb      	ldr	r3, [r7, #24]
 8001d56:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d58:	4b2f      	ldr	r3, [pc, #188]	; (8001e18 <HAL_GPIO_Init+0x324>)
 8001d5a:	68db      	ldr	r3, [r3, #12]
 8001d5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d5e:	693b      	ldr	r3, [r7, #16]
 8001d60:	43db      	mvns	r3, r3
 8001d62:	69ba      	ldr	r2, [r7, #24]
 8001d64:	4013      	ands	r3, r2
 8001d66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d003      	beq.n	8001d7c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001d74:	69ba      	ldr	r2, [r7, #24]
 8001d76:	693b      	ldr	r3, [r7, #16]
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d7c:	4a26      	ldr	r2, [pc, #152]	; (8001e18 <HAL_GPIO_Init+0x324>)
 8001d7e:	69bb      	ldr	r3, [r7, #24]
 8001d80:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d82:	4b25      	ldr	r3, [pc, #148]	; (8001e18 <HAL_GPIO_Init+0x324>)
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d88:	693b      	ldr	r3, [r7, #16]
 8001d8a:	43db      	mvns	r3, r3
 8001d8c:	69ba      	ldr	r2, [r7, #24]
 8001d8e:	4013      	ands	r3, r2
 8001d90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d003      	beq.n	8001da6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001d9e:	69ba      	ldr	r2, [r7, #24]
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	4313      	orrs	r3, r2
 8001da4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001da6:	4a1c      	ldr	r2, [pc, #112]	; (8001e18 <HAL_GPIO_Init+0x324>)
 8001da8:	69bb      	ldr	r3, [r7, #24]
 8001daa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001dac:	4b1a      	ldr	r3, [pc, #104]	; (8001e18 <HAL_GPIO_Init+0x324>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001db2:	693b      	ldr	r3, [r7, #16]
 8001db4:	43db      	mvns	r3, r3
 8001db6:	69ba      	ldr	r2, [r7, #24]
 8001db8:	4013      	ands	r3, r2
 8001dba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d003      	beq.n	8001dd0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001dc8:	69ba      	ldr	r2, [r7, #24]
 8001dca:	693b      	ldr	r3, [r7, #16]
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001dd0:	4a11      	ldr	r2, [pc, #68]	; (8001e18 <HAL_GPIO_Init+0x324>)
 8001dd2:	69bb      	ldr	r3, [r7, #24]
 8001dd4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001dd6:	69fb      	ldr	r3, [r7, #28]
 8001dd8:	3301      	adds	r3, #1
 8001dda:	61fb      	str	r3, [r7, #28]
 8001ddc:	69fb      	ldr	r3, [r7, #28]
 8001dde:	2b0f      	cmp	r3, #15
 8001de0:	f67f ae96 	bls.w	8001b10 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001de4:	bf00      	nop
 8001de6:	bf00      	nop
 8001de8:	3724      	adds	r7, #36	; 0x24
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr
 8001df2:	bf00      	nop
 8001df4:	40023800 	.word	0x40023800
 8001df8:	40013800 	.word	0x40013800
 8001dfc:	40020000 	.word	0x40020000
 8001e00:	40020400 	.word	0x40020400
 8001e04:	40020800 	.word	0x40020800
 8001e08:	40020c00 	.word	0x40020c00
 8001e0c:	40021000 	.word	0x40021000
 8001e10:	40021400 	.word	0x40021400
 8001e14:	40021800 	.word	0x40021800
 8001e18:	40013c00 	.word	0x40013c00

08001e1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
 8001e24:	460b      	mov	r3, r1
 8001e26:	807b      	strh	r3, [r7, #2]
 8001e28:	4613      	mov	r3, r2
 8001e2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e2c:	787b      	ldrb	r3, [r7, #1]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d003      	beq.n	8001e3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e32:	887a      	ldrh	r2, [r7, #2]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001e38:	e003      	b.n	8001e42 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e3a:	887b      	ldrh	r3, [r7, #2]
 8001e3c:	041a      	lsls	r2, r3, #16
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	619a      	str	r2, [r3, #24]
}
 8001e42:	bf00      	nop
 8001e44:	370c      	adds	r7, #12
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr
	...

08001e50 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b084      	sub	sp, #16
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d101      	bne.n	8001e62 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e12b      	b.n	80020ba <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d106      	bne.n	8001e7c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2200      	movs	r2, #0
 8001e72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001e76:	6878      	ldr	r0, [r7, #4]
 8001e78:	f7fe fe0e 	bl	8000a98 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2224      	movs	r2, #36	; 0x24
 8001e80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	681a      	ldr	r2, [r3, #0]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f022 0201 	bic.w	r2, r2, #1
 8001e92:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001ea2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	681a      	ldr	r2, [r3, #0]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001eb2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001eb4:	f001 fcf2 	bl	800389c <HAL_RCC_GetPCLK1Freq>
 8001eb8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	4a81      	ldr	r2, [pc, #516]	; (80020c4 <HAL_I2C_Init+0x274>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d807      	bhi.n	8001ed4 <HAL_I2C_Init+0x84>
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	4a80      	ldr	r2, [pc, #512]	; (80020c8 <HAL_I2C_Init+0x278>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	bf94      	ite	ls
 8001ecc:	2301      	movls	r3, #1
 8001ece:	2300      	movhi	r3, #0
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	e006      	b.n	8001ee2 <HAL_I2C_Init+0x92>
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	4a7d      	ldr	r2, [pc, #500]	; (80020cc <HAL_I2C_Init+0x27c>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	bf94      	ite	ls
 8001edc:	2301      	movls	r3, #1
 8001ede:	2300      	movhi	r3, #0
 8001ee0:	b2db      	uxtb	r3, r3
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d001      	beq.n	8001eea <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	e0e7      	b.n	80020ba <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	4a78      	ldr	r2, [pc, #480]	; (80020d0 <HAL_I2C_Init+0x280>)
 8001eee:	fba2 2303 	umull	r2, r3, r2, r3
 8001ef2:	0c9b      	lsrs	r3, r3, #18
 8001ef4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	68ba      	ldr	r2, [r7, #8]
 8001f06:	430a      	orrs	r2, r1
 8001f08:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	6a1b      	ldr	r3, [r3, #32]
 8001f10:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	4a6a      	ldr	r2, [pc, #424]	; (80020c4 <HAL_I2C_Init+0x274>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d802      	bhi.n	8001f24 <HAL_I2C_Init+0xd4>
 8001f1e:	68bb      	ldr	r3, [r7, #8]
 8001f20:	3301      	adds	r3, #1
 8001f22:	e009      	b.n	8001f38 <HAL_I2C_Init+0xe8>
 8001f24:	68bb      	ldr	r3, [r7, #8]
 8001f26:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001f2a:	fb02 f303 	mul.w	r3, r2, r3
 8001f2e:	4a69      	ldr	r2, [pc, #420]	; (80020d4 <HAL_I2C_Init+0x284>)
 8001f30:	fba2 2303 	umull	r2, r3, r2, r3
 8001f34:	099b      	lsrs	r3, r3, #6
 8001f36:	3301      	adds	r3, #1
 8001f38:	687a      	ldr	r2, [r7, #4]
 8001f3a:	6812      	ldr	r2, [r2, #0]
 8001f3c:	430b      	orrs	r3, r1
 8001f3e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	69db      	ldr	r3, [r3, #28]
 8001f46:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001f4a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	495c      	ldr	r1, [pc, #368]	; (80020c4 <HAL_I2C_Init+0x274>)
 8001f54:	428b      	cmp	r3, r1
 8001f56:	d819      	bhi.n	8001f8c <HAL_I2C_Init+0x13c>
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	1e59      	subs	r1, r3, #1
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	005b      	lsls	r3, r3, #1
 8001f62:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f66:	1c59      	adds	r1, r3, #1
 8001f68:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001f6c:	400b      	ands	r3, r1
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d00a      	beq.n	8001f88 <HAL_I2C_Init+0x138>
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	1e59      	subs	r1, r3, #1
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	005b      	lsls	r3, r3, #1
 8001f7c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f80:	3301      	adds	r3, #1
 8001f82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f86:	e051      	b.n	800202c <HAL_I2C_Init+0x1dc>
 8001f88:	2304      	movs	r3, #4
 8001f8a:	e04f      	b.n	800202c <HAL_I2C_Init+0x1dc>
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d111      	bne.n	8001fb8 <HAL_I2C_Init+0x168>
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	1e58      	subs	r0, r3, #1
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6859      	ldr	r1, [r3, #4]
 8001f9c:	460b      	mov	r3, r1
 8001f9e:	005b      	lsls	r3, r3, #1
 8001fa0:	440b      	add	r3, r1
 8001fa2:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fa6:	3301      	adds	r3, #1
 8001fa8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	bf0c      	ite	eq
 8001fb0:	2301      	moveq	r3, #1
 8001fb2:	2300      	movne	r3, #0
 8001fb4:	b2db      	uxtb	r3, r3
 8001fb6:	e012      	b.n	8001fde <HAL_I2C_Init+0x18e>
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	1e58      	subs	r0, r3, #1
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6859      	ldr	r1, [r3, #4]
 8001fc0:	460b      	mov	r3, r1
 8001fc2:	009b      	lsls	r3, r3, #2
 8001fc4:	440b      	add	r3, r1
 8001fc6:	0099      	lsls	r1, r3, #2
 8001fc8:	440b      	add	r3, r1
 8001fca:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fce:	3301      	adds	r3, #1
 8001fd0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	bf0c      	ite	eq
 8001fd8:	2301      	moveq	r3, #1
 8001fda:	2300      	movne	r3, #0
 8001fdc:	b2db      	uxtb	r3, r3
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d001      	beq.n	8001fe6 <HAL_I2C_Init+0x196>
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e022      	b.n	800202c <HAL_I2C_Init+0x1dc>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d10e      	bne.n	800200c <HAL_I2C_Init+0x1bc>
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	1e58      	subs	r0, r3, #1
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6859      	ldr	r1, [r3, #4]
 8001ff6:	460b      	mov	r3, r1
 8001ff8:	005b      	lsls	r3, r3, #1
 8001ffa:	440b      	add	r3, r1
 8001ffc:	fbb0 f3f3 	udiv	r3, r0, r3
 8002000:	3301      	adds	r3, #1
 8002002:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002006:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800200a:	e00f      	b.n	800202c <HAL_I2C_Init+0x1dc>
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	1e58      	subs	r0, r3, #1
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6859      	ldr	r1, [r3, #4]
 8002014:	460b      	mov	r3, r1
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	440b      	add	r3, r1
 800201a:	0099      	lsls	r1, r3, #2
 800201c:	440b      	add	r3, r1
 800201e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002022:	3301      	adds	r3, #1
 8002024:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002028:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800202c:	6879      	ldr	r1, [r7, #4]
 800202e:	6809      	ldr	r1, [r1, #0]
 8002030:	4313      	orrs	r3, r2
 8002032:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	69da      	ldr	r2, [r3, #28]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6a1b      	ldr	r3, [r3, #32]
 8002046:	431a      	orrs	r2, r3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	430a      	orrs	r2, r1
 800204e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	689b      	ldr	r3, [r3, #8]
 8002056:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800205a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800205e:	687a      	ldr	r2, [r7, #4]
 8002060:	6911      	ldr	r1, [r2, #16]
 8002062:	687a      	ldr	r2, [r7, #4]
 8002064:	68d2      	ldr	r2, [r2, #12]
 8002066:	4311      	orrs	r1, r2
 8002068:	687a      	ldr	r2, [r7, #4]
 800206a:	6812      	ldr	r2, [r2, #0]
 800206c:	430b      	orrs	r3, r1
 800206e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	68db      	ldr	r3, [r3, #12]
 8002076:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	695a      	ldr	r2, [r3, #20]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	699b      	ldr	r3, [r3, #24]
 8002082:	431a      	orrs	r2, r3
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	430a      	orrs	r2, r1
 800208a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f042 0201 	orr.w	r2, r2, #1
 800209a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2200      	movs	r2, #0
 80020a0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2220      	movs	r2, #32
 80020a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2200      	movs	r2, #0
 80020ae:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2200      	movs	r2, #0
 80020b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80020b8:	2300      	movs	r3, #0
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3710      	adds	r7, #16
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	bf00      	nop
 80020c4:	000186a0 	.word	0x000186a0
 80020c8:	001e847f 	.word	0x001e847f
 80020cc:	003d08ff 	.word	0x003d08ff
 80020d0:	431bde83 	.word	0x431bde83
 80020d4:	10624dd3 	.word	0x10624dd3

080020d8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b088      	sub	sp, #32
 80020dc:	af02      	add	r7, sp, #8
 80020de:	60f8      	str	r0, [r7, #12]
 80020e0:	607a      	str	r2, [r7, #4]
 80020e2:	461a      	mov	r2, r3
 80020e4:	460b      	mov	r3, r1
 80020e6:	817b      	strh	r3, [r7, #10]
 80020e8:	4613      	mov	r3, r2
 80020ea:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80020ec:	f7ff f9d2 	bl	8001494 <HAL_GetTick>
 80020f0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	2b20      	cmp	r3, #32
 80020fc:	f040 80e0 	bne.w	80022c0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	9300      	str	r3, [sp, #0]
 8002104:	2319      	movs	r3, #25
 8002106:	2201      	movs	r2, #1
 8002108:	4970      	ldr	r1, [pc, #448]	; (80022cc <HAL_I2C_Master_Transmit+0x1f4>)
 800210a:	68f8      	ldr	r0, [r7, #12]
 800210c:	f001 f8f6 	bl	80032fc <I2C_WaitOnFlagUntilTimeout>
 8002110:	4603      	mov	r3, r0
 8002112:	2b00      	cmp	r3, #0
 8002114:	d001      	beq.n	800211a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002116:	2302      	movs	r3, #2
 8002118:	e0d3      	b.n	80022c2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002120:	2b01      	cmp	r3, #1
 8002122:	d101      	bne.n	8002128 <HAL_I2C_Master_Transmit+0x50>
 8002124:	2302      	movs	r3, #2
 8002126:	e0cc      	b.n	80022c2 <HAL_I2C_Master_Transmit+0x1ea>
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	2201      	movs	r2, #1
 800212c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f003 0301 	and.w	r3, r3, #1
 800213a:	2b01      	cmp	r3, #1
 800213c:	d007      	beq.n	800214e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	681a      	ldr	r2, [r3, #0]
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f042 0201 	orr.w	r2, r2, #1
 800214c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	681a      	ldr	r2, [r3, #0]
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800215c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	2221      	movs	r2, #33	; 0x21
 8002162:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	2210      	movs	r2, #16
 800216a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	2200      	movs	r2, #0
 8002172:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	687a      	ldr	r2, [r7, #4]
 8002178:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	893a      	ldrh	r2, [r7, #8]
 800217e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002184:	b29a      	uxth	r2, r3
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	4a50      	ldr	r2, [pc, #320]	; (80022d0 <HAL_I2C_Master_Transmit+0x1f8>)
 800218e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002190:	8979      	ldrh	r1, [r7, #10]
 8002192:	697b      	ldr	r3, [r7, #20]
 8002194:	6a3a      	ldr	r2, [r7, #32]
 8002196:	68f8      	ldr	r0, [r7, #12]
 8002198:	f000 fde2 	bl	8002d60 <I2C_MasterRequestWrite>
 800219c:	4603      	mov	r3, r0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d001      	beq.n	80021a6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	e08d      	b.n	80022c2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021a6:	2300      	movs	r3, #0
 80021a8:	613b      	str	r3, [r7, #16]
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	695b      	ldr	r3, [r3, #20]
 80021b0:	613b      	str	r3, [r7, #16]
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	699b      	ldr	r3, [r3, #24]
 80021b8:	613b      	str	r3, [r7, #16]
 80021ba:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80021bc:	e066      	b.n	800228c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021be:	697a      	ldr	r2, [r7, #20]
 80021c0:	6a39      	ldr	r1, [r7, #32]
 80021c2:	68f8      	ldr	r0, [r7, #12]
 80021c4:	f001 f970 	bl	80034a8 <I2C_WaitOnTXEFlagUntilTimeout>
 80021c8:	4603      	mov	r3, r0
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d00d      	beq.n	80021ea <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d2:	2b04      	cmp	r3, #4
 80021d4:	d107      	bne.n	80021e6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021e4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80021e6:	2301      	movs	r3, #1
 80021e8:	e06b      	b.n	80022c2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ee:	781a      	ldrb	r2, [r3, #0]
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021fa:	1c5a      	adds	r2, r3, #1
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002204:	b29b      	uxth	r3, r3
 8002206:	3b01      	subs	r3, #1
 8002208:	b29a      	uxth	r2, r3
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002212:	3b01      	subs	r3, #1
 8002214:	b29a      	uxth	r2, r3
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	695b      	ldr	r3, [r3, #20]
 8002220:	f003 0304 	and.w	r3, r3, #4
 8002224:	2b04      	cmp	r3, #4
 8002226:	d11b      	bne.n	8002260 <HAL_I2C_Master_Transmit+0x188>
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800222c:	2b00      	cmp	r3, #0
 800222e:	d017      	beq.n	8002260 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002234:	781a      	ldrb	r2, [r3, #0]
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002240:	1c5a      	adds	r2, r3, #1
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800224a:	b29b      	uxth	r3, r3
 800224c:	3b01      	subs	r3, #1
 800224e:	b29a      	uxth	r2, r3
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002258:	3b01      	subs	r3, #1
 800225a:	b29a      	uxth	r2, r3
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002260:	697a      	ldr	r2, [r7, #20]
 8002262:	6a39      	ldr	r1, [r7, #32]
 8002264:	68f8      	ldr	r0, [r7, #12]
 8002266:	f001 f960 	bl	800352a <I2C_WaitOnBTFFlagUntilTimeout>
 800226a:	4603      	mov	r3, r0
 800226c:	2b00      	cmp	r3, #0
 800226e:	d00d      	beq.n	800228c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002274:	2b04      	cmp	r3, #4
 8002276:	d107      	bne.n	8002288 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	681a      	ldr	r2, [r3, #0]
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002286:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e01a      	b.n	80022c2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002290:	2b00      	cmp	r3, #0
 8002292:	d194      	bne.n	80021be <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80022a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	2220      	movs	r2, #32
 80022a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	2200      	movs	r2, #0
 80022b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	2200      	movs	r2, #0
 80022b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80022bc:	2300      	movs	r3, #0
 80022be:	e000      	b.n	80022c2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80022c0:	2302      	movs	r3, #2
  }
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	3718      	adds	r7, #24
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	00100002 	.word	0x00100002
 80022d0:	ffff0000 	.word	0xffff0000

080022d4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b08c      	sub	sp, #48	; 0x30
 80022d8:	af02      	add	r7, sp, #8
 80022da:	60f8      	str	r0, [r7, #12]
 80022dc:	607a      	str	r2, [r7, #4]
 80022de:	461a      	mov	r2, r3
 80022e0:	460b      	mov	r3, r1
 80022e2:	817b      	strh	r3, [r7, #10]
 80022e4:	4613      	mov	r3, r2
 80022e6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80022e8:	f7ff f8d4 	bl	8001494 <HAL_GetTick>
 80022ec:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022f4:	b2db      	uxtb	r3, r3
 80022f6:	2b20      	cmp	r3, #32
 80022f8:	f040 820b 	bne.w	8002712 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80022fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022fe:	9300      	str	r3, [sp, #0]
 8002300:	2319      	movs	r3, #25
 8002302:	2201      	movs	r2, #1
 8002304:	497c      	ldr	r1, [pc, #496]	; (80024f8 <HAL_I2C_Master_Receive+0x224>)
 8002306:	68f8      	ldr	r0, [r7, #12]
 8002308:	f000 fff8 	bl	80032fc <I2C_WaitOnFlagUntilTimeout>
 800230c:	4603      	mov	r3, r0
 800230e:	2b00      	cmp	r3, #0
 8002310:	d001      	beq.n	8002316 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002312:	2302      	movs	r3, #2
 8002314:	e1fe      	b.n	8002714 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800231c:	2b01      	cmp	r3, #1
 800231e:	d101      	bne.n	8002324 <HAL_I2C_Master_Receive+0x50>
 8002320:	2302      	movs	r3, #2
 8002322:	e1f7      	b.n	8002714 <HAL_I2C_Master_Receive+0x440>
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	2201      	movs	r2, #1
 8002328:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f003 0301 	and.w	r3, r3, #1
 8002336:	2b01      	cmp	r3, #1
 8002338:	d007      	beq.n	800234a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	681a      	ldr	r2, [r3, #0]
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f042 0201 	orr.w	r2, r2, #1
 8002348:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	681a      	ldr	r2, [r3, #0]
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002358:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	2222      	movs	r2, #34	; 0x22
 800235e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	2210      	movs	r2, #16
 8002366:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	2200      	movs	r2, #0
 800236e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	687a      	ldr	r2, [r7, #4]
 8002374:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	893a      	ldrh	r2, [r7, #8]
 800237a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002380:	b29a      	uxth	r2, r3
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	4a5c      	ldr	r2, [pc, #368]	; (80024fc <HAL_I2C_Master_Receive+0x228>)
 800238a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800238c:	8979      	ldrh	r1, [r7, #10]
 800238e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002390:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002392:	68f8      	ldr	r0, [r7, #12]
 8002394:	f000 fd66 	bl	8002e64 <I2C_MasterRequestRead>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d001      	beq.n	80023a2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	e1b8      	b.n	8002714 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d113      	bne.n	80023d2 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80023aa:	2300      	movs	r3, #0
 80023ac:	623b      	str	r3, [r7, #32]
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	695b      	ldr	r3, [r3, #20]
 80023b4:	623b      	str	r3, [r7, #32]
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	699b      	ldr	r3, [r3, #24]
 80023bc:	623b      	str	r3, [r7, #32]
 80023be:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80023ce:	601a      	str	r2, [r3, #0]
 80023d0:	e18c      	b.n	80026ec <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023d6:	2b01      	cmp	r3, #1
 80023d8:	d11b      	bne.n	8002412 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	681a      	ldr	r2, [r3, #0]
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80023e8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80023ea:	2300      	movs	r3, #0
 80023ec:	61fb      	str	r3, [r7, #28]
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	695b      	ldr	r3, [r3, #20]
 80023f4:	61fb      	str	r3, [r7, #28]
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	699b      	ldr	r3, [r3, #24]
 80023fc:	61fb      	str	r3, [r7, #28]
 80023fe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800240e:	601a      	str	r2, [r3, #0]
 8002410:	e16c      	b.n	80026ec <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002416:	2b02      	cmp	r3, #2
 8002418:	d11b      	bne.n	8002452 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	681a      	ldr	r2, [r3, #0]
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002428:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002438:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800243a:	2300      	movs	r3, #0
 800243c:	61bb      	str	r3, [r7, #24]
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	695b      	ldr	r3, [r3, #20]
 8002444:	61bb      	str	r3, [r7, #24]
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	699b      	ldr	r3, [r3, #24]
 800244c:	61bb      	str	r3, [r7, #24]
 800244e:	69bb      	ldr	r3, [r7, #24]
 8002450:	e14c      	b.n	80026ec <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	681a      	ldr	r2, [r3, #0]
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002460:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002462:	2300      	movs	r3, #0
 8002464:	617b      	str	r3, [r7, #20]
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	695b      	ldr	r3, [r3, #20]
 800246c:	617b      	str	r3, [r7, #20]
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	699b      	ldr	r3, [r3, #24]
 8002474:	617b      	str	r3, [r7, #20]
 8002476:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002478:	e138      	b.n	80026ec <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800247e:	2b03      	cmp	r3, #3
 8002480:	f200 80f1 	bhi.w	8002666 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002488:	2b01      	cmp	r3, #1
 800248a:	d123      	bne.n	80024d4 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800248c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800248e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002490:	68f8      	ldr	r0, [r7, #12]
 8002492:	f001 f88b 	bl	80035ac <I2C_WaitOnRXNEFlagUntilTimeout>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	d001      	beq.n	80024a0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800249c:	2301      	movs	r3, #1
 800249e:	e139      	b.n	8002714 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	691a      	ldr	r2, [r3, #16]
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024aa:	b2d2      	uxtb	r2, r2
 80024ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024b2:	1c5a      	adds	r2, r3, #1
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024bc:	3b01      	subs	r3, #1
 80024be:	b29a      	uxth	r2, r3
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024c8:	b29b      	uxth	r3, r3
 80024ca:	3b01      	subs	r3, #1
 80024cc:	b29a      	uxth	r2, r3
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80024d2:	e10b      	b.n	80026ec <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024d8:	2b02      	cmp	r3, #2
 80024da:	d14e      	bne.n	800257a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80024dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024de:	9300      	str	r3, [sp, #0]
 80024e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024e2:	2200      	movs	r2, #0
 80024e4:	4906      	ldr	r1, [pc, #24]	; (8002500 <HAL_I2C_Master_Receive+0x22c>)
 80024e6:	68f8      	ldr	r0, [r7, #12]
 80024e8:	f000 ff08 	bl	80032fc <I2C_WaitOnFlagUntilTimeout>
 80024ec:	4603      	mov	r3, r0
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d008      	beq.n	8002504 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	e10e      	b.n	8002714 <HAL_I2C_Master_Receive+0x440>
 80024f6:	bf00      	nop
 80024f8:	00100002 	.word	0x00100002
 80024fc:	ffff0000 	.word	0xffff0000
 8002500:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002512:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	691a      	ldr	r2, [r3, #16]
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800251e:	b2d2      	uxtb	r2, r2
 8002520:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002526:	1c5a      	adds	r2, r3, #1
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002530:	3b01      	subs	r3, #1
 8002532:	b29a      	uxth	r2, r3
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800253c:	b29b      	uxth	r3, r3
 800253e:	3b01      	subs	r3, #1
 8002540:	b29a      	uxth	r2, r3
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	691a      	ldr	r2, [r3, #16]
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002550:	b2d2      	uxtb	r2, r2
 8002552:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002558:	1c5a      	adds	r2, r3, #1
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002562:	3b01      	subs	r3, #1
 8002564:	b29a      	uxth	r2, r3
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800256e:	b29b      	uxth	r3, r3
 8002570:	3b01      	subs	r3, #1
 8002572:	b29a      	uxth	r2, r3
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002578:	e0b8      	b.n	80026ec <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800257a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800257c:	9300      	str	r3, [sp, #0]
 800257e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002580:	2200      	movs	r2, #0
 8002582:	4966      	ldr	r1, [pc, #408]	; (800271c <HAL_I2C_Master_Receive+0x448>)
 8002584:	68f8      	ldr	r0, [r7, #12]
 8002586:	f000 feb9 	bl	80032fc <I2C_WaitOnFlagUntilTimeout>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d001      	beq.n	8002594 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	e0bf      	b.n	8002714 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80025a2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	691a      	ldr	r2, [r3, #16]
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025ae:	b2d2      	uxtb	r2, r2
 80025b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025b6:	1c5a      	adds	r2, r3, #1
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025c0:	3b01      	subs	r3, #1
 80025c2:	b29a      	uxth	r2, r3
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025cc:	b29b      	uxth	r3, r3
 80025ce:	3b01      	subs	r3, #1
 80025d0:	b29a      	uxth	r2, r3
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80025d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025d8:	9300      	str	r3, [sp, #0]
 80025da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025dc:	2200      	movs	r2, #0
 80025de:	494f      	ldr	r1, [pc, #316]	; (800271c <HAL_I2C_Master_Receive+0x448>)
 80025e0:	68f8      	ldr	r0, [r7, #12]
 80025e2:	f000 fe8b 	bl	80032fc <I2C_WaitOnFlagUntilTimeout>
 80025e6:	4603      	mov	r3, r0
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d001      	beq.n	80025f0 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80025ec:	2301      	movs	r3, #1
 80025ee:	e091      	b.n	8002714 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80025fe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	691a      	ldr	r2, [r3, #16]
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800260a:	b2d2      	uxtb	r2, r2
 800260c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002612:	1c5a      	adds	r2, r3, #1
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800261c:	3b01      	subs	r3, #1
 800261e:	b29a      	uxth	r2, r3
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002628:	b29b      	uxth	r3, r3
 800262a:	3b01      	subs	r3, #1
 800262c:	b29a      	uxth	r2, r3
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	691a      	ldr	r2, [r3, #16]
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800263c:	b2d2      	uxtb	r2, r2
 800263e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002644:	1c5a      	adds	r2, r3, #1
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800264e:	3b01      	subs	r3, #1
 8002650:	b29a      	uxth	r2, r3
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800265a:	b29b      	uxth	r3, r3
 800265c:	3b01      	subs	r3, #1
 800265e:	b29a      	uxth	r2, r3
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002664:	e042      	b.n	80026ec <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002666:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002668:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800266a:	68f8      	ldr	r0, [r7, #12]
 800266c:	f000 ff9e 	bl	80035ac <I2C_WaitOnRXNEFlagUntilTimeout>
 8002670:	4603      	mov	r3, r0
 8002672:	2b00      	cmp	r3, #0
 8002674:	d001      	beq.n	800267a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	e04c      	b.n	8002714 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	691a      	ldr	r2, [r3, #16]
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002684:	b2d2      	uxtb	r2, r2
 8002686:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800268c:	1c5a      	adds	r2, r3, #1
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002696:	3b01      	subs	r3, #1
 8002698:	b29a      	uxth	r2, r3
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026a2:	b29b      	uxth	r3, r3
 80026a4:	3b01      	subs	r3, #1
 80026a6:	b29a      	uxth	r2, r3
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	695b      	ldr	r3, [r3, #20]
 80026b2:	f003 0304 	and.w	r3, r3, #4
 80026b6:	2b04      	cmp	r3, #4
 80026b8:	d118      	bne.n	80026ec <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	691a      	ldr	r2, [r3, #16]
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026c4:	b2d2      	uxtb	r2, r2
 80026c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026cc:	1c5a      	adds	r2, r3, #1
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026d6:	3b01      	subs	r3, #1
 80026d8:	b29a      	uxth	r2, r3
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026e2:	b29b      	uxth	r3, r3
 80026e4:	3b01      	subs	r3, #1
 80026e6:	b29a      	uxth	r2, r3
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	f47f aec2 	bne.w	800247a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	2220      	movs	r2, #32
 80026fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	2200      	movs	r2, #0
 8002702:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	2200      	movs	r2, #0
 800270a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800270e:	2300      	movs	r3, #0
 8002710:	e000      	b.n	8002714 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8002712:	2302      	movs	r3, #2
  }
}
 8002714:	4618      	mov	r0, r3
 8002716:	3728      	adds	r7, #40	; 0x28
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}
 800271c:	00010004 	.word	0x00010004

08002720 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b088      	sub	sp, #32
 8002724:	af02      	add	r7, sp, #8
 8002726:	60f8      	str	r0, [r7, #12]
 8002728:	4608      	mov	r0, r1
 800272a:	4611      	mov	r1, r2
 800272c:	461a      	mov	r2, r3
 800272e:	4603      	mov	r3, r0
 8002730:	817b      	strh	r3, [r7, #10]
 8002732:	460b      	mov	r3, r1
 8002734:	813b      	strh	r3, [r7, #8]
 8002736:	4613      	mov	r3, r2
 8002738:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800273a:	f7fe feab 	bl	8001494 <HAL_GetTick>
 800273e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002746:	b2db      	uxtb	r3, r3
 8002748:	2b20      	cmp	r3, #32
 800274a:	f040 80d9 	bne.w	8002900 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800274e:	697b      	ldr	r3, [r7, #20]
 8002750:	9300      	str	r3, [sp, #0]
 8002752:	2319      	movs	r3, #25
 8002754:	2201      	movs	r2, #1
 8002756:	496d      	ldr	r1, [pc, #436]	; (800290c <HAL_I2C_Mem_Write+0x1ec>)
 8002758:	68f8      	ldr	r0, [r7, #12]
 800275a:	f000 fdcf 	bl	80032fc <I2C_WaitOnFlagUntilTimeout>
 800275e:	4603      	mov	r3, r0
 8002760:	2b00      	cmp	r3, #0
 8002762:	d001      	beq.n	8002768 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002764:	2302      	movs	r3, #2
 8002766:	e0cc      	b.n	8002902 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800276e:	2b01      	cmp	r3, #1
 8002770:	d101      	bne.n	8002776 <HAL_I2C_Mem_Write+0x56>
 8002772:	2302      	movs	r3, #2
 8002774:	e0c5      	b.n	8002902 <HAL_I2C_Mem_Write+0x1e2>
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	2201      	movs	r2, #1
 800277a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f003 0301 	and.w	r3, r3, #1
 8002788:	2b01      	cmp	r3, #1
 800278a:	d007      	beq.n	800279c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	681a      	ldr	r2, [r3, #0]
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f042 0201 	orr.w	r2, r2, #1
 800279a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80027aa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	2221      	movs	r2, #33	; 0x21
 80027b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2240      	movs	r2, #64	; 0x40
 80027b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	2200      	movs	r2, #0
 80027c0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	6a3a      	ldr	r2, [r7, #32]
 80027c6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80027cc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027d2:	b29a      	uxth	r2, r3
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	4a4d      	ldr	r2, [pc, #308]	; (8002910 <HAL_I2C_Mem_Write+0x1f0>)
 80027dc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80027de:	88f8      	ldrh	r0, [r7, #6]
 80027e0:	893a      	ldrh	r2, [r7, #8]
 80027e2:	8979      	ldrh	r1, [r7, #10]
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	9301      	str	r3, [sp, #4]
 80027e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027ea:	9300      	str	r3, [sp, #0]
 80027ec:	4603      	mov	r3, r0
 80027ee:	68f8      	ldr	r0, [r7, #12]
 80027f0:	f000 fc06 	bl	8003000 <I2C_RequestMemoryWrite>
 80027f4:	4603      	mov	r3, r0
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d052      	beq.n	80028a0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e081      	b.n	8002902 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027fe:	697a      	ldr	r2, [r7, #20]
 8002800:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002802:	68f8      	ldr	r0, [r7, #12]
 8002804:	f000 fe50 	bl	80034a8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002808:	4603      	mov	r3, r0
 800280a:	2b00      	cmp	r3, #0
 800280c:	d00d      	beq.n	800282a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002812:	2b04      	cmp	r3, #4
 8002814:	d107      	bne.n	8002826 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	681a      	ldr	r2, [r3, #0]
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002824:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	e06b      	b.n	8002902 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800282e:	781a      	ldrb	r2, [r3, #0]
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800283a:	1c5a      	adds	r2, r3, #1
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002844:	3b01      	subs	r3, #1
 8002846:	b29a      	uxth	r2, r3
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002850:	b29b      	uxth	r3, r3
 8002852:	3b01      	subs	r3, #1
 8002854:	b29a      	uxth	r2, r3
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	695b      	ldr	r3, [r3, #20]
 8002860:	f003 0304 	and.w	r3, r3, #4
 8002864:	2b04      	cmp	r3, #4
 8002866:	d11b      	bne.n	80028a0 <HAL_I2C_Mem_Write+0x180>
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800286c:	2b00      	cmp	r3, #0
 800286e:	d017      	beq.n	80028a0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002874:	781a      	ldrb	r2, [r3, #0]
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002880:	1c5a      	adds	r2, r3, #1
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800288a:	3b01      	subs	r3, #1
 800288c:	b29a      	uxth	r2, r3
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002896:	b29b      	uxth	r3, r3
 8002898:	3b01      	subs	r3, #1
 800289a:	b29a      	uxth	r2, r3
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d1aa      	bne.n	80027fe <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028a8:	697a      	ldr	r2, [r7, #20]
 80028aa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80028ac:	68f8      	ldr	r0, [r7, #12]
 80028ae:	f000 fe3c 	bl	800352a <I2C_WaitOnBTFFlagUntilTimeout>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d00d      	beq.n	80028d4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028bc:	2b04      	cmp	r3, #4
 80028be:	d107      	bne.n	80028d0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	681a      	ldr	r2, [r3, #0]
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028ce:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80028d0:	2301      	movs	r3, #1
 80028d2:	e016      	b.n	8002902 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	2220      	movs	r2, #32
 80028e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2200      	movs	r2, #0
 80028f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	2200      	movs	r2, #0
 80028f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80028fc:	2300      	movs	r3, #0
 80028fe:	e000      	b.n	8002902 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002900:	2302      	movs	r3, #2
  }
}
 8002902:	4618      	mov	r0, r3
 8002904:	3718      	adds	r7, #24
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	00100002 	.word	0x00100002
 8002910:	ffff0000 	.word	0xffff0000

08002914 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b08c      	sub	sp, #48	; 0x30
 8002918:	af02      	add	r7, sp, #8
 800291a:	60f8      	str	r0, [r7, #12]
 800291c:	4608      	mov	r0, r1
 800291e:	4611      	mov	r1, r2
 8002920:	461a      	mov	r2, r3
 8002922:	4603      	mov	r3, r0
 8002924:	817b      	strh	r3, [r7, #10]
 8002926:	460b      	mov	r3, r1
 8002928:	813b      	strh	r3, [r7, #8]
 800292a:	4613      	mov	r3, r2
 800292c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800292e:	f7fe fdb1 	bl	8001494 <HAL_GetTick>
 8002932:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800293a:	b2db      	uxtb	r3, r3
 800293c:	2b20      	cmp	r3, #32
 800293e:	f040 8208 	bne.w	8002d52 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002944:	9300      	str	r3, [sp, #0]
 8002946:	2319      	movs	r3, #25
 8002948:	2201      	movs	r2, #1
 800294a:	497b      	ldr	r1, [pc, #492]	; (8002b38 <HAL_I2C_Mem_Read+0x224>)
 800294c:	68f8      	ldr	r0, [r7, #12]
 800294e:	f000 fcd5 	bl	80032fc <I2C_WaitOnFlagUntilTimeout>
 8002952:	4603      	mov	r3, r0
 8002954:	2b00      	cmp	r3, #0
 8002956:	d001      	beq.n	800295c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002958:	2302      	movs	r3, #2
 800295a:	e1fb      	b.n	8002d54 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002962:	2b01      	cmp	r3, #1
 8002964:	d101      	bne.n	800296a <HAL_I2C_Mem_Read+0x56>
 8002966:	2302      	movs	r3, #2
 8002968:	e1f4      	b.n	8002d54 <HAL_I2C_Mem_Read+0x440>
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2201      	movs	r2, #1
 800296e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f003 0301 	and.w	r3, r3, #1
 800297c:	2b01      	cmp	r3, #1
 800297e:	d007      	beq.n	8002990 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f042 0201 	orr.w	r2, r2, #1
 800298e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	681a      	ldr	r2, [r3, #0]
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800299e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	2222      	movs	r2, #34	; 0x22
 80029a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	2240      	movs	r2, #64	; 0x40
 80029ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2200      	movs	r2, #0
 80029b4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80029ba:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80029c0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029c6:	b29a      	uxth	r2, r3
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	4a5b      	ldr	r2, [pc, #364]	; (8002b3c <HAL_I2C_Mem_Read+0x228>)
 80029d0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80029d2:	88f8      	ldrh	r0, [r7, #6]
 80029d4:	893a      	ldrh	r2, [r7, #8]
 80029d6:	8979      	ldrh	r1, [r7, #10]
 80029d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029da:	9301      	str	r3, [sp, #4]
 80029dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029de:	9300      	str	r3, [sp, #0]
 80029e0:	4603      	mov	r3, r0
 80029e2:	68f8      	ldr	r0, [r7, #12]
 80029e4:	f000 fba2 	bl	800312c <I2C_RequestMemoryRead>
 80029e8:	4603      	mov	r3, r0
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d001      	beq.n	80029f2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e1b0      	b.n	8002d54 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d113      	bne.n	8002a22 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029fa:	2300      	movs	r3, #0
 80029fc:	623b      	str	r3, [r7, #32]
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	695b      	ldr	r3, [r3, #20]
 8002a04:	623b      	str	r3, [r7, #32]
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	699b      	ldr	r3, [r3, #24]
 8002a0c:	623b      	str	r3, [r7, #32]
 8002a0e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a1e:	601a      	str	r2, [r3, #0]
 8002a20:	e184      	b.n	8002d2c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a26:	2b01      	cmp	r3, #1
 8002a28:	d11b      	bne.n	8002a62 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a38:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	61fb      	str	r3, [r7, #28]
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	695b      	ldr	r3, [r3, #20]
 8002a44:	61fb      	str	r3, [r7, #28]
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	699b      	ldr	r3, [r3, #24]
 8002a4c:	61fb      	str	r3, [r7, #28]
 8002a4e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a5e:	601a      	str	r2, [r3, #0]
 8002a60:	e164      	b.n	8002d2c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a66:	2b02      	cmp	r3, #2
 8002a68:	d11b      	bne.n	8002aa2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	681a      	ldr	r2, [r3, #0]
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a78:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a88:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	61bb      	str	r3, [r7, #24]
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	695b      	ldr	r3, [r3, #20]
 8002a94:	61bb      	str	r3, [r7, #24]
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	699b      	ldr	r3, [r3, #24]
 8002a9c:	61bb      	str	r3, [r7, #24]
 8002a9e:	69bb      	ldr	r3, [r7, #24]
 8002aa0:	e144      	b.n	8002d2c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	617b      	str	r3, [r7, #20]
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	695b      	ldr	r3, [r3, #20]
 8002aac:	617b      	str	r3, [r7, #20]
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	699b      	ldr	r3, [r3, #24]
 8002ab4:	617b      	str	r3, [r7, #20]
 8002ab6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002ab8:	e138      	b.n	8002d2c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002abe:	2b03      	cmp	r3, #3
 8002ac0:	f200 80f1 	bhi.w	8002ca6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ac8:	2b01      	cmp	r3, #1
 8002aca:	d123      	bne.n	8002b14 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002acc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ace:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002ad0:	68f8      	ldr	r0, [r7, #12]
 8002ad2:	f000 fd6b 	bl	80035ac <I2C_WaitOnRXNEFlagUntilTimeout>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d001      	beq.n	8002ae0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e139      	b.n	8002d54 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	691a      	ldr	r2, [r3, #16]
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aea:	b2d2      	uxtb	r2, r2
 8002aec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002af2:	1c5a      	adds	r2, r3, #1
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002afc:	3b01      	subs	r3, #1
 8002afe:	b29a      	uxth	r2, r3
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b08:	b29b      	uxth	r3, r3
 8002b0a:	3b01      	subs	r3, #1
 8002b0c:	b29a      	uxth	r2, r3
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002b12:	e10b      	b.n	8002d2c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b18:	2b02      	cmp	r3, #2
 8002b1a:	d14e      	bne.n	8002bba <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b1e:	9300      	str	r3, [sp, #0]
 8002b20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b22:	2200      	movs	r2, #0
 8002b24:	4906      	ldr	r1, [pc, #24]	; (8002b40 <HAL_I2C_Mem_Read+0x22c>)
 8002b26:	68f8      	ldr	r0, [r7, #12]
 8002b28:	f000 fbe8 	bl	80032fc <I2C_WaitOnFlagUntilTimeout>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d008      	beq.n	8002b44 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	e10e      	b.n	8002d54 <HAL_I2C_Mem_Read+0x440>
 8002b36:	bf00      	nop
 8002b38:	00100002 	.word	0x00100002
 8002b3c:	ffff0000 	.word	0xffff0000
 8002b40:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b52:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	691a      	ldr	r2, [r3, #16]
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b5e:	b2d2      	uxtb	r2, r2
 8002b60:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b66:	1c5a      	adds	r2, r3, #1
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b70:	3b01      	subs	r3, #1
 8002b72:	b29a      	uxth	r2, r3
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b7c:	b29b      	uxth	r3, r3
 8002b7e:	3b01      	subs	r3, #1
 8002b80:	b29a      	uxth	r2, r3
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	691a      	ldr	r2, [r3, #16]
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b90:	b2d2      	uxtb	r2, r2
 8002b92:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b98:	1c5a      	adds	r2, r3, #1
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ba2:	3b01      	subs	r3, #1
 8002ba4:	b29a      	uxth	r2, r3
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bae:	b29b      	uxth	r3, r3
 8002bb0:	3b01      	subs	r3, #1
 8002bb2:	b29a      	uxth	r2, r3
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002bb8:	e0b8      	b.n	8002d2c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bbc:	9300      	str	r3, [sp, #0]
 8002bbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	4966      	ldr	r1, [pc, #408]	; (8002d5c <HAL_I2C_Mem_Read+0x448>)
 8002bc4:	68f8      	ldr	r0, [r7, #12]
 8002bc6:	f000 fb99 	bl	80032fc <I2C_WaitOnFlagUntilTimeout>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d001      	beq.n	8002bd4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	e0bf      	b.n	8002d54 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	681a      	ldr	r2, [r3, #0]
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002be2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	691a      	ldr	r2, [r3, #16]
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bee:	b2d2      	uxtb	r2, r2
 8002bf0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bf6:	1c5a      	adds	r2, r3, #1
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c00:	3b01      	subs	r3, #1
 8002c02:	b29a      	uxth	r2, r3
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c0c:	b29b      	uxth	r3, r3
 8002c0e:	3b01      	subs	r3, #1
 8002c10:	b29a      	uxth	r2, r3
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c18:	9300      	str	r3, [sp, #0]
 8002c1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	494f      	ldr	r1, [pc, #316]	; (8002d5c <HAL_I2C_Mem_Read+0x448>)
 8002c20:	68f8      	ldr	r0, [r7, #12]
 8002c22:	f000 fb6b 	bl	80032fc <I2C_WaitOnFlagUntilTimeout>
 8002c26:	4603      	mov	r3, r0
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d001      	beq.n	8002c30 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	e091      	b.n	8002d54 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c3e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	691a      	ldr	r2, [r3, #16]
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c4a:	b2d2      	uxtb	r2, r2
 8002c4c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c52:	1c5a      	adds	r2, r3, #1
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c5c:	3b01      	subs	r3, #1
 8002c5e:	b29a      	uxth	r2, r3
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c68:	b29b      	uxth	r3, r3
 8002c6a:	3b01      	subs	r3, #1
 8002c6c:	b29a      	uxth	r2, r3
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	691a      	ldr	r2, [r3, #16]
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c7c:	b2d2      	uxtb	r2, r2
 8002c7e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c84:	1c5a      	adds	r2, r3, #1
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c8e:	3b01      	subs	r3, #1
 8002c90:	b29a      	uxth	r2, r3
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c9a:	b29b      	uxth	r3, r3
 8002c9c:	3b01      	subs	r3, #1
 8002c9e:	b29a      	uxth	r2, r3
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002ca4:	e042      	b.n	8002d2c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ca6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ca8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002caa:	68f8      	ldr	r0, [r7, #12]
 8002cac:	f000 fc7e 	bl	80035ac <I2C_WaitOnRXNEFlagUntilTimeout>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d001      	beq.n	8002cba <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e04c      	b.n	8002d54 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	691a      	ldr	r2, [r3, #16]
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cc4:	b2d2      	uxtb	r2, r2
 8002cc6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ccc:	1c5a      	adds	r2, r3, #1
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cd6:	3b01      	subs	r3, #1
 8002cd8:	b29a      	uxth	r2, r3
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ce2:	b29b      	uxth	r3, r3
 8002ce4:	3b01      	subs	r3, #1
 8002ce6:	b29a      	uxth	r2, r3
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	695b      	ldr	r3, [r3, #20]
 8002cf2:	f003 0304 	and.w	r3, r3, #4
 8002cf6:	2b04      	cmp	r3, #4
 8002cf8:	d118      	bne.n	8002d2c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	691a      	ldr	r2, [r3, #16]
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d04:	b2d2      	uxtb	r2, r2
 8002d06:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d0c:	1c5a      	adds	r2, r3, #1
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d16:	3b01      	subs	r3, #1
 8002d18:	b29a      	uxth	r2, r3
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d22:	b29b      	uxth	r3, r3
 8002d24:	3b01      	subs	r3, #1
 8002d26:	b29a      	uxth	r2, r3
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	f47f aec2 	bne.w	8002aba <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	2220      	movs	r2, #32
 8002d3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	2200      	movs	r2, #0
 8002d42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	e000      	b.n	8002d54 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8002d52:	2302      	movs	r3, #2
  }
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	3728      	adds	r7, #40	; 0x28
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}
 8002d5c:	00010004 	.word	0x00010004

08002d60 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b088      	sub	sp, #32
 8002d64:	af02      	add	r7, sp, #8
 8002d66:	60f8      	str	r0, [r7, #12]
 8002d68:	607a      	str	r2, [r7, #4]
 8002d6a:	603b      	str	r3, [r7, #0]
 8002d6c:	460b      	mov	r3, r1
 8002d6e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d74:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002d76:	697b      	ldr	r3, [r7, #20]
 8002d78:	2b08      	cmp	r3, #8
 8002d7a:	d006      	beq.n	8002d8a <I2C_MasterRequestWrite+0x2a>
 8002d7c:	697b      	ldr	r3, [r7, #20]
 8002d7e:	2b01      	cmp	r3, #1
 8002d80:	d003      	beq.n	8002d8a <I2C_MasterRequestWrite+0x2a>
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002d88:	d108      	bne.n	8002d9c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	681a      	ldr	r2, [r3, #0]
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002d98:	601a      	str	r2, [r3, #0]
 8002d9a:	e00b      	b.n	8002db4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da0:	2b12      	cmp	r3, #18
 8002da2:	d107      	bne.n	8002db4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002db2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	9300      	str	r3, [sp, #0]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2200      	movs	r2, #0
 8002dbc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002dc0:	68f8      	ldr	r0, [r7, #12]
 8002dc2:	f000 fa9b 	bl	80032fc <I2C_WaitOnFlagUntilTimeout>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d00d      	beq.n	8002de8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dd6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002dda:	d103      	bne.n	8002de4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002de2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002de4:	2303      	movs	r3, #3
 8002de6:	e035      	b.n	8002e54 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	691b      	ldr	r3, [r3, #16]
 8002dec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002df0:	d108      	bne.n	8002e04 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002df2:	897b      	ldrh	r3, [r7, #10]
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	461a      	mov	r2, r3
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002e00:	611a      	str	r2, [r3, #16]
 8002e02:	e01b      	b.n	8002e3c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002e04:	897b      	ldrh	r3, [r7, #10]
 8002e06:	11db      	asrs	r3, r3, #7
 8002e08:	b2db      	uxtb	r3, r3
 8002e0a:	f003 0306 	and.w	r3, r3, #6
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	f063 030f 	orn	r3, r3, #15
 8002e14:	b2da      	uxtb	r2, r3
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	687a      	ldr	r2, [r7, #4]
 8002e20:	490e      	ldr	r1, [pc, #56]	; (8002e5c <I2C_MasterRequestWrite+0xfc>)
 8002e22:	68f8      	ldr	r0, [r7, #12]
 8002e24:	f000 fac1 	bl	80033aa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d001      	beq.n	8002e32 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	e010      	b.n	8002e54 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002e32:	897b      	ldrh	r3, [r7, #10]
 8002e34:	b2da      	uxtb	r2, r3
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	687a      	ldr	r2, [r7, #4]
 8002e40:	4907      	ldr	r1, [pc, #28]	; (8002e60 <I2C_MasterRequestWrite+0x100>)
 8002e42:	68f8      	ldr	r0, [r7, #12]
 8002e44:	f000 fab1 	bl	80033aa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d001      	beq.n	8002e52 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e000      	b.n	8002e54 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002e52:	2300      	movs	r3, #0
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	3718      	adds	r7, #24
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	00010008 	.word	0x00010008
 8002e60:	00010002 	.word	0x00010002

08002e64 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b088      	sub	sp, #32
 8002e68:	af02      	add	r7, sp, #8
 8002e6a:	60f8      	str	r0, [r7, #12]
 8002e6c:	607a      	str	r2, [r7, #4]
 8002e6e:	603b      	str	r3, [r7, #0]
 8002e70:	460b      	mov	r3, r1
 8002e72:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e78:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	681a      	ldr	r2, [r3, #0]
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002e88:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	2b08      	cmp	r3, #8
 8002e8e:	d006      	beq.n	8002e9e <I2C_MasterRequestRead+0x3a>
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d003      	beq.n	8002e9e <I2C_MasterRequestRead+0x3a>
 8002e96:	697b      	ldr	r3, [r7, #20]
 8002e98:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002e9c:	d108      	bne.n	8002eb0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002eac:	601a      	str	r2, [r3, #0]
 8002eae:	e00b      	b.n	8002ec8 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eb4:	2b11      	cmp	r3, #17
 8002eb6:	d107      	bne.n	8002ec8 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	681a      	ldr	r2, [r3, #0]
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ec6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	9300      	str	r3, [sp, #0]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002ed4:	68f8      	ldr	r0, [r7, #12]
 8002ed6:	f000 fa11 	bl	80032fc <I2C_WaitOnFlagUntilTimeout>
 8002eda:	4603      	mov	r3, r0
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d00d      	beq.n	8002efc <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002eea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002eee:	d103      	bne.n	8002ef8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ef6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002ef8:	2303      	movs	r3, #3
 8002efa:	e079      	b.n	8002ff0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	691b      	ldr	r3, [r3, #16]
 8002f00:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002f04:	d108      	bne.n	8002f18 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002f06:	897b      	ldrh	r3, [r7, #10]
 8002f08:	b2db      	uxtb	r3, r3
 8002f0a:	f043 0301 	orr.w	r3, r3, #1
 8002f0e:	b2da      	uxtb	r2, r3
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	611a      	str	r2, [r3, #16]
 8002f16:	e05f      	b.n	8002fd8 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002f18:	897b      	ldrh	r3, [r7, #10]
 8002f1a:	11db      	asrs	r3, r3, #7
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	f003 0306 	and.w	r3, r3, #6
 8002f22:	b2db      	uxtb	r3, r3
 8002f24:	f063 030f 	orn	r3, r3, #15
 8002f28:	b2da      	uxtb	r2, r3
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	687a      	ldr	r2, [r7, #4]
 8002f34:	4930      	ldr	r1, [pc, #192]	; (8002ff8 <I2C_MasterRequestRead+0x194>)
 8002f36:	68f8      	ldr	r0, [r7, #12]
 8002f38:	f000 fa37 	bl	80033aa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d001      	beq.n	8002f46 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	e054      	b.n	8002ff0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002f46:	897b      	ldrh	r3, [r7, #10]
 8002f48:	b2da      	uxtb	r2, r3
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	687a      	ldr	r2, [r7, #4]
 8002f54:	4929      	ldr	r1, [pc, #164]	; (8002ffc <I2C_MasterRequestRead+0x198>)
 8002f56:	68f8      	ldr	r0, [r7, #12]
 8002f58:	f000 fa27 	bl	80033aa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d001      	beq.n	8002f66 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	e044      	b.n	8002ff0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f66:	2300      	movs	r3, #0
 8002f68:	613b      	str	r3, [r7, #16]
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	695b      	ldr	r3, [r3, #20]
 8002f70:	613b      	str	r3, [r7, #16]
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	699b      	ldr	r3, [r3, #24]
 8002f78:	613b      	str	r3, [r7, #16]
 8002f7a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002f8a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	9300      	str	r3, [sp, #0]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2200      	movs	r2, #0
 8002f94:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002f98:	68f8      	ldr	r0, [r7, #12]
 8002f9a:	f000 f9af 	bl	80032fc <I2C_WaitOnFlagUntilTimeout>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d00d      	beq.n	8002fc0 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002fb2:	d103      	bne.n	8002fbc <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002fba:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8002fbc:	2303      	movs	r3, #3
 8002fbe:	e017      	b.n	8002ff0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002fc0:	897b      	ldrh	r3, [r7, #10]
 8002fc2:	11db      	asrs	r3, r3, #7
 8002fc4:	b2db      	uxtb	r3, r3
 8002fc6:	f003 0306 	and.w	r3, r3, #6
 8002fca:	b2db      	uxtb	r3, r3
 8002fcc:	f063 030e 	orn	r3, r3, #14
 8002fd0:	b2da      	uxtb	r2, r3
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	687a      	ldr	r2, [r7, #4]
 8002fdc:	4907      	ldr	r1, [pc, #28]	; (8002ffc <I2C_MasterRequestRead+0x198>)
 8002fde:	68f8      	ldr	r0, [r7, #12]
 8002fe0:	f000 f9e3 	bl	80033aa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d001      	beq.n	8002fee <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e000      	b.n	8002ff0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8002fee:	2300      	movs	r3, #0
}
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	3718      	adds	r7, #24
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd80      	pop	{r7, pc}
 8002ff8:	00010008 	.word	0x00010008
 8002ffc:	00010002 	.word	0x00010002

08003000 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b088      	sub	sp, #32
 8003004:	af02      	add	r7, sp, #8
 8003006:	60f8      	str	r0, [r7, #12]
 8003008:	4608      	mov	r0, r1
 800300a:	4611      	mov	r1, r2
 800300c:	461a      	mov	r2, r3
 800300e:	4603      	mov	r3, r0
 8003010:	817b      	strh	r3, [r7, #10]
 8003012:	460b      	mov	r3, r1
 8003014:	813b      	strh	r3, [r7, #8]
 8003016:	4613      	mov	r3, r2
 8003018:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003028:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800302a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800302c:	9300      	str	r3, [sp, #0]
 800302e:	6a3b      	ldr	r3, [r7, #32]
 8003030:	2200      	movs	r2, #0
 8003032:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003036:	68f8      	ldr	r0, [r7, #12]
 8003038:	f000 f960 	bl	80032fc <I2C_WaitOnFlagUntilTimeout>
 800303c:	4603      	mov	r3, r0
 800303e:	2b00      	cmp	r3, #0
 8003040:	d00d      	beq.n	800305e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800304c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003050:	d103      	bne.n	800305a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003058:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800305a:	2303      	movs	r3, #3
 800305c:	e05f      	b.n	800311e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800305e:	897b      	ldrh	r3, [r7, #10]
 8003060:	b2db      	uxtb	r3, r3
 8003062:	461a      	mov	r2, r3
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800306c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800306e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003070:	6a3a      	ldr	r2, [r7, #32]
 8003072:	492d      	ldr	r1, [pc, #180]	; (8003128 <I2C_RequestMemoryWrite+0x128>)
 8003074:	68f8      	ldr	r0, [r7, #12]
 8003076:	f000 f998 	bl	80033aa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800307a:	4603      	mov	r3, r0
 800307c:	2b00      	cmp	r3, #0
 800307e:	d001      	beq.n	8003084 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003080:	2301      	movs	r3, #1
 8003082:	e04c      	b.n	800311e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003084:	2300      	movs	r3, #0
 8003086:	617b      	str	r3, [r7, #20]
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	695b      	ldr	r3, [r3, #20]
 800308e:	617b      	str	r3, [r7, #20]
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	699b      	ldr	r3, [r3, #24]
 8003096:	617b      	str	r3, [r7, #20]
 8003098:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800309a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800309c:	6a39      	ldr	r1, [r7, #32]
 800309e:	68f8      	ldr	r0, [r7, #12]
 80030a0:	f000 fa02 	bl	80034a8 <I2C_WaitOnTXEFlagUntilTimeout>
 80030a4:	4603      	mov	r3, r0
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d00d      	beq.n	80030c6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ae:	2b04      	cmp	r3, #4
 80030b0:	d107      	bne.n	80030c2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	681a      	ldr	r2, [r3, #0]
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030c0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80030c2:	2301      	movs	r3, #1
 80030c4:	e02b      	b.n	800311e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80030c6:	88fb      	ldrh	r3, [r7, #6]
 80030c8:	2b01      	cmp	r3, #1
 80030ca:	d105      	bne.n	80030d8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80030cc:	893b      	ldrh	r3, [r7, #8]
 80030ce:	b2da      	uxtb	r2, r3
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	611a      	str	r2, [r3, #16]
 80030d6:	e021      	b.n	800311c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80030d8:	893b      	ldrh	r3, [r7, #8]
 80030da:	0a1b      	lsrs	r3, r3, #8
 80030dc:	b29b      	uxth	r3, r3
 80030de:	b2da      	uxtb	r2, r3
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80030e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030e8:	6a39      	ldr	r1, [r7, #32]
 80030ea:	68f8      	ldr	r0, [r7, #12]
 80030ec:	f000 f9dc 	bl	80034a8 <I2C_WaitOnTXEFlagUntilTimeout>
 80030f0:	4603      	mov	r3, r0
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d00d      	beq.n	8003112 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030fa:	2b04      	cmp	r3, #4
 80030fc:	d107      	bne.n	800310e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800310c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800310e:	2301      	movs	r3, #1
 8003110:	e005      	b.n	800311e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003112:	893b      	ldrh	r3, [r7, #8]
 8003114:	b2da      	uxtb	r2, r3
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800311c:	2300      	movs	r3, #0
}
 800311e:	4618      	mov	r0, r3
 8003120:	3718      	adds	r7, #24
 8003122:	46bd      	mov	sp, r7
 8003124:	bd80      	pop	{r7, pc}
 8003126:	bf00      	nop
 8003128:	00010002 	.word	0x00010002

0800312c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b088      	sub	sp, #32
 8003130:	af02      	add	r7, sp, #8
 8003132:	60f8      	str	r0, [r7, #12]
 8003134:	4608      	mov	r0, r1
 8003136:	4611      	mov	r1, r2
 8003138:	461a      	mov	r2, r3
 800313a:	4603      	mov	r3, r0
 800313c:	817b      	strh	r3, [r7, #10]
 800313e:	460b      	mov	r3, r1
 8003140:	813b      	strh	r3, [r7, #8]
 8003142:	4613      	mov	r3, r2
 8003144:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	681a      	ldr	r2, [r3, #0]
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003154:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	681a      	ldr	r2, [r3, #0]
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003164:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003168:	9300      	str	r3, [sp, #0]
 800316a:	6a3b      	ldr	r3, [r7, #32]
 800316c:	2200      	movs	r2, #0
 800316e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003172:	68f8      	ldr	r0, [r7, #12]
 8003174:	f000 f8c2 	bl	80032fc <I2C_WaitOnFlagUntilTimeout>
 8003178:	4603      	mov	r3, r0
 800317a:	2b00      	cmp	r3, #0
 800317c:	d00d      	beq.n	800319a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003188:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800318c:	d103      	bne.n	8003196 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003194:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003196:	2303      	movs	r3, #3
 8003198:	e0aa      	b.n	80032f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800319a:	897b      	ldrh	r3, [r7, #10]
 800319c:	b2db      	uxtb	r3, r3
 800319e:	461a      	mov	r2, r3
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80031a8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80031aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ac:	6a3a      	ldr	r2, [r7, #32]
 80031ae:	4952      	ldr	r1, [pc, #328]	; (80032f8 <I2C_RequestMemoryRead+0x1cc>)
 80031b0:	68f8      	ldr	r0, [r7, #12]
 80031b2:	f000 f8fa 	bl	80033aa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80031b6:	4603      	mov	r3, r0
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d001      	beq.n	80031c0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	e097      	b.n	80032f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031c0:	2300      	movs	r3, #0
 80031c2:	617b      	str	r3, [r7, #20]
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	695b      	ldr	r3, [r3, #20]
 80031ca:	617b      	str	r3, [r7, #20]
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	699b      	ldr	r3, [r3, #24]
 80031d2:	617b      	str	r3, [r7, #20]
 80031d4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80031d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031d8:	6a39      	ldr	r1, [r7, #32]
 80031da:	68f8      	ldr	r0, [r7, #12]
 80031dc:	f000 f964 	bl	80034a8 <I2C_WaitOnTXEFlagUntilTimeout>
 80031e0:	4603      	mov	r3, r0
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d00d      	beq.n	8003202 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ea:	2b04      	cmp	r3, #4
 80031ec:	d107      	bne.n	80031fe <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	681a      	ldr	r2, [r3, #0]
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031fc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e076      	b.n	80032f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003202:	88fb      	ldrh	r3, [r7, #6]
 8003204:	2b01      	cmp	r3, #1
 8003206:	d105      	bne.n	8003214 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003208:	893b      	ldrh	r3, [r7, #8]
 800320a:	b2da      	uxtb	r2, r3
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	611a      	str	r2, [r3, #16]
 8003212:	e021      	b.n	8003258 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003214:	893b      	ldrh	r3, [r7, #8]
 8003216:	0a1b      	lsrs	r3, r3, #8
 8003218:	b29b      	uxth	r3, r3
 800321a:	b2da      	uxtb	r2, r3
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003222:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003224:	6a39      	ldr	r1, [r7, #32]
 8003226:	68f8      	ldr	r0, [r7, #12]
 8003228:	f000 f93e 	bl	80034a8 <I2C_WaitOnTXEFlagUntilTimeout>
 800322c:	4603      	mov	r3, r0
 800322e:	2b00      	cmp	r3, #0
 8003230:	d00d      	beq.n	800324e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003236:	2b04      	cmp	r3, #4
 8003238:	d107      	bne.n	800324a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003248:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e050      	b.n	80032f0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800324e:	893b      	ldrh	r3, [r7, #8]
 8003250:	b2da      	uxtb	r2, r3
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003258:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800325a:	6a39      	ldr	r1, [r7, #32]
 800325c:	68f8      	ldr	r0, [r7, #12]
 800325e:	f000 f923 	bl	80034a8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003262:	4603      	mov	r3, r0
 8003264:	2b00      	cmp	r3, #0
 8003266:	d00d      	beq.n	8003284 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800326c:	2b04      	cmp	r3, #4
 800326e:	d107      	bne.n	8003280 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800327e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	e035      	b.n	80032f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003292:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003296:	9300      	str	r3, [sp, #0]
 8003298:	6a3b      	ldr	r3, [r7, #32]
 800329a:	2200      	movs	r2, #0
 800329c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80032a0:	68f8      	ldr	r0, [r7, #12]
 80032a2:	f000 f82b 	bl	80032fc <I2C_WaitOnFlagUntilTimeout>
 80032a6:	4603      	mov	r3, r0
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d00d      	beq.n	80032c8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032ba:	d103      	bne.n	80032c4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80032c2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80032c4:	2303      	movs	r3, #3
 80032c6:	e013      	b.n	80032f0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80032c8:	897b      	ldrh	r3, [r7, #10]
 80032ca:	b2db      	uxtb	r3, r3
 80032cc:	f043 0301 	orr.w	r3, r3, #1
 80032d0:	b2da      	uxtb	r2, r3
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80032d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032da:	6a3a      	ldr	r2, [r7, #32]
 80032dc:	4906      	ldr	r1, [pc, #24]	; (80032f8 <I2C_RequestMemoryRead+0x1cc>)
 80032de:	68f8      	ldr	r0, [r7, #12]
 80032e0:	f000 f863 	bl	80033aa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80032e4:	4603      	mov	r3, r0
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d001      	beq.n	80032ee <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	e000      	b.n	80032f0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80032ee:	2300      	movs	r3, #0
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	3718      	adds	r7, #24
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}
 80032f8:	00010002 	.word	0x00010002

080032fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b084      	sub	sp, #16
 8003300:	af00      	add	r7, sp, #0
 8003302:	60f8      	str	r0, [r7, #12]
 8003304:	60b9      	str	r1, [r7, #8]
 8003306:	603b      	str	r3, [r7, #0]
 8003308:	4613      	mov	r3, r2
 800330a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800330c:	e025      	b.n	800335a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003314:	d021      	beq.n	800335a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003316:	f7fe f8bd 	bl	8001494 <HAL_GetTick>
 800331a:	4602      	mov	r2, r0
 800331c:	69bb      	ldr	r3, [r7, #24]
 800331e:	1ad3      	subs	r3, r2, r3
 8003320:	683a      	ldr	r2, [r7, #0]
 8003322:	429a      	cmp	r2, r3
 8003324:	d302      	bcc.n	800332c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d116      	bne.n	800335a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2200      	movs	r2, #0
 8003330:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	2220      	movs	r2, #32
 8003336:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	2200      	movs	r2, #0
 800333e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003346:	f043 0220 	orr.w	r2, r3, #32
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	2200      	movs	r2, #0
 8003352:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003356:	2301      	movs	r3, #1
 8003358:	e023      	b.n	80033a2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800335a:	68bb      	ldr	r3, [r7, #8]
 800335c:	0c1b      	lsrs	r3, r3, #16
 800335e:	b2db      	uxtb	r3, r3
 8003360:	2b01      	cmp	r3, #1
 8003362:	d10d      	bne.n	8003380 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	695b      	ldr	r3, [r3, #20]
 800336a:	43da      	mvns	r2, r3
 800336c:	68bb      	ldr	r3, [r7, #8]
 800336e:	4013      	ands	r3, r2
 8003370:	b29b      	uxth	r3, r3
 8003372:	2b00      	cmp	r3, #0
 8003374:	bf0c      	ite	eq
 8003376:	2301      	moveq	r3, #1
 8003378:	2300      	movne	r3, #0
 800337a:	b2db      	uxtb	r3, r3
 800337c:	461a      	mov	r2, r3
 800337e:	e00c      	b.n	800339a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	699b      	ldr	r3, [r3, #24]
 8003386:	43da      	mvns	r2, r3
 8003388:	68bb      	ldr	r3, [r7, #8]
 800338a:	4013      	ands	r3, r2
 800338c:	b29b      	uxth	r3, r3
 800338e:	2b00      	cmp	r3, #0
 8003390:	bf0c      	ite	eq
 8003392:	2301      	moveq	r3, #1
 8003394:	2300      	movne	r3, #0
 8003396:	b2db      	uxtb	r3, r3
 8003398:	461a      	mov	r2, r3
 800339a:	79fb      	ldrb	r3, [r7, #7]
 800339c:	429a      	cmp	r2, r3
 800339e:	d0b6      	beq.n	800330e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80033a0:	2300      	movs	r3, #0
}
 80033a2:	4618      	mov	r0, r3
 80033a4:	3710      	adds	r7, #16
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bd80      	pop	{r7, pc}

080033aa <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80033aa:	b580      	push	{r7, lr}
 80033ac:	b084      	sub	sp, #16
 80033ae:	af00      	add	r7, sp, #0
 80033b0:	60f8      	str	r0, [r7, #12]
 80033b2:	60b9      	str	r1, [r7, #8]
 80033b4:	607a      	str	r2, [r7, #4]
 80033b6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80033b8:	e051      	b.n	800345e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	695b      	ldr	r3, [r3, #20]
 80033c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033c8:	d123      	bne.n	8003412 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033d8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80033e2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2200      	movs	r2, #0
 80033e8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	2220      	movs	r2, #32
 80033ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	2200      	movs	r2, #0
 80033f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033fe:	f043 0204 	orr.w	r2, r3, #4
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	2200      	movs	r2, #0
 800340a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	e046      	b.n	80034a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003418:	d021      	beq.n	800345e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800341a:	f7fe f83b 	bl	8001494 <HAL_GetTick>
 800341e:	4602      	mov	r2, r0
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	1ad3      	subs	r3, r2, r3
 8003424:	687a      	ldr	r2, [r7, #4]
 8003426:	429a      	cmp	r2, r3
 8003428:	d302      	bcc.n	8003430 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d116      	bne.n	800345e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	2200      	movs	r2, #0
 8003434:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2220      	movs	r2, #32
 800343a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2200      	movs	r2, #0
 8003442:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800344a:	f043 0220 	orr.w	r2, r3, #32
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	2200      	movs	r2, #0
 8003456:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	e020      	b.n	80034a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800345e:	68bb      	ldr	r3, [r7, #8]
 8003460:	0c1b      	lsrs	r3, r3, #16
 8003462:	b2db      	uxtb	r3, r3
 8003464:	2b01      	cmp	r3, #1
 8003466:	d10c      	bne.n	8003482 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	695b      	ldr	r3, [r3, #20]
 800346e:	43da      	mvns	r2, r3
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	4013      	ands	r3, r2
 8003474:	b29b      	uxth	r3, r3
 8003476:	2b00      	cmp	r3, #0
 8003478:	bf14      	ite	ne
 800347a:	2301      	movne	r3, #1
 800347c:	2300      	moveq	r3, #0
 800347e:	b2db      	uxtb	r3, r3
 8003480:	e00b      	b.n	800349a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	699b      	ldr	r3, [r3, #24]
 8003488:	43da      	mvns	r2, r3
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	4013      	ands	r3, r2
 800348e:	b29b      	uxth	r3, r3
 8003490:	2b00      	cmp	r3, #0
 8003492:	bf14      	ite	ne
 8003494:	2301      	movne	r3, #1
 8003496:	2300      	moveq	r3, #0
 8003498:	b2db      	uxtb	r3, r3
 800349a:	2b00      	cmp	r3, #0
 800349c:	d18d      	bne.n	80033ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800349e:	2300      	movs	r3, #0
}
 80034a0:	4618      	mov	r0, r3
 80034a2:	3710      	adds	r7, #16
 80034a4:	46bd      	mov	sp, r7
 80034a6:	bd80      	pop	{r7, pc}

080034a8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b084      	sub	sp, #16
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	60f8      	str	r0, [r7, #12]
 80034b0:	60b9      	str	r1, [r7, #8]
 80034b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80034b4:	e02d      	b.n	8003512 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80034b6:	68f8      	ldr	r0, [r7, #12]
 80034b8:	f000 f8ce 	bl	8003658 <I2C_IsAcknowledgeFailed>
 80034bc:	4603      	mov	r3, r0
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d001      	beq.n	80034c6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80034c2:	2301      	movs	r3, #1
 80034c4:	e02d      	b.n	8003522 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034cc:	d021      	beq.n	8003512 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034ce:	f7fd ffe1 	bl	8001494 <HAL_GetTick>
 80034d2:	4602      	mov	r2, r0
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	1ad3      	subs	r3, r2, r3
 80034d8:	68ba      	ldr	r2, [r7, #8]
 80034da:	429a      	cmp	r2, r3
 80034dc:	d302      	bcc.n	80034e4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d116      	bne.n	8003512 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2200      	movs	r2, #0
 80034e8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	2220      	movs	r2, #32
 80034ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	2200      	movs	r2, #0
 80034f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034fe:	f043 0220 	orr.w	r2, r3, #32
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	2200      	movs	r2, #0
 800350a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800350e:	2301      	movs	r3, #1
 8003510:	e007      	b.n	8003522 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	695b      	ldr	r3, [r3, #20]
 8003518:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800351c:	2b80      	cmp	r3, #128	; 0x80
 800351e:	d1ca      	bne.n	80034b6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003520:	2300      	movs	r3, #0
}
 8003522:	4618      	mov	r0, r3
 8003524:	3710      	adds	r7, #16
 8003526:	46bd      	mov	sp, r7
 8003528:	bd80      	pop	{r7, pc}

0800352a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800352a:	b580      	push	{r7, lr}
 800352c:	b084      	sub	sp, #16
 800352e:	af00      	add	r7, sp, #0
 8003530:	60f8      	str	r0, [r7, #12]
 8003532:	60b9      	str	r1, [r7, #8]
 8003534:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003536:	e02d      	b.n	8003594 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003538:	68f8      	ldr	r0, [r7, #12]
 800353a:	f000 f88d 	bl	8003658 <I2C_IsAcknowledgeFailed>
 800353e:	4603      	mov	r3, r0
 8003540:	2b00      	cmp	r3, #0
 8003542:	d001      	beq.n	8003548 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003544:	2301      	movs	r3, #1
 8003546:	e02d      	b.n	80035a4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003548:	68bb      	ldr	r3, [r7, #8]
 800354a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800354e:	d021      	beq.n	8003594 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003550:	f7fd ffa0 	bl	8001494 <HAL_GetTick>
 8003554:	4602      	mov	r2, r0
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	1ad3      	subs	r3, r2, r3
 800355a:	68ba      	ldr	r2, [r7, #8]
 800355c:	429a      	cmp	r2, r3
 800355e:	d302      	bcc.n	8003566 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d116      	bne.n	8003594 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2200      	movs	r2, #0
 800356a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2220      	movs	r2, #32
 8003570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2200      	movs	r2, #0
 8003578:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003580:	f043 0220 	orr.w	r2, r3, #32
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	2200      	movs	r2, #0
 800358c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	e007      	b.n	80035a4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	695b      	ldr	r3, [r3, #20]
 800359a:	f003 0304 	and.w	r3, r3, #4
 800359e:	2b04      	cmp	r3, #4
 80035a0:	d1ca      	bne.n	8003538 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80035a2:	2300      	movs	r3, #0
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	3710      	adds	r7, #16
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd80      	pop	{r7, pc}

080035ac <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b084      	sub	sp, #16
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	60f8      	str	r0, [r7, #12]
 80035b4:	60b9      	str	r1, [r7, #8]
 80035b6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80035b8:	e042      	b.n	8003640 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	695b      	ldr	r3, [r3, #20]
 80035c0:	f003 0310 	and.w	r3, r3, #16
 80035c4:	2b10      	cmp	r3, #16
 80035c6:	d119      	bne.n	80035fc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f06f 0210 	mvn.w	r2, #16
 80035d0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2200      	movs	r2, #0
 80035d6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2220      	movs	r2, #32
 80035dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	2200      	movs	r2, #0
 80035e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	2200      	movs	r2, #0
 80035f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80035f8:	2301      	movs	r3, #1
 80035fa:	e029      	b.n	8003650 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035fc:	f7fd ff4a 	bl	8001494 <HAL_GetTick>
 8003600:	4602      	mov	r2, r0
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	1ad3      	subs	r3, r2, r3
 8003606:	68ba      	ldr	r2, [r7, #8]
 8003608:	429a      	cmp	r2, r3
 800360a:	d302      	bcc.n	8003612 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d116      	bne.n	8003640 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	2200      	movs	r2, #0
 8003616:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2220      	movs	r2, #32
 800361c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2200      	movs	r2, #0
 8003624:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800362c:	f043 0220 	orr.w	r2, r3, #32
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	2200      	movs	r2, #0
 8003638:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800363c:	2301      	movs	r3, #1
 800363e:	e007      	b.n	8003650 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	695b      	ldr	r3, [r3, #20]
 8003646:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800364a:	2b40      	cmp	r3, #64	; 0x40
 800364c:	d1b5      	bne.n	80035ba <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800364e:	2300      	movs	r3, #0
}
 8003650:	4618      	mov	r0, r3
 8003652:	3710      	adds	r7, #16
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}

08003658 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003658:	b480      	push	{r7}
 800365a:	b083      	sub	sp, #12
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	695b      	ldr	r3, [r3, #20]
 8003666:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800366a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800366e:	d11b      	bne.n	80036a8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003678:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2200      	movs	r2, #0
 800367e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2220      	movs	r2, #32
 8003684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2200      	movs	r2, #0
 800368c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003694:	f043 0204 	orr.w	r2, r3, #4
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2200      	movs	r2, #0
 80036a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	e000      	b.n	80036aa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80036a8:	2300      	movs	r3, #0
}
 80036aa:	4618      	mov	r0, r3
 80036ac:	370c      	adds	r7, #12
 80036ae:	46bd      	mov	sp, r7
 80036b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b4:	4770      	bx	lr
	...

080036b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b084      	sub	sp, #16
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
 80036c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d101      	bne.n	80036cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036c8:	2301      	movs	r3, #1
 80036ca:	e0cc      	b.n	8003866 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80036cc:	4b68      	ldr	r3, [pc, #416]	; (8003870 <HAL_RCC_ClockConfig+0x1b8>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f003 030f 	and.w	r3, r3, #15
 80036d4:	683a      	ldr	r2, [r7, #0]
 80036d6:	429a      	cmp	r2, r3
 80036d8:	d90c      	bls.n	80036f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036da:	4b65      	ldr	r3, [pc, #404]	; (8003870 <HAL_RCC_ClockConfig+0x1b8>)
 80036dc:	683a      	ldr	r2, [r7, #0]
 80036de:	b2d2      	uxtb	r2, r2
 80036e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036e2:	4b63      	ldr	r3, [pc, #396]	; (8003870 <HAL_RCC_ClockConfig+0x1b8>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f003 030f 	and.w	r3, r3, #15
 80036ea:	683a      	ldr	r2, [r7, #0]
 80036ec:	429a      	cmp	r2, r3
 80036ee:	d001      	beq.n	80036f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80036f0:	2301      	movs	r3, #1
 80036f2:	e0b8      	b.n	8003866 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f003 0302 	and.w	r3, r3, #2
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d020      	beq.n	8003742 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f003 0304 	and.w	r3, r3, #4
 8003708:	2b00      	cmp	r3, #0
 800370a:	d005      	beq.n	8003718 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800370c:	4b59      	ldr	r3, [pc, #356]	; (8003874 <HAL_RCC_ClockConfig+0x1bc>)
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	4a58      	ldr	r2, [pc, #352]	; (8003874 <HAL_RCC_ClockConfig+0x1bc>)
 8003712:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003716:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f003 0308 	and.w	r3, r3, #8
 8003720:	2b00      	cmp	r3, #0
 8003722:	d005      	beq.n	8003730 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003724:	4b53      	ldr	r3, [pc, #332]	; (8003874 <HAL_RCC_ClockConfig+0x1bc>)
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	4a52      	ldr	r2, [pc, #328]	; (8003874 <HAL_RCC_ClockConfig+0x1bc>)
 800372a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800372e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003730:	4b50      	ldr	r3, [pc, #320]	; (8003874 <HAL_RCC_ClockConfig+0x1bc>)
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	494d      	ldr	r1, [pc, #308]	; (8003874 <HAL_RCC_ClockConfig+0x1bc>)
 800373e:	4313      	orrs	r3, r2
 8003740:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f003 0301 	and.w	r3, r3, #1
 800374a:	2b00      	cmp	r3, #0
 800374c:	d044      	beq.n	80037d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	2b01      	cmp	r3, #1
 8003754:	d107      	bne.n	8003766 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003756:	4b47      	ldr	r3, [pc, #284]	; (8003874 <HAL_RCC_ClockConfig+0x1bc>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800375e:	2b00      	cmp	r3, #0
 8003760:	d119      	bne.n	8003796 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003762:	2301      	movs	r3, #1
 8003764:	e07f      	b.n	8003866 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	2b02      	cmp	r3, #2
 800376c:	d003      	beq.n	8003776 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003772:	2b03      	cmp	r3, #3
 8003774:	d107      	bne.n	8003786 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003776:	4b3f      	ldr	r3, [pc, #252]	; (8003874 <HAL_RCC_ClockConfig+0x1bc>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800377e:	2b00      	cmp	r3, #0
 8003780:	d109      	bne.n	8003796 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	e06f      	b.n	8003866 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003786:	4b3b      	ldr	r3, [pc, #236]	; (8003874 <HAL_RCC_ClockConfig+0x1bc>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f003 0302 	and.w	r3, r3, #2
 800378e:	2b00      	cmp	r3, #0
 8003790:	d101      	bne.n	8003796 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	e067      	b.n	8003866 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003796:	4b37      	ldr	r3, [pc, #220]	; (8003874 <HAL_RCC_ClockConfig+0x1bc>)
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	f023 0203 	bic.w	r2, r3, #3
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	4934      	ldr	r1, [pc, #208]	; (8003874 <HAL_RCC_ClockConfig+0x1bc>)
 80037a4:	4313      	orrs	r3, r2
 80037a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80037a8:	f7fd fe74 	bl	8001494 <HAL_GetTick>
 80037ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037ae:	e00a      	b.n	80037c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037b0:	f7fd fe70 	bl	8001494 <HAL_GetTick>
 80037b4:	4602      	mov	r2, r0
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	1ad3      	subs	r3, r2, r3
 80037ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80037be:	4293      	cmp	r3, r2
 80037c0:	d901      	bls.n	80037c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80037c2:	2303      	movs	r3, #3
 80037c4:	e04f      	b.n	8003866 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037c6:	4b2b      	ldr	r3, [pc, #172]	; (8003874 <HAL_RCC_ClockConfig+0x1bc>)
 80037c8:	689b      	ldr	r3, [r3, #8]
 80037ca:	f003 020c 	and.w	r2, r3, #12
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	009b      	lsls	r3, r3, #2
 80037d4:	429a      	cmp	r2, r3
 80037d6:	d1eb      	bne.n	80037b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80037d8:	4b25      	ldr	r3, [pc, #148]	; (8003870 <HAL_RCC_ClockConfig+0x1b8>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f003 030f 	and.w	r3, r3, #15
 80037e0:	683a      	ldr	r2, [r7, #0]
 80037e2:	429a      	cmp	r2, r3
 80037e4:	d20c      	bcs.n	8003800 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037e6:	4b22      	ldr	r3, [pc, #136]	; (8003870 <HAL_RCC_ClockConfig+0x1b8>)
 80037e8:	683a      	ldr	r2, [r7, #0]
 80037ea:	b2d2      	uxtb	r2, r2
 80037ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037ee:	4b20      	ldr	r3, [pc, #128]	; (8003870 <HAL_RCC_ClockConfig+0x1b8>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f003 030f 	and.w	r3, r3, #15
 80037f6:	683a      	ldr	r2, [r7, #0]
 80037f8:	429a      	cmp	r2, r3
 80037fa:	d001      	beq.n	8003800 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80037fc:	2301      	movs	r3, #1
 80037fe:	e032      	b.n	8003866 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f003 0304 	and.w	r3, r3, #4
 8003808:	2b00      	cmp	r3, #0
 800380a:	d008      	beq.n	800381e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800380c:	4b19      	ldr	r3, [pc, #100]	; (8003874 <HAL_RCC_ClockConfig+0x1bc>)
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	68db      	ldr	r3, [r3, #12]
 8003818:	4916      	ldr	r1, [pc, #88]	; (8003874 <HAL_RCC_ClockConfig+0x1bc>)
 800381a:	4313      	orrs	r3, r2
 800381c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f003 0308 	and.w	r3, r3, #8
 8003826:	2b00      	cmp	r3, #0
 8003828:	d009      	beq.n	800383e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800382a:	4b12      	ldr	r3, [pc, #72]	; (8003874 <HAL_RCC_ClockConfig+0x1bc>)
 800382c:	689b      	ldr	r3, [r3, #8]
 800382e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	691b      	ldr	r3, [r3, #16]
 8003836:	00db      	lsls	r3, r3, #3
 8003838:	490e      	ldr	r1, [pc, #56]	; (8003874 <HAL_RCC_ClockConfig+0x1bc>)
 800383a:	4313      	orrs	r3, r2
 800383c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800383e:	f000 f855 	bl	80038ec <HAL_RCC_GetSysClockFreq>
 8003842:	4602      	mov	r2, r0
 8003844:	4b0b      	ldr	r3, [pc, #44]	; (8003874 <HAL_RCC_ClockConfig+0x1bc>)
 8003846:	689b      	ldr	r3, [r3, #8]
 8003848:	091b      	lsrs	r3, r3, #4
 800384a:	f003 030f 	and.w	r3, r3, #15
 800384e:	490a      	ldr	r1, [pc, #40]	; (8003878 <HAL_RCC_ClockConfig+0x1c0>)
 8003850:	5ccb      	ldrb	r3, [r1, r3]
 8003852:	fa22 f303 	lsr.w	r3, r2, r3
 8003856:	4a09      	ldr	r2, [pc, #36]	; (800387c <HAL_RCC_ClockConfig+0x1c4>)
 8003858:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800385a:	4b09      	ldr	r3, [pc, #36]	; (8003880 <HAL_RCC_ClockConfig+0x1c8>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4618      	mov	r0, r3
 8003860:	f7fd fdd4 	bl	800140c <HAL_InitTick>

  return HAL_OK;
 8003864:	2300      	movs	r3, #0
}
 8003866:	4618      	mov	r0, r3
 8003868:	3710      	adds	r7, #16
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}
 800386e:	bf00      	nop
 8003870:	40023c00 	.word	0x40023c00
 8003874:	40023800 	.word	0x40023800
 8003878:	08005cec 	.word	0x08005cec
 800387c:	20000000 	.word	0x20000000
 8003880:	20000004 	.word	0x20000004

08003884 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003884:	b480      	push	{r7}
 8003886:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003888:	4b03      	ldr	r3, [pc, #12]	; (8003898 <HAL_RCC_GetHCLKFreq+0x14>)
 800388a:	681b      	ldr	r3, [r3, #0]
}
 800388c:	4618      	mov	r0, r3
 800388e:	46bd      	mov	sp, r7
 8003890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003894:	4770      	bx	lr
 8003896:	bf00      	nop
 8003898:	20000000 	.word	0x20000000

0800389c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80038a0:	f7ff fff0 	bl	8003884 <HAL_RCC_GetHCLKFreq>
 80038a4:	4602      	mov	r2, r0
 80038a6:	4b05      	ldr	r3, [pc, #20]	; (80038bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80038a8:	689b      	ldr	r3, [r3, #8]
 80038aa:	0a9b      	lsrs	r3, r3, #10
 80038ac:	f003 0307 	and.w	r3, r3, #7
 80038b0:	4903      	ldr	r1, [pc, #12]	; (80038c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80038b2:	5ccb      	ldrb	r3, [r1, r3]
 80038b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	bd80      	pop	{r7, pc}
 80038bc:	40023800 	.word	0x40023800
 80038c0:	08005cfc 	.word	0x08005cfc

080038c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80038c8:	f7ff ffdc 	bl	8003884 <HAL_RCC_GetHCLKFreq>
 80038cc:	4602      	mov	r2, r0
 80038ce:	4b05      	ldr	r3, [pc, #20]	; (80038e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80038d0:	689b      	ldr	r3, [r3, #8]
 80038d2:	0b5b      	lsrs	r3, r3, #13
 80038d4:	f003 0307 	and.w	r3, r3, #7
 80038d8:	4903      	ldr	r1, [pc, #12]	; (80038e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80038da:	5ccb      	ldrb	r3, [r1, r3]
 80038dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038e0:	4618      	mov	r0, r3
 80038e2:	bd80      	pop	{r7, pc}
 80038e4:	40023800 	.word	0x40023800
 80038e8:	08005cfc 	.word	0x08005cfc

080038ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80038f0:	b0ae      	sub	sp, #184	; 0xb8
 80038f2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80038f4:	2300      	movs	r3, #0
 80038f6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80038fa:	2300      	movs	r3, #0
 80038fc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8003900:	2300      	movs	r3, #0
 8003902:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8003906:	2300      	movs	r3, #0
 8003908:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 800390c:	2300      	movs	r3, #0
 800390e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003912:	4bcb      	ldr	r3, [pc, #812]	; (8003c40 <HAL_RCC_GetSysClockFreq+0x354>)
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	f003 030c 	and.w	r3, r3, #12
 800391a:	2b0c      	cmp	r3, #12
 800391c:	f200 8206 	bhi.w	8003d2c <HAL_RCC_GetSysClockFreq+0x440>
 8003920:	a201      	add	r2, pc, #4	; (adr r2, 8003928 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003922:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003926:	bf00      	nop
 8003928:	0800395d 	.word	0x0800395d
 800392c:	08003d2d 	.word	0x08003d2d
 8003930:	08003d2d 	.word	0x08003d2d
 8003934:	08003d2d 	.word	0x08003d2d
 8003938:	08003965 	.word	0x08003965
 800393c:	08003d2d 	.word	0x08003d2d
 8003940:	08003d2d 	.word	0x08003d2d
 8003944:	08003d2d 	.word	0x08003d2d
 8003948:	0800396d 	.word	0x0800396d
 800394c:	08003d2d 	.word	0x08003d2d
 8003950:	08003d2d 	.word	0x08003d2d
 8003954:	08003d2d 	.word	0x08003d2d
 8003958:	08003b5d 	.word	0x08003b5d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800395c:	4bb9      	ldr	r3, [pc, #740]	; (8003c44 <HAL_RCC_GetSysClockFreq+0x358>)
 800395e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8003962:	e1e7      	b.n	8003d34 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003964:	4bb8      	ldr	r3, [pc, #736]	; (8003c48 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003966:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800396a:	e1e3      	b.n	8003d34 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800396c:	4bb4      	ldr	r3, [pc, #720]	; (8003c40 <HAL_RCC_GetSysClockFreq+0x354>)
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003974:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003978:	4bb1      	ldr	r3, [pc, #708]	; (8003c40 <HAL_RCC_GetSysClockFreq+0x354>)
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003980:	2b00      	cmp	r3, #0
 8003982:	d071      	beq.n	8003a68 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003984:	4bae      	ldr	r3, [pc, #696]	; (8003c40 <HAL_RCC_GetSysClockFreq+0x354>)
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	099b      	lsrs	r3, r3, #6
 800398a:	2200      	movs	r2, #0
 800398c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003990:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8003994:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003998:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800399c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80039a0:	2300      	movs	r3, #0
 80039a2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80039a6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80039aa:	4622      	mov	r2, r4
 80039ac:	462b      	mov	r3, r5
 80039ae:	f04f 0000 	mov.w	r0, #0
 80039b2:	f04f 0100 	mov.w	r1, #0
 80039b6:	0159      	lsls	r1, r3, #5
 80039b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80039bc:	0150      	lsls	r0, r2, #5
 80039be:	4602      	mov	r2, r0
 80039c0:	460b      	mov	r3, r1
 80039c2:	4621      	mov	r1, r4
 80039c4:	1a51      	subs	r1, r2, r1
 80039c6:	6439      	str	r1, [r7, #64]	; 0x40
 80039c8:	4629      	mov	r1, r5
 80039ca:	eb63 0301 	sbc.w	r3, r3, r1
 80039ce:	647b      	str	r3, [r7, #68]	; 0x44
 80039d0:	f04f 0200 	mov.w	r2, #0
 80039d4:	f04f 0300 	mov.w	r3, #0
 80039d8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80039dc:	4649      	mov	r1, r9
 80039de:	018b      	lsls	r3, r1, #6
 80039e0:	4641      	mov	r1, r8
 80039e2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80039e6:	4641      	mov	r1, r8
 80039e8:	018a      	lsls	r2, r1, #6
 80039ea:	4641      	mov	r1, r8
 80039ec:	1a51      	subs	r1, r2, r1
 80039ee:	63b9      	str	r1, [r7, #56]	; 0x38
 80039f0:	4649      	mov	r1, r9
 80039f2:	eb63 0301 	sbc.w	r3, r3, r1
 80039f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80039f8:	f04f 0200 	mov.w	r2, #0
 80039fc:	f04f 0300 	mov.w	r3, #0
 8003a00:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8003a04:	4649      	mov	r1, r9
 8003a06:	00cb      	lsls	r3, r1, #3
 8003a08:	4641      	mov	r1, r8
 8003a0a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003a0e:	4641      	mov	r1, r8
 8003a10:	00ca      	lsls	r2, r1, #3
 8003a12:	4610      	mov	r0, r2
 8003a14:	4619      	mov	r1, r3
 8003a16:	4603      	mov	r3, r0
 8003a18:	4622      	mov	r2, r4
 8003a1a:	189b      	adds	r3, r3, r2
 8003a1c:	633b      	str	r3, [r7, #48]	; 0x30
 8003a1e:	462b      	mov	r3, r5
 8003a20:	460a      	mov	r2, r1
 8003a22:	eb42 0303 	adc.w	r3, r2, r3
 8003a26:	637b      	str	r3, [r7, #52]	; 0x34
 8003a28:	f04f 0200 	mov.w	r2, #0
 8003a2c:	f04f 0300 	mov.w	r3, #0
 8003a30:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003a34:	4629      	mov	r1, r5
 8003a36:	024b      	lsls	r3, r1, #9
 8003a38:	4621      	mov	r1, r4
 8003a3a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003a3e:	4621      	mov	r1, r4
 8003a40:	024a      	lsls	r2, r1, #9
 8003a42:	4610      	mov	r0, r2
 8003a44:	4619      	mov	r1, r3
 8003a46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003a50:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003a54:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8003a58:	f7fc fc2a 	bl	80002b0 <__aeabi_uldivmod>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	460b      	mov	r3, r1
 8003a60:	4613      	mov	r3, r2
 8003a62:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003a66:	e067      	b.n	8003b38 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a68:	4b75      	ldr	r3, [pc, #468]	; (8003c40 <HAL_RCC_GetSysClockFreq+0x354>)
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	099b      	lsrs	r3, r3, #6
 8003a6e:	2200      	movs	r2, #0
 8003a70:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003a74:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8003a78:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003a7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a80:	67bb      	str	r3, [r7, #120]	; 0x78
 8003a82:	2300      	movs	r3, #0
 8003a84:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003a86:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8003a8a:	4622      	mov	r2, r4
 8003a8c:	462b      	mov	r3, r5
 8003a8e:	f04f 0000 	mov.w	r0, #0
 8003a92:	f04f 0100 	mov.w	r1, #0
 8003a96:	0159      	lsls	r1, r3, #5
 8003a98:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a9c:	0150      	lsls	r0, r2, #5
 8003a9e:	4602      	mov	r2, r0
 8003aa0:	460b      	mov	r3, r1
 8003aa2:	4621      	mov	r1, r4
 8003aa4:	1a51      	subs	r1, r2, r1
 8003aa6:	62b9      	str	r1, [r7, #40]	; 0x28
 8003aa8:	4629      	mov	r1, r5
 8003aaa:	eb63 0301 	sbc.w	r3, r3, r1
 8003aae:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003ab0:	f04f 0200 	mov.w	r2, #0
 8003ab4:	f04f 0300 	mov.w	r3, #0
 8003ab8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8003abc:	4649      	mov	r1, r9
 8003abe:	018b      	lsls	r3, r1, #6
 8003ac0:	4641      	mov	r1, r8
 8003ac2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003ac6:	4641      	mov	r1, r8
 8003ac8:	018a      	lsls	r2, r1, #6
 8003aca:	4641      	mov	r1, r8
 8003acc:	ebb2 0a01 	subs.w	sl, r2, r1
 8003ad0:	4649      	mov	r1, r9
 8003ad2:	eb63 0b01 	sbc.w	fp, r3, r1
 8003ad6:	f04f 0200 	mov.w	r2, #0
 8003ada:	f04f 0300 	mov.w	r3, #0
 8003ade:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003ae2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003ae6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003aea:	4692      	mov	sl, r2
 8003aec:	469b      	mov	fp, r3
 8003aee:	4623      	mov	r3, r4
 8003af0:	eb1a 0303 	adds.w	r3, sl, r3
 8003af4:	623b      	str	r3, [r7, #32]
 8003af6:	462b      	mov	r3, r5
 8003af8:	eb4b 0303 	adc.w	r3, fp, r3
 8003afc:	627b      	str	r3, [r7, #36]	; 0x24
 8003afe:	f04f 0200 	mov.w	r2, #0
 8003b02:	f04f 0300 	mov.w	r3, #0
 8003b06:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003b0a:	4629      	mov	r1, r5
 8003b0c:	028b      	lsls	r3, r1, #10
 8003b0e:	4621      	mov	r1, r4
 8003b10:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003b14:	4621      	mov	r1, r4
 8003b16:	028a      	lsls	r2, r1, #10
 8003b18:	4610      	mov	r0, r2
 8003b1a:	4619      	mov	r1, r3
 8003b1c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003b20:	2200      	movs	r2, #0
 8003b22:	673b      	str	r3, [r7, #112]	; 0x70
 8003b24:	677a      	str	r2, [r7, #116]	; 0x74
 8003b26:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8003b2a:	f7fc fbc1 	bl	80002b0 <__aeabi_uldivmod>
 8003b2e:	4602      	mov	r2, r0
 8003b30:	460b      	mov	r3, r1
 8003b32:	4613      	mov	r3, r2
 8003b34:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003b38:	4b41      	ldr	r3, [pc, #260]	; (8003c40 <HAL_RCC_GetSysClockFreq+0x354>)
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	0c1b      	lsrs	r3, r3, #16
 8003b3e:	f003 0303 	and.w	r3, r3, #3
 8003b42:	3301      	adds	r3, #1
 8003b44:	005b      	lsls	r3, r3, #1
 8003b46:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8003b4a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003b4e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003b52:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b56:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003b5a:	e0eb      	b.n	8003d34 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b5c:	4b38      	ldr	r3, [pc, #224]	; (8003c40 <HAL_RCC_GetSysClockFreq+0x354>)
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003b64:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b68:	4b35      	ldr	r3, [pc, #212]	; (8003c40 <HAL_RCC_GetSysClockFreq+0x354>)
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d06b      	beq.n	8003c4c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b74:	4b32      	ldr	r3, [pc, #200]	; (8003c40 <HAL_RCC_GetSysClockFreq+0x354>)
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	099b      	lsrs	r3, r3, #6
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	66bb      	str	r3, [r7, #104]	; 0x68
 8003b7e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003b80:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003b82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b86:	663b      	str	r3, [r7, #96]	; 0x60
 8003b88:	2300      	movs	r3, #0
 8003b8a:	667b      	str	r3, [r7, #100]	; 0x64
 8003b8c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8003b90:	4622      	mov	r2, r4
 8003b92:	462b      	mov	r3, r5
 8003b94:	f04f 0000 	mov.w	r0, #0
 8003b98:	f04f 0100 	mov.w	r1, #0
 8003b9c:	0159      	lsls	r1, r3, #5
 8003b9e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ba2:	0150      	lsls	r0, r2, #5
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	460b      	mov	r3, r1
 8003ba8:	4621      	mov	r1, r4
 8003baa:	1a51      	subs	r1, r2, r1
 8003bac:	61b9      	str	r1, [r7, #24]
 8003bae:	4629      	mov	r1, r5
 8003bb0:	eb63 0301 	sbc.w	r3, r3, r1
 8003bb4:	61fb      	str	r3, [r7, #28]
 8003bb6:	f04f 0200 	mov.w	r2, #0
 8003bba:	f04f 0300 	mov.w	r3, #0
 8003bbe:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003bc2:	4659      	mov	r1, fp
 8003bc4:	018b      	lsls	r3, r1, #6
 8003bc6:	4651      	mov	r1, sl
 8003bc8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003bcc:	4651      	mov	r1, sl
 8003bce:	018a      	lsls	r2, r1, #6
 8003bd0:	4651      	mov	r1, sl
 8003bd2:	ebb2 0801 	subs.w	r8, r2, r1
 8003bd6:	4659      	mov	r1, fp
 8003bd8:	eb63 0901 	sbc.w	r9, r3, r1
 8003bdc:	f04f 0200 	mov.w	r2, #0
 8003be0:	f04f 0300 	mov.w	r3, #0
 8003be4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003be8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003bec:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003bf0:	4690      	mov	r8, r2
 8003bf2:	4699      	mov	r9, r3
 8003bf4:	4623      	mov	r3, r4
 8003bf6:	eb18 0303 	adds.w	r3, r8, r3
 8003bfa:	613b      	str	r3, [r7, #16]
 8003bfc:	462b      	mov	r3, r5
 8003bfe:	eb49 0303 	adc.w	r3, r9, r3
 8003c02:	617b      	str	r3, [r7, #20]
 8003c04:	f04f 0200 	mov.w	r2, #0
 8003c08:	f04f 0300 	mov.w	r3, #0
 8003c0c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003c10:	4629      	mov	r1, r5
 8003c12:	024b      	lsls	r3, r1, #9
 8003c14:	4621      	mov	r1, r4
 8003c16:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003c1a:	4621      	mov	r1, r4
 8003c1c:	024a      	lsls	r2, r1, #9
 8003c1e:	4610      	mov	r0, r2
 8003c20:	4619      	mov	r1, r3
 8003c22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003c26:	2200      	movs	r2, #0
 8003c28:	65bb      	str	r3, [r7, #88]	; 0x58
 8003c2a:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003c2c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003c30:	f7fc fb3e 	bl	80002b0 <__aeabi_uldivmod>
 8003c34:	4602      	mov	r2, r0
 8003c36:	460b      	mov	r3, r1
 8003c38:	4613      	mov	r3, r2
 8003c3a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003c3e:	e065      	b.n	8003d0c <HAL_RCC_GetSysClockFreq+0x420>
 8003c40:	40023800 	.word	0x40023800
 8003c44:	00f42400 	.word	0x00f42400
 8003c48:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c4c:	4b3d      	ldr	r3, [pc, #244]	; (8003d44 <HAL_RCC_GetSysClockFreq+0x458>)
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	099b      	lsrs	r3, r3, #6
 8003c52:	2200      	movs	r2, #0
 8003c54:	4618      	mov	r0, r3
 8003c56:	4611      	mov	r1, r2
 8003c58:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003c5c:	653b      	str	r3, [r7, #80]	; 0x50
 8003c5e:	2300      	movs	r3, #0
 8003c60:	657b      	str	r3, [r7, #84]	; 0x54
 8003c62:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8003c66:	4642      	mov	r2, r8
 8003c68:	464b      	mov	r3, r9
 8003c6a:	f04f 0000 	mov.w	r0, #0
 8003c6e:	f04f 0100 	mov.w	r1, #0
 8003c72:	0159      	lsls	r1, r3, #5
 8003c74:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c78:	0150      	lsls	r0, r2, #5
 8003c7a:	4602      	mov	r2, r0
 8003c7c:	460b      	mov	r3, r1
 8003c7e:	4641      	mov	r1, r8
 8003c80:	1a51      	subs	r1, r2, r1
 8003c82:	60b9      	str	r1, [r7, #8]
 8003c84:	4649      	mov	r1, r9
 8003c86:	eb63 0301 	sbc.w	r3, r3, r1
 8003c8a:	60fb      	str	r3, [r7, #12]
 8003c8c:	f04f 0200 	mov.w	r2, #0
 8003c90:	f04f 0300 	mov.w	r3, #0
 8003c94:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003c98:	4659      	mov	r1, fp
 8003c9a:	018b      	lsls	r3, r1, #6
 8003c9c:	4651      	mov	r1, sl
 8003c9e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003ca2:	4651      	mov	r1, sl
 8003ca4:	018a      	lsls	r2, r1, #6
 8003ca6:	4651      	mov	r1, sl
 8003ca8:	1a54      	subs	r4, r2, r1
 8003caa:	4659      	mov	r1, fp
 8003cac:	eb63 0501 	sbc.w	r5, r3, r1
 8003cb0:	f04f 0200 	mov.w	r2, #0
 8003cb4:	f04f 0300 	mov.w	r3, #0
 8003cb8:	00eb      	lsls	r3, r5, #3
 8003cba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003cbe:	00e2      	lsls	r2, r4, #3
 8003cc0:	4614      	mov	r4, r2
 8003cc2:	461d      	mov	r5, r3
 8003cc4:	4643      	mov	r3, r8
 8003cc6:	18e3      	adds	r3, r4, r3
 8003cc8:	603b      	str	r3, [r7, #0]
 8003cca:	464b      	mov	r3, r9
 8003ccc:	eb45 0303 	adc.w	r3, r5, r3
 8003cd0:	607b      	str	r3, [r7, #4]
 8003cd2:	f04f 0200 	mov.w	r2, #0
 8003cd6:	f04f 0300 	mov.w	r3, #0
 8003cda:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003cde:	4629      	mov	r1, r5
 8003ce0:	028b      	lsls	r3, r1, #10
 8003ce2:	4621      	mov	r1, r4
 8003ce4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003ce8:	4621      	mov	r1, r4
 8003cea:	028a      	lsls	r2, r1, #10
 8003cec:	4610      	mov	r0, r2
 8003cee:	4619      	mov	r1, r3
 8003cf0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	64bb      	str	r3, [r7, #72]	; 0x48
 8003cf8:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003cfa:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003cfe:	f7fc fad7 	bl	80002b0 <__aeabi_uldivmod>
 8003d02:	4602      	mov	r2, r0
 8003d04:	460b      	mov	r3, r1
 8003d06:	4613      	mov	r3, r2
 8003d08:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003d0c:	4b0d      	ldr	r3, [pc, #52]	; (8003d44 <HAL_RCC_GetSysClockFreq+0x458>)
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	0f1b      	lsrs	r3, r3, #28
 8003d12:	f003 0307 	and.w	r3, r3, #7
 8003d16:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8003d1a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003d1e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003d22:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d26:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003d2a:	e003      	b.n	8003d34 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003d2c:	4b06      	ldr	r3, [pc, #24]	; (8003d48 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003d2e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003d32:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d34:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	37b8      	adds	r7, #184	; 0xb8
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d42:	bf00      	nop
 8003d44:	40023800 	.word	0x40023800
 8003d48:	00f42400 	.word	0x00f42400

08003d4c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b086      	sub	sp, #24
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d101      	bne.n	8003d5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e28d      	b.n	800427a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 0301 	and.w	r3, r3, #1
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	f000 8083 	beq.w	8003e72 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003d6c:	4b94      	ldr	r3, [pc, #592]	; (8003fc0 <HAL_RCC_OscConfig+0x274>)
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	f003 030c 	and.w	r3, r3, #12
 8003d74:	2b04      	cmp	r3, #4
 8003d76:	d019      	beq.n	8003dac <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003d78:	4b91      	ldr	r3, [pc, #580]	; (8003fc0 <HAL_RCC_OscConfig+0x274>)
 8003d7a:	689b      	ldr	r3, [r3, #8]
 8003d7c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003d80:	2b08      	cmp	r3, #8
 8003d82:	d106      	bne.n	8003d92 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003d84:	4b8e      	ldr	r3, [pc, #568]	; (8003fc0 <HAL_RCC_OscConfig+0x274>)
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d8c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d90:	d00c      	beq.n	8003dac <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d92:	4b8b      	ldr	r3, [pc, #556]	; (8003fc0 <HAL_RCC_OscConfig+0x274>)
 8003d94:	689b      	ldr	r3, [r3, #8]
 8003d96:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003d9a:	2b0c      	cmp	r3, #12
 8003d9c:	d112      	bne.n	8003dc4 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d9e:	4b88      	ldr	r3, [pc, #544]	; (8003fc0 <HAL_RCC_OscConfig+0x274>)
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003da6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003daa:	d10b      	bne.n	8003dc4 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003dac:	4b84      	ldr	r3, [pc, #528]	; (8003fc0 <HAL_RCC_OscConfig+0x274>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d05b      	beq.n	8003e70 <HAL_RCC_OscConfig+0x124>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d157      	bne.n	8003e70 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	e25a      	b.n	800427a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003dcc:	d106      	bne.n	8003ddc <HAL_RCC_OscConfig+0x90>
 8003dce:	4b7c      	ldr	r3, [pc, #496]	; (8003fc0 <HAL_RCC_OscConfig+0x274>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a7b      	ldr	r2, [pc, #492]	; (8003fc0 <HAL_RCC_OscConfig+0x274>)
 8003dd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003dd8:	6013      	str	r3, [r2, #0]
 8003dda:	e01d      	b.n	8003e18 <HAL_RCC_OscConfig+0xcc>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	685b      	ldr	r3, [r3, #4]
 8003de0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003de4:	d10c      	bne.n	8003e00 <HAL_RCC_OscConfig+0xb4>
 8003de6:	4b76      	ldr	r3, [pc, #472]	; (8003fc0 <HAL_RCC_OscConfig+0x274>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a75      	ldr	r2, [pc, #468]	; (8003fc0 <HAL_RCC_OscConfig+0x274>)
 8003dec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003df0:	6013      	str	r3, [r2, #0]
 8003df2:	4b73      	ldr	r3, [pc, #460]	; (8003fc0 <HAL_RCC_OscConfig+0x274>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a72      	ldr	r2, [pc, #456]	; (8003fc0 <HAL_RCC_OscConfig+0x274>)
 8003df8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003dfc:	6013      	str	r3, [r2, #0]
 8003dfe:	e00b      	b.n	8003e18 <HAL_RCC_OscConfig+0xcc>
 8003e00:	4b6f      	ldr	r3, [pc, #444]	; (8003fc0 <HAL_RCC_OscConfig+0x274>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4a6e      	ldr	r2, [pc, #440]	; (8003fc0 <HAL_RCC_OscConfig+0x274>)
 8003e06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e0a:	6013      	str	r3, [r2, #0]
 8003e0c:	4b6c      	ldr	r3, [pc, #432]	; (8003fc0 <HAL_RCC_OscConfig+0x274>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a6b      	ldr	r2, [pc, #428]	; (8003fc0 <HAL_RCC_OscConfig+0x274>)
 8003e12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d013      	beq.n	8003e48 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e20:	f7fd fb38 	bl	8001494 <HAL_GetTick>
 8003e24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e26:	e008      	b.n	8003e3a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e28:	f7fd fb34 	bl	8001494 <HAL_GetTick>
 8003e2c:	4602      	mov	r2, r0
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	1ad3      	subs	r3, r2, r3
 8003e32:	2b64      	cmp	r3, #100	; 0x64
 8003e34:	d901      	bls.n	8003e3a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003e36:	2303      	movs	r3, #3
 8003e38:	e21f      	b.n	800427a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e3a:	4b61      	ldr	r3, [pc, #388]	; (8003fc0 <HAL_RCC_OscConfig+0x274>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d0f0      	beq.n	8003e28 <HAL_RCC_OscConfig+0xdc>
 8003e46:	e014      	b.n	8003e72 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e48:	f7fd fb24 	bl	8001494 <HAL_GetTick>
 8003e4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e4e:	e008      	b.n	8003e62 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e50:	f7fd fb20 	bl	8001494 <HAL_GetTick>
 8003e54:	4602      	mov	r2, r0
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	1ad3      	subs	r3, r2, r3
 8003e5a:	2b64      	cmp	r3, #100	; 0x64
 8003e5c:	d901      	bls.n	8003e62 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003e5e:	2303      	movs	r3, #3
 8003e60:	e20b      	b.n	800427a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e62:	4b57      	ldr	r3, [pc, #348]	; (8003fc0 <HAL_RCC_OscConfig+0x274>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d1f0      	bne.n	8003e50 <HAL_RCC_OscConfig+0x104>
 8003e6e:	e000      	b.n	8003e72 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 0302 	and.w	r3, r3, #2
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d06f      	beq.n	8003f5e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003e7e:	4b50      	ldr	r3, [pc, #320]	; (8003fc0 <HAL_RCC_OscConfig+0x274>)
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	f003 030c 	and.w	r3, r3, #12
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d017      	beq.n	8003eba <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003e8a:	4b4d      	ldr	r3, [pc, #308]	; (8003fc0 <HAL_RCC_OscConfig+0x274>)
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003e92:	2b08      	cmp	r3, #8
 8003e94:	d105      	bne.n	8003ea2 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003e96:	4b4a      	ldr	r3, [pc, #296]	; (8003fc0 <HAL_RCC_OscConfig+0x274>)
 8003e98:	685b      	ldr	r3, [r3, #4]
 8003e9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d00b      	beq.n	8003eba <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ea2:	4b47      	ldr	r3, [pc, #284]	; (8003fc0 <HAL_RCC_OscConfig+0x274>)
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003eaa:	2b0c      	cmp	r3, #12
 8003eac:	d11c      	bne.n	8003ee8 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003eae:	4b44      	ldr	r3, [pc, #272]	; (8003fc0 <HAL_RCC_OscConfig+0x274>)
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d116      	bne.n	8003ee8 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003eba:	4b41      	ldr	r3, [pc, #260]	; (8003fc0 <HAL_RCC_OscConfig+0x274>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f003 0302 	and.w	r3, r3, #2
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d005      	beq.n	8003ed2 <HAL_RCC_OscConfig+0x186>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	68db      	ldr	r3, [r3, #12]
 8003eca:	2b01      	cmp	r3, #1
 8003ecc:	d001      	beq.n	8003ed2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e1d3      	b.n	800427a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ed2:	4b3b      	ldr	r3, [pc, #236]	; (8003fc0 <HAL_RCC_OscConfig+0x274>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	691b      	ldr	r3, [r3, #16]
 8003ede:	00db      	lsls	r3, r3, #3
 8003ee0:	4937      	ldr	r1, [pc, #220]	; (8003fc0 <HAL_RCC_OscConfig+0x274>)
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ee6:	e03a      	b.n	8003f5e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	68db      	ldr	r3, [r3, #12]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d020      	beq.n	8003f32 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ef0:	4b34      	ldr	r3, [pc, #208]	; (8003fc4 <HAL_RCC_OscConfig+0x278>)
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ef6:	f7fd facd 	bl	8001494 <HAL_GetTick>
 8003efa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003efc:	e008      	b.n	8003f10 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003efe:	f7fd fac9 	bl	8001494 <HAL_GetTick>
 8003f02:	4602      	mov	r2, r0
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	1ad3      	subs	r3, r2, r3
 8003f08:	2b02      	cmp	r3, #2
 8003f0a:	d901      	bls.n	8003f10 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003f0c:	2303      	movs	r3, #3
 8003f0e:	e1b4      	b.n	800427a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f10:	4b2b      	ldr	r3, [pc, #172]	; (8003fc0 <HAL_RCC_OscConfig+0x274>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f003 0302 	and.w	r3, r3, #2
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d0f0      	beq.n	8003efe <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f1c:	4b28      	ldr	r3, [pc, #160]	; (8003fc0 <HAL_RCC_OscConfig+0x274>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	691b      	ldr	r3, [r3, #16]
 8003f28:	00db      	lsls	r3, r3, #3
 8003f2a:	4925      	ldr	r1, [pc, #148]	; (8003fc0 <HAL_RCC_OscConfig+0x274>)
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	600b      	str	r3, [r1, #0]
 8003f30:	e015      	b.n	8003f5e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f32:	4b24      	ldr	r3, [pc, #144]	; (8003fc4 <HAL_RCC_OscConfig+0x278>)
 8003f34:	2200      	movs	r2, #0
 8003f36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f38:	f7fd faac 	bl	8001494 <HAL_GetTick>
 8003f3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f3e:	e008      	b.n	8003f52 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f40:	f7fd faa8 	bl	8001494 <HAL_GetTick>
 8003f44:	4602      	mov	r2, r0
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	1ad3      	subs	r3, r2, r3
 8003f4a:	2b02      	cmp	r3, #2
 8003f4c:	d901      	bls.n	8003f52 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003f4e:	2303      	movs	r3, #3
 8003f50:	e193      	b.n	800427a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f52:	4b1b      	ldr	r3, [pc, #108]	; (8003fc0 <HAL_RCC_OscConfig+0x274>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f003 0302 	and.w	r3, r3, #2
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d1f0      	bne.n	8003f40 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f003 0308 	and.w	r3, r3, #8
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d036      	beq.n	8003fd8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	695b      	ldr	r3, [r3, #20]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d016      	beq.n	8003fa0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f72:	4b15      	ldr	r3, [pc, #84]	; (8003fc8 <HAL_RCC_OscConfig+0x27c>)
 8003f74:	2201      	movs	r2, #1
 8003f76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f78:	f7fd fa8c 	bl	8001494 <HAL_GetTick>
 8003f7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f7e:	e008      	b.n	8003f92 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f80:	f7fd fa88 	bl	8001494 <HAL_GetTick>
 8003f84:	4602      	mov	r2, r0
 8003f86:	693b      	ldr	r3, [r7, #16]
 8003f88:	1ad3      	subs	r3, r2, r3
 8003f8a:	2b02      	cmp	r3, #2
 8003f8c:	d901      	bls.n	8003f92 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003f8e:	2303      	movs	r3, #3
 8003f90:	e173      	b.n	800427a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f92:	4b0b      	ldr	r3, [pc, #44]	; (8003fc0 <HAL_RCC_OscConfig+0x274>)
 8003f94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f96:	f003 0302 	and.w	r3, r3, #2
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d0f0      	beq.n	8003f80 <HAL_RCC_OscConfig+0x234>
 8003f9e:	e01b      	b.n	8003fd8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003fa0:	4b09      	ldr	r3, [pc, #36]	; (8003fc8 <HAL_RCC_OscConfig+0x27c>)
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fa6:	f7fd fa75 	bl	8001494 <HAL_GetTick>
 8003faa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fac:	e00e      	b.n	8003fcc <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003fae:	f7fd fa71 	bl	8001494 <HAL_GetTick>
 8003fb2:	4602      	mov	r2, r0
 8003fb4:	693b      	ldr	r3, [r7, #16]
 8003fb6:	1ad3      	subs	r3, r2, r3
 8003fb8:	2b02      	cmp	r3, #2
 8003fba:	d907      	bls.n	8003fcc <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003fbc:	2303      	movs	r3, #3
 8003fbe:	e15c      	b.n	800427a <HAL_RCC_OscConfig+0x52e>
 8003fc0:	40023800 	.word	0x40023800
 8003fc4:	42470000 	.word	0x42470000
 8003fc8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fcc:	4b8a      	ldr	r3, [pc, #552]	; (80041f8 <HAL_RCC_OscConfig+0x4ac>)
 8003fce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fd0:	f003 0302 	and.w	r3, r3, #2
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d1ea      	bne.n	8003fae <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 0304 	and.w	r3, r3, #4
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	f000 8097 	beq.w	8004114 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003fea:	4b83      	ldr	r3, [pc, #524]	; (80041f8 <HAL_RCC_OscConfig+0x4ac>)
 8003fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d10f      	bne.n	8004016 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	60bb      	str	r3, [r7, #8]
 8003ffa:	4b7f      	ldr	r3, [pc, #508]	; (80041f8 <HAL_RCC_OscConfig+0x4ac>)
 8003ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ffe:	4a7e      	ldr	r2, [pc, #504]	; (80041f8 <HAL_RCC_OscConfig+0x4ac>)
 8004000:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004004:	6413      	str	r3, [r2, #64]	; 0x40
 8004006:	4b7c      	ldr	r3, [pc, #496]	; (80041f8 <HAL_RCC_OscConfig+0x4ac>)
 8004008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800400a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800400e:	60bb      	str	r3, [r7, #8]
 8004010:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004012:	2301      	movs	r3, #1
 8004014:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004016:	4b79      	ldr	r3, [pc, #484]	; (80041fc <HAL_RCC_OscConfig+0x4b0>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800401e:	2b00      	cmp	r3, #0
 8004020:	d118      	bne.n	8004054 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004022:	4b76      	ldr	r3, [pc, #472]	; (80041fc <HAL_RCC_OscConfig+0x4b0>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4a75      	ldr	r2, [pc, #468]	; (80041fc <HAL_RCC_OscConfig+0x4b0>)
 8004028:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800402c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800402e:	f7fd fa31 	bl	8001494 <HAL_GetTick>
 8004032:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004034:	e008      	b.n	8004048 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004036:	f7fd fa2d 	bl	8001494 <HAL_GetTick>
 800403a:	4602      	mov	r2, r0
 800403c:	693b      	ldr	r3, [r7, #16]
 800403e:	1ad3      	subs	r3, r2, r3
 8004040:	2b02      	cmp	r3, #2
 8004042:	d901      	bls.n	8004048 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004044:	2303      	movs	r3, #3
 8004046:	e118      	b.n	800427a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004048:	4b6c      	ldr	r3, [pc, #432]	; (80041fc <HAL_RCC_OscConfig+0x4b0>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004050:	2b00      	cmp	r3, #0
 8004052:	d0f0      	beq.n	8004036 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	689b      	ldr	r3, [r3, #8]
 8004058:	2b01      	cmp	r3, #1
 800405a:	d106      	bne.n	800406a <HAL_RCC_OscConfig+0x31e>
 800405c:	4b66      	ldr	r3, [pc, #408]	; (80041f8 <HAL_RCC_OscConfig+0x4ac>)
 800405e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004060:	4a65      	ldr	r2, [pc, #404]	; (80041f8 <HAL_RCC_OscConfig+0x4ac>)
 8004062:	f043 0301 	orr.w	r3, r3, #1
 8004066:	6713      	str	r3, [r2, #112]	; 0x70
 8004068:	e01c      	b.n	80040a4 <HAL_RCC_OscConfig+0x358>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	2b05      	cmp	r3, #5
 8004070:	d10c      	bne.n	800408c <HAL_RCC_OscConfig+0x340>
 8004072:	4b61      	ldr	r3, [pc, #388]	; (80041f8 <HAL_RCC_OscConfig+0x4ac>)
 8004074:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004076:	4a60      	ldr	r2, [pc, #384]	; (80041f8 <HAL_RCC_OscConfig+0x4ac>)
 8004078:	f043 0304 	orr.w	r3, r3, #4
 800407c:	6713      	str	r3, [r2, #112]	; 0x70
 800407e:	4b5e      	ldr	r3, [pc, #376]	; (80041f8 <HAL_RCC_OscConfig+0x4ac>)
 8004080:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004082:	4a5d      	ldr	r2, [pc, #372]	; (80041f8 <HAL_RCC_OscConfig+0x4ac>)
 8004084:	f043 0301 	orr.w	r3, r3, #1
 8004088:	6713      	str	r3, [r2, #112]	; 0x70
 800408a:	e00b      	b.n	80040a4 <HAL_RCC_OscConfig+0x358>
 800408c:	4b5a      	ldr	r3, [pc, #360]	; (80041f8 <HAL_RCC_OscConfig+0x4ac>)
 800408e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004090:	4a59      	ldr	r2, [pc, #356]	; (80041f8 <HAL_RCC_OscConfig+0x4ac>)
 8004092:	f023 0301 	bic.w	r3, r3, #1
 8004096:	6713      	str	r3, [r2, #112]	; 0x70
 8004098:	4b57      	ldr	r3, [pc, #348]	; (80041f8 <HAL_RCC_OscConfig+0x4ac>)
 800409a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800409c:	4a56      	ldr	r2, [pc, #344]	; (80041f8 <HAL_RCC_OscConfig+0x4ac>)
 800409e:	f023 0304 	bic.w	r3, r3, #4
 80040a2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	689b      	ldr	r3, [r3, #8]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d015      	beq.n	80040d8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040ac:	f7fd f9f2 	bl	8001494 <HAL_GetTick>
 80040b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040b2:	e00a      	b.n	80040ca <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040b4:	f7fd f9ee 	bl	8001494 <HAL_GetTick>
 80040b8:	4602      	mov	r2, r0
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	1ad3      	subs	r3, r2, r3
 80040be:	f241 3288 	movw	r2, #5000	; 0x1388
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d901      	bls.n	80040ca <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80040c6:	2303      	movs	r3, #3
 80040c8:	e0d7      	b.n	800427a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040ca:	4b4b      	ldr	r3, [pc, #300]	; (80041f8 <HAL_RCC_OscConfig+0x4ac>)
 80040cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040ce:	f003 0302 	and.w	r3, r3, #2
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d0ee      	beq.n	80040b4 <HAL_RCC_OscConfig+0x368>
 80040d6:	e014      	b.n	8004102 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040d8:	f7fd f9dc 	bl	8001494 <HAL_GetTick>
 80040dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040de:	e00a      	b.n	80040f6 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040e0:	f7fd f9d8 	bl	8001494 <HAL_GetTick>
 80040e4:	4602      	mov	r2, r0
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	1ad3      	subs	r3, r2, r3
 80040ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d901      	bls.n	80040f6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80040f2:	2303      	movs	r3, #3
 80040f4:	e0c1      	b.n	800427a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040f6:	4b40      	ldr	r3, [pc, #256]	; (80041f8 <HAL_RCC_OscConfig+0x4ac>)
 80040f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040fa:	f003 0302 	and.w	r3, r3, #2
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d1ee      	bne.n	80040e0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004102:	7dfb      	ldrb	r3, [r7, #23]
 8004104:	2b01      	cmp	r3, #1
 8004106:	d105      	bne.n	8004114 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004108:	4b3b      	ldr	r3, [pc, #236]	; (80041f8 <HAL_RCC_OscConfig+0x4ac>)
 800410a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800410c:	4a3a      	ldr	r2, [pc, #232]	; (80041f8 <HAL_RCC_OscConfig+0x4ac>)
 800410e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004112:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	699b      	ldr	r3, [r3, #24]
 8004118:	2b00      	cmp	r3, #0
 800411a:	f000 80ad 	beq.w	8004278 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800411e:	4b36      	ldr	r3, [pc, #216]	; (80041f8 <HAL_RCC_OscConfig+0x4ac>)
 8004120:	689b      	ldr	r3, [r3, #8]
 8004122:	f003 030c 	and.w	r3, r3, #12
 8004126:	2b08      	cmp	r3, #8
 8004128:	d060      	beq.n	80041ec <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	699b      	ldr	r3, [r3, #24]
 800412e:	2b02      	cmp	r3, #2
 8004130:	d145      	bne.n	80041be <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004132:	4b33      	ldr	r3, [pc, #204]	; (8004200 <HAL_RCC_OscConfig+0x4b4>)
 8004134:	2200      	movs	r2, #0
 8004136:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004138:	f7fd f9ac 	bl	8001494 <HAL_GetTick>
 800413c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800413e:	e008      	b.n	8004152 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004140:	f7fd f9a8 	bl	8001494 <HAL_GetTick>
 8004144:	4602      	mov	r2, r0
 8004146:	693b      	ldr	r3, [r7, #16]
 8004148:	1ad3      	subs	r3, r2, r3
 800414a:	2b02      	cmp	r3, #2
 800414c:	d901      	bls.n	8004152 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800414e:	2303      	movs	r3, #3
 8004150:	e093      	b.n	800427a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004152:	4b29      	ldr	r3, [pc, #164]	; (80041f8 <HAL_RCC_OscConfig+0x4ac>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800415a:	2b00      	cmp	r3, #0
 800415c:	d1f0      	bne.n	8004140 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	69da      	ldr	r2, [r3, #28]
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6a1b      	ldr	r3, [r3, #32]
 8004166:	431a      	orrs	r2, r3
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800416c:	019b      	lsls	r3, r3, #6
 800416e:	431a      	orrs	r2, r3
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004174:	085b      	lsrs	r3, r3, #1
 8004176:	3b01      	subs	r3, #1
 8004178:	041b      	lsls	r3, r3, #16
 800417a:	431a      	orrs	r2, r3
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004180:	061b      	lsls	r3, r3, #24
 8004182:	431a      	orrs	r2, r3
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004188:	071b      	lsls	r3, r3, #28
 800418a:	491b      	ldr	r1, [pc, #108]	; (80041f8 <HAL_RCC_OscConfig+0x4ac>)
 800418c:	4313      	orrs	r3, r2
 800418e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004190:	4b1b      	ldr	r3, [pc, #108]	; (8004200 <HAL_RCC_OscConfig+0x4b4>)
 8004192:	2201      	movs	r2, #1
 8004194:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004196:	f7fd f97d 	bl	8001494 <HAL_GetTick>
 800419a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800419c:	e008      	b.n	80041b0 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800419e:	f7fd f979 	bl	8001494 <HAL_GetTick>
 80041a2:	4602      	mov	r2, r0
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	1ad3      	subs	r3, r2, r3
 80041a8:	2b02      	cmp	r3, #2
 80041aa:	d901      	bls.n	80041b0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80041ac:	2303      	movs	r3, #3
 80041ae:	e064      	b.n	800427a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041b0:	4b11      	ldr	r3, [pc, #68]	; (80041f8 <HAL_RCC_OscConfig+0x4ac>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d0f0      	beq.n	800419e <HAL_RCC_OscConfig+0x452>
 80041bc:	e05c      	b.n	8004278 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041be:	4b10      	ldr	r3, [pc, #64]	; (8004200 <HAL_RCC_OscConfig+0x4b4>)
 80041c0:	2200      	movs	r2, #0
 80041c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041c4:	f7fd f966 	bl	8001494 <HAL_GetTick>
 80041c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041ca:	e008      	b.n	80041de <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041cc:	f7fd f962 	bl	8001494 <HAL_GetTick>
 80041d0:	4602      	mov	r2, r0
 80041d2:	693b      	ldr	r3, [r7, #16]
 80041d4:	1ad3      	subs	r3, r2, r3
 80041d6:	2b02      	cmp	r3, #2
 80041d8:	d901      	bls.n	80041de <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80041da:	2303      	movs	r3, #3
 80041dc:	e04d      	b.n	800427a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041de:	4b06      	ldr	r3, [pc, #24]	; (80041f8 <HAL_RCC_OscConfig+0x4ac>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d1f0      	bne.n	80041cc <HAL_RCC_OscConfig+0x480>
 80041ea:	e045      	b.n	8004278 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	699b      	ldr	r3, [r3, #24]
 80041f0:	2b01      	cmp	r3, #1
 80041f2:	d107      	bne.n	8004204 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80041f4:	2301      	movs	r3, #1
 80041f6:	e040      	b.n	800427a <HAL_RCC_OscConfig+0x52e>
 80041f8:	40023800 	.word	0x40023800
 80041fc:	40007000 	.word	0x40007000
 8004200:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004204:	4b1f      	ldr	r3, [pc, #124]	; (8004284 <HAL_RCC_OscConfig+0x538>)
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	699b      	ldr	r3, [r3, #24]
 800420e:	2b01      	cmp	r3, #1
 8004210:	d030      	beq.n	8004274 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800421c:	429a      	cmp	r2, r3
 800421e:	d129      	bne.n	8004274 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800422a:	429a      	cmp	r2, r3
 800422c:	d122      	bne.n	8004274 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800422e:	68fa      	ldr	r2, [r7, #12]
 8004230:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004234:	4013      	ands	r3, r2
 8004236:	687a      	ldr	r2, [r7, #4]
 8004238:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800423a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800423c:	4293      	cmp	r3, r2
 800423e:	d119      	bne.n	8004274 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800424a:	085b      	lsrs	r3, r3, #1
 800424c:	3b01      	subs	r3, #1
 800424e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004250:	429a      	cmp	r2, r3
 8004252:	d10f      	bne.n	8004274 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800425e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004260:	429a      	cmp	r2, r3
 8004262:	d107      	bne.n	8004274 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800426e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004270:	429a      	cmp	r2, r3
 8004272:	d001      	beq.n	8004278 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	e000      	b.n	800427a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004278:	2300      	movs	r3, #0
}
 800427a:	4618      	mov	r0, r3
 800427c:	3718      	adds	r7, #24
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}
 8004282:	bf00      	nop
 8004284:	40023800 	.word	0x40023800

08004288 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b082      	sub	sp, #8
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d101      	bne.n	800429a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	e03f      	b.n	800431a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042a0:	b2db      	uxtb	r3, r3
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d106      	bne.n	80042b4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2200      	movs	r2, #0
 80042aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80042ae:	6878      	ldr	r0, [r7, #4]
 80042b0:	f7fc ffc2 	bl	8001238 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2224      	movs	r2, #36	; 0x24
 80042b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	68da      	ldr	r2, [r3, #12]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80042ca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80042cc:	6878      	ldr	r0, [r7, #4]
 80042ce:	f000 f929 	bl	8004524 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	691a      	ldr	r2, [r3, #16]
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80042e0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	695a      	ldr	r2, [r3, #20]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80042f0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	68da      	ldr	r2, [r3, #12]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004300:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2200      	movs	r2, #0
 8004306:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2220      	movs	r2, #32
 800430c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2220      	movs	r2, #32
 8004314:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004318:	2300      	movs	r3, #0
}
 800431a:	4618      	mov	r0, r3
 800431c:	3708      	adds	r7, #8
 800431e:	46bd      	mov	sp, r7
 8004320:	bd80      	pop	{r7, pc}

08004322 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004322:	b580      	push	{r7, lr}
 8004324:	b08a      	sub	sp, #40	; 0x28
 8004326:	af02      	add	r7, sp, #8
 8004328:	60f8      	str	r0, [r7, #12]
 800432a:	60b9      	str	r1, [r7, #8]
 800432c:	603b      	str	r3, [r7, #0]
 800432e:	4613      	mov	r3, r2
 8004330:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004332:	2300      	movs	r3, #0
 8004334:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800433c:	b2db      	uxtb	r3, r3
 800433e:	2b20      	cmp	r3, #32
 8004340:	d17c      	bne.n	800443c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004342:	68bb      	ldr	r3, [r7, #8]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d002      	beq.n	800434e <HAL_UART_Transmit+0x2c>
 8004348:	88fb      	ldrh	r3, [r7, #6]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d101      	bne.n	8004352 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800434e:	2301      	movs	r3, #1
 8004350:	e075      	b.n	800443e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004358:	2b01      	cmp	r3, #1
 800435a:	d101      	bne.n	8004360 <HAL_UART_Transmit+0x3e>
 800435c:	2302      	movs	r3, #2
 800435e:	e06e      	b.n	800443e <HAL_UART_Transmit+0x11c>
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	2201      	movs	r2, #1
 8004364:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2200      	movs	r2, #0
 800436c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	2221      	movs	r2, #33	; 0x21
 8004372:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004376:	f7fd f88d 	bl	8001494 <HAL_GetTick>
 800437a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	88fa      	ldrh	r2, [r7, #6]
 8004380:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	88fa      	ldrh	r2, [r7, #6]
 8004386:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	689b      	ldr	r3, [r3, #8]
 800438c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004390:	d108      	bne.n	80043a4 <HAL_UART_Transmit+0x82>
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	691b      	ldr	r3, [r3, #16]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d104      	bne.n	80043a4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800439a:	2300      	movs	r3, #0
 800439c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	61bb      	str	r3, [r7, #24]
 80043a2:	e003      	b.n	80043ac <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80043a4:	68bb      	ldr	r3, [r7, #8]
 80043a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80043a8:	2300      	movs	r3, #0
 80043aa:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	2200      	movs	r2, #0
 80043b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80043b4:	e02a      	b.n	800440c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	9300      	str	r3, [sp, #0]
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	2200      	movs	r2, #0
 80043be:	2180      	movs	r1, #128	; 0x80
 80043c0:	68f8      	ldr	r0, [r7, #12]
 80043c2:	f000 f840 	bl	8004446 <UART_WaitOnFlagUntilTimeout>
 80043c6:	4603      	mov	r3, r0
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d001      	beq.n	80043d0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80043cc:	2303      	movs	r3, #3
 80043ce:	e036      	b.n	800443e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80043d0:	69fb      	ldr	r3, [r7, #28]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d10b      	bne.n	80043ee <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80043d6:	69bb      	ldr	r3, [r7, #24]
 80043d8:	881b      	ldrh	r3, [r3, #0]
 80043da:	461a      	mov	r2, r3
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80043e4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80043e6:	69bb      	ldr	r3, [r7, #24]
 80043e8:	3302      	adds	r3, #2
 80043ea:	61bb      	str	r3, [r7, #24]
 80043ec:	e007      	b.n	80043fe <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80043ee:	69fb      	ldr	r3, [r7, #28]
 80043f0:	781a      	ldrb	r2, [r3, #0]
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80043f8:	69fb      	ldr	r3, [r7, #28]
 80043fa:	3301      	adds	r3, #1
 80043fc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004402:	b29b      	uxth	r3, r3
 8004404:	3b01      	subs	r3, #1
 8004406:	b29a      	uxth	r2, r3
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004410:	b29b      	uxth	r3, r3
 8004412:	2b00      	cmp	r3, #0
 8004414:	d1cf      	bne.n	80043b6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	9300      	str	r3, [sp, #0]
 800441a:	697b      	ldr	r3, [r7, #20]
 800441c:	2200      	movs	r2, #0
 800441e:	2140      	movs	r1, #64	; 0x40
 8004420:	68f8      	ldr	r0, [r7, #12]
 8004422:	f000 f810 	bl	8004446 <UART_WaitOnFlagUntilTimeout>
 8004426:	4603      	mov	r3, r0
 8004428:	2b00      	cmp	r3, #0
 800442a:	d001      	beq.n	8004430 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800442c:	2303      	movs	r3, #3
 800442e:	e006      	b.n	800443e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2220      	movs	r2, #32
 8004434:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004438:	2300      	movs	r3, #0
 800443a:	e000      	b.n	800443e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800443c:	2302      	movs	r3, #2
  }
}
 800443e:	4618      	mov	r0, r3
 8004440:	3720      	adds	r7, #32
 8004442:	46bd      	mov	sp, r7
 8004444:	bd80      	pop	{r7, pc}

08004446 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004446:	b580      	push	{r7, lr}
 8004448:	b090      	sub	sp, #64	; 0x40
 800444a:	af00      	add	r7, sp, #0
 800444c:	60f8      	str	r0, [r7, #12]
 800444e:	60b9      	str	r1, [r7, #8]
 8004450:	603b      	str	r3, [r7, #0]
 8004452:	4613      	mov	r3, r2
 8004454:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004456:	e050      	b.n	80044fa <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004458:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800445a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800445e:	d04c      	beq.n	80044fa <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004460:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004462:	2b00      	cmp	r3, #0
 8004464:	d007      	beq.n	8004476 <UART_WaitOnFlagUntilTimeout+0x30>
 8004466:	f7fd f815 	bl	8001494 <HAL_GetTick>
 800446a:	4602      	mov	r2, r0
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	1ad3      	subs	r3, r2, r3
 8004470:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004472:	429a      	cmp	r2, r3
 8004474:	d241      	bcs.n	80044fa <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	330c      	adds	r3, #12
 800447c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800447e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004480:	e853 3f00 	ldrex	r3, [r3]
 8004484:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004488:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800448c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	330c      	adds	r3, #12
 8004494:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004496:	637a      	str	r2, [r7, #52]	; 0x34
 8004498:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800449a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800449c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800449e:	e841 2300 	strex	r3, r2, [r1]
 80044a2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80044a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d1e5      	bne.n	8004476 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	3314      	adds	r3, #20
 80044b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	e853 3f00 	ldrex	r3, [r3]
 80044b8:	613b      	str	r3, [r7, #16]
   return(result);
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	f023 0301 	bic.w	r3, r3, #1
 80044c0:	63bb      	str	r3, [r7, #56]	; 0x38
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	3314      	adds	r3, #20
 80044c8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80044ca:	623a      	str	r2, [r7, #32]
 80044cc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ce:	69f9      	ldr	r1, [r7, #28]
 80044d0:	6a3a      	ldr	r2, [r7, #32]
 80044d2:	e841 2300 	strex	r3, r2, [r1]
 80044d6:	61bb      	str	r3, [r7, #24]
   return(result);
 80044d8:	69bb      	ldr	r3, [r7, #24]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d1e5      	bne.n	80044aa <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	2220      	movs	r2, #32
 80044e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	2220      	movs	r2, #32
 80044ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	2200      	movs	r2, #0
 80044f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80044f6:	2303      	movs	r3, #3
 80044f8:	e00f      	b.n	800451a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	68bb      	ldr	r3, [r7, #8]
 8004502:	4013      	ands	r3, r2
 8004504:	68ba      	ldr	r2, [r7, #8]
 8004506:	429a      	cmp	r2, r3
 8004508:	bf0c      	ite	eq
 800450a:	2301      	moveq	r3, #1
 800450c:	2300      	movne	r3, #0
 800450e:	b2db      	uxtb	r3, r3
 8004510:	461a      	mov	r2, r3
 8004512:	79fb      	ldrb	r3, [r7, #7]
 8004514:	429a      	cmp	r2, r3
 8004516:	d09f      	beq.n	8004458 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004518:	2300      	movs	r3, #0
}
 800451a:	4618      	mov	r0, r3
 800451c:	3740      	adds	r7, #64	; 0x40
 800451e:	46bd      	mov	sp, r7
 8004520:	bd80      	pop	{r7, pc}
	...

08004524 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004524:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004528:	b0c0      	sub	sp, #256	; 0x100
 800452a:	af00      	add	r7, sp, #0
 800452c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004530:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	691b      	ldr	r3, [r3, #16]
 8004538:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800453c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004540:	68d9      	ldr	r1, [r3, #12]
 8004542:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004546:	681a      	ldr	r2, [r3, #0]
 8004548:	ea40 0301 	orr.w	r3, r0, r1
 800454c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800454e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004552:	689a      	ldr	r2, [r3, #8]
 8004554:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004558:	691b      	ldr	r3, [r3, #16]
 800455a:	431a      	orrs	r2, r3
 800455c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004560:	695b      	ldr	r3, [r3, #20]
 8004562:	431a      	orrs	r2, r3
 8004564:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004568:	69db      	ldr	r3, [r3, #28]
 800456a:	4313      	orrs	r3, r2
 800456c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004570:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	68db      	ldr	r3, [r3, #12]
 8004578:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800457c:	f021 010c 	bic.w	r1, r1, #12
 8004580:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800458a:	430b      	orrs	r3, r1
 800458c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800458e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	695b      	ldr	r3, [r3, #20]
 8004596:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800459a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800459e:	6999      	ldr	r1, [r3, #24]
 80045a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045a4:	681a      	ldr	r2, [r3, #0]
 80045a6:	ea40 0301 	orr.w	r3, r0, r1
 80045aa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80045ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045b0:	681a      	ldr	r2, [r3, #0]
 80045b2:	4b8f      	ldr	r3, [pc, #572]	; (80047f0 <UART_SetConfig+0x2cc>)
 80045b4:	429a      	cmp	r2, r3
 80045b6:	d005      	beq.n	80045c4 <UART_SetConfig+0xa0>
 80045b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	4b8d      	ldr	r3, [pc, #564]	; (80047f4 <UART_SetConfig+0x2d0>)
 80045c0:	429a      	cmp	r2, r3
 80045c2:	d104      	bne.n	80045ce <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80045c4:	f7ff f97e 	bl	80038c4 <HAL_RCC_GetPCLK2Freq>
 80045c8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80045cc:	e003      	b.n	80045d6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80045ce:	f7ff f965 	bl	800389c <HAL_RCC_GetPCLK1Freq>
 80045d2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80045d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045da:	69db      	ldr	r3, [r3, #28]
 80045dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80045e0:	f040 810c 	bne.w	80047fc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80045e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80045e8:	2200      	movs	r2, #0
 80045ea:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80045ee:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80045f2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80045f6:	4622      	mov	r2, r4
 80045f8:	462b      	mov	r3, r5
 80045fa:	1891      	adds	r1, r2, r2
 80045fc:	65b9      	str	r1, [r7, #88]	; 0x58
 80045fe:	415b      	adcs	r3, r3
 8004600:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004602:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004606:	4621      	mov	r1, r4
 8004608:	eb12 0801 	adds.w	r8, r2, r1
 800460c:	4629      	mov	r1, r5
 800460e:	eb43 0901 	adc.w	r9, r3, r1
 8004612:	f04f 0200 	mov.w	r2, #0
 8004616:	f04f 0300 	mov.w	r3, #0
 800461a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800461e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004622:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004626:	4690      	mov	r8, r2
 8004628:	4699      	mov	r9, r3
 800462a:	4623      	mov	r3, r4
 800462c:	eb18 0303 	adds.w	r3, r8, r3
 8004630:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004634:	462b      	mov	r3, r5
 8004636:	eb49 0303 	adc.w	r3, r9, r3
 800463a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800463e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	2200      	movs	r2, #0
 8004646:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800464a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800464e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004652:	460b      	mov	r3, r1
 8004654:	18db      	adds	r3, r3, r3
 8004656:	653b      	str	r3, [r7, #80]	; 0x50
 8004658:	4613      	mov	r3, r2
 800465a:	eb42 0303 	adc.w	r3, r2, r3
 800465e:	657b      	str	r3, [r7, #84]	; 0x54
 8004660:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004664:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004668:	f7fb fe22 	bl	80002b0 <__aeabi_uldivmod>
 800466c:	4602      	mov	r2, r0
 800466e:	460b      	mov	r3, r1
 8004670:	4b61      	ldr	r3, [pc, #388]	; (80047f8 <UART_SetConfig+0x2d4>)
 8004672:	fba3 2302 	umull	r2, r3, r3, r2
 8004676:	095b      	lsrs	r3, r3, #5
 8004678:	011c      	lsls	r4, r3, #4
 800467a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800467e:	2200      	movs	r2, #0
 8004680:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004684:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004688:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800468c:	4642      	mov	r2, r8
 800468e:	464b      	mov	r3, r9
 8004690:	1891      	adds	r1, r2, r2
 8004692:	64b9      	str	r1, [r7, #72]	; 0x48
 8004694:	415b      	adcs	r3, r3
 8004696:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004698:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800469c:	4641      	mov	r1, r8
 800469e:	eb12 0a01 	adds.w	sl, r2, r1
 80046a2:	4649      	mov	r1, r9
 80046a4:	eb43 0b01 	adc.w	fp, r3, r1
 80046a8:	f04f 0200 	mov.w	r2, #0
 80046ac:	f04f 0300 	mov.w	r3, #0
 80046b0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80046b4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80046b8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80046bc:	4692      	mov	sl, r2
 80046be:	469b      	mov	fp, r3
 80046c0:	4643      	mov	r3, r8
 80046c2:	eb1a 0303 	adds.w	r3, sl, r3
 80046c6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80046ca:	464b      	mov	r3, r9
 80046cc:	eb4b 0303 	adc.w	r3, fp, r3
 80046d0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80046d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	2200      	movs	r2, #0
 80046dc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80046e0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80046e4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80046e8:	460b      	mov	r3, r1
 80046ea:	18db      	adds	r3, r3, r3
 80046ec:	643b      	str	r3, [r7, #64]	; 0x40
 80046ee:	4613      	mov	r3, r2
 80046f0:	eb42 0303 	adc.w	r3, r2, r3
 80046f4:	647b      	str	r3, [r7, #68]	; 0x44
 80046f6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80046fa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80046fe:	f7fb fdd7 	bl	80002b0 <__aeabi_uldivmod>
 8004702:	4602      	mov	r2, r0
 8004704:	460b      	mov	r3, r1
 8004706:	4611      	mov	r1, r2
 8004708:	4b3b      	ldr	r3, [pc, #236]	; (80047f8 <UART_SetConfig+0x2d4>)
 800470a:	fba3 2301 	umull	r2, r3, r3, r1
 800470e:	095b      	lsrs	r3, r3, #5
 8004710:	2264      	movs	r2, #100	; 0x64
 8004712:	fb02 f303 	mul.w	r3, r2, r3
 8004716:	1acb      	subs	r3, r1, r3
 8004718:	00db      	lsls	r3, r3, #3
 800471a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800471e:	4b36      	ldr	r3, [pc, #216]	; (80047f8 <UART_SetConfig+0x2d4>)
 8004720:	fba3 2302 	umull	r2, r3, r3, r2
 8004724:	095b      	lsrs	r3, r3, #5
 8004726:	005b      	lsls	r3, r3, #1
 8004728:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800472c:	441c      	add	r4, r3
 800472e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004732:	2200      	movs	r2, #0
 8004734:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004738:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800473c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004740:	4642      	mov	r2, r8
 8004742:	464b      	mov	r3, r9
 8004744:	1891      	adds	r1, r2, r2
 8004746:	63b9      	str	r1, [r7, #56]	; 0x38
 8004748:	415b      	adcs	r3, r3
 800474a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800474c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004750:	4641      	mov	r1, r8
 8004752:	1851      	adds	r1, r2, r1
 8004754:	6339      	str	r1, [r7, #48]	; 0x30
 8004756:	4649      	mov	r1, r9
 8004758:	414b      	adcs	r3, r1
 800475a:	637b      	str	r3, [r7, #52]	; 0x34
 800475c:	f04f 0200 	mov.w	r2, #0
 8004760:	f04f 0300 	mov.w	r3, #0
 8004764:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004768:	4659      	mov	r1, fp
 800476a:	00cb      	lsls	r3, r1, #3
 800476c:	4651      	mov	r1, sl
 800476e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004772:	4651      	mov	r1, sl
 8004774:	00ca      	lsls	r2, r1, #3
 8004776:	4610      	mov	r0, r2
 8004778:	4619      	mov	r1, r3
 800477a:	4603      	mov	r3, r0
 800477c:	4642      	mov	r2, r8
 800477e:	189b      	adds	r3, r3, r2
 8004780:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004784:	464b      	mov	r3, r9
 8004786:	460a      	mov	r2, r1
 8004788:	eb42 0303 	adc.w	r3, r2, r3
 800478c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	2200      	movs	r2, #0
 8004798:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800479c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80047a0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80047a4:	460b      	mov	r3, r1
 80047a6:	18db      	adds	r3, r3, r3
 80047a8:	62bb      	str	r3, [r7, #40]	; 0x28
 80047aa:	4613      	mov	r3, r2
 80047ac:	eb42 0303 	adc.w	r3, r2, r3
 80047b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80047b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80047b6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80047ba:	f7fb fd79 	bl	80002b0 <__aeabi_uldivmod>
 80047be:	4602      	mov	r2, r0
 80047c0:	460b      	mov	r3, r1
 80047c2:	4b0d      	ldr	r3, [pc, #52]	; (80047f8 <UART_SetConfig+0x2d4>)
 80047c4:	fba3 1302 	umull	r1, r3, r3, r2
 80047c8:	095b      	lsrs	r3, r3, #5
 80047ca:	2164      	movs	r1, #100	; 0x64
 80047cc:	fb01 f303 	mul.w	r3, r1, r3
 80047d0:	1ad3      	subs	r3, r2, r3
 80047d2:	00db      	lsls	r3, r3, #3
 80047d4:	3332      	adds	r3, #50	; 0x32
 80047d6:	4a08      	ldr	r2, [pc, #32]	; (80047f8 <UART_SetConfig+0x2d4>)
 80047d8:	fba2 2303 	umull	r2, r3, r2, r3
 80047dc:	095b      	lsrs	r3, r3, #5
 80047de:	f003 0207 	and.w	r2, r3, #7
 80047e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	4422      	add	r2, r4
 80047ea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80047ec:	e105      	b.n	80049fa <UART_SetConfig+0x4d6>
 80047ee:	bf00      	nop
 80047f0:	40011000 	.word	0x40011000
 80047f4:	40011400 	.word	0x40011400
 80047f8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80047fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004800:	2200      	movs	r2, #0
 8004802:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004806:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800480a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800480e:	4642      	mov	r2, r8
 8004810:	464b      	mov	r3, r9
 8004812:	1891      	adds	r1, r2, r2
 8004814:	6239      	str	r1, [r7, #32]
 8004816:	415b      	adcs	r3, r3
 8004818:	627b      	str	r3, [r7, #36]	; 0x24
 800481a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800481e:	4641      	mov	r1, r8
 8004820:	1854      	adds	r4, r2, r1
 8004822:	4649      	mov	r1, r9
 8004824:	eb43 0501 	adc.w	r5, r3, r1
 8004828:	f04f 0200 	mov.w	r2, #0
 800482c:	f04f 0300 	mov.w	r3, #0
 8004830:	00eb      	lsls	r3, r5, #3
 8004832:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004836:	00e2      	lsls	r2, r4, #3
 8004838:	4614      	mov	r4, r2
 800483a:	461d      	mov	r5, r3
 800483c:	4643      	mov	r3, r8
 800483e:	18e3      	adds	r3, r4, r3
 8004840:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004844:	464b      	mov	r3, r9
 8004846:	eb45 0303 	adc.w	r3, r5, r3
 800484a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800484e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	2200      	movs	r2, #0
 8004856:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800485a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800485e:	f04f 0200 	mov.w	r2, #0
 8004862:	f04f 0300 	mov.w	r3, #0
 8004866:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800486a:	4629      	mov	r1, r5
 800486c:	008b      	lsls	r3, r1, #2
 800486e:	4621      	mov	r1, r4
 8004870:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004874:	4621      	mov	r1, r4
 8004876:	008a      	lsls	r2, r1, #2
 8004878:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800487c:	f7fb fd18 	bl	80002b0 <__aeabi_uldivmod>
 8004880:	4602      	mov	r2, r0
 8004882:	460b      	mov	r3, r1
 8004884:	4b60      	ldr	r3, [pc, #384]	; (8004a08 <UART_SetConfig+0x4e4>)
 8004886:	fba3 2302 	umull	r2, r3, r3, r2
 800488a:	095b      	lsrs	r3, r3, #5
 800488c:	011c      	lsls	r4, r3, #4
 800488e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004892:	2200      	movs	r2, #0
 8004894:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004898:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800489c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80048a0:	4642      	mov	r2, r8
 80048a2:	464b      	mov	r3, r9
 80048a4:	1891      	adds	r1, r2, r2
 80048a6:	61b9      	str	r1, [r7, #24]
 80048a8:	415b      	adcs	r3, r3
 80048aa:	61fb      	str	r3, [r7, #28]
 80048ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80048b0:	4641      	mov	r1, r8
 80048b2:	1851      	adds	r1, r2, r1
 80048b4:	6139      	str	r1, [r7, #16]
 80048b6:	4649      	mov	r1, r9
 80048b8:	414b      	adcs	r3, r1
 80048ba:	617b      	str	r3, [r7, #20]
 80048bc:	f04f 0200 	mov.w	r2, #0
 80048c0:	f04f 0300 	mov.w	r3, #0
 80048c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80048c8:	4659      	mov	r1, fp
 80048ca:	00cb      	lsls	r3, r1, #3
 80048cc:	4651      	mov	r1, sl
 80048ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80048d2:	4651      	mov	r1, sl
 80048d4:	00ca      	lsls	r2, r1, #3
 80048d6:	4610      	mov	r0, r2
 80048d8:	4619      	mov	r1, r3
 80048da:	4603      	mov	r3, r0
 80048dc:	4642      	mov	r2, r8
 80048de:	189b      	adds	r3, r3, r2
 80048e0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80048e4:	464b      	mov	r3, r9
 80048e6:	460a      	mov	r2, r1
 80048e8:	eb42 0303 	adc.w	r3, r2, r3
 80048ec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80048f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	2200      	movs	r2, #0
 80048f8:	67bb      	str	r3, [r7, #120]	; 0x78
 80048fa:	67fa      	str	r2, [r7, #124]	; 0x7c
 80048fc:	f04f 0200 	mov.w	r2, #0
 8004900:	f04f 0300 	mov.w	r3, #0
 8004904:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004908:	4649      	mov	r1, r9
 800490a:	008b      	lsls	r3, r1, #2
 800490c:	4641      	mov	r1, r8
 800490e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004912:	4641      	mov	r1, r8
 8004914:	008a      	lsls	r2, r1, #2
 8004916:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800491a:	f7fb fcc9 	bl	80002b0 <__aeabi_uldivmod>
 800491e:	4602      	mov	r2, r0
 8004920:	460b      	mov	r3, r1
 8004922:	4b39      	ldr	r3, [pc, #228]	; (8004a08 <UART_SetConfig+0x4e4>)
 8004924:	fba3 1302 	umull	r1, r3, r3, r2
 8004928:	095b      	lsrs	r3, r3, #5
 800492a:	2164      	movs	r1, #100	; 0x64
 800492c:	fb01 f303 	mul.w	r3, r1, r3
 8004930:	1ad3      	subs	r3, r2, r3
 8004932:	011b      	lsls	r3, r3, #4
 8004934:	3332      	adds	r3, #50	; 0x32
 8004936:	4a34      	ldr	r2, [pc, #208]	; (8004a08 <UART_SetConfig+0x4e4>)
 8004938:	fba2 2303 	umull	r2, r3, r2, r3
 800493c:	095b      	lsrs	r3, r3, #5
 800493e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004942:	441c      	add	r4, r3
 8004944:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004948:	2200      	movs	r2, #0
 800494a:	673b      	str	r3, [r7, #112]	; 0x70
 800494c:	677a      	str	r2, [r7, #116]	; 0x74
 800494e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004952:	4642      	mov	r2, r8
 8004954:	464b      	mov	r3, r9
 8004956:	1891      	adds	r1, r2, r2
 8004958:	60b9      	str	r1, [r7, #8]
 800495a:	415b      	adcs	r3, r3
 800495c:	60fb      	str	r3, [r7, #12]
 800495e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004962:	4641      	mov	r1, r8
 8004964:	1851      	adds	r1, r2, r1
 8004966:	6039      	str	r1, [r7, #0]
 8004968:	4649      	mov	r1, r9
 800496a:	414b      	adcs	r3, r1
 800496c:	607b      	str	r3, [r7, #4]
 800496e:	f04f 0200 	mov.w	r2, #0
 8004972:	f04f 0300 	mov.w	r3, #0
 8004976:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800497a:	4659      	mov	r1, fp
 800497c:	00cb      	lsls	r3, r1, #3
 800497e:	4651      	mov	r1, sl
 8004980:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004984:	4651      	mov	r1, sl
 8004986:	00ca      	lsls	r2, r1, #3
 8004988:	4610      	mov	r0, r2
 800498a:	4619      	mov	r1, r3
 800498c:	4603      	mov	r3, r0
 800498e:	4642      	mov	r2, r8
 8004990:	189b      	adds	r3, r3, r2
 8004992:	66bb      	str	r3, [r7, #104]	; 0x68
 8004994:	464b      	mov	r3, r9
 8004996:	460a      	mov	r2, r1
 8004998:	eb42 0303 	adc.w	r3, r2, r3
 800499c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800499e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	2200      	movs	r2, #0
 80049a6:	663b      	str	r3, [r7, #96]	; 0x60
 80049a8:	667a      	str	r2, [r7, #100]	; 0x64
 80049aa:	f04f 0200 	mov.w	r2, #0
 80049ae:	f04f 0300 	mov.w	r3, #0
 80049b2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80049b6:	4649      	mov	r1, r9
 80049b8:	008b      	lsls	r3, r1, #2
 80049ba:	4641      	mov	r1, r8
 80049bc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80049c0:	4641      	mov	r1, r8
 80049c2:	008a      	lsls	r2, r1, #2
 80049c4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80049c8:	f7fb fc72 	bl	80002b0 <__aeabi_uldivmod>
 80049cc:	4602      	mov	r2, r0
 80049ce:	460b      	mov	r3, r1
 80049d0:	4b0d      	ldr	r3, [pc, #52]	; (8004a08 <UART_SetConfig+0x4e4>)
 80049d2:	fba3 1302 	umull	r1, r3, r3, r2
 80049d6:	095b      	lsrs	r3, r3, #5
 80049d8:	2164      	movs	r1, #100	; 0x64
 80049da:	fb01 f303 	mul.w	r3, r1, r3
 80049de:	1ad3      	subs	r3, r2, r3
 80049e0:	011b      	lsls	r3, r3, #4
 80049e2:	3332      	adds	r3, #50	; 0x32
 80049e4:	4a08      	ldr	r2, [pc, #32]	; (8004a08 <UART_SetConfig+0x4e4>)
 80049e6:	fba2 2303 	umull	r2, r3, r2, r3
 80049ea:	095b      	lsrs	r3, r3, #5
 80049ec:	f003 020f 	and.w	r2, r3, #15
 80049f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4422      	add	r2, r4
 80049f8:	609a      	str	r2, [r3, #8]
}
 80049fa:	bf00      	nop
 80049fc:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004a00:	46bd      	mov	sp, r7
 8004a02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a06:	bf00      	nop
 8004a08:	51eb851f 	.word	0x51eb851f

08004a0c <__errno>:
 8004a0c:	4b01      	ldr	r3, [pc, #4]	; (8004a14 <__errno+0x8>)
 8004a0e:	6818      	ldr	r0, [r3, #0]
 8004a10:	4770      	bx	lr
 8004a12:	bf00      	nop
 8004a14:	2000000c 	.word	0x2000000c

08004a18 <__libc_init_array>:
 8004a18:	b570      	push	{r4, r5, r6, lr}
 8004a1a:	4d0d      	ldr	r5, [pc, #52]	; (8004a50 <__libc_init_array+0x38>)
 8004a1c:	4c0d      	ldr	r4, [pc, #52]	; (8004a54 <__libc_init_array+0x3c>)
 8004a1e:	1b64      	subs	r4, r4, r5
 8004a20:	10a4      	asrs	r4, r4, #2
 8004a22:	2600      	movs	r6, #0
 8004a24:	42a6      	cmp	r6, r4
 8004a26:	d109      	bne.n	8004a3c <__libc_init_array+0x24>
 8004a28:	4d0b      	ldr	r5, [pc, #44]	; (8004a58 <__libc_init_array+0x40>)
 8004a2a:	4c0c      	ldr	r4, [pc, #48]	; (8004a5c <__libc_init_array+0x44>)
 8004a2c:	f001 f834 	bl	8005a98 <_init>
 8004a30:	1b64      	subs	r4, r4, r5
 8004a32:	10a4      	asrs	r4, r4, #2
 8004a34:	2600      	movs	r6, #0
 8004a36:	42a6      	cmp	r6, r4
 8004a38:	d105      	bne.n	8004a46 <__libc_init_array+0x2e>
 8004a3a:	bd70      	pop	{r4, r5, r6, pc}
 8004a3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a40:	4798      	blx	r3
 8004a42:	3601      	adds	r6, #1
 8004a44:	e7ee      	b.n	8004a24 <__libc_init_array+0xc>
 8004a46:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a4a:	4798      	blx	r3
 8004a4c:	3601      	adds	r6, #1
 8004a4e:	e7f2      	b.n	8004a36 <__libc_init_array+0x1e>
 8004a50:	08005da4 	.word	0x08005da4
 8004a54:	08005da4 	.word	0x08005da4
 8004a58:	08005da4 	.word	0x08005da4
 8004a5c:	08005da8 	.word	0x08005da8

08004a60 <malloc>:
 8004a60:	4b02      	ldr	r3, [pc, #8]	; (8004a6c <malloc+0xc>)
 8004a62:	4601      	mov	r1, r0
 8004a64:	6818      	ldr	r0, [r3, #0]
 8004a66:	f000 b87f 	b.w	8004b68 <_malloc_r>
 8004a6a:	bf00      	nop
 8004a6c:	2000000c 	.word	0x2000000c

08004a70 <free>:
 8004a70:	4b02      	ldr	r3, [pc, #8]	; (8004a7c <free+0xc>)
 8004a72:	4601      	mov	r1, r0
 8004a74:	6818      	ldr	r0, [r3, #0]
 8004a76:	f000 b80b 	b.w	8004a90 <_free_r>
 8004a7a:	bf00      	nop
 8004a7c:	2000000c 	.word	0x2000000c

08004a80 <memset>:
 8004a80:	4402      	add	r2, r0
 8004a82:	4603      	mov	r3, r0
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d100      	bne.n	8004a8a <memset+0xa>
 8004a88:	4770      	bx	lr
 8004a8a:	f803 1b01 	strb.w	r1, [r3], #1
 8004a8e:	e7f9      	b.n	8004a84 <memset+0x4>

08004a90 <_free_r>:
 8004a90:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004a92:	2900      	cmp	r1, #0
 8004a94:	d044      	beq.n	8004b20 <_free_r+0x90>
 8004a96:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a9a:	9001      	str	r0, [sp, #4]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	f1a1 0404 	sub.w	r4, r1, #4
 8004aa2:	bfb8      	it	lt
 8004aa4:	18e4      	addlt	r4, r4, r3
 8004aa6:	f000 fc51 	bl	800534c <__malloc_lock>
 8004aaa:	4a1e      	ldr	r2, [pc, #120]	; (8004b24 <_free_r+0x94>)
 8004aac:	9801      	ldr	r0, [sp, #4]
 8004aae:	6813      	ldr	r3, [r2, #0]
 8004ab0:	b933      	cbnz	r3, 8004ac0 <_free_r+0x30>
 8004ab2:	6063      	str	r3, [r4, #4]
 8004ab4:	6014      	str	r4, [r2, #0]
 8004ab6:	b003      	add	sp, #12
 8004ab8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004abc:	f000 bc4c 	b.w	8005358 <__malloc_unlock>
 8004ac0:	42a3      	cmp	r3, r4
 8004ac2:	d908      	bls.n	8004ad6 <_free_r+0x46>
 8004ac4:	6825      	ldr	r5, [r4, #0]
 8004ac6:	1961      	adds	r1, r4, r5
 8004ac8:	428b      	cmp	r3, r1
 8004aca:	bf01      	itttt	eq
 8004acc:	6819      	ldreq	r1, [r3, #0]
 8004ace:	685b      	ldreq	r3, [r3, #4]
 8004ad0:	1949      	addeq	r1, r1, r5
 8004ad2:	6021      	streq	r1, [r4, #0]
 8004ad4:	e7ed      	b.n	8004ab2 <_free_r+0x22>
 8004ad6:	461a      	mov	r2, r3
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	b10b      	cbz	r3, 8004ae0 <_free_r+0x50>
 8004adc:	42a3      	cmp	r3, r4
 8004ade:	d9fa      	bls.n	8004ad6 <_free_r+0x46>
 8004ae0:	6811      	ldr	r1, [r2, #0]
 8004ae2:	1855      	adds	r5, r2, r1
 8004ae4:	42a5      	cmp	r5, r4
 8004ae6:	d10b      	bne.n	8004b00 <_free_r+0x70>
 8004ae8:	6824      	ldr	r4, [r4, #0]
 8004aea:	4421      	add	r1, r4
 8004aec:	1854      	adds	r4, r2, r1
 8004aee:	42a3      	cmp	r3, r4
 8004af0:	6011      	str	r1, [r2, #0]
 8004af2:	d1e0      	bne.n	8004ab6 <_free_r+0x26>
 8004af4:	681c      	ldr	r4, [r3, #0]
 8004af6:	685b      	ldr	r3, [r3, #4]
 8004af8:	6053      	str	r3, [r2, #4]
 8004afa:	4421      	add	r1, r4
 8004afc:	6011      	str	r1, [r2, #0]
 8004afe:	e7da      	b.n	8004ab6 <_free_r+0x26>
 8004b00:	d902      	bls.n	8004b08 <_free_r+0x78>
 8004b02:	230c      	movs	r3, #12
 8004b04:	6003      	str	r3, [r0, #0]
 8004b06:	e7d6      	b.n	8004ab6 <_free_r+0x26>
 8004b08:	6825      	ldr	r5, [r4, #0]
 8004b0a:	1961      	adds	r1, r4, r5
 8004b0c:	428b      	cmp	r3, r1
 8004b0e:	bf04      	itt	eq
 8004b10:	6819      	ldreq	r1, [r3, #0]
 8004b12:	685b      	ldreq	r3, [r3, #4]
 8004b14:	6063      	str	r3, [r4, #4]
 8004b16:	bf04      	itt	eq
 8004b18:	1949      	addeq	r1, r1, r5
 8004b1a:	6021      	streq	r1, [r4, #0]
 8004b1c:	6054      	str	r4, [r2, #4]
 8004b1e:	e7ca      	b.n	8004ab6 <_free_r+0x26>
 8004b20:	b003      	add	sp, #12
 8004b22:	bd30      	pop	{r4, r5, pc}
 8004b24:	20000198 	.word	0x20000198

08004b28 <sbrk_aligned>:
 8004b28:	b570      	push	{r4, r5, r6, lr}
 8004b2a:	4e0e      	ldr	r6, [pc, #56]	; (8004b64 <sbrk_aligned+0x3c>)
 8004b2c:	460c      	mov	r4, r1
 8004b2e:	6831      	ldr	r1, [r6, #0]
 8004b30:	4605      	mov	r5, r0
 8004b32:	b911      	cbnz	r1, 8004b3a <sbrk_aligned+0x12>
 8004b34:	f000 f91a 	bl	8004d6c <_sbrk_r>
 8004b38:	6030      	str	r0, [r6, #0]
 8004b3a:	4621      	mov	r1, r4
 8004b3c:	4628      	mov	r0, r5
 8004b3e:	f000 f915 	bl	8004d6c <_sbrk_r>
 8004b42:	1c43      	adds	r3, r0, #1
 8004b44:	d00a      	beq.n	8004b5c <sbrk_aligned+0x34>
 8004b46:	1cc4      	adds	r4, r0, #3
 8004b48:	f024 0403 	bic.w	r4, r4, #3
 8004b4c:	42a0      	cmp	r0, r4
 8004b4e:	d007      	beq.n	8004b60 <sbrk_aligned+0x38>
 8004b50:	1a21      	subs	r1, r4, r0
 8004b52:	4628      	mov	r0, r5
 8004b54:	f000 f90a 	bl	8004d6c <_sbrk_r>
 8004b58:	3001      	adds	r0, #1
 8004b5a:	d101      	bne.n	8004b60 <sbrk_aligned+0x38>
 8004b5c:	f04f 34ff 	mov.w	r4, #4294967295
 8004b60:	4620      	mov	r0, r4
 8004b62:	bd70      	pop	{r4, r5, r6, pc}
 8004b64:	2000019c 	.word	0x2000019c

08004b68 <_malloc_r>:
 8004b68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b6c:	1ccd      	adds	r5, r1, #3
 8004b6e:	f025 0503 	bic.w	r5, r5, #3
 8004b72:	3508      	adds	r5, #8
 8004b74:	2d0c      	cmp	r5, #12
 8004b76:	bf38      	it	cc
 8004b78:	250c      	movcc	r5, #12
 8004b7a:	2d00      	cmp	r5, #0
 8004b7c:	4607      	mov	r7, r0
 8004b7e:	db01      	blt.n	8004b84 <_malloc_r+0x1c>
 8004b80:	42a9      	cmp	r1, r5
 8004b82:	d905      	bls.n	8004b90 <_malloc_r+0x28>
 8004b84:	230c      	movs	r3, #12
 8004b86:	603b      	str	r3, [r7, #0]
 8004b88:	2600      	movs	r6, #0
 8004b8a:	4630      	mov	r0, r6
 8004b8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b90:	4e2e      	ldr	r6, [pc, #184]	; (8004c4c <_malloc_r+0xe4>)
 8004b92:	f000 fbdb 	bl	800534c <__malloc_lock>
 8004b96:	6833      	ldr	r3, [r6, #0]
 8004b98:	461c      	mov	r4, r3
 8004b9a:	bb34      	cbnz	r4, 8004bea <_malloc_r+0x82>
 8004b9c:	4629      	mov	r1, r5
 8004b9e:	4638      	mov	r0, r7
 8004ba0:	f7ff ffc2 	bl	8004b28 <sbrk_aligned>
 8004ba4:	1c43      	adds	r3, r0, #1
 8004ba6:	4604      	mov	r4, r0
 8004ba8:	d14d      	bne.n	8004c46 <_malloc_r+0xde>
 8004baa:	6834      	ldr	r4, [r6, #0]
 8004bac:	4626      	mov	r6, r4
 8004bae:	2e00      	cmp	r6, #0
 8004bb0:	d140      	bne.n	8004c34 <_malloc_r+0xcc>
 8004bb2:	6823      	ldr	r3, [r4, #0]
 8004bb4:	4631      	mov	r1, r6
 8004bb6:	4638      	mov	r0, r7
 8004bb8:	eb04 0803 	add.w	r8, r4, r3
 8004bbc:	f000 f8d6 	bl	8004d6c <_sbrk_r>
 8004bc0:	4580      	cmp	r8, r0
 8004bc2:	d13a      	bne.n	8004c3a <_malloc_r+0xd2>
 8004bc4:	6821      	ldr	r1, [r4, #0]
 8004bc6:	3503      	adds	r5, #3
 8004bc8:	1a6d      	subs	r5, r5, r1
 8004bca:	f025 0503 	bic.w	r5, r5, #3
 8004bce:	3508      	adds	r5, #8
 8004bd0:	2d0c      	cmp	r5, #12
 8004bd2:	bf38      	it	cc
 8004bd4:	250c      	movcc	r5, #12
 8004bd6:	4629      	mov	r1, r5
 8004bd8:	4638      	mov	r0, r7
 8004bda:	f7ff ffa5 	bl	8004b28 <sbrk_aligned>
 8004bde:	3001      	adds	r0, #1
 8004be0:	d02b      	beq.n	8004c3a <_malloc_r+0xd2>
 8004be2:	6823      	ldr	r3, [r4, #0]
 8004be4:	442b      	add	r3, r5
 8004be6:	6023      	str	r3, [r4, #0]
 8004be8:	e00e      	b.n	8004c08 <_malloc_r+0xa0>
 8004bea:	6822      	ldr	r2, [r4, #0]
 8004bec:	1b52      	subs	r2, r2, r5
 8004bee:	d41e      	bmi.n	8004c2e <_malloc_r+0xc6>
 8004bf0:	2a0b      	cmp	r2, #11
 8004bf2:	d916      	bls.n	8004c22 <_malloc_r+0xba>
 8004bf4:	1961      	adds	r1, r4, r5
 8004bf6:	42a3      	cmp	r3, r4
 8004bf8:	6025      	str	r5, [r4, #0]
 8004bfa:	bf18      	it	ne
 8004bfc:	6059      	strne	r1, [r3, #4]
 8004bfe:	6863      	ldr	r3, [r4, #4]
 8004c00:	bf08      	it	eq
 8004c02:	6031      	streq	r1, [r6, #0]
 8004c04:	5162      	str	r2, [r4, r5]
 8004c06:	604b      	str	r3, [r1, #4]
 8004c08:	4638      	mov	r0, r7
 8004c0a:	f104 060b 	add.w	r6, r4, #11
 8004c0e:	f000 fba3 	bl	8005358 <__malloc_unlock>
 8004c12:	f026 0607 	bic.w	r6, r6, #7
 8004c16:	1d23      	adds	r3, r4, #4
 8004c18:	1af2      	subs	r2, r6, r3
 8004c1a:	d0b6      	beq.n	8004b8a <_malloc_r+0x22>
 8004c1c:	1b9b      	subs	r3, r3, r6
 8004c1e:	50a3      	str	r3, [r4, r2]
 8004c20:	e7b3      	b.n	8004b8a <_malloc_r+0x22>
 8004c22:	6862      	ldr	r2, [r4, #4]
 8004c24:	42a3      	cmp	r3, r4
 8004c26:	bf0c      	ite	eq
 8004c28:	6032      	streq	r2, [r6, #0]
 8004c2a:	605a      	strne	r2, [r3, #4]
 8004c2c:	e7ec      	b.n	8004c08 <_malloc_r+0xa0>
 8004c2e:	4623      	mov	r3, r4
 8004c30:	6864      	ldr	r4, [r4, #4]
 8004c32:	e7b2      	b.n	8004b9a <_malloc_r+0x32>
 8004c34:	4634      	mov	r4, r6
 8004c36:	6876      	ldr	r6, [r6, #4]
 8004c38:	e7b9      	b.n	8004bae <_malloc_r+0x46>
 8004c3a:	230c      	movs	r3, #12
 8004c3c:	603b      	str	r3, [r7, #0]
 8004c3e:	4638      	mov	r0, r7
 8004c40:	f000 fb8a 	bl	8005358 <__malloc_unlock>
 8004c44:	e7a1      	b.n	8004b8a <_malloc_r+0x22>
 8004c46:	6025      	str	r5, [r4, #0]
 8004c48:	e7de      	b.n	8004c08 <_malloc_r+0xa0>
 8004c4a:	bf00      	nop
 8004c4c:	20000198 	.word	0x20000198

08004c50 <iprintf>:
 8004c50:	b40f      	push	{r0, r1, r2, r3}
 8004c52:	4b0a      	ldr	r3, [pc, #40]	; (8004c7c <iprintf+0x2c>)
 8004c54:	b513      	push	{r0, r1, r4, lr}
 8004c56:	681c      	ldr	r4, [r3, #0]
 8004c58:	b124      	cbz	r4, 8004c64 <iprintf+0x14>
 8004c5a:	69a3      	ldr	r3, [r4, #24]
 8004c5c:	b913      	cbnz	r3, 8004c64 <iprintf+0x14>
 8004c5e:	4620      	mov	r0, r4
 8004c60:	f000 fa6e 	bl	8005140 <__sinit>
 8004c64:	ab05      	add	r3, sp, #20
 8004c66:	9a04      	ldr	r2, [sp, #16]
 8004c68:	68a1      	ldr	r1, [r4, #8]
 8004c6a:	9301      	str	r3, [sp, #4]
 8004c6c:	4620      	mov	r0, r4
 8004c6e:	f000 fba3 	bl	80053b8 <_vfiprintf_r>
 8004c72:	b002      	add	sp, #8
 8004c74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c78:	b004      	add	sp, #16
 8004c7a:	4770      	bx	lr
 8004c7c:	2000000c 	.word	0x2000000c

08004c80 <_puts_r>:
 8004c80:	b570      	push	{r4, r5, r6, lr}
 8004c82:	460e      	mov	r6, r1
 8004c84:	4605      	mov	r5, r0
 8004c86:	b118      	cbz	r0, 8004c90 <_puts_r+0x10>
 8004c88:	6983      	ldr	r3, [r0, #24]
 8004c8a:	b90b      	cbnz	r3, 8004c90 <_puts_r+0x10>
 8004c8c:	f000 fa58 	bl	8005140 <__sinit>
 8004c90:	69ab      	ldr	r3, [r5, #24]
 8004c92:	68ac      	ldr	r4, [r5, #8]
 8004c94:	b913      	cbnz	r3, 8004c9c <_puts_r+0x1c>
 8004c96:	4628      	mov	r0, r5
 8004c98:	f000 fa52 	bl	8005140 <__sinit>
 8004c9c:	4b2c      	ldr	r3, [pc, #176]	; (8004d50 <_puts_r+0xd0>)
 8004c9e:	429c      	cmp	r4, r3
 8004ca0:	d120      	bne.n	8004ce4 <_puts_r+0x64>
 8004ca2:	686c      	ldr	r4, [r5, #4]
 8004ca4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004ca6:	07db      	lsls	r3, r3, #31
 8004ca8:	d405      	bmi.n	8004cb6 <_puts_r+0x36>
 8004caa:	89a3      	ldrh	r3, [r4, #12]
 8004cac:	0598      	lsls	r0, r3, #22
 8004cae:	d402      	bmi.n	8004cb6 <_puts_r+0x36>
 8004cb0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004cb2:	f000 fae3 	bl	800527c <__retarget_lock_acquire_recursive>
 8004cb6:	89a3      	ldrh	r3, [r4, #12]
 8004cb8:	0719      	lsls	r1, r3, #28
 8004cba:	d51d      	bpl.n	8004cf8 <_puts_r+0x78>
 8004cbc:	6923      	ldr	r3, [r4, #16]
 8004cbe:	b1db      	cbz	r3, 8004cf8 <_puts_r+0x78>
 8004cc0:	3e01      	subs	r6, #1
 8004cc2:	68a3      	ldr	r3, [r4, #8]
 8004cc4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004cc8:	3b01      	subs	r3, #1
 8004cca:	60a3      	str	r3, [r4, #8]
 8004ccc:	bb39      	cbnz	r1, 8004d1e <_puts_r+0x9e>
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	da38      	bge.n	8004d44 <_puts_r+0xc4>
 8004cd2:	4622      	mov	r2, r4
 8004cd4:	210a      	movs	r1, #10
 8004cd6:	4628      	mov	r0, r5
 8004cd8:	f000 f858 	bl	8004d8c <__swbuf_r>
 8004cdc:	3001      	adds	r0, #1
 8004cde:	d011      	beq.n	8004d04 <_puts_r+0x84>
 8004ce0:	250a      	movs	r5, #10
 8004ce2:	e011      	b.n	8004d08 <_puts_r+0x88>
 8004ce4:	4b1b      	ldr	r3, [pc, #108]	; (8004d54 <_puts_r+0xd4>)
 8004ce6:	429c      	cmp	r4, r3
 8004ce8:	d101      	bne.n	8004cee <_puts_r+0x6e>
 8004cea:	68ac      	ldr	r4, [r5, #8]
 8004cec:	e7da      	b.n	8004ca4 <_puts_r+0x24>
 8004cee:	4b1a      	ldr	r3, [pc, #104]	; (8004d58 <_puts_r+0xd8>)
 8004cf0:	429c      	cmp	r4, r3
 8004cf2:	bf08      	it	eq
 8004cf4:	68ec      	ldreq	r4, [r5, #12]
 8004cf6:	e7d5      	b.n	8004ca4 <_puts_r+0x24>
 8004cf8:	4621      	mov	r1, r4
 8004cfa:	4628      	mov	r0, r5
 8004cfc:	f000 f898 	bl	8004e30 <__swsetup_r>
 8004d00:	2800      	cmp	r0, #0
 8004d02:	d0dd      	beq.n	8004cc0 <_puts_r+0x40>
 8004d04:	f04f 35ff 	mov.w	r5, #4294967295
 8004d08:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004d0a:	07da      	lsls	r2, r3, #31
 8004d0c:	d405      	bmi.n	8004d1a <_puts_r+0x9a>
 8004d0e:	89a3      	ldrh	r3, [r4, #12]
 8004d10:	059b      	lsls	r3, r3, #22
 8004d12:	d402      	bmi.n	8004d1a <_puts_r+0x9a>
 8004d14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004d16:	f000 fab2 	bl	800527e <__retarget_lock_release_recursive>
 8004d1a:	4628      	mov	r0, r5
 8004d1c:	bd70      	pop	{r4, r5, r6, pc}
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	da04      	bge.n	8004d2c <_puts_r+0xac>
 8004d22:	69a2      	ldr	r2, [r4, #24]
 8004d24:	429a      	cmp	r2, r3
 8004d26:	dc06      	bgt.n	8004d36 <_puts_r+0xb6>
 8004d28:	290a      	cmp	r1, #10
 8004d2a:	d004      	beq.n	8004d36 <_puts_r+0xb6>
 8004d2c:	6823      	ldr	r3, [r4, #0]
 8004d2e:	1c5a      	adds	r2, r3, #1
 8004d30:	6022      	str	r2, [r4, #0]
 8004d32:	7019      	strb	r1, [r3, #0]
 8004d34:	e7c5      	b.n	8004cc2 <_puts_r+0x42>
 8004d36:	4622      	mov	r2, r4
 8004d38:	4628      	mov	r0, r5
 8004d3a:	f000 f827 	bl	8004d8c <__swbuf_r>
 8004d3e:	3001      	adds	r0, #1
 8004d40:	d1bf      	bne.n	8004cc2 <_puts_r+0x42>
 8004d42:	e7df      	b.n	8004d04 <_puts_r+0x84>
 8004d44:	6823      	ldr	r3, [r4, #0]
 8004d46:	250a      	movs	r5, #10
 8004d48:	1c5a      	adds	r2, r3, #1
 8004d4a:	6022      	str	r2, [r4, #0]
 8004d4c:	701d      	strb	r5, [r3, #0]
 8004d4e:	e7db      	b.n	8004d08 <_puts_r+0x88>
 8004d50:	08005d28 	.word	0x08005d28
 8004d54:	08005d48 	.word	0x08005d48
 8004d58:	08005d08 	.word	0x08005d08

08004d5c <puts>:
 8004d5c:	4b02      	ldr	r3, [pc, #8]	; (8004d68 <puts+0xc>)
 8004d5e:	4601      	mov	r1, r0
 8004d60:	6818      	ldr	r0, [r3, #0]
 8004d62:	f7ff bf8d 	b.w	8004c80 <_puts_r>
 8004d66:	bf00      	nop
 8004d68:	2000000c 	.word	0x2000000c

08004d6c <_sbrk_r>:
 8004d6c:	b538      	push	{r3, r4, r5, lr}
 8004d6e:	4d06      	ldr	r5, [pc, #24]	; (8004d88 <_sbrk_r+0x1c>)
 8004d70:	2300      	movs	r3, #0
 8004d72:	4604      	mov	r4, r0
 8004d74:	4608      	mov	r0, r1
 8004d76:	602b      	str	r3, [r5, #0]
 8004d78:	f7fc f9c2 	bl	8001100 <_sbrk>
 8004d7c:	1c43      	adds	r3, r0, #1
 8004d7e:	d102      	bne.n	8004d86 <_sbrk_r+0x1a>
 8004d80:	682b      	ldr	r3, [r5, #0]
 8004d82:	b103      	cbz	r3, 8004d86 <_sbrk_r+0x1a>
 8004d84:	6023      	str	r3, [r4, #0]
 8004d86:	bd38      	pop	{r3, r4, r5, pc}
 8004d88:	200001a4 	.word	0x200001a4

08004d8c <__swbuf_r>:
 8004d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d8e:	460e      	mov	r6, r1
 8004d90:	4614      	mov	r4, r2
 8004d92:	4605      	mov	r5, r0
 8004d94:	b118      	cbz	r0, 8004d9e <__swbuf_r+0x12>
 8004d96:	6983      	ldr	r3, [r0, #24]
 8004d98:	b90b      	cbnz	r3, 8004d9e <__swbuf_r+0x12>
 8004d9a:	f000 f9d1 	bl	8005140 <__sinit>
 8004d9e:	4b21      	ldr	r3, [pc, #132]	; (8004e24 <__swbuf_r+0x98>)
 8004da0:	429c      	cmp	r4, r3
 8004da2:	d12b      	bne.n	8004dfc <__swbuf_r+0x70>
 8004da4:	686c      	ldr	r4, [r5, #4]
 8004da6:	69a3      	ldr	r3, [r4, #24]
 8004da8:	60a3      	str	r3, [r4, #8]
 8004daa:	89a3      	ldrh	r3, [r4, #12]
 8004dac:	071a      	lsls	r2, r3, #28
 8004dae:	d52f      	bpl.n	8004e10 <__swbuf_r+0x84>
 8004db0:	6923      	ldr	r3, [r4, #16]
 8004db2:	b36b      	cbz	r3, 8004e10 <__swbuf_r+0x84>
 8004db4:	6923      	ldr	r3, [r4, #16]
 8004db6:	6820      	ldr	r0, [r4, #0]
 8004db8:	1ac0      	subs	r0, r0, r3
 8004dba:	6963      	ldr	r3, [r4, #20]
 8004dbc:	b2f6      	uxtb	r6, r6
 8004dbe:	4283      	cmp	r3, r0
 8004dc0:	4637      	mov	r7, r6
 8004dc2:	dc04      	bgt.n	8004dce <__swbuf_r+0x42>
 8004dc4:	4621      	mov	r1, r4
 8004dc6:	4628      	mov	r0, r5
 8004dc8:	f000 f926 	bl	8005018 <_fflush_r>
 8004dcc:	bb30      	cbnz	r0, 8004e1c <__swbuf_r+0x90>
 8004dce:	68a3      	ldr	r3, [r4, #8]
 8004dd0:	3b01      	subs	r3, #1
 8004dd2:	60a3      	str	r3, [r4, #8]
 8004dd4:	6823      	ldr	r3, [r4, #0]
 8004dd6:	1c5a      	adds	r2, r3, #1
 8004dd8:	6022      	str	r2, [r4, #0]
 8004dda:	701e      	strb	r6, [r3, #0]
 8004ddc:	6963      	ldr	r3, [r4, #20]
 8004dde:	3001      	adds	r0, #1
 8004de0:	4283      	cmp	r3, r0
 8004de2:	d004      	beq.n	8004dee <__swbuf_r+0x62>
 8004de4:	89a3      	ldrh	r3, [r4, #12]
 8004de6:	07db      	lsls	r3, r3, #31
 8004de8:	d506      	bpl.n	8004df8 <__swbuf_r+0x6c>
 8004dea:	2e0a      	cmp	r6, #10
 8004dec:	d104      	bne.n	8004df8 <__swbuf_r+0x6c>
 8004dee:	4621      	mov	r1, r4
 8004df0:	4628      	mov	r0, r5
 8004df2:	f000 f911 	bl	8005018 <_fflush_r>
 8004df6:	b988      	cbnz	r0, 8004e1c <__swbuf_r+0x90>
 8004df8:	4638      	mov	r0, r7
 8004dfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004dfc:	4b0a      	ldr	r3, [pc, #40]	; (8004e28 <__swbuf_r+0x9c>)
 8004dfe:	429c      	cmp	r4, r3
 8004e00:	d101      	bne.n	8004e06 <__swbuf_r+0x7a>
 8004e02:	68ac      	ldr	r4, [r5, #8]
 8004e04:	e7cf      	b.n	8004da6 <__swbuf_r+0x1a>
 8004e06:	4b09      	ldr	r3, [pc, #36]	; (8004e2c <__swbuf_r+0xa0>)
 8004e08:	429c      	cmp	r4, r3
 8004e0a:	bf08      	it	eq
 8004e0c:	68ec      	ldreq	r4, [r5, #12]
 8004e0e:	e7ca      	b.n	8004da6 <__swbuf_r+0x1a>
 8004e10:	4621      	mov	r1, r4
 8004e12:	4628      	mov	r0, r5
 8004e14:	f000 f80c 	bl	8004e30 <__swsetup_r>
 8004e18:	2800      	cmp	r0, #0
 8004e1a:	d0cb      	beq.n	8004db4 <__swbuf_r+0x28>
 8004e1c:	f04f 37ff 	mov.w	r7, #4294967295
 8004e20:	e7ea      	b.n	8004df8 <__swbuf_r+0x6c>
 8004e22:	bf00      	nop
 8004e24:	08005d28 	.word	0x08005d28
 8004e28:	08005d48 	.word	0x08005d48
 8004e2c:	08005d08 	.word	0x08005d08

08004e30 <__swsetup_r>:
 8004e30:	4b32      	ldr	r3, [pc, #200]	; (8004efc <__swsetup_r+0xcc>)
 8004e32:	b570      	push	{r4, r5, r6, lr}
 8004e34:	681d      	ldr	r5, [r3, #0]
 8004e36:	4606      	mov	r6, r0
 8004e38:	460c      	mov	r4, r1
 8004e3a:	b125      	cbz	r5, 8004e46 <__swsetup_r+0x16>
 8004e3c:	69ab      	ldr	r3, [r5, #24]
 8004e3e:	b913      	cbnz	r3, 8004e46 <__swsetup_r+0x16>
 8004e40:	4628      	mov	r0, r5
 8004e42:	f000 f97d 	bl	8005140 <__sinit>
 8004e46:	4b2e      	ldr	r3, [pc, #184]	; (8004f00 <__swsetup_r+0xd0>)
 8004e48:	429c      	cmp	r4, r3
 8004e4a:	d10f      	bne.n	8004e6c <__swsetup_r+0x3c>
 8004e4c:	686c      	ldr	r4, [r5, #4]
 8004e4e:	89a3      	ldrh	r3, [r4, #12]
 8004e50:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004e54:	0719      	lsls	r1, r3, #28
 8004e56:	d42c      	bmi.n	8004eb2 <__swsetup_r+0x82>
 8004e58:	06dd      	lsls	r5, r3, #27
 8004e5a:	d411      	bmi.n	8004e80 <__swsetup_r+0x50>
 8004e5c:	2309      	movs	r3, #9
 8004e5e:	6033      	str	r3, [r6, #0]
 8004e60:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004e64:	81a3      	strh	r3, [r4, #12]
 8004e66:	f04f 30ff 	mov.w	r0, #4294967295
 8004e6a:	e03e      	b.n	8004eea <__swsetup_r+0xba>
 8004e6c:	4b25      	ldr	r3, [pc, #148]	; (8004f04 <__swsetup_r+0xd4>)
 8004e6e:	429c      	cmp	r4, r3
 8004e70:	d101      	bne.n	8004e76 <__swsetup_r+0x46>
 8004e72:	68ac      	ldr	r4, [r5, #8]
 8004e74:	e7eb      	b.n	8004e4e <__swsetup_r+0x1e>
 8004e76:	4b24      	ldr	r3, [pc, #144]	; (8004f08 <__swsetup_r+0xd8>)
 8004e78:	429c      	cmp	r4, r3
 8004e7a:	bf08      	it	eq
 8004e7c:	68ec      	ldreq	r4, [r5, #12]
 8004e7e:	e7e6      	b.n	8004e4e <__swsetup_r+0x1e>
 8004e80:	0758      	lsls	r0, r3, #29
 8004e82:	d512      	bpl.n	8004eaa <__swsetup_r+0x7a>
 8004e84:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004e86:	b141      	cbz	r1, 8004e9a <__swsetup_r+0x6a>
 8004e88:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004e8c:	4299      	cmp	r1, r3
 8004e8e:	d002      	beq.n	8004e96 <__swsetup_r+0x66>
 8004e90:	4630      	mov	r0, r6
 8004e92:	f7ff fdfd 	bl	8004a90 <_free_r>
 8004e96:	2300      	movs	r3, #0
 8004e98:	6363      	str	r3, [r4, #52]	; 0x34
 8004e9a:	89a3      	ldrh	r3, [r4, #12]
 8004e9c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004ea0:	81a3      	strh	r3, [r4, #12]
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	6063      	str	r3, [r4, #4]
 8004ea6:	6923      	ldr	r3, [r4, #16]
 8004ea8:	6023      	str	r3, [r4, #0]
 8004eaa:	89a3      	ldrh	r3, [r4, #12]
 8004eac:	f043 0308 	orr.w	r3, r3, #8
 8004eb0:	81a3      	strh	r3, [r4, #12]
 8004eb2:	6923      	ldr	r3, [r4, #16]
 8004eb4:	b94b      	cbnz	r3, 8004eca <__swsetup_r+0x9a>
 8004eb6:	89a3      	ldrh	r3, [r4, #12]
 8004eb8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004ebc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ec0:	d003      	beq.n	8004eca <__swsetup_r+0x9a>
 8004ec2:	4621      	mov	r1, r4
 8004ec4:	4630      	mov	r0, r6
 8004ec6:	f000 fa01 	bl	80052cc <__smakebuf_r>
 8004eca:	89a0      	ldrh	r0, [r4, #12]
 8004ecc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004ed0:	f010 0301 	ands.w	r3, r0, #1
 8004ed4:	d00a      	beq.n	8004eec <__swsetup_r+0xbc>
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	60a3      	str	r3, [r4, #8]
 8004eda:	6963      	ldr	r3, [r4, #20]
 8004edc:	425b      	negs	r3, r3
 8004ede:	61a3      	str	r3, [r4, #24]
 8004ee0:	6923      	ldr	r3, [r4, #16]
 8004ee2:	b943      	cbnz	r3, 8004ef6 <__swsetup_r+0xc6>
 8004ee4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004ee8:	d1ba      	bne.n	8004e60 <__swsetup_r+0x30>
 8004eea:	bd70      	pop	{r4, r5, r6, pc}
 8004eec:	0781      	lsls	r1, r0, #30
 8004eee:	bf58      	it	pl
 8004ef0:	6963      	ldrpl	r3, [r4, #20]
 8004ef2:	60a3      	str	r3, [r4, #8]
 8004ef4:	e7f4      	b.n	8004ee0 <__swsetup_r+0xb0>
 8004ef6:	2000      	movs	r0, #0
 8004ef8:	e7f7      	b.n	8004eea <__swsetup_r+0xba>
 8004efa:	bf00      	nop
 8004efc:	2000000c 	.word	0x2000000c
 8004f00:	08005d28 	.word	0x08005d28
 8004f04:	08005d48 	.word	0x08005d48
 8004f08:	08005d08 	.word	0x08005d08

08004f0c <__sflush_r>:
 8004f0c:	898a      	ldrh	r2, [r1, #12]
 8004f0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f12:	4605      	mov	r5, r0
 8004f14:	0710      	lsls	r0, r2, #28
 8004f16:	460c      	mov	r4, r1
 8004f18:	d458      	bmi.n	8004fcc <__sflush_r+0xc0>
 8004f1a:	684b      	ldr	r3, [r1, #4]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	dc05      	bgt.n	8004f2c <__sflush_r+0x20>
 8004f20:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	dc02      	bgt.n	8004f2c <__sflush_r+0x20>
 8004f26:	2000      	movs	r0, #0
 8004f28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f2c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004f2e:	2e00      	cmp	r6, #0
 8004f30:	d0f9      	beq.n	8004f26 <__sflush_r+0x1a>
 8004f32:	2300      	movs	r3, #0
 8004f34:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004f38:	682f      	ldr	r7, [r5, #0]
 8004f3a:	602b      	str	r3, [r5, #0]
 8004f3c:	d032      	beq.n	8004fa4 <__sflush_r+0x98>
 8004f3e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004f40:	89a3      	ldrh	r3, [r4, #12]
 8004f42:	075a      	lsls	r2, r3, #29
 8004f44:	d505      	bpl.n	8004f52 <__sflush_r+0x46>
 8004f46:	6863      	ldr	r3, [r4, #4]
 8004f48:	1ac0      	subs	r0, r0, r3
 8004f4a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004f4c:	b10b      	cbz	r3, 8004f52 <__sflush_r+0x46>
 8004f4e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004f50:	1ac0      	subs	r0, r0, r3
 8004f52:	2300      	movs	r3, #0
 8004f54:	4602      	mov	r2, r0
 8004f56:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004f58:	6a21      	ldr	r1, [r4, #32]
 8004f5a:	4628      	mov	r0, r5
 8004f5c:	47b0      	blx	r6
 8004f5e:	1c43      	adds	r3, r0, #1
 8004f60:	89a3      	ldrh	r3, [r4, #12]
 8004f62:	d106      	bne.n	8004f72 <__sflush_r+0x66>
 8004f64:	6829      	ldr	r1, [r5, #0]
 8004f66:	291d      	cmp	r1, #29
 8004f68:	d82c      	bhi.n	8004fc4 <__sflush_r+0xb8>
 8004f6a:	4a2a      	ldr	r2, [pc, #168]	; (8005014 <__sflush_r+0x108>)
 8004f6c:	40ca      	lsrs	r2, r1
 8004f6e:	07d6      	lsls	r6, r2, #31
 8004f70:	d528      	bpl.n	8004fc4 <__sflush_r+0xb8>
 8004f72:	2200      	movs	r2, #0
 8004f74:	6062      	str	r2, [r4, #4]
 8004f76:	04d9      	lsls	r1, r3, #19
 8004f78:	6922      	ldr	r2, [r4, #16]
 8004f7a:	6022      	str	r2, [r4, #0]
 8004f7c:	d504      	bpl.n	8004f88 <__sflush_r+0x7c>
 8004f7e:	1c42      	adds	r2, r0, #1
 8004f80:	d101      	bne.n	8004f86 <__sflush_r+0x7a>
 8004f82:	682b      	ldr	r3, [r5, #0]
 8004f84:	b903      	cbnz	r3, 8004f88 <__sflush_r+0x7c>
 8004f86:	6560      	str	r0, [r4, #84]	; 0x54
 8004f88:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004f8a:	602f      	str	r7, [r5, #0]
 8004f8c:	2900      	cmp	r1, #0
 8004f8e:	d0ca      	beq.n	8004f26 <__sflush_r+0x1a>
 8004f90:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004f94:	4299      	cmp	r1, r3
 8004f96:	d002      	beq.n	8004f9e <__sflush_r+0x92>
 8004f98:	4628      	mov	r0, r5
 8004f9a:	f7ff fd79 	bl	8004a90 <_free_r>
 8004f9e:	2000      	movs	r0, #0
 8004fa0:	6360      	str	r0, [r4, #52]	; 0x34
 8004fa2:	e7c1      	b.n	8004f28 <__sflush_r+0x1c>
 8004fa4:	6a21      	ldr	r1, [r4, #32]
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	4628      	mov	r0, r5
 8004faa:	47b0      	blx	r6
 8004fac:	1c41      	adds	r1, r0, #1
 8004fae:	d1c7      	bne.n	8004f40 <__sflush_r+0x34>
 8004fb0:	682b      	ldr	r3, [r5, #0]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d0c4      	beq.n	8004f40 <__sflush_r+0x34>
 8004fb6:	2b1d      	cmp	r3, #29
 8004fb8:	d001      	beq.n	8004fbe <__sflush_r+0xb2>
 8004fba:	2b16      	cmp	r3, #22
 8004fbc:	d101      	bne.n	8004fc2 <__sflush_r+0xb6>
 8004fbe:	602f      	str	r7, [r5, #0]
 8004fc0:	e7b1      	b.n	8004f26 <__sflush_r+0x1a>
 8004fc2:	89a3      	ldrh	r3, [r4, #12]
 8004fc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004fc8:	81a3      	strh	r3, [r4, #12]
 8004fca:	e7ad      	b.n	8004f28 <__sflush_r+0x1c>
 8004fcc:	690f      	ldr	r7, [r1, #16]
 8004fce:	2f00      	cmp	r7, #0
 8004fd0:	d0a9      	beq.n	8004f26 <__sflush_r+0x1a>
 8004fd2:	0793      	lsls	r3, r2, #30
 8004fd4:	680e      	ldr	r6, [r1, #0]
 8004fd6:	bf08      	it	eq
 8004fd8:	694b      	ldreq	r3, [r1, #20]
 8004fda:	600f      	str	r7, [r1, #0]
 8004fdc:	bf18      	it	ne
 8004fde:	2300      	movne	r3, #0
 8004fe0:	eba6 0807 	sub.w	r8, r6, r7
 8004fe4:	608b      	str	r3, [r1, #8]
 8004fe6:	f1b8 0f00 	cmp.w	r8, #0
 8004fea:	dd9c      	ble.n	8004f26 <__sflush_r+0x1a>
 8004fec:	6a21      	ldr	r1, [r4, #32]
 8004fee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004ff0:	4643      	mov	r3, r8
 8004ff2:	463a      	mov	r2, r7
 8004ff4:	4628      	mov	r0, r5
 8004ff6:	47b0      	blx	r6
 8004ff8:	2800      	cmp	r0, #0
 8004ffa:	dc06      	bgt.n	800500a <__sflush_r+0xfe>
 8004ffc:	89a3      	ldrh	r3, [r4, #12]
 8004ffe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005002:	81a3      	strh	r3, [r4, #12]
 8005004:	f04f 30ff 	mov.w	r0, #4294967295
 8005008:	e78e      	b.n	8004f28 <__sflush_r+0x1c>
 800500a:	4407      	add	r7, r0
 800500c:	eba8 0800 	sub.w	r8, r8, r0
 8005010:	e7e9      	b.n	8004fe6 <__sflush_r+0xda>
 8005012:	bf00      	nop
 8005014:	20400001 	.word	0x20400001

08005018 <_fflush_r>:
 8005018:	b538      	push	{r3, r4, r5, lr}
 800501a:	690b      	ldr	r3, [r1, #16]
 800501c:	4605      	mov	r5, r0
 800501e:	460c      	mov	r4, r1
 8005020:	b913      	cbnz	r3, 8005028 <_fflush_r+0x10>
 8005022:	2500      	movs	r5, #0
 8005024:	4628      	mov	r0, r5
 8005026:	bd38      	pop	{r3, r4, r5, pc}
 8005028:	b118      	cbz	r0, 8005032 <_fflush_r+0x1a>
 800502a:	6983      	ldr	r3, [r0, #24]
 800502c:	b90b      	cbnz	r3, 8005032 <_fflush_r+0x1a>
 800502e:	f000 f887 	bl	8005140 <__sinit>
 8005032:	4b14      	ldr	r3, [pc, #80]	; (8005084 <_fflush_r+0x6c>)
 8005034:	429c      	cmp	r4, r3
 8005036:	d11b      	bne.n	8005070 <_fflush_r+0x58>
 8005038:	686c      	ldr	r4, [r5, #4]
 800503a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d0ef      	beq.n	8005022 <_fflush_r+0xa>
 8005042:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005044:	07d0      	lsls	r0, r2, #31
 8005046:	d404      	bmi.n	8005052 <_fflush_r+0x3a>
 8005048:	0599      	lsls	r1, r3, #22
 800504a:	d402      	bmi.n	8005052 <_fflush_r+0x3a>
 800504c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800504e:	f000 f915 	bl	800527c <__retarget_lock_acquire_recursive>
 8005052:	4628      	mov	r0, r5
 8005054:	4621      	mov	r1, r4
 8005056:	f7ff ff59 	bl	8004f0c <__sflush_r>
 800505a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800505c:	07da      	lsls	r2, r3, #31
 800505e:	4605      	mov	r5, r0
 8005060:	d4e0      	bmi.n	8005024 <_fflush_r+0xc>
 8005062:	89a3      	ldrh	r3, [r4, #12]
 8005064:	059b      	lsls	r3, r3, #22
 8005066:	d4dd      	bmi.n	8005024 <_fflush_r+0xc>
 8005068:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800506a:	f000 f908 	bl	800527e <__retarget_lock_release_recursive>
 800506e:	e7d9      	b.n	8005024 <_fflush_r+0xc>
 8005070:	4b05      	ldr	r3, [pc, #20]	; (8005088 <_fflush_r+0x70>)
 8005072:	429c      	cmp	r4, r3
 8005074:	d101      	bne.n	800507a <_fflush_r+0x62>
 8005076:	68ac      	ldr	r4, [r5, #8]
 8005078:	e7df      	b.n	800503a <_fflush_r+0x22>
 800507a:	4b04      	ldr	r3, [pc, #16]	; (800508c <_fflush_r+0x74>)
 800507c:	429c      	cmp	r4, r3
 800507e:	bf08      	it	eq
 8005080:	68ec      	ldreq	r4, [r5, #12]
 8005082:	e7da      	b.n	800503a <_fflush_r+0x22>
 8005084:	08005d28 	.word	0x08005d28
 8005088:	08005d48 	.word	0x08005d48
 800508c:	08005d08 	.word	0x08005d08

08005090 <std>:
 8005090:	2300      	movs	r3, #0
 8005092:	b510      	push	{r4, lr}
 8005094:	4604      	mov	r4, r0
 8005096:	e9c0 3300 	strd	r3, r3, [r0]
 800509a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800509e:	6083      	str	r3, [r0, #8]
 80050a0:	8181      	strh	r1, [r0, #12]
 80050a2:	6643      	str	r3, [r0, #100]	; 0x64
 80050a4:	81c2      	strh	r2, [r0, #14]
 80050a6:	6183      	str	r3, [r0, #24]
 80050a8:	4619      	mov	r1, r3
 80050aa:	2208      	movs	r2, #8
 80050ac:	305c      	adds	r0, #92	; 0x5c
 80050ae:	f7ff fce7 	bl	8004a80 <memset>
 80050b2:	4b05      	ldr	r3, [pc, #20]	; (80050c8 <std+0x38>)
 80050b4:	6263      	str	r3, [r4, #36]	; 0x24
 80050b6:	4b05      	ldr	r3, [pc, #20]	; (80050cc <std+0x3c>)
 80050b8:	62a3      	str	r3, [r4, #40]	; 0x28
 80050ba:	4b05      	ldr	r3, [pc, #20]	; (80050d0 <std+0x40>)
 80050bc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80050be:	4b05      	ldr	r3, [pc, #20]	; (80050d4 <std+0x44>)
 80050c0:	6224      	str	r4, [r4, #32]
 80050c2:	6323      	str	r3, [r4, #48]	; 0x30
 80050c4:	bd10      	pop	{r4, pc}
 80050c6:	bf00      	nop
 80050c8:	08005941 	.word	0x08005941
 80050cc:	08005963 	.word	0x08005963
 80050d0:	0800599b 	.word	0x0800599b
 80050d4:	080059bf 	.word	0x080059bf

080050d8 <_cleanup_r>:
 80050d8:	4901      	ldr	r1, [pc, #4]	; (80050e0 <_cleanup_r+0x8>)
 80050da:	f000 b8af 	b.w	800523c <_fwalk_reent>
 80050de:	bf00      	nop
 80050e0:	08005019 	.word	0x08005019

080050e4 <__sfmoreglue>:
 80050e4:	b570      	push	{r4, r5, r6, lr}
 80050e6:	2268      	movs	r2, #104	; 0x68
 80050e8:	1e4d      	subs	r5, r1, #1
 80050ea:	4355      	muls	r5, r2
 80050ec:	460e      	mov	r6, r1
 80050ee:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80050f2:	f7ff fd39 	bl	8004b68 <_malloc_r>
 80050f6:	4604      	mov	r4, r0
 80050f8:	b140      	cbz	r0, 800510c <__sfmoreglue+0x28>
 80050fa:	2100      	movs	r1, #0
 80050fc:	e9c0 1600 	strd	r1, r6, [r0]
 8005100:	300c      	adds	r0, #12
 8005102:	60a0      	str	r0, [r4, #8]
 8005104:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005108:	f7ff fcba 	bl	8004a80 <memset>
 800510c:	4620      	mov	r0, r4
 800510e:	bd70      	pop	{r4, r5, r6, pc}

08005110 <__sfp_lock_acquire>:
 8005110:	4801      	ldr	r0, [pc, #4]	; (8005118 <__sfp_lock_acquire+0x8>)
 8005112:	f000 b8b3 	b.w	800527c <__retarget_lock_acquire_recursive>
 8005116:	bf00      	nop
 8005118:	200001a1 	.word	0x200001a1

0800511c <__sfp_lock_release>:
 800511c:	4801      	ldr	r0, [pc, #4]	; (8005124 <__sfp_lock_release+0x8>)
 800511e:	f000 b8ae 	b.w	800527e <__retarget_lock_release_recursive>
 8005122:	bf00      	nop
 8005124:	200001a1 	.word	0x200001a1

08005128 <__sinit_lock_acquire>:
 8005128:	4801      	ldr	r0, [pc, #4]	; (8005130 <__sinit_lock_acquire+0x8>)
 800512a:	f000 b8a7 	b.w	800527c <__retarget_lock_acquire_recursive>
 800512e:	bf00      	nop
 8005130:	200001a2 	.word	0x200001a2

08005134 <__sinit_lock_release>:
 8005134:	4801      	ldr	r0, [pc, #4]	; (800513c <__sinit_lock_release+0x8>)
 8005136:	f000 b8a2 	b.w	800527e <__retarget_lock_release_recursive>
 800513a:	bf00      	nop
 800513c:	200001a2 	.word	0x200001a2

08005140 <__sinit>:
 8005140:	b510      	push	{r4, lr}
 8005142:	4604      	mov	r4, r0
 8005144:	f7ff fff0 	bl	8005128 <__sinit_lock_acquire>
 8005148:	69a3      	ldr	r3, [r4, #24]
 800514a:	b11b      	cbz	r3, 8005154 <__sinit+0x14>
 800514c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005150:	f7ff bff0 	b.w	8005134 <__sinit_lock_release>
 8005154:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005158:	6523      	str	r3, [r4, #80]	; 0x50
 800515a:	4b13      	ldr	r3, [pc, #76]	; (80051a8 <__sinit+0x68>)
 800515c:	4a13      	ldr	r2, [pc, #76]	; (80051ac <__sinit+0x6c>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	62a2      	str	r2, [r4, #40]	; 0x28
 8005162:	42a3      	cmp	r3, r4
 8005164:	bf04      	itt	eq
 8005166:	2301      	moveq	r3, #1
 8005168:	61a3      	streq	r3, [r4, #24]
 800516a:	4620      	mov	r0, r4
 800516c:	f000 f820 	bl	80051b0 <__sfp>
 8005170:	6060      	str	r0, [r4, #4]
 8005172:	4620      	mov	r0, r4
 8005174:	f000 f81c 	bl	80051b0 <__sfp>
 8005178:	60a0      	str	r0, [r4, #8]
 800517a:	4620      	mov	r0, r4
 800517c:	f000 f818 	bl	80051b0 <__sfp>
 8005180:	2200      	movs	r2, #0
 8005182:	60e0      	str	r0, [r4, #12]
 8005184:	2104      	movs	r1, #4
 8005186:	6860      	ldr	r0, [r4, #4]
 8005188:	f7ff ff82 	bl	8005090 <std>
 800518c:	68a0      	ldr	r0, [r4, #8]
 800518e:	2201      	movs	r2, #1
 8005190:	2109      	movs	r1, #9
 8005192:	f7ff ff7d 	bl	8005090 <std>
 8005196:	68e0      	ldr	r0, [r4, #12]
 8005198:	2202      	movs	r2, #2
 800519a:	2112      	movs	r1, #18
 800519c:	f7ff ff78 	bl	8005090 <std>
 80051a0:	2301      	movs	r3, #1
 80051a2:	61a3      	str	r3, [r4, #24]
 80051a4:	e7d2      	b.n	800514c <__sinit+0xc>
 80051a6:	bf00      	nop
 80051a8:	08005d04 	.word	0x08005d04
 80051ac:	080050d9 	.word	0x080050d9

080051b0 <__sfp>:
 80051b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051b2:	4607      	mov	r7, r0
 80051b4:	f7ff ffac 	bl	8005110 <__sfp_lock_acquire>
 80051b8:	4b1e      	ldr	r3, [pc, #120]	; (8005234 <__sfp+0x84>)
 80051ba:	681e      	ldr	r6, [r3, #0]
 80051bc:	69b3      	ldr	r3, [r6, #24]
 80051be:	b913      	cbnz	r3, 80051c6 <__sfp+0x16>
 80051c0:	4630      	mov	r0, r6
 80051c2:	f7ff ffbd 	bl	8005140 <__sinit>
 80051c6:	3648      	adds	r6, #72	; 0x48
 80051c8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80051cc:	3b01      	subs	r3, #1
 80051ce:	d503      	bpl.n	80051d8 <__sfp+0x28>
 80051d0:	6833      	ldr	r3, [r6, #0]
 80051d2:	b30b      	cbz	r3, 8005218 <__sfp+0x68>
 80051d4:	6836      	ldr	r6, [r6, #0]
 80051d6:	e7f7      	b.n	80051c8 <__sfp+0x18>
 80051d8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80051dc:	b9d5      	cbnz	r5, 8005214 <__sfp+0x64>
 80051de:	4b16      	ldr	r3, [pc, #88]	; (8005238 <__sfp+0x88>)
 80051e0:	60e3      	str	r3, [r4, #12]
 80051e2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80051e6:	6665      	str	r5, [r4, #100]	; 0x64
 80051e8:	f000 f847 	bl	800527a <__retarget_lock_init_recursive>
 80051ec:	f7ff ff96 	bl	800511c <__sfp_lock_release>
 80051f0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80051f4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80051f8:	6025      	str	r5, [r4, #0]
 80051fa:	61a5      	str	r5, [r4, #24]
 80051fc:	2208      	movs	r2, #8
 80051fe:	4629      	mov	r1, r5
 8005200:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005204:	f7ff fc3c 	bl	8004a80 <memset>
 8005208:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800520c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005210:	4620      	mov	r0, r4
 8005212:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005214:	3468      	adds	r4, #104	; 0x68
 8005216:	e7d9      	b.n	80051cc <__sfp+0x1c>
 8005218:	2104      	movs	r1, #4
 800521a:	4638      	mov	r0, r7
 800521c:	f7ff ff62 	bl	80050e4 <__sfmoreglue>
 8005220:	4604      	mov	r4, r0
 8005222:	6030      	str	r0, [r6, #0]
 8005224:	2800      	cmp	r0, #0
 8005226:	d1d5      	bne.n	80051d4 <__sfp+0x24>
 8005228:	f7ff ff78 	bl	800511c <__sfp_lock_release>
 800522c:	230c      	movs	r3, #12
 800522e:	603b      	str	r3, [r7, #0]
 8005230:	e7ee      	b.n	8005210 <__sfp+0x60>
 8005232:	bf00      	nop
 8005234:	08005d04 	.word	0x08005d04
 8005238:	ffff0001 	.word	0xffff0001

0800523c <_fwalk_reent>:
 800523c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005240:	4606      	mov	r6, r0
 8005242:	4688      	mov	r8, r1
 8005244:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005248:	2700      	movs	r7, #0
 800524a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800524e:	f1b9 0901 	subs.w	r9, r9, #1
 8005252:	d505      	bpl.n	8005260 <_fwalk_reent+0x24>
 8005254:	6824      	ldr	r4, [r4, #0]
 8005256:	2c00      	cmp	r4, #0
 8005258:	d1f7      	bne.n	800524a <_fwalk_reent+0xe>
 800525a:	4638      	mov	r0, r7
 800525c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005260:	89ab      	ldrh	r3, [r5, #12]
 8005262:	2b01      	cmp	r3, #1
 8005264:	d907      	bls.n	8005276 <_fwalk_reent+0x3a>
 8005266:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800526a:	3301      	adds	r3, #1
 800526c:	d003      	beq.n	8005276 <_fwalk_reent+0x3a>
 800526e:	4629      	mov	r1, r5
 8005270:	4630      	mov	r0, r6
 8005272:	47c0      	blx	r8
 8005274:	4307      	orrs	r7, r0
 8005276:	3568      	adds	r5, #104	; 0x68
 8005278:	e7e9      	b.n	800524e <_fwalk_reent+0x12>

0800527a <__retarget_lock_init_recursive>:
 800527a:	4770      	bx	lr

0800527c <__retarget_lock_acquire_recursive>:
 800527c:	4770      	bx	lr

0800527e <__retarget_lock_release_recursive>:
 800527e:	4770      	bx	lr

08005280 <__swhatbuf_r>:
 8005280:	b570      	push	{r4, r5, r6, lr}
 8005282:	460e      	mov	r6, r1
 8005284:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005288:	2900      	cmp	r1, #0
 800528a:	b096      	sub	sp, #88	; 0x58
 800528c:	4614      	mov	r4, r2
 800528e:	461d      	mov	r5, r3
 8005290:	da08      	bge.n	80052a4 <__swhatbuf_r+0x24>
 8005292:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005296:	2200      	movs	r2, #0
 8005298:	602a      	str	r2, [r5, #0]
 800529a:	061a      	lsls	r2, r3, #24
 800529c:	d410      	bmi.n	80052c0 <__swhatbuf_r+0x40>
 800529e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80052a2:	e00e      	b.n	80052c2 <__swhatbuf_r+0x42>
 80052a4:	466a      	mov	r2, sp
 80052a6:	f000 fbb1 	bl	8005a0c <_fstat_r>
 80052aa:	2800      	cmp	r0, #0
 80052ac:	dbf1      	blt.n	8005292 <__swhatbuf_r+0x12>
 80052ae:	9a01      	ldr	r2, [sp, #4]
 80052b0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80052b4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80052b8:	425a      	negs	r2, r3
 80052ba:	415a      	adcs	r2, r3
 80052bc:	602a      	str	r2, [r5, #0]
 80052be:	e7ee      	b.n	800529e <__swhatbuf_r+0x1e>
 80052c0:	2340      	movs	r3, #64	; 0x40
 80052c2:	2000      	movs	r0, #0
 80052c4:	6023      	str	r3, [r4, #0]
 80052c6:	b016      	add	sp, #88	; 0x58
 80052c8:	bd70      	pop	{r4, r5, r6, pc}
	...

080052cc <__smakebuf_r>:
 80052cc:	898b      	ldrh	r3, [r1, #12]
 80052ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80052d0:	079d      	lsls	r5, r3, #30
 80052d2:	4606      	mov	r6, r0
 80052d4:	460c      	mov	r4, r1
 80052d6:	d507      	bpl.n	80052e8 <__smakebuf_r+0x1c>
 80052d8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80052dc:	6023      	str	r3, [r4, #0]
 80052de:	6123      	str	r3, [r4, #16]
 80052e0:	2301      	movs	r3, #1
 80052e2:	6163      	str	r3, [r4, #20]
 80052e4:	b002      	add	sp, #8
 80052e6:	bd70      	pop	{r4, r5, r6, pc}
 80052e8:	ab01      	add	r3, sp, #4
 80052ea:	466a      	mov	r2, sp
 80052ec:	f7ff ffc8 	bl	8005280 <__swhatbuf_r>
 80052f0:	9900      	ldr	r1, [sp, #0]
 80052f2:	4605      	mov	r5, r0
 80052f4:	4630      	mov	r0, r6
 80052f6:	f7ff fc37 	bl	8004b68 <_malloc_r>
 80052fa:	b948      	cbnz	r0, 8005310 <__smakebuf_r+0x44>
 80052fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005300:	059a      	lsls	r2, r3, #22
 8005302:	d4ef      	bmi.n	80052e4 <__smakebuf_r+0x18>
 8005304:	f023 0303 	bic.w	r3, r3, #3
 8005308:	f043 0302 	orr.w	r3, r3, #2
 800530c:	81a3      	strh	r3, [r4, #12]
 800530e:	e7e3      	b.n	80052d8 <__smakebuf_r+0xc>
 8005310:	4b0d      	ldr	r3, [pc, #52]	; (8005348 <__smakebuf_r+0x7c>)
 8005312:	62b3      	str	r3, [r6, #40]	; 0x28
 8005314:	89a3      	ldrh	r3, [r4, #12]
 8005316:	6020      	str	r0, [r4, #0]
 8005318:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800531c:	81a3      	strh	r3, [r4, #12]
 800531e:	9b00      	ldr	r3, [sp, #0]
 8005320:	6163      	str	r3, [r4, #20]
 8005322:	9b01      	ldr	r3, [sp, #4]
 8005324:	6120      	str	r0, [r4, #16]
 8005326:	b15b      	cbz	r3, 8005340 <__smakebuf_r+0x74>
 8005328:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800532c:	4630      	mov	r0, r6
 800532e:	f000 fb7f 	bl	8005a30 <_isatty_r>
 8005332:	b128      	cbz	r0, 8005340 <__smakebuf_r+0x74>
 8005334:	89a3      	ldrh	r3, [r4, #12]
 8005336:	f023 0303 	bic.w	r3, r3, #3
 800533a:	f043 0301 	orr.w	r3, r3, #1
 800533e:	81a3      	strh	r3, [r4, #12]
 8005340:	89a0      	ldrh	r0, [r4, #12]
 8005342:	4305      	orrs	r5, r0
 8005344:	81a5      	strh	r5, [r4, #12]
 8005346:	e7cd      	b.n	80052e4 <__smakebuf_r+0x18>
 8005348:	080050d9 	.word	0x080050d9

0800534c <__malloc_lock>:
 800534c:	4801      	ldr	r0, [pc, #4]	; (8005354 <__malloc_lock+0x8>)
 800534e:	f7ff bf95 	b.w	800527c <__retarget_lock_acquire_recursive>
 8005352:	bf00      	nop
 8005354:	200001a0 	.word	0x200001a0

08005358 <__malloc_unlock>:
 8005358:	4801      	ldr	r0, [pc, #4]	; (8005360 <__malloc_unlock+0x8>)
 800535a:	f7ff bf90 	b.w	800527e <__retarget_lock_release_recursive>
 800535e:	bf00      	nop
 8005360:	200001a0 	.word	0x200001a0

08005364 <__sfputc_r>:
 8005364:	6893      	ldr	r3, [r2, #8]
 8005366:	3b01      	subs	r3, #1
 8005368:	2b00      	cmp	r3, #0
 800536a:	b410      	push	{r4}
 800536c:	6093      	str	r3, [r2, #8]
 800536e:	da08      	bge.n	8005382 <__sfputc_r+0x1e>
 8005370:	6994      	ldr	r4, [r2, #24]
 8005372:	42a3      	cmp	r3, r4
 8005374:	db01      	blt.n	800537a <__sfputc_r+0x16>
 8005376:	290a      	cmp	r1, #10
 8005378:	d103      	bne.n	8005382 <__sfputc_r+0x1e>
 800537a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800537e:	f7ff bd05 	b.w	8004d8c <__swbuf_r>
 8005382:	6813      	ldr	r3, [r2, #0]
 8005384:	1c58      	adds	r0, r3, #1
 8005386:	6010      	str	r0, [r2, #0]
 8005388:	7019      	strb	r1, [r3, #0]
 800538a:	4608      	mov	r0, r1
 800538c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005390:	4770      	bx	lr

08005392 <__sfputs_r>:
 8005392:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005394:	4606      	mov	r6, r0
 8005396:	460f      	mov	r7, r1
 8005398:	4614      	mov	r4, r2
 800539a:	18d5      	adds	r5, r2, r3
 800539c:	42ac      	cmp	r4, r5
 800539e:	d101      	bne.n	80053a4 <__sfputs_r+0x12>
 80053a0:	2000      	movs	r0, #0
 80053a2:	e007      	b.n	80053b4 <__sfputs_r+0x22>
 80053a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80053a8:	463a      	mov	r2, r7
 80053aa:	4630      	mov	r0, r6
 80053ac:	f7ff ffda 	bl	8005364 <__sfputc_r>
 80053b0:	1c43      	adds	r3, r0, #1
 80053b2:	d1f3      	bne.n	800539c <__sfputs_r+0xa>
 80053b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080053b8 <_vfiprintf_r>:
 80053b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053bc:	460d      	mov	r5, r1
 80053be:	b09d      	sub	sp, #116	; 0x74
 80053c0:	4614      	mov	r4, r2
 80053c2:	4698      	mov	r8, r3
 80053c4:	4606      	mov	r6, r0
 80053c6:	b118      	cbz	r0, 80053d0 <_vfiprintf_r+0x18>
 80053c8:	6983      	ldr	r3, [r0, #24]
 80053ca:	b90b      	cbnz	r3, 80053d0 <_vfiprintf_r+0x18>
 80053cc:	f7ff feb8 	bl	8005140 <__sinit>
 80053d0:	4b89      	ldr	r3, [pc, #548]	; (80055f8 <_vfiprintf_r+0x240>)
 80053d2:	429d      	cmp	r5, r3
 80053d4:	d11b      	bne.n	800540e <_vfiprintf_r+0x56>
 80053d6:	6875      	ldr	r5, [r6, #4]
 80053d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80053da:	07d9      	lsls	r1, r3, #31
 80053dc:	d405      	bmi.n	80053ea <_vfiprintf_r+0x32>
 80053de:	89ab      	ldrh	r3, [r5, #12]
 80053e0:	059a      	lsls	r2, r3, #22
 80053e2:	d402      	bmi.n	80053ea <_vfiprintf_r+0x32>
 80053e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80053e6:	f7ff ff49 	bl	800527c <__retarget_lock_acquire_recursive>
 80053ea:	89ab      	ldrh	r3, [r5, #12]
 80053ec:	071b      	lsls	r3, r3, #28
 80053ee:	d501      	bpl.n	80053f4 <_vfiprintf_r+0x3c>
 80053f0:	692b      	ldr	r3, [r5, #16]
 80053f2:	b9eb      	cbnz	r3, 8005430 <_vfiprintf_r+0x78>
 80053f4:	4629      	mov	r1, r5
 80053f6:	4630      	mov	r0, r6
 80053f8:	f7ff fd1a 	bl	8004e30 <__swsetup_r>
 80053fc:	b1c0      	cbz	r0, 8005430 <_vfiprintf_r+0x78>
 80053fe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005400:	07dc      	lsls	r4, r3, #31
 8005402:	d50e      	bpl.n	8005422 <_vfiprintf_r+0x6a>
 8005404:	f04f 30ff 	mov.w	r0, #4294967295
 8005408:	b01d      	add	sp, #116	; 0x74
 800540a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800540e:	4b7b      	ldr	r3, [pc, #492]	; (80055fc <_vfiprintf_r+0x244>)
 8005410:	429d      	cmp	r5, r3
 8005412:	d101      	bne.n	8005418 <_vfiprintf_r+0x60>
 8005414:	68b5      	ldr	r5, [r6, #8]
 8005416:	e7df      	b.n	80053d8 <_vfiprintf_r+0x20>
 8005418:	4b79      	ldr	r3, [pc, #484]	; (8005600 <_vfiprintf_r+0x248>)
 800541a:	429d      	cmp	r5, r3
 800541c:	bf08      	it	eq
 800541e:	68f5      	ldreq	r5, [r6, #12]
 8005420:	e7da      	b.n	80053d8 <_vfiprintf_r+0x20>
 8005422:	89ab      	ldrh	r3, [r5, #12]
 8005424:	0598      	lsls	r0, r3, #22
 8005426:	d4ed      	bmi.n	8005404 <_vfiprintf_r+0x4c>
 8005428:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800542a:	f7ff ff28 	bl	800527e <__retarget_lock_release_recursive>
 800542e:	e7e9      	b.n	8005404 <_vfiprintf_r+0x4c>
 8005430:	2300      	movs	r3, #0
 8005432:	9309      	str	r3, [sp, #36]	; 0x24
 8005434:	2320      	movs	r3, #32
 8005436:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800543a:	f8cd 800c 	str.w	r8, [sp, #12]
 800543e:	2330      	movs	r3, #48	; 0x30
 8005440:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005604 <_vfiprintf_r+0x24c>
 8005444:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005448:	f04f 0901 	mov.w	r9, #1
 800544c:	4623      	mov	r3, r4
 800544e:	469a      	mov	sl, r3
 8005450:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005454:	b10a      	cbz	r2, 800545a <_vfiprintf_r+0xa2>
 8005456:	2a25      	cmp	r2, #37	; 0x25
 8005458:	d1f9      	bne.n	800544e <_vfiprintf_r+0x96>
 800545a:	ebba 0b04 	subs.w	fp, sl, r4
 800545e:	d00b      	beq.n	8005478 <_vfiprintf_r+0xc0>
 8005460:	465b      	mov	r3, fp
 8005462:	4622      	mov	r2, r4
 8005464:	4629      	mov	r1, r5
 8005466:	4630      	mov	r0, r6
 8005468:	f7ff ff93 	bl	8005392 <__sfputs_r>
 800546c:	3001      	adds	r0, #1
 800546e:	f000 80aa 	beq.w	80055c6 <_vfiprintf_r+0x20e>
 8005472:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005474:	445a      	add	r2, fp
 8005476:	9209      	str	r2, [sp, #36]	; 0x24
 8005478:	f89a 3000 	ldrb.w	r3, [sl]
 800547c:	2b00      	cmp	r3, #0
 800547e:	f000 80a2 	beq.w	80055c6 <_vfiprintf_r+0x20e>
 8005482:	2300      	movs	r3, #0
 8005484:	f04f 32ff 	mov.w	r2, #4294967295
 8005488:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800548c:	f10a 0a01 	add.w	sl, sl, #1
 8005490:	9304      	str	r3, [sp, #16]
 8005492:	9307      	str	r3, [sp, #28]
 8005494:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005498:	931a      	str	r3, [sp, #104]	; 0x68
 800549a:	4654      	mov	r4, sl
 800549c:	2205      	movs	r2, #5
 800549e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80054a2:	4858      	ldr	r0, [pc, #352]	; (8005604 <_vfiprintf_r+0x24c>)
 80054a4:	f7fa feb4 	bl	8000210 <memchr>
 80054a8:	9a04      	ldr	r2, [sp, #16]
 80054aa:	b9d8      	cbnz	r0, 80054e4 <_vfiprintf_r+0x12c>
 80054ac:	06d1      	lsls	r1, r2, #27
 80054ae:	bf44      	itt	mi
 80054b0:	2320      	movmi	r3, #32
 80054b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80054b6:	0713      	lsls	r3, r2, #28
 80054b8:	bf44      	itt	mi
 80054ba:	232b      	movmi	r3, #43	; 0x2b
 80054bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80054c0:	f89a 3000 	ldrb.w	r3, [sl]
 80054c4:	2b2a      	cmp	r3, #42	; 0x2a
 80054c6:	d015      	beq.n	80054f4 <_vfiprintf_r+0x13c>
 80054c8:	9a07      	ldr	r2, [sp, #28]
 80054ca:	4654      	mov	r4, sl
 80054cc:	2000      	movs	r0, #0
 80054ce:	f04f 0c0a 	mov.w	ip, #10
 80054d2:	4621      	mov	r1, r4
 80054d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80054d8:	3b30      	subs	r3, #48	; 0x30
 80054da:	2b09      	cmp	r3, #9
 80054dc:	d94e      	bls.n	800557c <_vfiprintf_r+0x1c4>
 80054de:	b1b0      	cbz	r0, 800550e <_vfiprintf_r+0x156>
 80054e0:	9207      	str	r2, [sp, #28]
 80054e2:	e014      	b.n	800550e <_vfiprintf_r+0x156>
 80054e4:	eba0 0308 	sub.w	r3, r0, r8
 80054e8:	fa09 f303 	lsl.w	r3, r9, r3
 80054ec:	4313      	orrs	r3, r2
 80054ee:	9304      	str	r3, [sp, #16]
 80054f0:	46a2      	mov	sl, r4
 80054f2:	e7d2      	b.n	800549a <_vfiprintf_r+0xe2>
 80054f4:	9b03      	ldr	r3, [sp, #12]
 80054f6:	1d19      	adds	r1, r3, #4
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	9103      	str	r1, [sp, #12]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	bfbb      	ittet	lt
 8005500:	425b      	neglt	r3, r3
 8005502:	f042 0202 	orrlt.w	r2, r2, #2
 8005506:	9307      	strge	r3, [sp, #28]
 8005508:	9307      	strlt	r3, [sp, #28]
 800550a:	bfb8      	it	lt
 800550c:	9204      	strlt	r2, [sp, #16]
 800550e:	7823      	ldrb	r3, [r4, #0]
 8005510:	2b2e      	cmp	r3, #46	; 0x2e
 8005512:	d10c      	bne.n	800552e <_vfiprintf_r+0x176>
 8005514:	7863      	ldrb	r3, [r4, #1]
 8005516:	2b2a      	cmp	r3, #42	; 0x2a
 8005518:	d135      	bne.n	8005586 <_vfiprintf_r+0x1ce>
 800551a:	9b03      	ldr	r3, [sp, #12]
 800551c:	1d1a      	adds	r2, r3, #4
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	9203      	str	r2, [sp, #12]
 8005522:	2b00      	cmp	r3, #0
 8005524:	bfb8      	it	lt
 8005526:	f04f 33ff 	movlt.w	r3, #4294967295
 800552a:	3402      	adds	r4, #2
 800552c:	9305      	str	r3, [sp, #20]
 800552e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005614 <_vfiprintf_r+0x25c>
 8005532:	7821      	ldrb	r1, [r4, #0]
 8005534:	2203      	movs	r2, #3
 8005536:	4650      	mov	r0, sl
 8005538:	f7fa fe6a 	bl	8000210 <memchr>
 800553c:	b140      	cbz	r0, 8005550 <_vfiprintf_r+0x198>
 800553e:	2340      	movs	r3, #64	; 0x40
 8005540:	eba0 000a 	sub.w	r0, r0, sl
 8005544:	fa03 f000 	lsl.w	r0, r3, r0
 8005548:	9b04      	ldr	r3, [sp, #16]
 800554a:	4303      	orrs	r3, r0
 800554c:	3401      	adds	r4, #1
 800554e:	9304      	str	r3, [sp, #16]
 8005550:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005554:	482c      	ldr	r0, [pc, #176]	; (8005608 <_vfiprintf_r+0x250>)
 8005556:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800555a:	2206      	movs	r2, #6
 800555c:	f7fa fe58 	bl	8000210 <memchr>
 8005560:	2800      	cmp	r0, #0
 8005562:	d03f      	beq.n	80055e4 <_vfiprintf_r+0x22c>
 8005564:	4b29      	ldr	r3, [pc, #164]	; (800560c <_vfiprintf_r+0x254>)
 8005566:	bb1b      	cbnz	r3, 80055b0 <_vfiprintf_r+0x1f8>
 8005568:	9b03      	ldr	r3, [sp, #12]
 800556a:	3307      	adds	r3, #7
 800556c:	f023 0307 	bic.w	r3, r3, #7
 8005570:	3308      	adds	r3, #8
 8005572:	9303      	str	r3, [sp, #12]
 8005574:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005576:	443b      	add	r3, r7
 8005578:	9309      	str	r3, [sp, #36]	; 0x24
 800557a:	e767      	b.n	800544c <_vfiprintf_r+0x94>
 800557c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005580:	460c      	mov	r4, r1
 8005582:	2001      	movs	r0, #1
 8005584:	e7a5      	b.n	80054d2 <_vfiprintf_r+0x11a>
 8005586:	2300      	movs	r3, #0
 8005588:	3401      	adds	r4, #1
 800558a:	9305      	str	r3, [sp, #20]
 800558c:	4619      	mov	r1, r3
 800558e:	f04f 0c0a 	mov.w	ip, #10
 8005592:	4620      	mov	r0, r4
 8005594:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005598:	3a30      	subs	r2, #48	; 0x30
 800559a:	2a09      	cmp	r2, #9
 800559c:	d903      	bls.n	80055a6 <_vfiprintf_r+0x1ee>
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d0c5      	beq.n	800552e <_vfiprintf_r+0x176>
 80055a2:	9105      	str	r1, [sp, #20]
 80055a4:	e7c3      	b.n	800552e <_vfiprintf_r+0x176>
 80055a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80055aa:	4604      	mov	r4, r0
 80055ac:	2301      	movs	r3, #1
 80055ae:	e7f0      	b.n	8005592 <_vfiprintf_r+0x1da>
 80055b0:	ab03      	add	r3, sp, #12
 80055b2:	9300      	str	r3, [sp, #0]
 80055b4:	462a      	mov	r2, r5
 80055b6:	4b16      	ldr	r3, [pc, #88]	; (8005610 <_vfiprintf_r+0x258>)
 80055b8:	a904      	add	r1, sp, #16
 80055ba:	4630      	mov	r0, r6
 80055bc:	f3af 8000 	nop.w
 80055c0:	4607      	mov	r7, r0
 80055c2:	1c78      	adds	r0, r7, #1
 80055c4:	d1d6      	bne.n	8005574 <_vfiprintf_r+0x1bc>
 80055c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80055c8:	07d9      	lsls	r1, r3, #31
 80055ca:	d405      	bmi.n	80055d8 <_vfiprintf_r+0x220>
 80055cc:	89ab      	ldrh	r3, [r5, #12]
 80055ce:	059a      	lsls	r2, r3, #22
 80055d0:	d402      	bmi.n	80055d8 <_vfiprintf_r+0x220>
 80055d2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80055d4:	f7ff fe53 	bl	800527e <__retarget_lock_release_recursive>
 80055d8:	89ab      	ldrh	r3, [r5, #12]
 80055da:	065b      	lsls	r3, r3, #25
 80055dc:	f53f af12 	bmi.w	8005404 <_vfiprintf_r+0x4c>
 80055e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80055e2:	e711      	b.n	8005408 <_vfiprintf_r+0x50>
 80055e4:	ab03      	add	r3, sp, #12
 80055e6:	9300      	str	r3, [sp, #0]
 80055e8:	462a      	mov	r2, r5
 80055ea:	4b09      	ldr	r3, [pc, #36]	; (8005610 <_vfiprintf_r+0x258>)
 80055ec:	a904      	add	r1, sp, #16
 80055ee:	4630      	mov	r0, r6
 80055f0:	f000 f880 	bl	80056f4 <_printf_i>
 80055f4:	e7e4      	b.n	80055c0 <_vfiprintf_r+0x208>
 80055f6:	bf00      	nop
 80055f8:	08005d28 	.word	0x08005d28
 80055fc:	08005d48 	.word	0x08005d48
 8005600:	08005d08 	.word	0x08005d08
 8005604:	08005d68 	.word	0x08005d68
 8005608:	08005d72 	.word	0x08005d72
 800560c:	00000000 	.word	0x00000000
 8005610:	08005393 	.word	0x08005393
 8005614:	08005d6e 	.word	0x08005d6e

08005618 <_printf_common>:
 8005618:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800561c:	4616      	mov	r6, r2
 800561e:	4699      	mov	r9, r3
 8005620:	688a      	ldr	r2, [r1, #8]
 8005622:	690b      	ldr	r3, [r1, #16]
 8005624:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005628:	4293      	cmp	r3, r2
 800562a:	bfb8      	it	lt
 800562c:	4613      	movlt	r3, r2
 800562e:	6033      	str	r3, [r6, #0]
 8005630:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005634:	4607      	mov	r7, r0
 8005636:	460c      	mov	r4, r1
 8005638:	b10a      	cbz	r2, 800563e <_printf_common+0x26>
 800563a:	3301      	adds	r3, #1
 800563c:	6033      	str	r3, [r6, #0]
 800563e:	6823      	ldr	r3, [r4, #0]
 8005640:	0699      	lsls	r1, r3, #26
 8005642:	bf42      	ittt	mi
 8005644:	6833      	ldrmi	r3, [r6, #0]
 8005646:	3302      	addmi	r3, #2
 8005648:	6033      	strmi	r3, [r6, #0]
 800564a:	6825      	ldr	r5, [r4, #0]
 800564c:	f015 0506 	ands.w	r5, r5, #6
 8005650:	d106      	bne.n	8005660 <_printf_common+0x48>
 8005652:	f104 0a19 	add.w	sl, r4, #25
 8005656:	68e3      	ldr	r3, [r4, #12]
 8005658:	6832      	ldr	r2, [r6, #0]
 800565a:	1a9b      	subs	r3, r3, r2
 800565c:	42ab      	cmp	r3, r5
 800565e:	dc26      	bgt.n	80056ae <_printf_common+0x96>
 8005660:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005664:	1e13      	subs	r3, r2, #0
 8005666:	6822      	ldr	r2, [r4, #0]
 8005668:	bf18      	it	ne
 800566a:	2301      	movne	r3, #1
 800566c:	0692      	lsls	r2, r2, #26
 800566e:	d42b      	bmi.n	80056c8 <_printf_common+0xb0>
 8005670:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005674:	4649      	mov	r1, r9
 8005676:	4638      	mov	r0, r7
 8005678:	47c0      	blx	r8
 800567a:	3001      	adds	r0, #1
 800567c:	d01e      	beq.n	80056bc <_printf_common+0xa4>
 800567e:	6823      	ldr	r3, [r4, #0]
 8005680:	68e5      	ldr	r5, [r4, #12]
 8005682:	6832      	ldr	r2, [r6, #0]
 8005684:	f003 0306 	and.w	r3, r3, #6
 8005688:	2b04      	cmp	r3, #4
 800568a:	bf08      	it	eq
 800568c:	1aad      	subeq	r5, r5, r2
 800568e:	68a3      	ldr	r3, [r4, #8]
 8005690:	6922      	ldr	r2, [r4, #16]
 8005692:	bf0c      	ite	eq
 8005694:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005698:	2500      	movne	r5, #0
 800569a:	4293      	cmp	r3, r2
 800569c:	bfc4      	itt	gt
 800569e:	1a9b      	subgt	r3, r3, r2
 80056a0:	18ed      	addgt	r5, r5, r3
 80056a2:	2600      	movs	r6, #0
 80056a4:	341a      	adds	r4, #26
 80056a6:	42b5      	cmp	r5, r6
 80056a8:	d11a      	bne.n	80056e0 <_printf_common+0xc8>
 80056aa:	2000      	movs	r0, #0
 80056ac:	e008      	b.n	80056c0 <_printf_common+0xa8>
 80056ae:	2301      	movs	r3, #1
 80056b0:	4652      	mov	r2, sl
 80056b2:	4649      	mov	r1, r9
 80056b4:	4638      	mov	r0, r7
 80056b6:	47c0      	blx	r8
 80056b8:	3001      	adds	r0, #1
 80056ba:	d103      	bne.n	80056c4 <_printf_common+0xac>
 80056bc:	f04f 30ff 	mov.w	r0, #4294967295
 80056c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056c4:	3501      	adds	r5, #1
 80056c6:	e7c6      	b.n	8005656 <_printf_common+0x3e>
 80056c8:	18e1      	adds	r1, r4, r3
 80056ca:	1c5a      	adds	r2, r3, #1
 80056cc:	2030      	movs	r0, #48	; 0x30
 80056ce:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80056d2:	4422      	add	r2, r4
 80056d4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80056d8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80056dc:	3302      	adds	r3, #2
 80056de:	e7c7      	b.n	8005670 <_printf_common+0x58>
 80056e0:	2301      	movs	r3, #1
 80056e2:	4622      	mov	r2, r4
 80056e4:	4649      	mov	r1, r9
 80056e6:	4638      	mov	r0, r7
 80056e8:	47c0      	blx	r8
 80056ea:	3001      	adds	r0, #1
 80056ec:	d0e6      	beq.n	80056bc <_printf_common+0xa4>
 80056ee:	3601      	adds	r6, #1
 80056f0:	e7d9      	b.n	80056a6 <_printf_common+0x8e>
	...

080056f4 <_printf_i>:
 80056f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80056f8:	7e0f      	ldrb	r7, [r1, #24]
 80056fa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80056fc:	2f78      	cmp	r7, #120	; 0x78
 80056fe:	4691      	mov	r9, r2
 8005700:	4680      	mov	r8, r0
 8005702:	460c      	mov	r4, r1
 8005704:	469a      	mov	sl, r3
 8005706:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800570a:	d807      	bhi.n	800571c <_printf_i+0x28>
 800570c:	2f62      	cmp	r7, #98	; 0x62
 800570e:	d80a      	bhi.n	8005726 <_printf_i+0x32>
 8005710:	2f00      	cmp	r7, #0
 8005712:	f000 80d8 	beq.w	80058c6 <_printf_i+0x1d2>
 8005716:	2f58      	cmp	r7, #88	; 0x58
 8005718:	f000 80a3 	beq.w	8005862 <_printf_i+0x16e>
 800571c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005720:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005724:	e03a      	b.n	800579c <_printf_i+0xa8>
 8005726:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800572a:	2b15      	cmp	r3, #21
 800572c:	d8f6      	bhi.n	800571c <_printf_i+0x28>
 800572e:	a101      	add	r1, pc, #4	; (adr r1, 8005734 <_printf_i+0x40>)
 8005730:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005734:	0800578d 	.word	0x0800578d
 8005738:	080057a1 	.word	0x080057a1
 800573c:	0800571d 	.word	0x0800571d
 8005740:	0800571d 	.word	0x0800571d
 8005744:	0800571d 	.word	0x0800571d
 8005748:	0800571d 	.word	0x0800571d
 800574c:	080057a1 	.word	0x080057a1
 8005750:	0800571d 	.word	0x0800571d
 8005754:	0800571d 	.word	0x0800571d
 8005758:	0800571d 	.word	0x0800571d
 800575c:	0800571d 	.word	0x0800571d
 8005760:	080058ad 	.word	0x080058ad
 8005764:	080057d1 	.word	0x080057d1
 8005768:	0800588f 	.word	0x0800588f
 800576c:	0800571d 	.word	0x0800571d
 8005770:	0800571d 	.word	0x0800571d
 8005774:	080058cf 	.word	0x080058cf
 8005778:	0800571d 	.word	0x0800571d
 800577c:	080057d1 	.word	0x080057d1
 8005780:	0800571d 	.word	0x0800571d
 8005784:	0800571d 	.word	0x0800571d
 8005788:	08005897 	.word	0x08005897
 800578c:	682b      	ldr	r3, [r5, #0]
 800578e:	1d1a      	adds	r2, r3, #4
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	602a      	str	r2, [r5, #0]
 8005794:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005798:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800579c:	2301      	movs	r3, #1
 800579e:	e0a3      	b.n	80058e8 <_printf_i+0x1f4>
 80057a0:	6820      	ldr	r0, [r4, #0]
 80057a2:	6829      	ldr	r1, [r5, #0]
 80057a4:	0606      	lsls	r6, r0, #24
 80057a6:	f101 0304 	add.w	r3, r1, #4
 80057aa:	d50a      	bpl.n	80057c2 <_printf_i+0xce>
 80057ac:	680e      	ldr	r6, [r1, #0]
 80057ae:	602b      	str	r3, [r5, #0]
 80057b0:	2e00      	cmp	r6, #0
 80057b2:	da03      	bge.n	80057bc <_printf_i+0xc8>
 80057b4:	232d      	movs	r3, #45	; 0x2d
 80057b6:	4276      	negs	r6, r6
 80057b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80057bc:	485e      	ldr	r0, [pc, #376]	; (8005938 <_printf_i+0x244>)
 80057be:	230a      	movs	r3, #10
 80057c0:	e019      	b.n	80057f6 <_printf_i+0x102>
 80057c2:	680e      	ldr	r6, [r1, #0]
 80057c4:	602b      	str	r3, [r5, #0]
 80057c6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80057ca:	bf18      	it	ne
 80057cc:	b236      	sxthne	r6, r6
 80057ce:	e7ef      	b.n	80057b0 <_printf_i+0xbc>
 80057d0:	682b      	ldr	r3, [r5, #0]
 80057d2:	6820      	ldr	r0, [r4, #0]
 80057d4:	1d19      	adds	r1, r3, #4
 80057d6:	6029      	str	r1, [r5, #0]
 80057d8:	0601      	lsls	r1, r0, #24
 80057da:	d501      	bpl.n	80057e0 <_printf_i+0xec>
 80057dc:	681e      	ldr	r6, [r3, #0]
 80057de:	e002      	b.n	80057e6 <_printf_i+0xf2>
 80057e0:	0646      	lsls	r6, r0, #25
 80057e2:	d5fb      	bpl.n	80057dc <_printf_i+0xe8>
 80057e4:	881e      	ldrh	r6, [r3, #0]
 80057e6:	4854      	ldr	r0, [pc, #336]	; (8005938 <_printf_i+0x244>)
 80057e8:	2f6f      	cmp	r7, #111	; 0x6f
 80057ea:	bf0c      	ite	eq
 80057ec:	2308      	moveq	r3, #8
 80057ee:	230a      	movne	r3, #10
 80057f0:	2100      	movs	r1, #0
 80057f2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80057f6:	6865      	ldr	r5, [r4, #4]
 80057f8:	60a5      	str	r5, [r4, #8]
 80057fa:	2d00      	cmp	r5, #0
 80057fc:	bfa2      	ittt	ge
 80057fe:	6821      	ldrge	r1, [r4, #0]
 8005800:	f021 0104 	bicge.w	r1, r1, #4
 8005804:	6021      	strge	r1, [r4, #0]
 8005806:	b90e      	cbnz	r6, 800580c <_printf_i+0x118>
 8005808:	2d00      	cmp	r5, #0
 800580a:	d04d      	beq.n	80058a8 <_printf_i+0x1b4>
 800580c:	4615      	mov	r5, r2
 800580e:	fbb6 f1f3 	udiv	r1, r6, r3
 8005812:	fb03 6711 	mls	r7, r3, r1, r6
 8005816:	5dc7      	ldrb	r7, [r0, r7]
 8005818:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800581c:	4637      	mov	r7, r6
 800581e:	42bb      	cmp	r3, r7
 8005820:	460e      	mov	r6, r1
 8005822:	d9f4      	bls.n	800580e <_printf_i+0x11a>
 8005824:	2b08      	cmp	r3, #8
 8005826:	d10b      	bne.n	8005840 <_printf_i+0x14c>
 8005828:	6823      	ldr	r3, [r4, #0]
 800582a:	07de      	lsls	r6, r3, #31
 800582c:	d508      	bpl.n	8005840 <_printf_i+0x14c>
 800582e:	6923      	ldr	r3, [r4, #16]
 8005830:	6861      	ldr	r1, [r4, #4]
 8005832:	4299      	cmp	r1, r3
 8005834:	bfde      	ittt	le
 8005836:	2330      	movle	r3, #48	; 0x30
 8005838:	f805 3c01 	strble.w	r3, [r5, #-1]
 800583c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005840:	1b52      	subs	r2, r2, r5
 8005842:	6122      	str	r2, [r4, #16]
 8005844:	f8cd a000 	str.w	sl, [sp]
 8005848:	464b      	mov	r3, r9
 800584a:	aa03      	add	r2, sp, #12
 800584c:	4621      	mov	r1, r4
 800584e:	4640      	mov	r0, r8
 8005850:	f7ff fee2 	bl	8005618 <_printf_common>
 8005854:	3001      	adds	r0, #1
 8005856:	d14c      	bne.n	80058f2 <_printf_i+0x1fe>
 8005858:	f04f 30ff 	mov.w	r0, #4294967295
 800585c:	b004      	add	sp, #16
 800585e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005862:	4835      	ldr	r0, [pc, #212]	; (8005938 <_printf_i+0x244>)
 8005864:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005868:	6829      	ldr	r1, [r5, #0]
 800586a:	6823      	ldr	r3, [r4, #0]
 800586c:	f851 6b04 	ldr.w	r6, [r1], #4
 8005870:	6029      	str	r1, [r5, #0]
 8005872:	061d      	lsls	r5, r3, #24
 8005874:	d514      	bpl.n	80058a0 <_printf_i+0x1ac>
 8005876:	07df      	lsls	r7, r3, #31
 8005878:	bf44      	itt	mi
 800587a:	f043 0320 	orrmi.w	r3, r3, #32
 800587e:	6023      	strmi	r3, [r4, #0]
 8005880:	b91e      	cbnz	r6, 800588a <_printf_i+0x196>
 8005882:	6823      	ldr	r3, [r4, #0]
 8005884:	f023 0320 	bic.w	r3, r3, #32
 8005888:	6023      	str	r3, [r4, #0]
 800588a:	2310      	movs	r3, #16
 800588c:	e7b0      	b.n	80057f0 <_printf_i+0xfc>
 800588e:	6823      	ldr	r3, [r4, #0]
 8005890:	f043 0320 	orr.w	r3, r3, #32
 8005894:	6023      	str	r3, [r4, #0]
 8005896:	2378      	movs	r3, #120	; 0x78
 8005898:	4828      	ldr	r0, [pc, #160]	; (800593c <_printf_i+0x248>)
 800589a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800589e:	e7e3      	b.n	8005868 <_printf_i+0x174>
 80058a0:	0659      	lsls	r1, r3, #25
 80058a2:	bf48      	it	mi
 80058a4:	b2b6      	uxthmi	r6, r6
 80058a6:	e7e6      	b.n	8005876 <_printf_i+0x182>
 80058a8:	4615      	mov	r5, r2
 80058aa:	e7bb      	b.n	8005824 <_printf_i+0x130>
 80058ac:	682b      	ldr	r3, [r5, #0]
 80058ae:	6826      	ldr	r6, [r4, #0]
 80058b0:	6961      	ldr	r1, [r4, #20]
 80058b2:	1d18      	adds	r0, r3, #4
 80058b4:	6028      	str	r0, [r5, #0]
 80058b6:	0635      	lsls	r5, r6, #24
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	d501      	bpl.n	80058c0 <_printf_i+0x1cc>
 80058bc:	6019      	str	r1, [r3, #0]
 80058be:	e002      	b.n	80058c6 <_printf_i+0x1d2>
 80058c0:	0670      	lsls	r0, r6, #25
 80058c2:	d5fb      	bpl.n	80058bc <_printf_i+0x1c8>
 80058c4:	8019      	strh	r1, [r3, #0]
 80058c6:	2300      	movs	r3, #0
 80058c8:	6123      	str	r3, [r4, #16]
 80058ca:	4615      	mov	r5, r2
 80058cc:	e7ba      	b.n	8005844 <_printf_i+0x150>
 80058ce:	682b      	ldr	r3, [r5, #0]
 80058d0:	1d1a      	adds	r2, r3, #4
 80058d2:	602a      	str	r2, [r5, #0]
 80058d4:	681d      	ldr	r5, [r3, #0]
 80058d6:	6862      	ldr	r2, [r4, #4]
 80058d8:	2100      	movs	r1, #0
 80058da:	4628      	mov	r0, r5
 80058dc:	f7fa fc98 	bl	8000210 <memchr>
 80058e0:	b108      	cbz	r0, 80058e6 <_printf_i+0x1f2>
 80058e2:	1b40      	subs	r0, r0, r5
 80058e4:	6060      	str	r0, [r4, #4]
 80058e6:	6863      	ldr	r3, [r4, #4]
 80058e8:	6123      	str	r3, [r4, #16]
 80058ea:	2300      	movs	r3, #0
 80058ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80058f0:	e7a8      	b.n	8005844 <_printf_i+0x150>
 80058f2:	6923      	ldr	r3, [r4, #16]
 80058f4:	462a      	mov	r2, r5
 80058f6:	4649      	mov	r1, r9
 80058f8:	4640      	mov	r0, r8
 80058fa:	47d0      	blx	sl
 80058fc:	3001      	adds	r0, #1
 80058fe:	d0ab      	beq.n	8005858 <_printf_i+0x164>
 8005900:	6823      	ldr	r3, [r4, #0]
 8005902:	079b      	lsls	r3, r3, #30
 8005904:	d413      	bmi.n	800592e <_printf_i+0x23a>
 8005906:	68e0      	ldr	r0, [r4, #12]
 8005908:	9b03      	ldr	r3, [sp, #12]
 800590a:	4298      	cmp	r0, r3
 800590c:	bfb8      	it	lt
 800590e:	4618      	movlt	r0, r3
 8005910:	e7a4      	b.n	800585c <_printf_i+0x168>
 8005912:	2301      	movs	r3, #1
 8005914:	4632      	mov	r2, r6
 8005916:	4649      	mov	r1, r9
 8005918:	4640      	mov	r0, r8
 800591a:	47d0      	blx	sl
 800591c:	3001      	adds	r0, #1
 800591e:	d09b      	beq.n	8005858 <_printf_i+0x164>
 8005920:	3501      	adds	r5, #1
 8005922:	68e3      	ldr	r3, [r4, #12]
 8005924:	9903      	ldr	r1, [sp, #12]
 8005926:	1a5b      	subs	r3, r3, r1
 8005928:	42ab      	cmp	r3, r5
 800592a:	dcf2      	bgt.n	8005912 <_printf_i+0x21e>
 800592c:	e7eb      	b.n	8005906 <_printf_i+0x212>
 800592e:	2500      	movs	r5, #0
 8005930:	f104 0619 	add.w	r6, r4, #25
 8005934:	e7f5      	b.n	8005922 <_printf_i+0x22e>
 8005936:	bf00      	nop
 8005938:	08005d79 	.word	0x08005d79
 800593c:	08005d8a 	.word	0x08005d8a

08005940 <__sread>:
 8005940:	b510      	push	{r4, lr}
 8005942:	460c      	mov	r4, r1
 8005944:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005948:	f000 f894 	bl	8005a74 <_read_r>
 800594c:	2800      	cmp	r0, #0
 800594e:	bfab      	itete	ge
 8005950:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005952:	89a3      	ldrhlt	r3, [r4, #12]
 8005954:	181b      	addge	r3, r3, r0
 8005956:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800595a:	bfac      	ite	ge
 800595c:	6563      	strge	r3, [r4, #84]	; 0x54
 800595e:	81a3      	strhlt	r3, [r4, #12]
 8005960:	bd10      	pop	{r4, pc}

08005962 <__swrite>:
 8005962:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005966:	461f      	mov	r7, r3
 8005968:	898b      	ldrh	r3, [r1, #12]
 800596a:	05db      	lsls	r3, r3, #23
 800596c:	4605      	mov	r5, r0
 800596e:	460c      	mov	r4, r1
 8005970:	4616      	mov	r6, r2
 8005972:	d505      	bpl.n	8005980 <__swrite+0x1e>
 8005974:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005978:	2302      	movs	r3, #2
 800597a:	2200      	movs	r2, #0
 800597c:	f000 f868 	bl	8005a50 <_lseek_r>
 8005980:	89a3      	ldrh	r3, [r4, #12]
 8005982:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005986:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800598a:	81a3      	strh	r3, [r4, #12]
 800598c:	4632      	mov	r2, r6
 800598e:	463b      	mov	r3, r7
 8005990:	4628      	mov	r0, r5
 8005992:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005996:	f000 b817 	b.w	80059c8 <_write_r>

0800599a <__sseek>:
 800599a:	b510      	push	{r4, lr}
 800599c:	460c      	mov	r4, r1
 800599e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059a2:	f000 f855 	bl	8005a50 <_lseek_r>
 80059a6:	1c43      	adds	r3, r0, #1
 80059a8:	89a3      	ldrh	r3, [r4, #12]
 80059aa:	bf15      	itete	ne
 80059ac:	6560      	strne	r0, [r4, #84]	; 0x54
 80059ae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80059b2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80059b6:	81a3      	strheq	r3, [r4, #12]
 80059b8:	bf18      	it	ne
 80059ba:	81a3      	strhne	r3, [r4, #12]
 80059bc:	bd10      	pop	{r4, pc}

080059be <__sclose>:
 80059be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059c2:	f000 b813 	b.w	80059ec <_close_r>
	...

080059c8 <_write_r>:
 80059c8:	b538      	push	{r3, r4, r5, lr}
 80059ca:	4d07      	ldr	r5, [pc, #28]	; (80059e8 <_write_r+0x20>)
 80059cc:	4604      	mov	r4, r0
 80059ce:	4608      	mov	r0, r1
 80059d0:	4611      	mov	r1, r2
 80059d2:	2200      	movs	r2, #0
 80059d4:	602a      	str	r2, [r5, #0]
 80059d6:	461a      	mov	r2, r3
 80059d8:	f7fb fb41 	bl	800105e <_write>
 80059dc:	1c43      	adds	r3, r0, #1
 80059de:	d102      	bne.n	80059e6 <_write_r+0x1e>
 80059e0:	682b      	ldr	r3, [r5, #0]
 80059e2:	b103      	cbz	r3, 80059e6 <_write_r+0x1e>
 80059e4:	6023      	str	r3, [r4, #0]
 80059e6:	bd38      	pop	{r3, r4, r5, pc}
 80059e8:	200001a4 	.word	0x200001a4

080059ec <_close_r>:
 80059ec:	b538      	push	{r3, r4, r5, lr}
 80059ee:	4d06      	ldr	r5, [pc, #24]	; (8005a08 <_close_r+0x1c>)
 80059f0:	2300      	movs	r3, #0
 80059f2:	4604      	mov	r4, r0
 80059f4:	4608      	mov	r0, r1
 80059f6:	602b      	str	r3, [r5, #0]
 80059f8:	f7fb fb4d 	bl	8001096 <_close>
 80059fc:	1c43      	adds	r3, r0, #1
 80059fe:	d102      	bne.n	8005a06 <_close_r+0x1a>
 8005a00:	682b      	ldr	r3, [r5, #0]
 8005a02:	b103      	cbz	r3, 8005a06 <_close_r+0x1a>
 8005a04:	6023      	str	r3, [r4, #0]
 8005a06:	bd38      	pop	{r3, r4, r5, pc}
 8005a08:	200001a4 	.word	0x200001a4

08005a0c <_fstat_r>:
 8005a0c:	b538      	push	{r3, r4, r5, lr}
 8005a0e:	4d07      	ldr	r5, [pc, #28]	; (8005a2c <_fstat_r+0x20>)
 8005a10:	2300      	movs	r3, #0
 8005a12:	4604      	mov	r4, r0
 8005a14:	4608      	mov	r0, r1
 8005a16:	4611      	mov	r1, r2
 8005a18:	602b      	str	r3, [r5, #0]
 8005a1a:	f7fb fb48 	bl	80010ae <_fstat>
 8005a1e:	1c43      	adds	r3, r0, #1
 8005a20:	d102      	bne.n	8005a28 <_fstat_r+0x1c>
 8005a22:	682b      	ldr	r3, [r5, #0]
 8005a24:	b103      	cbz	r3, 8005a28 <_fstat_r+0x1c>
 8005a26:	6023      	str	r3, [r4, #0]
 8005a28:	bd38      	pop	{r3, r4, r5, pc}
 8005a2a:	bf00      	nop
 8005a2c:	200001a4 	.word	0x200001a4

08005a30 <_isatty_r>:
 8005a30:	b538      	push	{r3, r4, r5, lr}
 8005a32:	4d06      	ldr	r5, [pc, #24]	; (8005a4c <_isatty_r+0x1c>)
 8005a34:	2300      	movs	r3, #0
 8005a36:	4604      	mov	r4, r0
 8005a38:	4608      	mov	r0, r1
 8005a3a:	602b      	str	r3, [r5, #0]
 8005a3c:	f7fb fb47 	bl	80010ce <_isatty>
 8005a40:	1c43      	adds	r3, r0, #1
 8005a42:	d102      	bne.n	8005a4a <_isatty_r+0x1a>
 8005a44:	682b      	ldr	r3, [r5, #0]
 8005a46:	b103      	cbz	r3, 8005a4a <_isatty_r+0x1a>
 8005a48:	6023      	str	r3, [r4, #0]
 8005a4a:	bd38      	pop	{r3, r4, r5, pc}
 8005a4c:	200001a4 	.word	0x200001a4

08005a50 <_lseek_r>:
 8005a50:	b538      	push	{r3, r4, r5, lr}
 8005a52:	4d07      	ldr	r5, [pc, #28]	; (8005a70 <_lseek_r+0x20>)
 8005a54:	4604      	mov	r4, r0
 8005a56:	4608      	mov	r0, r1
 8005a58:	4611      	mov	r1, r2
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	602a      	str	r2, [r5, #0]
 8005a5e:	461a      	mov	r2, r3
 8005a60:	f7fb fb40 	bl	80010e4 <_lseek>
 8005a64:	1c43      	adds	r3, r0, #1
 8005a66:	d102      	bne.n	8005a6e <_lseek_r+0x1e>
 8005a68:	682b      	ldr	r3, [r5, #0]
 8005a6a:	b103      	cbz	r3, 8005a6e <_lseek_r+0x1e>
 8005a6c:	6023      	str	r3, [r4, #0]
 8005a6e:	bd38      	pop	{r3, r4, r5, pc}
 8005a70:	200001a4 	.word	0x200001a4

08005a74 <_read_r>:
 8005a74:	b538      	push	{r3, r4, r5, lr}
 8005a76:	4d07      	ldr	r5, [pc, #28]	; (8005a94 <_read_r+0x20>)
 8005a78:	4604      	mov	r4, r0
 8005a7a:	4608      	mov	r0, r1
 8005a7c:	4611      	mov	r1, r2
 8005a7e:	2200      	movs	r2, #0
 8005a80:	602a      	str	r2, [r5, #0]
 8005a82:	461a      	mov	r2, r3
 8005a84:	f7fb face 	bl	8001024 <_read>
 8005a88:	1c43      	adds	r3, r0, #1
 8005a8a:	d102      	bne.n	8005a92 <_read_r+0x1e>
 8005a8c:	682b      	ldr	r3, [r5, #0]
 8005a8e:	b103      	cbz	r3, 8005a92 <_read_r+0x1e>
 8005a90:	6023      	str	r3, [r4, #0]
 8005a92:	bd38      	pop	{r3, r4, r5, pc}
 8005a94:	200001a4 	.word	0x200001a4

08005a98 <_init>:
 8005a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a9a:	bf00      	nop
 8005a9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a9e:	bc08      	pop	{r3}
 8005aa0:	469e      	mov	lr, r3
 8005aa2:	4770      	bx	lr

08005aa4 <_fini>:
 8005aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005aa6:	bf00      	nop
 8005aa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005aaa:	bc08      	pop	{r3}
 8005aac:	469e      	mov	lr, r3
 8005aae:	4770      	bx	lr
