/*
 * Automatically generated C config: don't edit
 * Small Device version: 1.0.0.0
 * Fri Jan 13 15:57:01 2023
 */
#define AUTOCONF_INCLUDED
#define CONFIG_DUOWEN_BBL 1
#define CONFIG_CONSOLE_INPUT 1
#define CONFIG_VAISRA_PMA 1
#define CONFIG_SYS_RT 1
#define CONFIG_DUOWEN_DDR_DUAL_SOC0 1
#define CONFIG_DUOWEN_APC 1
#define CONFIG_VAISRA_RAS 1
#define CONFIG_ARCH_HAS_DW_UART_FIFO_STAT 1
#define CONFIG_CPU_VAISRA 1
#define CONFIG_PRODUCT_ID 0
#define CONFIG_MEM_RESIZE 1
#define CONFIG_ARCH_HAS_SBI_PINCTRL 1
#define CONFIG_ARCH_HAS_DW_UART_SHADOW 1
#define CONFIG_CONSOLE 1
#define CONFIG_SBI_RISCV_NEXT_S 1
#define CONFIG_PRINT_VPRINTF 1
#define CONFIG_ARCH_HAS_IRQC_ACK 1
#define CONFIG_SYS_LOADER 1
#define CONFIG_DW_PLL5GHZ_TSMC12FFC_REG_ACCESS 1
#define CONFIG_PLIC_COMPLETION_EXIT 1
#define CONFIG_SBI_FDT 1
#define CONFIG_ARCH_HAS_DW_PLL5GHZ_DYNAMIC 1
#define CONFIG_ARCH_HAS_BOOT0 1
#define CONFIG_PAGE 1
#define CONFIG_ARCH_HAS_BOOT1 1
#define CONFIG_ARCH_HAS_BOOT2 1
#define CONFIG_ARCH "riscv"
#define CONFIG_CRCNTL_MUX 1
#define CONFIG_MAX_BHS 4
#define CONFIG_MAXPHYSMEM_2GB 1
#define CONFIG_BOOT_LINUX 1
#define CONFIG_DUOWEN_TMR 1
#define CONFIG_RISCV_A 1
#define CONFIG_PLIC 1
#define CONFIG_DW_GPIO 1
#define CONFIG_ARCH_HAS_SSI_FIFO 1
#define CONFIG_RISCV_D 1
#define CONFIG_DW_PLL5GHZ_TSMC12FFC_DYNAMIC 1
#define CONFIG_RISCV_F 1
#define CONFIG_SBI_NEXT_S 1
#define CONFIG_GPIO 1
#define CONFIG_DEBUG_PANIC 1
#define CONFIG_ARCH_HAS_CLINT 1
#define CONFIG_RISCV_M 1
#define CONFIG_ARCH_HAS_NOVEC 1
#define CONFIG_DUOWEN_HAS_APC_PARTIAL_GOOD 1
#define CONFIG_CPU_PMP 1
#define CONFIG_DW_UART 1
#define CONFIG_LPS_NO_LPS 1
#define CONFIG_RISCV_S 1
#define CONFIG_CPU_WMO 1
#define CONFIG_DUOWEN_FLASH_SS_8 1
#define CONFIG_ARCH_HAS_IOMMU 1
#define CONFIG_SYS_ENTR_M 1
#define CONFIG_SYS_EXIT_M 1
#define CONFIG_DW_PLL5GHZ_TSMC12FFC_GEAR 1
#define CONFIG_SBI_PAYLOAD 1
#define CONFIG_DUOWEN_DDR_512G 1
#define CONFIG_64BIT 1
#define CONFIG_ARCH_HAS_DW_UART_FIFO_MEM_USER 1
#define CONFIG_ARCH_HAS_FP 1
#define CONFIG_ARCH_HAS_APB_40 1
#define CONFIG_VENDOR_NAME "SmartCore"
#define CONFIG_ARCH_HAS_SD 1
#define CONFIG_ARCH_DUOWEN 1
#define CONFIG_DUOWEN_ASIC 1
#define CONFIG_RISCV_ATOMIC_COUNT_64 1
#define CONFIG_FDT_BUILTIN 1
#define CONFIG_ARCH_IS_ATOMIC_UNFAIR 1
#define CONFIG_RISCV_COUNTERS 1
#define CONFIG_DW_PLL5GHZ_TSMC12FFC_PRSTDUR 1
#define CONFIG_BIT_FLS8 1
#define CONFIG_CPU_SV48 1
#define CONFIG_CPU_SV39 1
#define CONFIG_STRING_STRNCMP 1
#define CONFIG_DUOWEN_GPIO 1
#define CONFIG_PRINT_SNPRINTF 1
#define CONFIG_ARCH_HAS_SBI_CLOCK 1
#define CONFIG_TICKLESS 1
#define CONFIG_CONSOLE_OUTPUT 1
#define CONFIG_DW_GPIO_MAX_PORTS 1
#define CONFIG_DUOWEN_BOOT 1
#define CONFIG_SBI_RISCV_C 1
#define CONFIG_DEBUG 1
#define CONFIG_SBI_RISCV_D 1
#define CONFIG_SBI_RISCV_F 1
#define CONFIG_MAX_VECTORS 4
#define CONFIG_DUOWEN_TLMM 1
#define CONFIG_ARCH_HAS_BOOT_LOAD 1
#define CONFIG_RISCV_SPINLOCK_TICKET 1
#define CONFIG_DUOWEN_SCSR 1
#define CONFIG_DUOWEN_UART 1
#define CONFIG_VERILOG_DATA_WIDTH 256
#define CONFIG_ARCH_HAS_THREAD 1
#define CONFIG_STRING_STRTOUL 1
#define CONFIG_CON_DW_UART 1
#define CONFIG_SBI_RISCV_S 1
#define CONFIG_ARCH_HAS_SBI_TIMER 1
#define CONFIG_ARCH_HAS_I2C 1
#define CONFIG_SBI_RISCV_U 1
#define CONFIG_CLINT 1
#define CONFIG_SPD_BUS_KHZ 60
#define CONFIG_SHUTDOWN 1
#define CONFIG_DUOWEN_LOAD_BBL 1
#define CONFIG_DW_UART_FIFO_64 1
#define CONFIG_ARCH_HAS_DW_UART_FIFO_ACCESS 1
#define CONFIG_BIT_FFS32 1
#define CONFIG_SMP_BOOT 1
#define CONFIG_BIT_FFS16 1
#define CONFIG_CC_GEN_DEBUG 1
#define CONFIG_BIT_FFS64 1
#define CONFIG_RISCV 1
#define CONFIG_BIT_FLS32 1
#define CONFIG_CPU_A 1
#define CONFIG_ARCH_HAS_TSC_CONST 1
#define CONFIG_CONSOLE_VERBOSE 1
#define CONFIG_ARCH_HAS_DW_UART_ADD_ENCODED_PARAMS 1
#define CONFIG_CPU_D 1
#define CONFIG_BIT_FLS64 1
#define CONFIG_CPU_F 1
#define CONFIG_EXPERIMENTAL 1
#define CONFIG_DUOWEN_SBL_LOAD 1
#define CONFIG_SBI_FDT_BUILTIN 1
#define CONFIG_ARCH_HAS_DDR 1
#define CONFIG_ARCH_HAS_CLK 1
#define CONFIG_DUOWEN_SBI_DUAL 1
#define CONFIG_CPU_ZIFENCEI 1
#define CONFIG_CPU_M 1
#define CONFIG_ARCH_HAS_PCI 1
#define CONFIG_DW_UART_FIFO_MEM_USER 1
#define CONFIG_DW_PLL5GHZ_TSMC12FFC_BYPASS_SYNC 1
#define CONFIG_ARCH_HAS_FDT 1
#define CONFIG_DW_PLL5GHZ_TSMC12FFC_BYPASS_TEST 1
#define CONFIG_TUNE_GENERIC 1
#define CONFIG_ARCH_HAS_NOC 1
#define CONFIG_ARCH_HAS_BITS_PER_UNIT_64 1
#define CONFIG_RISCV_64I 1
#define CONFIG_ARCH_HAS_ETH 1
#define CONFIG_MEM_MAX_REGIONS 4
#define CONFIG_LOAD_BASE 0x00000080
#define CONFIG_CPU_S 1
#define CONFIG_CONSOLE_115200 1
#define CONFIG_DUOWEN_PLL_REAL 1
#define CONFIG_CLK_MAX_DRIVERS 6
#define CONFIG_ARCH_HAS_RAS 1
#define CONFIG_PRODUCT_NAME "SmartCore DUOWEN Berkeley Bootloader (BBL)"
#define CONFIG_ARCH_HAS_TSC 1
#define CONFIG_ARCH_HAS_SPI 1
#define CONFIG_ARCH_HAS_NS16550_FIFO_64 1
#define CONFIG_CC_OPT_SPEED 1
#define CONFIG_ARCH_HAS_SMP 1
#define CONFIG_BOOT_BASE 0x00000080
#define CONFIG_SBI_BOOT_PRINTS 1
#define CONFIG_CONSOLE_PRINT_BUFFER_SIZE 1024
#define CONFIG_PRINT_VSNPRINTF 1
#define CONFIG_ARCH_HAS_SSI_SPI_1WIRE 1
#define CONFIG_CPU_COUNTERS 1
#define CONFIG_VENDOR_ID 990
#define CONFIG_SERIAL_NO 0
#define CONFIG_PRINT_PRINTF 1
#define CONFIG_STRING_STRTOULL 1
#define CONFIG_STDLIB 1
#define CONFIG_RISCV_SEE 1
#define CONFIG_UART_115200 1
#define CONFIG_CRCNTL 1
#define CONFIG_DW_PLL5GHZ_TSMC12FFC 1
#define CONFIG_REBOOT 1
#define CONFIG_DUOWEN_FLASH_DIVIDER_16 1
#define CONFIG_DUOWEN_APC_16 1
#define CONFIG_RISCV_ENTR_M 1
#define CONFIG_RISCV_EXIT_M 1
#define CONFIG_ARCH_HAS_DMAC 1
#define CONFIG_MATH_DIV32 1
#define CONFIG_CPU_ZICSR 1
#define CONFIG_MATH_MOD64 1
#define CONFIG_SBI_PAYLOAD_PATH "Image"
#define CONFIG_RISCV_PMP 1
#define CONFIG_CC_ALWAYS_INLINE 1
#define CONFIG_BFM 1
#define CONFIG_MATH_DIV64 1
#define CONFIG_UNAME_RELEASE "5.15.79.1-microsoft-standard-WSL2"
#define CONFIG_ARCH_HAS_SBI_IPI 1
#define CONFIG_RISCV_WMO 1
#define CONFIG_CLK 1
#define CONFIG_ARCH_IS_TICKLESS 1
#define CONFIG_CMODEL_MEDLOW 1
#define CONFIG_DUOWEN_UART_CON0 1
#define CONFIG_SBI 1
#define CONFIG_FDT 1
#define CONFIG_MEM 1
#define CONFIG_ARCH_HAS_DW_PLL5GHZ_TIMING 1
#define CONFIG_ARCH_HAS_DW_UART_AFCE_MODE 1
#define CONFIG_ARCH_HAS_PLIC 1
#define CONFIG_DUOWEN_PCIE_RAMP 1
#define CONFIG_CLK_MNEMONICS 1
#define CONFIG_ARCH_HAS_DW_UART_ADDITIONAL_FEATURES 1
#define CONFIG_ARCH_HAS_SSI_FRF 1
#define CONFIG_RAS 1
#define CONFIG_ARCH_HAS_GPIO 1
#define CONFIG_ARCH_HAS_IRQC 1
#define CONFIG_KERNELVERSION "1.0.0.0"
#define CONFIG_DUOWEN_SPI_FLASH 1
#define CONFIG_BOOTLOADER 1
#define CONFIG_SMP 1
#define CONFIG_XIP 1
#define CONFIG_ARCH_HAS_SSI_SPI 1
#define CONFIG_ARCH_HAS_UART 1
#define CONFIG_CPU_64G 1
#define CONFIG_ARCH_HAS_PLIC_EOI_EARLY 1
#define CONFIG_CPU_64I 1
#define CONFIG_ARCH_HAS_SSI_XFER_32 1
