INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/tst/tst.srcs/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_ctrl
INFO: [VRFC 10-311] analyzing module DDU
INFO: [VRFC 10-2458] undeclared symbol led, assumed default net type wire [F:/2019spring/codex/tst/tst.srcs/sources_1/new/lab5.v:165]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/tst/tst.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/2019spring/codex/tst/tst.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
