==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'params.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fcnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 28.06 seconds. CPU system time: 3.14 seconds. Elapsed time: 31.38 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,209 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,934 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 865 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 890 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/Memory_FCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_7' is marked as complete unroll implied by the pipeline pragma (fcnn.cpp:45:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_8' (fcnn.cpp:53:22) in function 'mnist_inference' completely with a factor of 10 (fcnn.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_21_1' (fcnn.cpp:21:22) in function 'mnist_inference' completely with a factor of 10 (fcnn.cpp:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'input' since this interface mode only supports scalar types (fcnn.cpp:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'output' since this interface mode only supports scalar types (fcnn.cpp:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.9 seconds. CPU system time: 0.82 seconds. Elapsed time: 8.06 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] fcnn.cpp:55: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.458 GB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_43_6' (fcnn.cpp:43) in function 'mnist_inference' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_45_7' (fcnn.cpp:45) in function 'mnist_inference' completely: variable loop bound.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fcnn.cpp:30:9) to (fcnn.cpp:29:26) in function 'mnist_inference'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fcnn.cpp:37:9) to (fcnn.cpp:36:30) in function 'mnist_inference'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fcnn.cpp:55:30) to (fcnn.cpp:57:1) in function 'mnist_inference'... converting 91 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.483 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_4' (fcnn.cpp:35:26) in function 'mnist_inference'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_43_6' (fcnn.cpp:43:26) in function 'mnist_inference' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_27_2' (fcnn.cpp:27:22) in function 'mnist_inference' more than one sub loop.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 784 for loop 'VITIS_LOOP_45_7' in function 'mnist_inference'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 16 for loop 'VITIS_LOOP_45_7' in function 'mnist_inference'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.494 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mnist_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mnist_inference_Pipeline_VITIS_LOOP_29_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_29_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.496 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.496 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln38) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_4_VITIS_LOOP_36_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_35_4_VITIS_LOOP_36_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.496 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.496 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mnist_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln47) to 3 in order to utilize available DSP registers.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_43_6': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.87 seconds; current allocated memory: 1.503 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.503 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mnist_inference_Pipeline_VITIS_LOOP_29_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mnist_inference_Pipeline_VITIS_LOOP_29_3' pipeline 'VITIS_LOOP_29_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mnist_inference_Pipeline_VITIS_LOOP_29_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.503 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5' pipeline 'VITIS_LOOP_35_4_VITIS_LOOP_36_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_10ns_10ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5'.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_weights_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.505 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mnist_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mnist_inference' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mnist_inference'.
INFO: [RTMG 210-278] Implementing memory 'mnist_inference_input_tile_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mnist_inference_weight_tile_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mnist_inference_sum_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.510 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.16 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.26 seconds; current allocated memory: 1.524 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.528 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for mnist_inference.
INFO: [VLOG 209-307] Generating Verilog RTL for mnist_inference.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.40 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 38.47 seconds. CPU system time: 4.29 seconds. Elapsed time: 47.32 seconds; current allocated memory: 81.875 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -rtl verilog -output fcnn_ip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file fcnn_ip.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 27.24 seconds. CPU system time: 1.93 seconds. Elapsed time: 28.26 seconds; current allocated memory: 5.449 MB.
