INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kin/Desktop/FPGA/6_clk_ip/6_clk_ip.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kin/Desktop/FPGA/6_clk_ip/6_clk_ip.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kin/Desktop/FPGA/6_clk_ip/6_clk_ip.srcs/sources_1/new/clk_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_ip
INFO: [VRFC 10-2458] undeclared symbol locked, assumed default net type wire [C:/Users/Kin/Desktop/FPGA/6_clk_ip/6_clk_ip.srcs/sources_1/new/clk_ip.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kin/Desktop/FPGA/6_clk_ip/6_clk_ip.srcs/sim_1/new/test_clk_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_clk_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kin/Desktop/FPGA/6_clk_ip/6_clk_ip.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
