<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="CACHE Peripheral"><title>esp32p4::cache - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/SourceSerif4-Regular-46f98efaafac5295.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../static.files/rustdoc-e935ef01ae1c1829.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="esp32p4" data-themes="" data-resource-suffix="" data-rustdoc-version="1.78.0-nightly (878c8a2a6 2024-02-29)" data-channel="nightly" data-search-js="search-dd67cee4cfa65049.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../static.files/storage-4c98445ec4002617.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../static.files/main-12cf3b4f4f9dc36d.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-04d5337699b92874.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button><a class="logo-container" href="../../esp32p4/index.html"><img src="https://avatars.githubusercontent.com/u/46717278" alt=""></a></nav><nav class="sidebar"><div class="sidebar-crate"><a class="logo-container" href="../../esp32p4/index.html"><img src="https://avatars.githubusercontent.com/u/46717278" alt="logo"></a><h2><a href="../../esp32p4/index.html">esp32p4</a><span class="version">0.1.0</span></h2></div><h2 class="location"><a href="#">Module cache</a></h2><div class="sidebar-elems"><section><ul class="block"><li><a href="#modules">Modules</a></li><li><a href="#structs">Structs</a></li><li><a href="#types">Type Aliases</a></li></ul></section><h2><a href="../index.html">In crate esp32p4</a></h2></div></nav><div class="sidebar-resizer"></div>
    <main><div class="width-limiter"><nav class="sub"><form class="search-form"><span></span><div id="sidebar-button" tabindex="-1"><a href="../../esp32p4/all.html" title="show sidebar"></a></div><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" tabindex="-1"><a href="../../help.html" title="help">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../static.files/wheel-7b819b6101059cd0.svg"></a></div></form></nav><section id="main-content" class="content"><div class="main-heading"><h1>Module <a href="../index.html">esp32p4</a>::<wbr><a class="mod" href="#">cache</a><button id="copy-path" title="Copy item path to clipboard"><img src="../../static.files/clipboard-7571035ce49a181d.svg" width="19" height="18" alt="Copy item path"></button></h1><span class="out-of-band"><a class="src" href="../../src/esp32p4/cache.rs.html#1-2699">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>CACHE Peripheral</p>
</div></details><h2 id="modules" class="section-header">Modules<a href="#modules" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="mod" href="clock_gate/index.html" title="mod esp32p4::cache::clock_gate">clock_gate</a></div><div class="desc docblock-short">Clock gate control register</div></li><li><div class="item-name"><a class="mod" href="date/index.html" title="mod esp32p4::cache::date">date</a></div><div class="desc docblock-short">Version control register</div></li><li><div class="item-name"><a class="mod" href="l1_bypass_cache_conf/index.html" title="mod esp32p4::cache::l1_bypass_cache_conf">l1_bypass_cache_conf</a></div><div class="desc docblock-short">Bypass Cache configure register</div></li><li><div class="item-name"><a class="mod" href="l1_cache_acs_cnt_ctrl/index.html" title="mod esp32p4::cache::l1_cache_acs_cnt_ctrl">l1_cache_acs_cnt_ctrl</a></div><div class="desc docblock-short">Cache Access Counter enable and clear register</div></li><li><div class="item-name"><a class="mod" href="l1_cache_acs_cnt_int_clr/index.html" title="mod esp32p4::cache::l1_cache_acs_cnt_int_clr">l1_cache_acs_cnt_int_clr</a></div><div class="desc docblock-short">Cache Access Counter Interrupt clear register</div></li><li><div class="item-name"><a class="mod" href="l1_cache_acs_cnt_int_ena/index.html" title="mod esp32p4::cache::l1_cache_acs_cnt_int_ena">l1_cache_acs_cnt_int_ena</a></div><div class="desc docblock-short">Cache Access Counter Interrupt enable register</div></li><li><div class="item-name"><a class="mod" href="l1_cache_acs_cnt_int_raw/index.html" title="mod esp32p4::cache::l1_cache_acs_cnt_int_raw">l1_cache_acs_cnt_int_raw</a></div><div class="desc docblock-short">Cache Access Counter Interrupt raw register</div></li><li><div class="item-name"><a class="mod" href="l1_cache_acs_cnt_int_st/index.html" title="mod esp32p4::cache::l1_cache_acs_cnt_int_st">l1_cache_acs_cnt_int_st</a></div><div class="desc docblock-short">Cache Access Counter Interrupt status register</div></li><li><div class="item-name"><a class="mod" href="l1_cache_acs_fail_ctrl/index.html" title="mod esp32p4::cache::l1_cache_acs_fail_ctrl">l1_cache_acs_fail_ctrl</a></div><div class="desc docblock-short">Cache Access Fail Configuration register</div></li><li><div class="item-name"><a class="mod" href="l1_cache_acs_fail_int_clr/index.html" title="mod esp32p4::cache::l1_cache_acs_fail_int_clr">l1_cache_acs_fail_int_clr</a></div><div class="desc docblock-short">L1-Cache Access Fail Interrupt clear register</div></li><li><div class="item-name"><a class="mod" href="l1_cache_acs_fail_int_ena/index.html" title="mod esp32p4::cache::l1_cache_acs_fail_int_ena">l1_cache_acs_fail_int_ena</a></div><div class="desc docblock-short">Cache Access Fail Interrupt enable register</div></li><li><div class="item-name"><a class="mod" href="l1_cache_acs_fail_int_raw/index.html" title="mod esp32p4::cache::l1_cache_acs_fail_int_raw">l1_cache_acs_fail_int_raw</a></div><div class="desc docblock-short">Cache Access Fail Interrupt raw register</div></li><li><div class="item-name"><a class="mod" href="l1_cache_acs_fail_int_st/index.html" title="mod esp32p4::cache::l1_cache_acs_fail_int_st">l1_cache_acs_fail_int_st</a></div><div class="desc docblock-short">Cache Access Fail Interrupt status register</div></li><li><div class="item-name"><a class="mod" href="l1_cache_atomic_conf/index.html" title="mod esp32p4::cache::l1_cache_atomic_conf">l1_cache_atomic_conf</a></div><div class="desc docblock-short">L1 Cache atomic feature configure register</div></li><li><div class="item-name"><a class="mod" href="l1_cache_autoload_buf_clr_ctrl/index.html" title="mod esp32p4::cache::l1_cache_autoload_buf_clr_ctrl">l1_cache_autoload_buf_clr_ctrl</a></div><div class="desc docblock-short">Cache Autoload buffer clear control register</div></li><li><div class="item-name"><a class="mod" href="l1_cache_data_mem_acs_conf/index.html" title="mod esp32p4::cache::l1_cache_data_mem_acs_conf">l1_cache_data_mem_acs_conf</a></div><div class="desc docblock-short">Cache data memory access configure register</div></li><li><div class="item-name"><a class="mod" href="l1_cache_data_mem_power_ctrl/index.html" title="mod esp32p4::cache::l1_cache_data_mem_power_ctrl">l1_cache_data_mem_power_ctrl</a></div><div class="desc docblock-short">Cache data memory power control register</div></li><li><div class="item-name"><a class="mod" href="l1_cache_debug_bus/index.html" title="mod esp32p4::cache::l1_cache_debug_bus">l1_cache_debug_bus</a></div><div class="desc docblock-short">Cache Tag/data memory content register</div></li><li><div class="item-name"><a class="mod" href="l1_cache_freeze_ctrl/index.html" title="mod esp32p4::cache::l1_cache_freeze_ctrl">l1_cache_freeze_ctrl</a></div><div class="desc docblock-short">Cache Freeze control register</div></li><li><div class="item-name"><a class="mod" href="l1_cache_object_ctrl/index.html" title="mod esp32p4::cache::l1_cache_object_ctrl">l1_cache_object_ctrl</a></div><div class="desc docblock-short">Cache Tag and Data memory Object control register</div></li><li><div class="item-name"><a class="mod" href="l1_cache_preload_rst_ctrl/index.html" title="mod esp32p4::cache::l1_cache_preload_rst_ctrl">l1_cache_preload_rst_ctrl</a></div><div class="desc docblock-short">Cache Preload Reset control register</div></li><li><div class="item-name"><a class="mod" href="l1_cache_sync_rst_ctrl/index.html" title="mod esp32p4::cache::l1_cache_sync_rst_ctrl">l1_cache_sync_rst_ctrl</a></div><div class="desc docblock-short">Cache Sync Reset control register</div></li><li><div class="item-name"><a class="mod" href="l1_cache_tag_mem_acs_conf/index.html" title="mod esp32p4::cache::l1_cache_tag_mem_acs_conf">l1_cache_tag_mem_acs_conf</a></div><div class="desc docblock-short">Cache tag memory access configure register</div></li><li><div class="item-name"><a class="mod" href="l1_cache_tag_mem_power_ctrl/index.html" title="mod esp32p4::cache::l1_cache_tag_mem_power_ctrl">l1_cache_tag_mem_power_ctrl</a></div><div class="desc docblock-short">Cache tag memory power control register</div></li><li><div class="item-name"><a class="mod" href="l1_cache_vaddr/index.html" title="mod esp32p4::cache::l1_cache_vaddr">l1_cache_vaddr</a></div><div class="desc docblock-short">Cache Vaddr register</div></li><li><div class="item-name"><a class="mod" href="l1_cache_way_object/index.html" title="mod esp32p4::cache::l1_cache_way_object">l1_cache_way_object</a></div><div class="desc docblock-short">Cache Tag and Data memory way register</div></li><li><div class="item-name"><a class="mod" href="l1_cache_wrap_around_ctrl/index.html" title="mod esp32p4::cache::l1_cache_wrap_around_ctrl">l1_cache_wrap_around_ctrl</a></div><div class="desc docblock-short">Cache wrap around control register</div></li><li><div class="item-name"><a class="mod" href="l1_dbus0_acs_conflict_cnt/index.html" title="mod esp32p4::cache::l1_dbus0_acs_conflict_cnt">l1_dbus0_acs_conflict_cnt</a></div><div class="desc docblock-short">L1-DCache bus0 Conflict-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l1_dbus0_acs_hit_cnt/index.html" title="mod esp32p4::cache::l1_dbus0_acs_hit_cnt">l1_dbus0_acs_hit_cnt</a></div><div class="desc docblock-short">L1-DCache bus0 Hit-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l1_dbus0_acs_miss_cnt/index.html" title="mod esp32p4::cache::l1_dbus0_acs_miss_cnt">l1_dbus0_acs_miss_cnt</a></div><div class="desc docblock-short">L1-DCache bus0 Miss-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l1_dbus0_acs_nxtlvl_rd_cnt/index.html" title="mod esp32p4::cache::l1_dbus0_acs_nxtlvl_rd_cnt">l1_dbus0_acs_nxtlvl_rd_cnt</a></div><div class="desc docblock-short">L1-DCache bus0 Next-Level-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l1_dbus0_acs_nxtlvl_wr_cnt/index.html" title="mod esp32p4::cache::l1_dbus0_acs_nxtlvl_wr_cnt">l1_dbus0_acs_nxtlvl_wr_cnt</a></div><div class="desc docblock-short">L1-DCache bus0 WB-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l1_dbus1_acs_conflict_cnt/index.html" title="mod esp32p4::cache::l1_dbus1_acs_conflict_cnt">l1_dbus1_acs_conflict_cnt</a></div><div class="desc docblock-short">L1-DCache bus1 Conflict-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l1_dbus1_acs_hit_cnt/index.html" title="mod esp32p4::cache::l1_dbus1_acs_hit_cnt">l1_dbus1_acs_hit_cnt</a></div><div class="desc docblock-short">L1-DCache bus1 Hit-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l1_dbus1_acs_miss_cnt/index.html" title="mod esp32p4::cache::l1_dbus1_acs_miss_cnt">l1_dbus1_acs_miss_cnt</a></div><div class="desc docblock-short">L1-DCache bus1 Miss-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l1_dbus1_acs_nxtlvl_rd_cnt/index.html" title="mod esp32p4::cache::l1_dbus1_acs_nxtlvl_rd_cnt">l1_dbus1_acs_nxtlvl_rd_cnt</a></div><div class="desc docblock-short">L1-DCache bus1 Next-Level-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l1_dbus1_acs_nxtlvl_wr_cnt/index.html" title="mod esp32p4::cache::l1_dbus1_acs_nxtlvl_wr_cnt">l1_dbus1_acs_nxtlvl_wr_cnt</a></div><div class="desc docblock-short">L1-DCache bus1 WB-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l1_dbus2_acs_conflict_cnt/index.html" title="mod esp32p4::cache::l1_dbus2_acs_conflict_cnt">l1_dbus2_acs_conflict_cnt</a></div><div class="desc docblock-short">L1-DCache bus2 Conflict-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l1_dbus2_acs_hit_cnt/index.html" title="mod esp32p4::cache::l1_dbus2_acs_hit_cnt">l1_dbus2_acs_hit_cnt</a></div><div class="desc docblock-short">L1-DCache bus2 Hit-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l1_dbus2_acs_miss_cnt/index.html" title="mod esp32p4::cache::l1_dbus2_acs_miss_cnt">l1_dbus2_acs_miss_cnt</a></div><div class="desc docblock-short">L1-DCache bus2 Miss-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l1_dbus2_acs_nxtlvl_rd_cnt/index.html" title="mod esp32p4::cache::l1_dbus2_acs_nxtlvl_rd_cnt">l1_dbus2_acs_nxtlvl_rd_cnt</a></div><div class="desc docblock-short">L1-DCache bus2 Next-Level-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l1_dbus2_acs_nxtlvl_wr_cnt/index.html" title="mod esp32p4::cache::l1_dbus2_acs_nxtlvl_wr_cnt">l1_dbus2_acs_nxtlvl_wr_cnt</a></div><div class="desc docblock-short">L1-DCache bus2 WB-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l1_dbus3_acs_conflict_cnt/index.html" title="mod esp32p4::cache::l1_dbus3_acs_conflict_cnt">l1_dbus3_acs_conflict_cnt</a></div><div class="desc docblock-short">L1-DCache bus3 Conflict-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l1_dbus3_acs_hit_cnt/index.html" title="mod esp32p4::cache::l1_dbus3_acs_hit_cnt">l1_dbus3_acs_hit_cnt</a></div><div class="desc docblock-short">L1-DCache bus3 Hit-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l1_dbus3_acs_miss_cnt/index.html" title="mod esp32p4::cache::l1_dbus3_acs_miss_cnt">l1_dbus3_acs_miss_cnt</a></div><div class="desc docblock-short">L1-DCache bus3 Miss-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l1_dbus3_acs_nxtlvl_rd_cnt/index.html" title="mod esp32p4::cache::l1_dbus3_acs_nxtlvl_rd_cnt">l1_dbus3_acs_nxtlvl_rd_cnt</a></div><div class="desc docblock-short">L1-DCache bus3 Next-Level-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l1_dbus3_acs_nxtlvl_wr_cnt/index.html" title="mod esp32p4::cache::l1_dbus3_acs_nxtlvl_wr_cnt">l1_dbus3_acs_nxtlvl_wr_cnt</a></div><div class="desc docblock-short">L1-DCache bus3 WB-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l1_dcache_acs_fail_addr/index.html" title="mod esp32p4::cache::l1_dcache_acs_fail_addr">l1_dcache_acs_fail_addr</a></div><div class="desc docblock-short">L1-DCache Access Fail Address information register</div></li><li><div class="item-name"><a class="mod" href="l1_dcache_acs_fail_id_attr/index.html" title="mod esp32p4::cache::l1_dcache_acs_fail_id_attr">l1_dcache_acs_fail_id_attr</a></div><div class="desc docblock-short">L1-DCache Access Fail ID/attribution information register</div></li><li><div class="item-name"><a class="mod" href="l1_dcache_autoload_ctrl/index.html" title="mod esp32p4::cache::l1_dcache_autoload_ctrl">l1_dcache_autoload_ctrl</a></div><div class="desc docblock-short">L1 data Cache autoload-operation control register</div></li><li><div class="item-name"><a class="mod" href="l1_dcache_autoload_sct0_addr/index.html" title="mod esp32p4::cache::l1_dcache_autoload_sct0_addr">l1_dcache_autoload_sct0_addr</a></div><div class="desc docblock-short">L1 data Cache autoload section 0 address configure register</div></li><li><div class="item-name"><a class="mod" href="l1_dcache_autoload_sct0_size/index.html" title="mod esp32p4::cache::l1_dcache_autoload_sct0_size">l1_dcache_autoload_sct0_size</a></div><div class="desc docblock-short">L1 data Cache autoload section 0 size configure register</div></li><li><div class="item-name"><a class="mod" href="l1_dcache_autoload_sct1_addr/index.html" title="mod esp32p4::cache::l1_dcache_autoload_sct1_addr">l1_dcache_autoload_sct1_addr</a></div><div class="desc docblock-short">L1 data Cache autoload section 1 address configure register</div></li><li><div class="item-name"><a class="mod" href="l1_dcache_autoload_sct1_size/index.html" title="mod esp32p4::cache::l1_dcache_autoload_sct1_size">l1_dcache_autoload_sct1_size</a></div><div class="desc docblock-short">L1 data Cache autoload section 1 size configure register</div></li><li><div class="item-name"><a class="mod" href="l1_dcache_autoload_sct2_addr/index.html" title="mod esp32p4::cache::l1_dcache_autoload_sct2_addr">l1_dcache_autoload_sct2_addr</a></div><div class="desc docblock-short">L1 data Cache autoload section 2 address configure register</div></li><li><div class="item-name"><a class="mod" href="l1_dcache_autoload_sct2_size/index.html" title="mod esp32p4::cache::l1_dcache_autoload_sct2_size">l1_dcache_autoload_sct2_size</a></div><div class="desc docblock-short">L1 data Cache autoload section 2 size configure register</div></li><li><div class="item-name"><a class="mod" href="l1_dcache_autoload_sct3_addr/index.html" title="mod esp32p4::cache::l1_dcache_autoload_sct3_addr">l1_dcache_autoload_sct3_addr</a></div><div class="desc docblock-short">L1 data Cache autoload section 1 address configure register</div></li><li><div class="item-name"><a class="mod" href="l1_dcache_autoload_sct3_size/index.html" title="mod esp32p4::cache::l1_dcache_autoload_sct3_size">l1_dcache_autoload_sct3_size</a></div><div class="desc docblock-short">L1 data Cache autoload section 1 size configure register</div></li><li><div class="item-name"><a class="mod" href="l1_dcache_blocksize_conf/index.html" title="mod esp32p4::cache::l1_dcache_blocksize_conf">l1_dcache_blocksize_conf</a></div><div class="desc docblock-short">L1 data Cache BlockSize mode configure register</div></li><li><div class="item-name"><a class="mod" href="l1_dcache_cachesize_conf/index.html" title="mod esp32p4::cache::l1_dcache_cachesize_conf">l1_dcache_cachesize_conf</a></div><div class="desc docblock-short">L1 data Cache CacheSize mode configure register</div></li><li><div class="item-name"><a class="mod" href="l1_dcache_ctrl/index.html" title="mod esp32p4::cache::l1_dcache_ctrl">l1_dcache_ctrl</a></div><div class="desc docblock-short">L1 data Cache(L1-DCache) control register</div></li><li><div class="item-name"><a class="mod" href="l1_dcache_preload_addr/index.html" title="mod esp32p4::cache::l1_dcache_preload_addr">l1_dcache_preload_addr</a></div><div class="desc docblock-short">L1 data Cache preload address configure register</div></li><li><div class="item-name"><a class="mod" href="l1_dcache_preload_ctrl/index.html" title="mod esp32p4::cache::l1_dcache_preload_ctrl">l1_dcache_preload_ctrl</a></div><div class="desc docblock-short">L1 data Cache preload-operation control register</div></li><li><div class="item-name"><a class="mod" href="l1_dcache_preload_size/index.html" title="mod esp32p4::cache::l1_dcache_preload_size">l1_dcache_preload_size</a></div><div class="desc docblock-short">L1 data Cache preload size configure register</div></li><li><div class="item-name"><a class="mod" href="l1_dcache_prelock_conf/index.html" title="mod esp32p4::cache::l1_dcache_prelock_conf">l1_dcache_prelock_conf</a></div><div class="desc docblock-short">L1 data Cache prelock configure register</div></li><li><div class="item-name"><a class="mod" href="l1_dcache_prelock_sct0_addr/index.html" title="mod esp32p4::cache::l1_dcache_prelock_sct0_addr">l1_dcache_prelock_sct0_addr</a></div><div class="desc docblock-short">L1 data Cache prelock section0 address configure register</div></li><li><div class="item-name"><a class="mod" href="l1_dcache_prelock_sct1_addr/index.html" title="mod esp32p4::cache::l1_dcache_prelock_sct1_addr">l1_dcache_prelock_sct1_addr</a></div><div class="desc docblock-short">L1 data Cache prelock section1 address configure register</div></li><li><div class="item-name"><a class="mod" href="l1_dcache_prelock_sct_size/index.html" title="mod esp32p4::cache::l1_dcache_prelock_sct_size">l1_dcache_prelock_sct_size</a></div><div class="desc docblock-short">L1 data Cache prelock section size configure register</div></li><li><div class="item-name"><a class="mod" href="l1_ibus0_acs_conflict_cnt/index.html" title="mod esp32p4::cache::l1_ibus0_acs_conflict_cnt">l1_ibus0_acs_conflict_cnt</a></div><div class="desc docblock-short">L1-ICache bus0 Conflict-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l1_ibus0_acs_hit_cnt/index.html" title="mod esp32p4::cache::l1_ibus0_acs_hit_cnt">l1_ibus0_acs_hit_cnt</a></div><div class="desc docblock-short">L1-ICache bus0 Hit-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l1_ibus0_acs_miss_cnt/index.html" title="mod esp32p4::cache::l1_ibus0_acs_miss_cnt">l1_ibus0_acs_miss_cnt</a></div><div class="desc docblock-short">L1-ICache bus0 Miss-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l1_ibus0_acs_nxtlvl_rd_cnt/index.html" title="mod esp32p4::cache::l1_ibus0_acs_nxtlvl_rd_cnt">l1_ibus0_acs_nxtlvl_rd_cnt</a></div><div class="desc docblock-short">L1-ICache bus0 Next-Level-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l1_ibus1_acs_conflict_cnt/index.html" title="mod esp32p4::cache::l1_ibus1_acs_conflict_cnt">l1_ibus1_acs_conflict_cnt</a></div><div class="desc docblock-short">L1-ICache bus1 Conflict-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l1_ibus1_acs_hit_cnt/index.html" title="mod esp32p4::cache::l1_ibus1_acs_hit_cnt">l1_ibus1_acs_hit_cnt</a></div><div class="desc docblock-short">L1-ICache bus1 Hit-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l1_ibus1_acs_miss_cnt/index.html" title="mod esp32p4::cache::l1_ibus1_acs_miss_cnt">l1_ibus1_acs_miss_cnt</a></div><div class="desc docblock-short">L1-ICache bus1 Miss-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l1_ibus1_acs_nxtlvl_rd_cnt/index.html" title="mod esp32p4::cache::l1_ibus1_acs_nxtlvl_rd_cnt">l1_ibus1_acs_nxtlvl_rd_cnt</a></div><div class="desc docblock-short">L1-ICache bus1 Next-Level-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l1_ibus2_acs_conflict_cnt/index.html" title="mod esp32p4::cache::l1_ibus2_acs_conflict_cnt">l1_ibus2_acs_conflict_cnt</a></div><div class="desc docblock-short">L1-ICache bus2 Conflict-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l1_ibus2_acs_hit_cnt/index.html" title="mod esp32p4::cache::l1_ibus2_acs_hit_cnt">l1_ibus2_acs_hit_cnt</a></div><div class="desc docblock-short">L1-ICache bus2 Hit-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l1_ibus2_acs_miss_cnt/index.html" title="mod esp32p4::cache::l1_ibus2_acs_miss_cnt">l1_ibus2_acs_miss_cnt</a></div><div class="desc docblock-short">L1-ICache bus2 Miss-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l1_ibus2_acs_nxtlvl_rd_cnt/index.html" title="mod esp32p4::cache::l1_ibus2_acs_nxtlvl_rd_cnt">l1_ibus2_acs_nxtlvl_rd_cnt</a></div><div class="desc docblock-short">L1-ICache bus2 Next-Level-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l1_ibus3_acs_conflict_cnt/index.html" title="mod esp32p4::cache::l1_ibus3_acs_conflict_cnt">l1_ibus3_acs_conflict_cnt</a></div><div class="desc docblock-short">L1-ICache bus3 Conflict-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l1_ibus3_acs_hit_cnt/index.html" title="mod esp32p4::cache::l1_ibus3_acs_hit_cnt">l1_ibus3_acs_hit_cnt</a></div><div class="desc docblock-short">L1-ICache bus3 Hit-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l1_ibus3_acs_miss_cnt/index.html" title="mod esp32p4::cache::l1_ibus3_acs_miss_cnt">l1_ibus3_acs_miss_cnt</a></div><div class="desc docblock-short">L1-ICache bus3 Miss-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l1_ibus3_acs_nxtlvl_rd_cnt/index.html" title="mod esp32p4::cache::l1_ibus3_acs_nxtlvl_rd_cnt">l1_ibus3_acs_nxtlvl_rd_cnt</a></div><div class="desc docblock-short">L1-ICache bus3 Next-Level-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l1_icache0_acs_fail_addr/index.html" title="mod esp32p4::cache::l1_icache0_acs_fail_addr">l1_icache0_acs_fail_addr</a></div><div class="desc docblock-short">L1-ICache0 Access Fail Address information register</div></li><li><div class="item-name"><a class="mod" href="l1_icache0_acs_fail_id_attr/index.html" title="mod esp32p4::cache::l1_icache0_acs_fail_id_attr">l1_icache0_acs_fail_id_attr</a></div><div class="desc docblock-short">L1-ICache0 Access Fail ID/attribution information register</div></li><li><div class="item-name"><a class="mod" href="l1_icache0_autoload_ctrl/index.html" title="mod esp32p4::cache::l1_icache0_autoload_ctrl">l1_icache0_autoload_ctrl</a></div><div class="desc docblock-short">L1 instruction Cache 0 autoload-operation control register</div></li><li><div class="item-name"><a class="mod" href="l1_icache0_autoload_sct0_addr/index.html" title="mod esp32p4::cache::l1_icache0_autoload_sct0_addr">l1_icache0_autoload_sct0_addr</a></div><div class="desc docblock-short">L1 instruction Cache 0 autoload section 0 address configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache0_autoload_sct0_size/index.html" title="mod esp32p4::cache::l1_icache0_autoload_sct0_size">l1_icache0_autoload_sct0_size</a></div><div class="desc docblock-short">L1 instruction Cache 0 autoload section 0 size configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache0_autoload_sct1_addr/index.html" title="mod esp32p4::cache::l1_icache0_autoload_sct1_addr">l1_icache0_autoload_sct1_addr</a></div><div class="desc docblock-short">L1 instruction Cache 0 autoload section 1 address configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache0_autoload_sct1_size/index.html" title="mod esp32p4::cache::l1_icache0_autoload_sct1_size">l1_icache0_autoload_sct1_size</a></div><div class="desc docblock-short">L1 instruction Cache 0 autoload section 1 size configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache0_preload_addr/index.html" title="mod esp32p4::cache::l1_icache0_preload_addr">l1_icache0_preload_addr</a></div><div class="desc docblock-short">L1 instruction Cache 0 preload address configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache0_preload_ctrl/index.html" title="mod esp32p4::cache::l1_icache0_preload_ctrl">l1_icache0_preload_ctrl</a></div><div class="desc docblock-short">L1 instruction Cache 0 preload-operation control register</div></li><li><div class="item-name"><a class="mod" href="l1_icache0_preload_size/index.html" title="mod esp32p4::cache::l1_icache0_preload_size">l1_icache0_preload_size</a></div><div class="desc docblock-short">L1 instruction Cache 0 preload size configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache0_prelock_conf/index.html" title="mod esp32p4::cache::l1_icache0_prelock_conf">l1_icache0_prelock_conf</a></div><div class="desc docblock-short">L1 instruction Cache 0 prelock configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache0_prelock_sct0_addr/index.html" title="mod esp32p4::cache::l1_icache0_prelock_sct0_addr">l1_icache0_prelock_sct0_addr</a></div><div class="desc docblock-short">L1 instruction Cache 0 prelock section0 address configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache0_prelock_sct1_addr/index.html" title="mod esp32p4::cache::l1_icache0_prelock_sct1_addr">l1_icache0_prelock_sct1_addr</a></div><div class="desc docblock-short">L1 instruction Cache 0 prelock section1 address configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache0_prelock_sct_size/index.html" title="mod esp32p4::cache::l1_icache0_prelock_sct_size">l1_icache0_prelock_sct_size</a></div><div class="desc docblock-short">L1 instruction Cache 0 prelock section size configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache1_acs_fail_addr/index.html" title="mod esp32p4::cache::l1_icache1_acs_fail_addr">l1_icache1_acs_fail_addr</a></div><div class="desc docblock-short">L1-ICache0 Access Fail Address information register</div></li><li><div class="item-name"><a class="mod" href="l1_icache1_acs_fail_id_attr/index.html" title="mod esp32p4::cache::l1_icache1_acs_fail_id_attr">l1_icache1_acs_fail_id_attr</a></div><div class="desc docblock-short">L1-ICache0 Access Fail ID/attribution information register</div></li><li><div class="item-name"><a class="mod" href="l1_icache1_autoload_ctrl/index.html" title="mod esp32p4::cache::l1_icache1_autoload_ctrl">l1_icache1_autoload_ctrl</a></div><div class="desc docblock-short">L1 instruction Cache 1 autoload-operation control register</div></li><li><div class="item-name"><a class="mod" href="l1_icache1_autoload_sct0_addr/index.html" title="mod esp32p4::cache::l1_icache1_autoload_sct0_addr">l1_icache1_autoload_sct0_addr</a></div><div class="desc docblock-short">L1 instruction Cache 1 autoload section 0 address configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache1_autoload_sct0_size/index.html" title="mod esp32p4::cache::l1_icache1_autoload_sct0_size">l1_icache1_autoload_sct0_size</a></div><div class="desc docblock-short">L1 instruction Cache 1 autoload section 0 size configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache1_autoload_sct1_addr/index.html" title="mod esp32p4::cache::l1_icache1_autoload_sct1_addr">l1_icache1_autoload_sct1_addr</a></div><div class="desc docblock-short">L1 instruction Cache 1 autoload section 1 address configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache1_autoload_sct1_size/index.html" title="mod esp32p4::cache::l1_icache1_autoload_sct1_size">l1_icache1_autoload_sct1_size</a></div><div class="desc docblock-short">L1 instruction Cache 1 autoload section 1 size configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache1_preload_addr/index.html" title="mod esp32p4::cache::l1_icache1_preload_addr">l1_icache1_preload_addr</a></div><div class="desc docblock-short">L1 instruction Cache 1 preload address configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache1_preload_ctrl/index.html" title="mod esp32p4::cache::l1_icache1_preload_ctrl">l1_icache1_preload_ctrl</a></div><div class="desc docblock-short">L1 instruction Cache 1 preload-operation control register</div></li><li><div class="item-name"><a class="mod" href="l1_icache1_preload_size/index.html" title="mod esp32p4::cache::l1_icache1_preload_size">l1_icache1_preload_size</a></div><div class="desc docblock-short">L1 instruction Cache 1 preload size configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache1_prelock_conf/index.html" title="mod esp32p4::cache::l1_icache1_prelock_conf">l1_icache1_prelock_conf</a></div><div class="desc docblock-short">L1 instruction Cache 1 prelock configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache1_prelock_sct0_addr/index.html" title="mod esp32p4::cache::l1_icache1_prelock_sct0_addr">l1_icache1_prelock_sct0_addr</a></div><div class="desc docblock-short">L1 instruction Cache 1 prelock section0 address configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache1_prelock_sct1_addr/index.html" title="mod esp32p4::cache::l1_icache1_prelock_sct1_addr">l1_icache1_prelock_sct1_addr</a></div><div class="desc docblock-short">L1 instruction Cache 1 prelock section1 address configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache1_prelock_sct_size/index.html" title="mod esp32p4::cache::l1_icache1_prelock_sct_size">l1_icache1_prelock_sct_size</a></div><div class="desc docblock-short">L1 instruction Cache 1 prelock section size configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache2_acs_fail_addr/index.html" title="mod esp32p4::cache::l1_icache2_acs_fail_addr">l1_icache2_acs_fail_addr</a></div><div class="desc docblock-short">L1-ICache0 Access Fail Address information register</div></li><li><div class="item-name"><a class="mod" href="l1_icache2_acs_fail_id_attr/index.html" title="mod esp32p4::cache::l1_icache2_acs_fail_id_attr">l1_icache2_acs_fail_id_attr</a></div><div class="desc docblock-short">L1-ICache0 Access Fail ID/attribution information register</div></li><li><div class="item-name"><a class="mod" href="l1_icache2_autoload_ctrl/index.html" title="mod esp32p4::cache::l1_icache2_autoload_ctrl">l1_icache2_autoload_ctrl</a></div><div class="desc docblock-short">L1 instruction Cache 2 autoload-operation control register</div></li><li><div class="item-name"><a class="mod" href="l1_icache2_autoload_sct0_addr/index.html" title="mod esp32p4::cache::l1_icache2_autoload_sct0_addr">l1_icache2_autoload_sct0_addr</a></div><div class="desc docblock-short">L1 instruction Cache 2 autoload section 0 address configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache2_autoload_sct0_size/index.html" title="mod esp32p4::cache::l1_icache2_autoload_sct0_size">l1_icache2_autoload_sct0_size</a></div><div class="desc docblock-short">L1 instruction Cache 2 autoload section 0 size configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache2_autoload_sct1_addr/index.html" title="mod esp32p4::cache::l1_icache2_autoload_sct1_addr">l1_icache2_autoload_sct1_addr</a></div><div class="desc docblock-short">L1 instruction Cache 2 autoload section 1 address configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache2_autoload_sct1_size/index.html" title="mod esp32p4::cache::l1_icache2_autoload_sct1_size">l1_icache2_autoload_sct1_size</a></div><div class="desc docblock-short">L1 instruction Cache 2 autoload section 1 size configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache2_preload_addr/index.html" title="mod esp32p4::cache::l1_icache2_preload_addr">l1_icache2_preload_addr</a></div><div class="desc docblock-short">L1 instruction Cache 2 preload address configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache2_preload_ctrl/index.html" title="mod esp32p4::cache::l1_icache2_preload_ctrl">l1_icache2_preload_ctrl</a></div><div class="desc docblock-short">L1 instruction Cache 2 preload-operation control register</div></li><li><div class="item-name"><a class="mod" href="l1_icache2_preload_size/index.html" title="mod esp32p4::cache::l1_icache2_preload_size">l1_icache2_preload_size</a></div><div class="desc docblock-short">L1 instruction Cache 2 preload size configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache2_prelock_conf/index.html" title="mod esp32p4::cache::l1_icache2_prelock_conf">l1_icache2_prelock_conf</a></div><div class="desc docblock-short">L1 instruction Cache 2 prelock configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache2_prelock_sct0_addr/index.html" title="mod esp32p4::cache::l1_icache2_prelock_sct0_addr">l1_icache2_prelock_sct0_addr</a></div><div class="desc docblock-short">L1 instruction Cache 2 prelock section0 address configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache2_prelock_sct1_addr/index.html" title="mod esp32p4::cache::l1_icache2_prelock_sct1_addr">l1_icache2_prelock_sct1_addr</a></div><div class="desc docblock-short">L1 instruction Cache 2 prelock section1 address configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache2_prelock_sct_size/index.html" title="mod esp32p4::cache::l1_icache2_prelock_sct_size">l1_icache2_prelock_sct_size</a></div><div class="desc docblock-short">L1 instruction Cache 2 prelock section size configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache3_acs_fail_addr/index.html" title="mod esp32p4::cache::l1_icache3_acs_fail_addr">l1_icache3_acs_fail_addr</a></div><div class="desc docblock-short">L1-ICache0 Access Fail Address information register</div></li><li><div class="item-name"><a class="mod" href="l1_icache3_acs_fail_id_attr/index.html" title="mod esp32p4::cache::l1_icache3_acs_fail_id_attr">l1_icache3_acs_fail_id_attr</a></div><div class="desc docblock-short">L1-ICache0 Access Fail ID/attribution information register</div></li><li><div class="item-name"><a class="mod" href="l1_icache3_autoload_ctrl/index.html" title="mod esp32p4::cache::l1_icache3_autoload_ctrl">l1_icache3_autoload_ctrl</a></div><div class="desc docblock-short">L1 instruction Cache 3 autoload-operation control register</div></li><li><div class="item-name"><a class="mod" href="l1_icache3_autoload_sct0_addr/index.html" title="mod esp32p4::cache::l1_icache3_autoload_sct0_addr">l1_icache3_autoload_sct0_addr</a></div><div class="desc docblock-short">L1 instruction Cache 3 autoload section 0 address configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache3_autoload_sct0_size/index.html" title="mod esp32p4::cache::l1_icache3_autoload_sct0_size">l1_icache3_autoload_sct0_size</a></div><div class="desc docblock-short">L1 instruction Cache 3 autoload section 0 size configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache3_autoload_sct1_addr/index.html" title="mod esp32p4::cache::l1_icache3_autoload_sct1_addr">l1_icache3_autoload_sct1_addr</a></div><div class="desc docblock-short">L1 instruction Cache 3 autoload section 1 address configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache3_autoload_sct1_size/index.html" title="mod esp32p4::cache::l1_icache3_autoload_sct1_size">l1_icache3_autoload_sct1_size</a></div><div class="desc docblock-short">L1 instruction Cache 3 autoload section 1 size configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache3_preload_addr/index.html" title="mod esp32p4::cache::l1_icache3_preload_addr">l1_icache3_preload_addr</a></div><div class="desc docblock-short">L1 instruction Cache 3 preload address configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache3_preload_ctrl/index.html" title="mod esp32p4::cache::l1_icache3_preload_ctrl">l1_icache3_preload_ctrl</a></div><div class="desc docblock-short">L1 instruction Cache 3 preload-operation control register</div></li><li><div class="item-name"><a class="mod" href="l1_icache3_preload_size/index.html" title="mod esp32p4::cache::l1_icache3_preload_size">l1_icache3_preload_size</a></div><div class="desc docblock-short">L1 instruction Cache 3 preload size configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache3_prelock_conf/index.html" title="mod esp32p4::cache::l1_icache3_prelock_conf">l1_icache3_prelock_conf</a></div><div class="desc docblock-short">L1 instruction Cache 3 prelock configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache3_prelock_sct0_addr/index.html" title="mod esp32p4::cache::l1_icache3_prelock_sct0_addr">l1_icache3_prelock_sct0_addr</a></div><div class="desc docblock-short">L1 instruction Cache 3 prelock section0 address configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache3_prelock_sct1_addr/index.html" title="mod esp32p4::cache::l1_icache3_prelock_sct1_addr">l1_icache3_prelock_sct1_addr</a></div><div class="desc docblock-short">L1 instruction Cache 3 prelock section1 address configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache3_prelock_sct_size/index.html" title="mod esp32p4::cache::l1_icache3_prelock_sct_size">l1_icache3_prelock_sct_size</a></div><div class="desc docblock-short">L1 instruction Cache 3 prelock section size configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache_blocksize_conf/index.html" title="mod esp32p4::cache::l1_icache_blocksize_conf">l1_icache_blocksize_conf</a></div><div class="desc docblock-short">L1 instruction Cache BlockSize mode configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache_cachesize_conf/index.html" title="mod esp32p4::cache::l1_icache_cachesize_conf">l1_icache_cachesize_conf</a></div><div class="desc docblock-short">L1 instruction Cache CacheSize mode configure register</div></li><li><div class="item-name"><a class="mod" href="l1_icache_ctrl/index.html" title="mod esp32p4::cache::l1_icache_ctrl">l1_icache_ctrl</a></div><div class="desc docblock-short">L1 instruction Cache(L1-ICache) control register</div></li><li><div class="item-name"><a class="mod" href="l1_unallocate_buffer_clear/index.html" title="mod esp32p4::cache::l1_unallocate_buffer_clear">l1_unallocate_buffer_clear</a></div><div class="desc docblock-short">Unallocate request buffer clear registers</div></li><li><div class="item-name"><a class="mod" href="l2_bypass_cache_conf/index.html" title="mod esp32p4::cache::l2_bypass_cache_conf">l2_bypass_cache_conf</a></div><div class="desc docblock-short">Bypass Cache configure register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_access_attr_ctrl/index.html" title="mod esp32p4::cache::l2_cache_access_attr_ctrl">l2_cache_access_attr_ctrl</a></div><div class="desc docblock-short">L2 cache access attribute control register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_acs_cnt_ctrl/index.html" title="mod esp32p4::cache::l2_cache_acs_cnt_ctrl">l2_cache_acs_cnt_ctrl</a></div><div class="desc docblock-short">Cache Access Counter enable and clear register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_acs_cnt_int_clr/index.html" title="mod esp32p4::cache::l2_cache_acs_cnt_int_clr">l2_cache_acs_cnt_int_clr</a></div><div class="desc docblock-short">Cache Access Counter Interrupt clear register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_acs_cnt_int_ena/index.html" title="mod esp32p4::cache::l2_cache_acs_cnt_int_ena">l2_cache_acs_cnt_int_ena</a></div><div class="desc docblock-short">Cache Access Counter Interrupt enable register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_acs_cnt_int_raw/index.html" title="mod esp32p4::cache::l2_cache_acs_cnt_int_raw">l2_cache_acs_cnt_int_raw</a></div><div class="desc docblock-short">Cache Access Counter Interrupt raw register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_acs_cnt_int_st/index.html" title="mod esp32p4::cache::l2_cache_acs_cnt_int_st">l2_cache_acs_cnt_int_st</a></div><div class="desc docblock-short">Cache Access Counter Interrupt status register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_acs_fail_addr/index.html" title="mod esp32p4::cache::l2_cache_acs_fail_addr">l2_cache_acs_fail_addr</a></div><div class="desc docblock-short">L2-Cache Access Fail Address information register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_acs_fail_ctrl/index.html" title="mod esp32p4::cache::l2_cache_acs_fail_ctrl">l2_cache_acs_fail_ctrl</a></div><div class="desc docblock-short">Cache Access Fail Configuration register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_acs_fail_id_attr/index.html" title="mod esp32p4::cache::l2_cache_acs_fail_id_attr">l2_cache_acs_fail_id_attr</a></div><div class="desc docblock-short">L2-Cache Access Fail ID/attribution information register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_acs_fail_int_clr/index.html" title="mod esp32p4::cache::l2_cache_acs_fail_int_clr">l2_cache_acs_fail_int_clr</a></div><div class="desc docblock-short">L1-Cache Access Fail Interrupt clear register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_acs_fail_int_ena/index.html" title="mod esp32p4::cache::l2_cache_acs_fail_int_ena">l2_cache_acs_fail_int_ena</a></div><div class="desc docblock-short">Cache Access Fail Interrupt enable register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_acs_fail_int_raw/index.html" title="mod esp32p4::cache::l2_cache_acs_fail_int_raw">l2_cache_acs_fail_int_raw</a></div><div class="desc docblock-short">Cache Access Fail Interrupt raw register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_acs_fail_int_st/index.html" title="mod esp32p4::cache::l2_cache_acs_fail_int_st">l2_cache_acs_fail_int_st</a></div><div class="desc docblock-short">Cache Access Fail Interrupt status register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_autoload_buf_clr_ctrl/index.html" title="mod esp32p4::cache::l2_cache_autoload_buf_clr_ctrl">l2_cache_autoload_buf_clr_ctrl</a></div><div class="desc docblock-short">Cache Autoload buffer clear control register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_autoload_ctrl/index.html" title="mod esp32p4::cache::l2_cache_autoload_ctrl">l2_cache_autoload_ctrl</a></div><div class="desc docblock-short">L2 Cache autoload-operation control register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_autoload_sct0_addr/index.html" title="mod esp32p4::cache::l2_cache_autoload_sct0_addr">l2_cache_autoload_sct0_addr</a></div><div class="desc docblock-short">L2 Cache autoload section 0 address configure register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_autoload_sct0_size/index.html" title="mod esp32p4::cache::l2_cache_autoload_sct0_size">l2_cache_autoload_sct0_size</a></div><div class="desc docblock-short">L2 Cache autoload section 0 size configure register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_autoload_sct1_addr/index.html" title="mod esp32p4::cache::l2_cache_autoload_sct1_addr">l2_cache_autoload_sct1_addr</a></div><div class="desc docblock-short">L2 Cache autoload section 1 address configure register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_autoload_sct1_size/index.html" title="mod esp32p4::cache::l2_cache_autoload_sct1_size">l2_cache_autoload_sct1_size</a></div><div class="desc docblock-short">L2 Cache autoload section 1 size configure register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_autoload_sct2_addr/index.html" title="mod esp32p4::cache::l2_cache_autoload_sct2_addr">l2_cache_autoload_sct2_addr</a></div><div class="desc docblock-short">L2 Cache autoload section 2 address configure register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_autoload_sct2_size/index.html" title="mod esp32p4::cache::l2_cache_autoload_sct2_size">l2_cache_autoload_sct2_size</a></div><div class="desc docblock-short">L2 Cache autoload section 2 size configure register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_autoload_sct3_addr/index.html" title="mod esp32p4::cache::l2_cache_autoload_sct3_addr">l2_cache_autoload_sct3_addr</a></div><div class="desc docblock-short">L2 Cache autoload section 3 address configure register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_autoload_sct3_size/index.html" title="mod esp32p4::cache::l2_cache_autoload_sct3_size">l2_cache_autoload_sct3_size</a></div><div class="desc docblock-short">L2 Cache autoload section 3 size configure register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_blocksize_conf/index.html" title="mod esp32p4::cache::l2_cache_blocksize_conf">l2_cache_blocksize_conf</a></div><div class="desc docblock-short">L2 Cache BlockSize mode configure register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_cachesize_conf/index.html" title="mod esp32p4::cache::l2_cache_cachesize_conf">l2_cache_cachesize_conf</a></div><div class="desc docblock-short">L2 Cache CacheSize mode configure register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_ctrl/index.html" title="mod esp32p4::cache::l2_cache_ctrl">l2_cache_ctrl</a></div><div class="desc docblock-short">L2 Cache(L2-Cache) control register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_data_mem_acs_conf/index.html" title="mod esp32p4::cache::l2_cache_data_mem_acs_conf">l2_cache_data_mem_acs_conf</a></div><div class="desc docblock-short">Cache data memory access configure register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_data_mem_power_ctrl/index.html" title="mod esp32p4::cache::l2_cache_data_mem_power_ctrl">l2_cache_data_mem_power_ctrl</a></div><div class="desc docblock-short">Cache data memory power control register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_debug_bus/index.html" title="mod esp32p4::cache::l2_cache_debug_bus">l2_cache_debug_bus</a></div><div class="desc docblock-short">Cache Tag/data memory content register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_freeze_ctrl/index.html" title="mod esp32p4::cache::l2_cache_freeze_ctrl">l2_cache_freeze_ctrl</a></div><div class="desc docblock-short">Cache Freeze control register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_object_ctrl/index.html" title="mod esp32p4::cache::l2_cache_object_ctrl">l2_cache_object_ctrl</a></div><div class="desc docblock-short">Cache Tag and Data memory Object control register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_preload_addr/index.html" title="mod esp32p4::cache::l2_cache_preload_addr">l2_cache_preload_addr</a></div><div class="desc docblock-short">L2 Cache preload address configure register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_preload_ctrl/index.html" title="mod esp32p4::cache::l2_cache_preload_ctrl">l2_cache_preload_ctrl</a></div><div class="desc docblock-short">L2 Cache preload-operation control register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_preload_rst_ctrl/index.html" title="mod esp32p4::cache::l2_cache_preload_rst_ctrl">l2_cache_preload_rst_ctrl</a></div><div class="desc docblock-short">Cache Preload Reset control register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_preload_size/index.html" title="mod esp32p4::cache::l2_cache_preload_size">l2_cache_preload_size</a></div><div class="desc docblock-short">L2 Cache preload size configure register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_prelock_conf/index.html" title="mod esp32p4::cache::l2_cache_prelock_conf">l2_cache_prelock_conf</a></div><div class="desc docblock-short">L2 Cache prelock configure register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_prelock_sct0_addr/index.html" title="mod esp32p4::cache::l2_cache_prelock_sct0_addr">l2_cache_prelock_sct0_addr</a></div><div class="desc docblock-short">L2 Cache prelock section0 address configure register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_prelock_sct1_addr/index.html" title="mod esp32p4::cache::l2_cache_prelock_sct1_addr">l2_cache_prelock_sct1_addr</a></div><div class="desc docblock-short">L2 Cache prelock section1 address configure register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_prelock_sct_size/index.html" title="mod esp32p4::cache::l2_cache_prelock_sct_size">l2_cache_prelock_sct_size</a></div><div class="desc docblock-short">L2 Cache prelock section size configure register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_sync_preload_exception/index.html" title="mod esp32p4::cache::l2_cache_sync_preload_exception">l2_cache_sync_preload_exception</a></div><div class="desc docblock-short">Cache Sync/Preload Operation exception register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_sync_preload_int_clr/index.html" title="mod esp32p4::cache::l2_cache_sync_preload_int_clr">l2_cache_sync_preload_int_clr</a></div><div class="desc docblock-short">Sync Preload operation Interrupt clear register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_sync_preload_int_ena/index.html" title="mod esp32p4::cache::l2_cache_sync_preload_int_ena">l2_cache_sync_preload_int_ena</a></div><div class="desc docblock-short">L1-Cache Access Fail Interrupt enable register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_sync_preload_int_raw/index.html" title="mod esp32p4::cache::l2_cache_sync_preload_int_raw">l2_cache_sync_preload_int_raw</a></div><div class="desc docblock-short">Sync Preload operation Interrupt raw register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_sync_preload_int_st/index.html" title="mod esp32p4::cache::l2_cache_sync_preload_int_st">l2_cache_sync_preload_int_st</a></div><div class="desc docblock-short">L1-Cache Access Fail Interrupt status register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_sync_rst_ctrl/index.html" title="mod esp32p4::cache::l2_cache_sync_rst_ctrl">l2_cache_sync_rst_ctrl</a></div><div class="desc docblock-short">Cache Sync Reset control register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_tag_mem_acs_conf/index.html" title="mod esp32p4::cache::l2_cache_tag_mem_acs_conf">l2_cache_tag_mem_acs_conf</a></div><div class="desc docblock-short">Cache tag memory access configure register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_tag_mem_power_ctrl/index.html" title="mod esp32p4::cache::l2_cache_tag_mem_power_ctrl">l2_cache_tag_mem_power_ctrl</a></div><div class="desc docblock-short">Cache tag memory power control register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_vaddr/index.html" title="mod esp32p4::cache::l2_cache_vaddr">l2_cache_vaddr</a></div><div class="desc docblock-short">Cache Vaddr register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_way_object/index.html" title="mod esp32p4::cache::l2_cache_way_object">l2_cache_way_object</a></div><div class="desc docblock-short">Cache Tag and Data memory way register</div></li><li><div class="item-name"><a class="mod" href="l2_cache_wrap_around_ctrl/index.html" title="mod esp32p4::cache::l2_cache_wrap_around_ctrl">l2_cache_wrap_around_ctrl</a></div><div class="desc docblock-short">Cache wrap around control register</div></li><li><div class="item-name"><a class="mod" href="l2_dbus0_acs_conflict_cnt/index.html" title="mod esp32p4::cache::l2_dbus0_acs_conflict_cnt">l2_dbus0_acs_conflict_cnt</a></div><div class="desc docblock-short">L2-Cache bus0 Conflict-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l2_dbus0_acs_hit_cnt/index.html" title="mod esp32p4::cache::l2_dbus0_acs_hit_cnt">l2_dbus0_acs_hit_cnt</a></div><div class="desc docblock-short">L2-Cache bus0 Hit-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l2_dbus0_acs_miss_cnt/index.html" title="mod esp32p4::cache::l2_dbus0_acs_miss_cnt">l2_dbus0_acs_miss_cnt</a></div><div class="desc docblock-short">L2-Cache bus0 Miss-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l2_dbus0_acs_nxtlvl_rd_cnt/index.html" title="mod esp32p4::cache::l2_dbus0_acs_nxtlvl_rd_cnt">l2_dbus0_acs_nxtlvl_rd_cnt</a></div><div class="desc docblock-short">L2-Cache bus0 Next-Level-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l2_dbus0_acs_nxtlvl_wr_cnt/index.html" title="mod esp32p4::cache::l2_dbus0_acs_nxtlvl_wr_cnt">l2_dbus0_acs_nxtlvl_wr_cnt</a></div><div class="desc docblock-short">L2-Cache bus0 WB-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l2_dbus1_acs_conflict_cnt/index.html" title="mod esp32p4::cache::l2_dbus1_acs_conflict_cnt">l2_dbus1_acs_conflict_cnt</a></div><div class="desc docblock-short">L2-Cache bus1 Conflict-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l2_dbus1_acs_hit_cnt/index.html" title="mod esp32p4::cache::l2_dbus1_acs_hit_cnt">l2_dbus1_acs_hit_cnt</a></div><div class="desc docblock-short">L2-Cache bus1 Hit-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l2_dbus1_acs_miss_cnt/index.html" title="mod esp32p4::cache::l2_dbus1_acs_miss_cnt">l2_dbus1_acs_miss_cnt</a></div><div class="desc docblock-short">L2-Cache bus1 Miss-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l2_dbus1_acs_nxtlvl_rd_cnt/index.html" title="mod esp32p4::cache::l2_dbus1_acs_nxtlvl_rd_cnt">l2_dbus1_acs_nxtlvl_rd_cnt</a></div><div class="desc docblock-short">L2-Cache bus1 Next-Level-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l2_dbus1_acs_nxtlvl_wr_cnt/index.html" title="mod esp32p4::cache::l2_dbus1_acs_nxtlvl_wr_cnt">l2_dbus1_acs_nxtlvl_wr_cnt</a></div><div class="desc docblock-short">L2-Cache bus1 WB-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l2_dbus2_acs_conflict_cnt/index.html" title="mod esp32p4::cache::l2_dbus2_acs_conflict_cnt">l2_dbus2_acs_conflict_cnt</a></div><div class="desc docblock-short">L2-Cache bus2 Conflict-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l2_dbus2_acs_hit_cnt/index.html" title="mod esp32p4::cache::l2_dbus2_acs_hit_cnt">l2_dbus2_acs_hit_cnt</a></div><div class="desc docblock-short">L2-Cache bus2 Hit-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l2_dbus2_acs_miss_cnt/index.html" title="mod esp32p4::cache::l2_dbus2_acs_miss_cnt">l2_dbus2_acs_miss_cnt</a></div><div class="desc docblock-short">L2-Cache bus2 Miss-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l2_dbus2_acs_nxtlvl_rd_cnt/index.html" title="mod esp32p4::cache::l2_dbus2_acs_nxtlvl_rd_cnt">l2_dbus2_acs_nxtlvl_rd_cnt</a></div><div class="desc docblock-short">L2-Cache bus2 Next-Level-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l2_dbus2_acs_nxtlvl_wr_cnt/index.html" title="mod esp32p4::cache::l2_dbus2_acs_nxtlvl_wr_cnt">l2_dbus2_acs_nxtlvl_wr_cnt</a></div><div class="desc docblock-short">L2-Cache bus2 WB-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l2_dbus3_acs_conflict_cnt/index.html" title="mod esp32p4::cache::l2_dbus3_acs_conflict_cnt">l2_dbus3_acs_conflict_cnt</a></div><div class="desc docblock-short">L2-Cache bus3 Conflict-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l2_dbus3_acs_hit_cnt/index.html" title="mod esp32p4::cache::l2_dbus3_acs_hit_cnt">l2_dbus3_acs_hit_cnt</a></div><div class="desc docblock-short">L2-Cache bus3 Hit-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l2_dbus3_acs_miss_cnt/index.html" title="mod esp32p4::cache::l2_dbus3_acs_miss_cnt">l2_dbus3_acs_miss_cnt</a></div><div class="desc docblock-short">L2-Cache bus3 Miss-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l2_dbus3_acs_nxtlvl_rd_cnt/index.html" title="mod esp32p4::cache::l2_dbus3_acs_nxtlvl_rd_cnt">l2_dbus3_acs_nxtlvl_rd_cnt</a></div><div class="desc docblock-short">L2-Cache bus3 Next-Level-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l2_dbus3_acs_nxtlvl_wr_cnt/index.html" title="mod esp32p4::cache::l2_dbus3_acs_nxtlvl_wr_cnt">l2_dbus3_acs_nxtlvl_wr_cnt</a></div><div class="desc docblock-short">L2-Cache bus3 WB-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l2_ibus0_acs_conflict_cnt/index.html" title="mod esp32p4::cache::l2_ibus0_acs_conflict_cnt">l2_ibus0_acs_conflict_cnt</a></div><div class="desc docblock-short">L2-Cache bus0 Conflict-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l2_ibus0_acs_hit_cnt/index.html" title="mod esp32p4::cache::l2_ibus0_acs_hit_cnt">l2_ibus0_acs_hit_cnt</a></div><div class="desc docblock-short">L2-Cache bus0 Hit-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l2_ibus0_acs_miss_cnt/index.html" title="mod esp32p4::cache::l2_ibus0_acs_miss_cnt">l2_ibus0_acs_miss_cnt</a></div><div class="desc docblock-short">L2-Cache bus0 Miss-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l2_ibus0_acs_nxtlvl_rd_cnt/index.html" title="mod esp32p4::cache::l2_ibus0_acs_nxtlvl_rd_cnt">l2_ibus0_acs_nxtlvl_rd_cnt</a></div><div class="desc docblock-short">L2-Cache bus0 Next-Level-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l2_ibus1_acs_conflict_cnt/index.html" title="mod esp32p4::cache::l2_ibus1_acs_conflict_cnt">l2_ibus1_acs_conflict_cnt</a></div><div class="desc docblock-short">L2-Cache bus1 Conflict-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l2_ibus1_acs_hit_cnt/index.html" title="mod esp32p4::cache::l2_ibus1_acs_hit_cnt">l2_ibus1_acs_hit_cnt</a></div><div class="desc docblock-short">L2-Cache bus1 Hit-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l2_ibus1_acs_miss_cnt/index.html" title="mod esp32p4::cache::l2_ibus1_acs_miss_cnt">l2_ibus1_acs_miss_cnt</a></div><div class="desc docblock-short">L2-Cache bus1 Miss-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l2_ibus1_acs_nxtlvl_rd_cnt/index.html" title="mod esp32p4::cache::l2_ibus1_acs_nxtlvl_rd_cnt">l2_ibus1_acs_nxtlvl_rd_cnt</a></div><div class="desc docblock-short">L2-Cache bus1 Next-Level-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l2_ibus2_acs_conflict_cnt/index.html" title="mod esp32p4::cache::l2_ibus2_acs_conflict_cnt">l2_ibus2_acs_conflict_cnt</a></div><div class="desc docblock-short">L2-Cache bus2 Conflict-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l2_ibus2_acs_hit_cnt/index.html" title="mod esp32p4::cache::l2_ibus2_acs_hit_cnt">l2_ibus2_acs_hit_cnt</a></div><div class="desc docblock-short">L2-Cache bus2 Hit-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l2_ibus2_acs_miss_cnt/index.html" title="mod esp32p4::cache::l2_ibus2_acs_miss_cnt">l2_ibus2_acs_miss_cnt</a></div><div class="desc docblock-short">L2-Cache bus2 Miss-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l2_ibus2_acs_nxtlvl_rd_cnt/index.html" title="mod esp32p4::cache::l2_ibus2_acs_nxtlvl_rd_cnt">l2_ibus2_acs_nxtlvl_rd_cnt</a></div><div class="desc docblock-short">L2-Cache bus2 Next-Level-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l2_ibus3_acs_conflict_cnt/index.html" title="mod esp32p4::cache::l2_ibus3_acs_conflict_cnt">l2_ibus3_acs_conflict_cnt</a></div><div class="desc docblock-short">L2-Cache bus3 Conflict-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l2_ibus3_acs_hit_cnt/index.html" title="mod esp32p4::cache::l2_ibus3_acs_hit_cnt">l2_ibus3_acs_hit_cnt</a></div><div class="desc docblock-short">L2-Cache bus3 Hit-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l2_ibus3_acs_miss_cnt/index.html" title="mod esp32p4::cache::l2_ibus3_acs_miss_cnt">l2_ibus3_acs_miss_cnt</a></div><div class="desc docblock-short">L2-Cache bus3 Miss-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l2_ibus3_acs_nxtlvl_rd_cnt/index.html" title="mod esp32p4::cache::l2_ibus3_acs_nxtlvl_rd_cnt">l2_ibus3_acs_nxtlvl_rd_cnt</a></div><div class="desc docblock-short">L2-Cache bus3 Next-Level-Access Counter register</div></li><li><div class="item-name"><a class="mod" href="l2_unallocate_buffer_clear/index.html" title="mod esp32p4::cache::l2_unallocate_buffer_clear">l2_unallocate_buffer_clear</a></div><div class="desc docblock-short">Unallocate request buffer clear registers</div></li><li><div class="item-name"><a class="mod" href="level_split0/index.html" title="mod esp32p4::cache::level_split0">level_split0</a></div><div class="desc docblock-short">USED TO SPLIT L1 CACHE AND L2 CACHE</div></li><li><div class="item-name"><a class="mod" href="level_split1/index.html" title="mod esp32p4::cache::level_split1">level_split1</a></div><div class="desc docblock-short">USED TO SPLIT L1 CACHE AND L2 CACHE</div></li><li><div class="item-name"><a class="mod" href="lock_addr/index.html" title="mod esp32p4::cache::lock_addr">lock_addr</a></div><div class="desc docblock-short">Lock (manual lock) address configure register</div></li><li><div class="item-name"><a class="mod" href="lock_ctrl/index.html" title="mod esp32p4::cache::lock_ctrl">lock_ctrl</a></div><div class="desc docblock-short">Lock-class (manual lock) operation control register</div></li><li><div class="item-name"><a class="mod" href="lock_map/index.html" title="mod esp32p4::cache::lock_map">lock_map</a></div><div class="desc docblock-short">Lock (manual lock) map configure register</div></li><li><div class="item-name"><a class="mod" href="lock_size/index.html" title="mod esp32p4::cache::lock_size">lock_size</a></div><div class="desc docblock-short">Lock (manual lock) size configure register</div></li><li><div class="item-name"><a class="mod" href="redundancy_sig0/index.html" title="mod esp32p4::cache::redundancy_sig0">redundancy_sig0</a></div><div class="desc docblock-short">Cache redundancy signal 0 register</div></li><li><div class="item-name"><a class="mod" href="redundancy_sig1/index.html" title="mod esp32p4::cache::redundancy_sig1">redundancy_sig1</a></div><div class="desc docblock-short">Cache redundancy signal 1 register</div></li><li><div class="item-name"><a class="mod" href="redundancy_sig2/index.html" title="mod esp32p4::cache::redundancy_sig2">redundancy_sig2</a></div><div class="desc docblock-short">Cache redundancy signal 2 register</div></li><li><div class="item-name"><a class="mod" href="redundancy_sig3/index.html" title="mod esp32p4::cache::redundancy_sig3">redundancy_sig3</a></div><div class="desc docblock-short">Cache redundancy signal 3 register</div></li><li><div class="item-name"><a class="mod" href="redundancy_sig4/index.html" title="mod esp32p4::cache::redundancy_sig4">redundancy_sig4</a></div><div class="desc docblock-short">Cache redundancy signal 0 register</div></li><li><div class="item-name"><a class="mod" href="sync_addr/index.html" title="mod esp32p4::cache::sync_addr">sync_addr</a></div><div class="desc docblock-short">Sync address configure register</div></li><li><div class="item-name"><a class="mod" href="sync_ctrl/index.html" title="mod esp32p4::cache::sync_ctrl">sync_ctrl</a></div><div class="desc docblock-short">Sync-class operation control register</div></li><li><div class="item-name"><a class="mod" href="sync_l1_cache_preload_exception/index.html" title="mod esp32p4::cache::sync_l1_cache_preload_exception">sync_l1_cache_preload_exception</a></div><div class="desc docblock-short">Cache Sync/Preload Operation exception register</div></li><li><div class="item-name"><a class="mod" href="sync_l1_cache_preload_int_clr/index.html" title="mod esp32p4::cache::sync_l1_cache_preload_int_clr">sync_l1_cache_preload_int_clr</a></div><div class="desc docblock-short">Sync Preload operation Interrupt clear register</div></li><li><div class="item-name"><a class="mod" href="sync_l1_cache_preload_int_ena/index.html" title="mod esp32p4::cache::sync_l1_cache_preload_int_ena">sync_l1_cache_preload_int_ena</a></div><div class="desc docblock-short">L1-Cache Access Fail Interrupt enable register</div></li><li><div class="item-name"><a class="mod" href="sync_l1_cache_preload_int_raw/index.html" title="mod esp32p4::cache::sync_l1_cache_preload_int_raw">sync_l1_cache_preload_int_raw</a></div><div class="desc docblock-short">Sync Preload operation Interrupt raw register</div></li><li><div class="item-name"><a class="mod" href="sync_l1_cache_preload_int_st/index.html" title="mod esp32p4::cache::sync_l1_cache_preload_int_st">sync_l1_cache_preload_int_st</a></div><div class="desc docblock-short">L1-Cache Access Fail Interrupt status register</div></li><li><div class="item-name"><a class="mod" href="sync_map/index.html" title="mod esp32p4::cache::sync_map">sync_map</a></div><div class="desc docblock-short">Sync map configure register</div></li><li><div class="item-name"><a class="mod" href="sync_size/index.html" title="mod esp32p4::cache::sync_size">sync_size</a></div><div class="desc docblock-short">Sync size configure register</div></li></ul><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="struct" href="struct.RegisterBlock.html" title="struct esp32p4::cache::RegisterBlock">RegisterBlock</a></div><div class="desc docblock-short">Register block</div></li></ul><h2 id="types" class="section-header">Type Aliases<a href="#types" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="type" href="type.CLOCK_GATE.html" title="type esp32p4::cache::CLOCK_GATE">CLOCK_GATE</a></div><div class="desc docblock-short">CLOCK_GATE (rw) register accessor: Clock gate control register</div></li><li><div class="item-name"><a class="type" href="type.DATE.html" title="type esp32p4::cache::DATE">DATE</a></div><div class="desc docblock-short">DATE (rw) register accessor: Version control register</div></li><li><div class="item-name"><a class="type" href="type.L1_BYPASS_CACHE_CONF.html" title="type esp32p4::cache::L1_BYPASS_CACHE_CONF">L1_BYPASS_CACHE_CONF</a></div><div class="desc docblock-short">L1_BYPASS_CACHE_CONF (rw) register accessor: Bypass Cache configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_CACHE_ACS_CNT_CTRL.html" title="type esp32p4::cache::L1_CACHE_ACS_CNT_CTRL">L1_CACHE_ACS_CNT_CTRL</a></div><div class="desc docblock-short">L1_CACHE_ACS_CNT_CTRL (rw) register accessor: Cache Access Counter enable and clear register</div></li><li><div class="item-name"><a class="type" href="type.L1_CACHE_ACS_CNT_INT_CLR.html" title="type esp32p4::cache::L1_CACHE_ACS_CNT_INT_CLR">L1_CACHE_ACS_CNT_INT_CLR</a></div><div class="desc docblock-short">L1_CACHE_ACS_CNT_INT_CLR (rw) register accessor: Cache Access Counter Interrupt clear register</div></li><li><div class="item-name"><a class="type" href="type.L1_CACHE_ACS_CNT_INT_ENA.html" title="type esp32p4::cache::L1_CACHE_ACS_CNT_INT_ENA">L1_CACHE_ACS_CNT_INT_ENA</a></div><div class="desc docblock-short">L1_CACHE_ACS_CNT_INT_ENA (rw) register accessor: Cache Access Counter Interrupt enable register</div></li><li><div class="item-name"><a class="type" href="type.L1_CACHE_ACS_CNT_INT_RAW.html" title="type esp32p4::cache::L1_CACHE_ACS_CNT_INT_RAW">L1_CACHE_ACS_CNT_INT_RAW</a></div><div class="desc docblock-short">L1_CACHE_ACS_CNT_INT_RAW (rw) register accessor: Cache Access Counter Interrupt raw register</div></li><li><div class="item-name"><a class="type" href="type.L1_CACHE_ACS_CNT_INT_ST.html" title="type esp32p4::cache::L1_CACHE_ACS_CNT_INT_ST">L1_CACHE_ACS_CNT_INT_ST</a></div><div class="desc docblock-short">L1_CACHE_ACS_CNT_INT_ST (r) register accessor: Cache Access Counter Interrupt status register</div></li><li><div class="item-name"><a class="type" href="type.L1_CACHE_ACS_FAIL_CTRL.html" title="type esp32p4::cache::L1_CACHE_ACS_FAIL_CTRL">L1_CACHE_ACS_FAIL_CTRL</a></div><div class="desc docblock-short">L1_CACHE_ACS_FAIL_CTRL (rw) register accessor: Cache Access Fail Configuration register</div></li><li><div class="item-name"><a class="type" href="type.L1_CACHE_ACS_FAIL_INT_CLR.html" title="type esp32p4::cache::L1_CACHE_ACS_FAIL_INT_CLR">L1_CACHE_ACS_FAIL_INT_CLR</a></div><div class="desc docblock-short">L1_CACHE_ACS_FAIL_INT_CLR (rw) register accessor: L1-Cache Access Fail Interrupt clear register</div></li><li><div class="item-name"><a class="type" href="type.L1_CACHE_ACS_FAIL_INT_ENA.html" title="type esp32p4::cache::L1_CACHE_ACS_FAIL_INT_ENA">L1_CACHE_ACS_FAIL_INT_ENA</a></div><div class="desc docblock-short">L1_CACHE_ACS_FAIL_INT_ENA (rw) register accessor: Cache Access Fail Interrupt enable register</div></li><li><div class="item-name"><a class="type" href="type.L1_CACHE_ACS_FAIL_INT_RAW.html" title="type esp32p4::cache::L1_CACHE_ACS_FAIL_INT_RAW">L1_CACHE_ACS_FAIL_INT_RAW</a></div><div class="desc docblock-short">L1_CACHE_ACS_FAIL_INT_RAW (rw) register accessor: Cache Access Fail Interrupt raw register</div></li><li><div class="item-name"><a class="type" href="type.L1_CACHE_ACS_FAIL_INT_ST.html" title="type esp32p4::cache::L1_CACHE_ACS_FAIL_INT_ST">L1_CACHE_ACS_FAIL_INT_ST</a></div><div class="desc docblock-short">L1_CACHE_ACS_FAIL_INT_ST (r) register accessor: Cache Access Fail Interrupt status register</div></li><li><div class="item-name"><a class="type" href="type.L1_CACHE_ATOMIC_CONF.html" title="type esp32p4::cache::L1_CACHE_ATOMIC_CONF">L1_CACHE_ATOMIC_CONF</a></div><div class="desc docblock-short">L1_CACHE_ATOMIC_CONF (rw) register accessor: L1 Cache atomic feature configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_CACHE_AUTOLOAD_BUF_CLR_CTRL.html" title="type esp32p4::cache::L1_CACHE_AUTOLOAD_BUF_CLR_CTRL">L1_CACHE_AUTOLOAD_BUF_CLR_CTRL</a></div><div class="desc docblock-short">L1_CACHE_AUTOLOAD_BUF_CLR_CTRL (rw) register accessor: Cache Autoload buffer clear control register</div></li><li><div class="item-name"><a class="type" href="type.L1_CACHE_DATA_MEM_ACS_CONF.html" title="type esp32p4::cache::L1_CACHE_DATA_MEM_ACS_CONF">L1_CACHE_DATA_MEM_ACS_CONF</a></div><div class="desc docblock-short">L1_CACHE_DATA_MEM_ACS_CONF (rw) register accessor: Cache data memory access configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_CACHE_DATA_MEM_POWER_CTRL.html" title="type esp32p4::cache::L1_CACHE_DATA_MEM_POWER_CTRL">L1_CACHE_DATA_MEM_POWER_CTRL</a></div><div class="desc docblock-short">L1_CACHE_DATA_MEM_POWER_CTRL (rw) register accessor: Cache data memory power control register</div></li><li><div class="item-name"><a class="type" href="type.L1_CACHE_DEBUG_BUS.html" title="type esp32p4::cache::L1_CACHE_DEBUG_BUS">L1_CACHE_DEBUG_BUS</a></div><div class="desc docblock-short">L1_CACHE_DEBUG_BUS (rw) register accessor: Cache Tag/data memory content register</div></li><li><div class="item-name"><a class="type" href="type.L1_CACHE_FREEZE_CTRL.html" title="type esp32p4::cache::L1_CACHE_FREEZE_CTRL">L1_CACHE_FREEZE_CTRL</a></div><div class="desc docblock-short">L1_CACHE_FREEZE_CTRL (rw) register accessor: Cache Freeze control register</div></li><li><div class="item-name"><a class="type" href="type.L1_CACHE_OBJECT_CTRL.html" title="type esp32p4::cache::L1_CACHE_OBJECT_CTRL">L1_CACHE_OBJECT_CTRL</a></div><div class="desc docblock-short">L1_CACHE_OBJECT_CTRL (rw) register accessor: Cache Tag and Data memory Object control register</div></li><li><div class="item-name"><a class="type" href="type.L1_CACHE_PRELOAD_RST_CTRL.html" title="type esp32p4::cache::L1_CACHE_PRELOAD_RST_CTRL">L1_CACHE_PRELOAD_RST_CTRL</a></div><div class="desc docblock-short">L1_CACHE_PRELOAD_RST_CTRL (rw) register accessor: Cache Preload Reset control register</div></li><li><div class="item-name"><a class="type" href="type.L1_CACHE_SYNC_RST_CTRL.html" title="type esp32p4::cache::L1_CACHE_SYNC_RST_CTRL">L1_CACHE_SYNC_RST_CTRL</a></div><div class="desc docblock-short">L1_CACHE_SYNC_RST_CTRL (rw) register accessor: Cache Sync Reset control register</div></li><li><div class="item-name"><a class="type" href="type.L1_CACHE_TAG_MEM_ACS_CONF.html" title="type esp32p4::cache::L1_CACHE_TAG_MEM_ACS_CONF">L1_CACHE_TAG_MEM_ACS_CONF</a></div><div class="desc docblock-short">L1_CACHE_TAG_MEM_ACS_CONF (rw) register accessor: Cache tag memory access configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_CACHE_TAG_MEM_POWER_CTRL.html" title="type esp32p4::cache::L1_CACHE_TAG_MEM_POWER_CTRL">L1_CACHE_TAG_MEM_POWER_CTRL</a></div><div class="desc docblock-short">L1_CACHE_TAG_MEM_POWER_CTRL (rw) register accessor: Cache tag memory power control register</div></li><li><div class="item-name"><a class="type" href="type.L1_CACHE_VADDR.html" title="type esp32p4::cache::L1_CACHE_VADDR">L1_CACHE_VADDR</a></div><div class="desc docblock-short">L1_CACHE_VADDR (rw) register accessor: Cache Vaddr register</div></li><li><div class="item-name"><a class="type" href="type.L1_CACHE_WAY_OBJECT.html" title="type esp32p4::cache::L1_CACHE_WAY_OBJECT">L1_CACHE_WAY_OBJECT</a></div><div class="desc docblock-short">L1_CACHE_WAY_OBJECT (rw) register accessor: Cache Tag and Data memory way register</div></li><li><div class="item-name"><a class="type" href="type.L1_CACHE_WRAP_AROUND_CTRL.html" title="type esp32p4::cache::L1_CACHE_WRAP_AROUND_CTRL">L1_CACHE_WRAP_AROUND_CTRL</a></div><div class="desc docblock-short">L1_CACHE_WRAP_AROUND_CTRL (rw) register accessor: Cache wrap around control register</div></li><li><div class="item-name"><a class="type" href="type.L1_DBUS0_ACS_CONFLICT_CNT.html" title="type esp32p4::cache::L1_DBUS0_ACS_CONFLICT_CNT">L1_DBUS0_ACS_CONFLICT_CNT</a></div><div class="desc docblock-short">L1_DBUS0_ACS_CONFLICT_CNT (r) register accessor: L1-DCache bus0 Conflict-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L1_DBUS0_ACS_HIT_CNT.html" title="type esp32p4::cache::L1_DBUS0_ACS_HIT_CNT">L1_DBUS0_ACS_HIT_CNT</a></div><div class="desc docblock-short">L1_DBUS0_ACS_HIT_CNT (r) register accessor: L1-DCache bus0 Hit-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L1_DBUS0_ACS_MISS_CNT.html" title="type esp32p4::cache::L1_DBUS0_ACS_MISS_CNT">L1_DBUS0_ACS_MISS_CNT</a></div><div class="desc docblock-short">L1_DBUS0_ACS_MISS_CNT (r) register accessor: L1-DCache bus0 Miss-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L1_DBUS0_ACS_NXTLVL_RD_CNT.html" title="type esp32p4::cache::L1_DBUS0_ACS_NXTLVL_RD_CNT">L1_DBUS0_ACS_NXTLVL_RD_CNT</a></div><div class="desc docblock-short">L1_DBUS0_ACS_NXTLVL_RD_CNT (r) register accessor: L1-DCache bus0 Next-Level-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L1_DBUS0_ACS_NXTLVL_WR_CNT.html" title="type esp32p4::cache::L1_DBUS0_ACS_NXTLVL_WR_CNT">L1_DBUS0_ACS_NXTLVL_WR_CNT</a></div><div class="desc docblock-short">L1_DBUS0_ACS_NXTLVL_WR_CNT (r) register accessor: L1-DCache bus0 WB-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L1_DBUS1_ACS_CONFLICT_CNT.html" title="type esp32p4::cache::L1_DBUS1_ACS_CONFLICT_CNT">L1_DBUS1_ACS_CONFLICT_CNT</a></div><div class="desc docblock-short">L1_DBUS1_ACS_CONFLICT_CNT (r) register accessor: L1-DCache bus1 Conflict-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L1_DBUS1_ACS_HIT_CNT.html" title="type esp32p4::cache::L1_DBUS1_ACS_HIT_CNT">L1_DBUS1_ACS_HIT_CNT</a></div><div class="desc docblock-short">L1_DBUS1_ACS_HIT_CNT (r) register accessor: L1-DCache bus1 Hit-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L1_DBUS1_ACS_MISS_CNT.html" title="type esp32p4::cache::L1_DBUS1_ACS_MISS_CNT">L1_DBUS1_ACS_MISS_CNT</a></div><div class="desc docblock-short">L1_DBUS1_ACS_MISS_CNT (r) register accessor: L1-DCache bus1 Miss-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L1_DBUS1_ACS_NXTLVL_RD_CNT.html" title="type esp32p4::cache::L1_DBUS1_ACS_NXTLVL_RD_CNT">L1_DBUS1_ACS_NXTLVL_RD_CNT</a></div><div class="desc docblock-short">L1_DBUS1_ACS_NXTLVL_RD_CNT (r) register accessor: L1-DCache bus1 Next-Level-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L1_DBUS1_ACS_NXTLVL_WR_CNT.html" title="type esp32p4::cache::L1_DBUS1_ACS_NXTLVL_WR_CNT">L1_DBUS1_ACS_NXTLVL_WR_CNT</a></div><div class="desc docblock-short">L1_DBUS1_ACS_NXTLVL_WR_CNT (r) register accessor: L1-DCache bus1 WB-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L1_DBUS2_ACS_CONFLICT_CNT.html" title="type esp32p4::cache::L1_DBUS2_ACS_CONFLICT_CNT">L1_DBUS2_ACS_CONFLICT_CNT</a></div><div class="desc docblock-short">L1_DBUS2_ACS_CONFLICT_CNT (r) register accessor: L1-DCache bus2 Conflict-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L1_DBUS2_ACS_HIT_CNT.html" title="type esp32p4::cache::L1_DBUS2_ACS_HIT_CNT">L1_DBUS2_ACS_HIT_CNT</a></div><div class="desc docblock-short">L1_DBUS2_ACS_HIT_CNT (r) register accessor: L1-DCache bus2 Hit-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L1_DBUS2_ACS_MISS_CNT.html" title="type esp32p4::cache::L1_DBUS2_ACS_MISS_CNT">L1_DBUS2_ACS_MISS_CNT</a></div><div class="desc docblock-short">L1_DBUS2_ACS_MISS_CNT (r) register accessor: L1-DCache bus2 Miss-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L1_DBUS2_ACS_NXTLVL_RD_CNT.html" title="type esp32p4::cache::L1_DBUS2_ACS_NXTLVL_RD_CNT">L1_DBUS2_ACS_NXTLVL_RD_CNT</a></div><div class="desc docblock-short">L1_DBUS2_ACS_NXTLVL_RD_CNT (r) register accessor: L1-DCache bus2 Next-Level-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L1_DBUS2_ACS_NXTLVL_WR_CNT.html" title="type esp32p4::cache::L1_DBUS2_ACS_NXTLVL_WR_CNT">L1_DBUS2_ACS_NXTLVL_WR_CNT</a></div><div class="desc docblock-short">L1_DBUS2_ACS_NXTLVL_WR_CNT (r) register accessor: L1-DCache bus2 WB-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L1_DBUS3_ACS_CONFLICT_CNT.html" title="type esp32p4::cache::L1_DBUS3_ACS_CONFLICT_CNT">L1_DBUS3_ACS_CONFLICT_CNT</a></div><div class="desc docblock-short">L1_DBUS3_ACS_CONFLICT_CNT (r) register accessor: L1-DCache bus3 Conflict-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L1_DBUS3_ACS_HIT_CNT.html" title="type esp32p4::cache::L1_DBUS3_ACS_HIT_CNT">L1_DBUS3_ACS_HIT_CNT</a></div><div class="desc docblock-short">L1_DBUS3_ACS_HIT_CNT (r) register accessor: L1-DCache bus3 Hit-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L1_DBUS3_ACS_MISS_CNT.html" title="type esp32p4::cache::L1_DBUS3_ACS_MISS_CNT">L1_DBUS3_ACS_MISS_CNT</a></div><div class="desc docblock-short">L1_DBUS3_ACS_MISS_CNT (r) register accessor: L1-DCache bus3 Miss-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L1_DBUS3_ACS_NXTLVL_RD_CNT.html" title="type esp32p4::cache::L1_DBUS3_ACS_NXTLVL_RD_CNT">L1_DBUS3_ACS_NXTLVL_RD_CNT</a></div><div class="desc docblock-short">L1_DBUS3_ACS_NXTLVL_RD_CNT (r) register accessor: L1-DCache bus3 Next-Level-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L1_DBUS3_ACS_NXTLVL_WR_CNT.html" title="type esp32p4::cache::L1_DBUS3_ACS_NXTLVL_WR_CNT">L1_DBUS3_ACS_NXTLVL_WR_CNT</a></div><div class="desc docblock-short">L1_DBUS3_ACS_NXTLVL_WR_CNT (r) register accessor: L1-DCache bus3 WB-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L1_DCACHE_ACS_FAIL_ADDR.html" title="type esp32p4::cache::L1_DCACHE_ACS_FAIL_ADDR">L1_DCACHE_ACS_FAIL_ADDR</a></div><div class="desc docblock-short">L1_DCACHE_ACS_FAIL_ADDR (r) register accessor: L1-DCache Access Fail Address information register</div></li><li><div class="item-name"><a class="type" href="type.L1_DCACHE_ACS_FAIL_ID_ATTR.html" title="type esp32p4::cache::L1_DCACHE_ACS_FAIL_ID_ATTR">L1_DCACHE_ACS_FAIL_ID_ATTR</a></div><div class="desc docblock-short">L1_DCACHE_ACS_FAIL_ID_ATTR (r) register accessor: L1-DCache Access Fail ID/attribution information register</div></li><li><div class="item-name"><a class="type" href="type.L1_DCACHE_AUTOLOAD_CTRL.html" title="type esp32p4::cache::L1_DCACHE_AUTOLOAD_CTRL">L1_DCACHE_AUTOLOAD_CTRL</a></div><div class="desc docblock-short">L1_DCACHE_AUTOLOAD_CTRL (rw) register accessor: L1 data Cache autoload-operation control register</div></li><li><div class="item-name"><a class="type" href="type.L1_DCACHE_AUTOLOAD_SCT0_ADDR.html" title="type esp32p4::cache::L1_DCACHE_AUTOLOAD_SCT0_ADDR">L1_DCACHE_AUTOLOAD_SCT0_ADDR</a></div><div class="desc docblock-short">L1_DCACHE_AUTOLOAD_SCT0_ADDR (rw) register accessor: L1 data Cache autoload section 0 address configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_DCACHE_AUTOLOAD_SCT0_SIZE.html" title="type esp32p4::cache::L1_DCACHE_AUTOLOAD_SCT0_SIZE">L1_DCACHE_AUTOLOAD_SCT0_SIZE</a></div><div class="desc docblock-short">L1_DCACHE_AUTOLOAD_SCT0_SIZE (rw) register accessor: L1 data Cache autoload section 0 size configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_DCACHE_AUTOLOAD_SCT1_ADDR.html" title="type esp32p4::cache::L1_DCACHE_AUTOLOAD_SCT1_ADDR">L1_DCACHE_AUTOLOAD_SCT1_ADDR</a></div><div class="desc docblock-short">L1_DCACHE_AUTOLOAD_SCT1_ADDR (rw) register accessor: L1 data Cache autoload section 1 address configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_DCACHE_AUTOLOAD_SCT1_SIZE.html" title="type esp32p4::cache::L1_DCACHE_AUTOLOAD_SCT1_SIZE">L1_DCACHE_AUTOLOAD_SCT1_SIZE</a></div><div class="desc docblock-short">L1_DCACHE_AUTOLOAD_SCT1_SIZE (rw) register accessor: L1 data Cache autoload section 1 size configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_DCACHE_AUTOLOAD_SCT2_ADDR.html" title="type esp32p4::cache::L1_DCACHE_AUTOLOAD_SCT2_ADDR">L1_DCACHE_AUTOLOAD_SCT2_ADDR</a></div><div class="desc docblock-short">L1_DCACHE_AUTOLOAD_SCT2_ADDR (rw) register accessor: L1 data Cache autoload section 2 address configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_DCACHE_AUTOLOAD_SCT2_SIZE.html" title="type esp32p4::cache::L1_DCACHE_AUTOLOAD_SCT2_SIZE">L1_DCACHE_AUTOLOAD_SCT2_SIZE</a></div><div class="desc docblock-short">L1_DCACHE_AUTOLOAD_SCT2_SIZE (rw) register accessor: L1 data Cache autoload section 2 size configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_DCACHE_AUTOLOAD_SCT3_ADDR.html" title="type esp32p4::cache::L1_DCACHE_AUTOLOAD_SCT3_ADDR">L1_DCACHE_AUTOLOAD_SCT3_ADDR</a></div><div class="desc docblock-short">L1_DCACHE_AUTOLOAD_SCT3_ADDR (rw) register accessor: L1 data Cache autoload section 1 address configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_DCACHE_AUTOLOAD_SCT3_SIZE.html" title="type esp32p4::cache::L1_DCACHE_AUTOLOAD_SCT3_SIZE">L1_DCACHE_AUTOLOAD_SCT3_SIZE</a></div><div class="desc docblock-short">L1_DCACHE_AUTOLOAD_SCT3_SIZE (rw) register accessor: L1 data Cache autoload section 1 size configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_DCACHE_BLOCKSIZE_CONF.html" title="type esp32p4::cache::L1_DCACHE_BLOCKSIZE_CONF">L1_DCACHE_BLOCKSIZE_CONF</a></div><div class="desc docblock-short">L1_DCACHE_BLOCKSIZE_CONF (r) register accessor: L1 data Cache BlockSize mode configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_DCACHE_CACHESIZE_CONF.html" title="type esp32p4::cache::L1_DCACHE_CACHESIZE_CONF">L1_DCACHE_CACHESIZE_CONF</a></div><div class="desc docblock-short">L1_DCACHE_CACHESIZE_CONF (r) register accessor: L1 data Cache CacheSize mode configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_DCACHE_CTRL.html" title="type esp32p4::cache::L1_DCACHE_CTRL">L1_DCACHE_CTRL</a></div><div class="desc docblock-short">L1_DCACHE_CTRL (rw) register accessor: L1 data Cache(L1-DCache) control register</div></li><li><div class="item-name"><a class="type" href="type.L1_DCACHE_PRELOAD_ADDR.html" title="type esp32p4::cache::L1_DCACHE_PRELOAD_ADDR">L1_DCACHE_PRELOAD_ADDR</a></div><div class="desc docblock-short">L1_DCACHE_PRELOAD_ADDR (rw) register accessor: L1 data Cache preload address configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_DCACHE_PRELOAD_CTRL.html" title="type esp32p4::cache::L1_DCACHE_PRELOAD_CTRL">L1_DCACHE_PRELOAD_CTRL</a></div><div class="desc docblock-short">L1_DCACHE_PRELOAD_CTRL (rw) register accessor: L1 data Cache preload-operation control register</div></li><li><div class="item-name"><a class="type" href="type.L1_DCACHE_PRELOAD_SIZE.html" title="type esp32p4::cache::L1_DCACHE_PRELOAD_SIZE">L1_DCACHE_PRELOAD_SIZE</a></div><div class="desc docblock-short">L1_DCACHE_PRELOAD_SIZE (rw) register accessor: L1 data Cache preload size configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_DCACHE_PRELOCK_CONF.html" title="type esp32p4::cache::L1_DCACHE_PRELOCK_CONF">L1_DCACHE_PRELOCK_CONF</a></div><div class="desc docblock-short">L1_DCACHE_PRELOCK_CONF (rw) register accessor: L1 data Cache prelock configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_DCACHE_PRELOCK_SCT0_ADDR.html" title="type esp32p4::cache::L1_DCACHE_PRELOCK_SCT0_ADDR">L1_DCACHE_PRELOCK_SCT0_ADDR</a></div><div class="desc docblock-short">L1_DCACHE_PRELOCK_SCT0_ADDR (rw) register accessor: L1 data Cache prelock section0 address configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_DCACHE_PRELOCK_SCT1_ADDR.html" title="type esp32p4::cache::L1_DCACHE_PRELOCK_SCT1_ADDR">L1_DCACHE_PRELOCK_SCT1_ADDR</a></div><div class="desc docblock-short">L1_DCACHE_PRELOCK_SCT1_ADDR (rw) register accessor: L1 data Cache prelock section1 address configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_DCACHE_PRELOCK_SCT_SIZE.html" title="type esp32p4::cache::L1_DCACHE_PRELOCK_SCT_SIZE">L1_DCACHE_PRELOCK_SCT_SIZE</a></div><div class="desc docblock-short">L1_DCACHE_PRELOCK_SCT_SIZE (rw) register accessor: L1 data Cache prelock section size configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_IBUS0_ACS_CONFLICT_CNT.html" title="type esp32p4::cache::L1_IBUS0_ACS_CONFLICT_CNT">L1_IBUS0_ACS_CONFLICT_CNT</a></div><div class="desc docblock-short">L1_IBUS0_ACS_CONFLICT_CNT (r) register accessor: L1-ICache bus0 Conflict-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L1_IBUS0_ACS_HIT_CNT.html" title="type esp32p4::cache::L1_IBUS0_ACS_HIT_CNT">L1_IBUS0_ACS_HIT_CNT</a></div><div class="desc docblock-short">L1_IBUS0_ACS_HIT_CNT (r) register accessor: L1-ICache bus0 Hit-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L1_IBUS0_ACS_MISS_CNT.html" title="type esp32p4::cache::L1_IBUS0_ACS_MISS_CNT">L1_IBUS0_ACS_MISS_CNT</a></div><div class="desc docblock-short">L1_IBUS0_ACS_MISS_CNT (r) register accessor: L1-ICache bus0 Miss-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L1_IBUS0_ACS_NXTLVL_RD_CNT.html" title="type esp32p4::cache::L1_IBUS0_ACS_NXTLVL_RD_CNT">L1_IBUS0_ACS_NXTLVL_RD_CNT</a></div><div class="desc docblock-short">L1_IBUS0_ACS_NXTLVL_RD_CNT (r) register accessor: L1-ICache bus0 Next-Level-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L1_IBUS1_ACS_CONFLICT_CNT.html" title="type esp32p4::cache::L1_IBUS1_ACS_CONFLICT_CNT">L1_IBUS1_ACS_CONFLICT_CNT</a></div><div class="desc docblock-short">L1_IBUS1_ACS_CONFLICT_CNT (r) register accessor: L1-ICache bus1 Conflict-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L1_IBUS1_ACS_HIT_CNT.html" title="type esp32p4::cache::L1_IBUS1_ACS_HIT_CNT">L1_IBUS1_ACS_HIT_CNT</a></div><div class="desc docblock-short">L1_IBUS1_ACS_HIT_CNT (r) register accessor: L1-ICache bus1 Hit-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L1_IBUS1_ACS_MISS_CNT.html" title="type esp32p4::cache::L1_IBUS1_ACS_MISS_CNT">L1_IBUS1_ACS_MISS_CNT</a></div><div class="desc docblock-short">L1_IBUS1_ACS_MISS_CNT (r) register accessor: L1-ICache bus1 Miss-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L1_IBUS1_ACS_NXTLVL_RD_CNT.html" title="type esp32p4::cache::L1_IBUS1_ACS_NXTLVL_RD_CNT">L1_IBUS1_ACS_NXTLVL_RD_CNT</a></div><div class="desc docblock-short">L1_IBUS1_ACS_NXTLVL_RD_CNT (r) register accessor: L1-ICache bus1 Next-Level-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L1_IBUS2_ACS_CONFLICT_CNT.html" title="type esp32p4::cache::L1_IBUS2_ACS_CONFLICT_CNT">L1_IBUS2_ACS_CONFLICT_CNT</a></div><div class="desc docblock-short">L1_IBUS2_ACS_CONFLICT_CNT (r) register accessor: L1-ICache bus2 Conflict-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L1_IBUS2_ACS_HIT_CNT.html" title="type esp32p4::cache::L1_IBUS2_ACS_HIT_CNT">L1_IBUS2_ACS_HIT_CNT</a></div><div class="desc docblock-short">L1_IBUS2_ACS_HIT_CNT (r) register accessor: L1-ICache bus2 Hit-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L1_IBUS2_ACS_MISS_CNT.html" title="type esp32p4::cache::L1_IBUS2_ACS_MISS_CNT">L1_IBUS2_ACS_MISS_CNT</a></div><div class="desc docblock-short">L1_IBUS2_ACS_MISS_CNT (r) register accessor: L1-ICache bus2 Miss-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L1_IBUS2_ACS_NXTLVL_RD_CNT.html" title="type esp32p4::cache::L1_IBUS2_ACS_NXTLVL_RD_CNT">L1_IBUS2_ACS_NXTLVL_RD_CNT</a></div><div class="desc docblock-short">L1_IBUS2_ACS_NXTLVL_RD_CNT (r) register accessor: L1-ICache bus2 Next-Level-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L1_IBUS3_ACS_CONFLICT_CNT.html" title="type esp32p4::cache::L1_IBUS3_ACS_CONFLICT_CNT">L1_IBUS3_ACS_CONFLICT_CNT</a></div><div class="desc docblock-short">L1_IBUS3_ACS_CONFLICT_CNT (r) register accessor: L1-ICache bus3 Conflict-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L1_IBUS3_ACS_HIT_CNT.html" title="type esp32p4::cache::L1_IBUS3_ACS_HIT_CNT">L1_IBUS3_ACS_HIT_CNT</a></div><div class="desc docblock-short">L1_IBUS3_ACS_HIT_CNT (r) register accessor: L1-ICache bus3 Hit-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L1_IBUS3_ACS_MISS_CNT.html" title="type esp32p4::cache::L1_IBUS3_ACS_MISS_CNT">L1_IBUS3_ACS_MISS_CNT</a></div><div class="desc docblock-short">L1_IBUS3_ACS_MISS_CNT (r) register accessor: L1-ICache bus3 Miss-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L1_IBUS3_ACS_NXTLVL_RD_CNT.html" title="type esp32p4::cache::L1_IBUS3_ACS_NXTLVL_RD_CNT">L1_IBUS3_ACS_NXTLVL_RD_CNT</a></div><div class="desc docblock-short">L1_IBUS3_ACS_NXTLVL_RD_CNT (r) register accessor: L1-ICache bus3 Next-Level-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE0_ACS_FAIL_ADDR.html" title="type esp32p4::cache::L1_ICACHE0_ACS_FAIL_ADDR">L1_ICACHE0_ACS_FAIL_ADDR</a></div><div class="desc docblock-short">L1_ICACHE0_ACS_FAIL_ADDR (r) register accessor: L1-ICache0 Access Fail Address information register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE0_ACS_FAIL_ID_ATTR.html" title="type esp32p4::cache::L1_ICACHE0_ACS_FAIL_ID_ATTR">L1_ICACHE0_ACS_FAIL_ID_ATTR</a></div><div class="desc docblock-short">L1_ICACHE0_ACS_FAIL_ID_ATTR (r) register accessor: L1-ICache0 Access Fail ID/attribution information register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE0_AUTOLOAD_CTRL.html" title="type esp32p4::cache::L1_ICACHE0_AUTOLOAD_CTRL">L1_ICACHE0_AUTOLOAD_CTRL</a></div><div class="desc docblock-short">L1_ICACHE0_AUTOLOAD_CTRL (rw) register accessor: L1 instruction Cache 0 autoload-operation control register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE0_AUTOLOAD_SCT0_ADDR.html" title="type esp32p4::cache::L1_ICACHE0_AUTOLOAD_SCT0_ADDR">L1_ICACHE0_AUTOLOAD_SCT0_ADDR</a></div><div class="desc docblock-short">L1_ICACHE0_AUTOLOAD_SCT0_ADDR (rw) register accessor: L1 instruction Cache 0 autoload section 0 address configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE0_AUTOLOAD_SCT0_SIZE.html" title="type esp32p4::cache::L1_ICACHE0_AUTOLOAD_SCT0_SIZE">L1_ICACHE0_AUTOLOAD_SCT0_SIZE</a></div><div class="desc docblock-short">L1_ICACHE0_AUTOLOAD_SCT0_SIZE (rw) register accessor: L1 instruction Cache 0 autoload section 0 size configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE0_AUTOLOAD_SCT1_ADDR.html" title="type esp32p4::cache::L1_ICACHE0_AUTOLOAD_SCT1_ADDR">L1_ICACHE0_AUTOLOAD_SCT1_ADDR</a></div><div class="desc docblock-short">L1_ICACHE0_AUTOLOAD_SCT1_ADDR (rw) register accessor: L1 instruction Cache 0 autoload section 1 address configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE0_AUTOLOAD_SCT1_SIZE.html" title="type esp32p4::cache::L1_ICACHE0_AUTOLOAD_SCT1_SIZE">L1_ICACHE0_AUTOLOAD_SCT1_SIZE</a></div><div class="desc docblock-short">L1_ICACHE0_AUTOLOAD_SCT1_SIZE (rw) register accessor: L1 instruction Cache 0 autoload section 1 size configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE0_PRELOAD_ADDR.html" title="type esp32p4::cache::L1_ICACHE0_PRELOAD_ADDR">L1_ICACHE0_PRELOAD_ADDR</a></div><div class="desc docblock-short">L1_ICACHE0_PRELOAD_ADDR (rw) register accessor: L1 instruction Cache 0 preload address configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE0_PRELOAD_CTRL.html" title="type esp32p4::cache::L1_ICACHE0_PRELOAD_CTRL">L1_ICACHE0_PRELOAD_CTRL</a></div><div class="desc docblock-short">L1_ICACHE0_PRELOAD_CTRL (rw) register accessor: L1 instruction Cache 0 preload-operation control register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE0_PRELOAD_SIZE.html" title="type esp32p4::cache::L1_ICACHE0_PRELOAD_SIZE">L1_ICACHE0_PRELOAD_SIZE</a></div><div class="desc docblock-short">L1_ICACHE0_PRELOAD_SIZE (rw) register accessor: L1 instruction Cache 0 preload size configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE0_PRELOCK_CONF.html" title="type esp32p4::cache::L1_ICACHE0_PRELOCK_CONF">L1_ICACHE0_PRELOCK_CONF</a></div><div class="desc docblock-short">L1_ICACHE0_PRELOCK_CONF (rw) register accessor: L1 instruction Cache 0 prelock configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE0_PRELOCK_SCT0_ADDR.html" title="type esp32p4::cache::L1_ICACHE0_PRELOCK_SCT0_ADDR">L1_ICACHE0_PRELOCK_SCT0_ADDR</a></div><div class="desc docblock-short">L1_ICACHE0_PRELOCK_SCT0_ADDR (rw) register accessor: L1 instruction Cache 0 prelock section0 address configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE0_PRELOCK_SCT1_ADDR.html" title="type esp32p4::cache::L1_ICACHE0_PRELOCK_SCT1_ADDR">L1_ICACHE0_PRELOCK_SCT1_ADDR</a></div><div class="desc docblock-short">L1_ICACHE0_PRELOCK_SCT1_ADDR (rw) register accessor: L1 instruction Cache 0 prelock section1 address configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE0_PRELOCK_SCT_SIZE.html" title="type esp32p4::cache::L1_ICACHE0_PRELOCK_SCT_SIZE">L1_ICACHE0_PRELOCK_SCT_SIZE</a></div><div class="desc docblock-short">L1_ICACHE0_PRELOCK_SCT_SIZE (rw) register accessor: L1 instruction Cache 0 prelock section size configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE1_ACS_FAIL_ADDR.html" title="type esp32p4::cache::L1_ICACHE1_ACS_FAIL_ADDR">L1_ICACHE1_ACS_FAIL_ADDR</a></div><div class="desc docblock-short">L1_ICACHE1_ACS_FAIL_ADDR (r) register accessor: L1-ICache0 Access Fail Address information register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE1_ACS_FAIL_ID_ATTR.html" title="type esp32p4::cache::L1_ICACHE1_ACS_FAIL_ID_ATTR">L1_ICACHE1_ACS_FAIL_ID_ATTR</a></div><div class="desc docblock-short">L1_ICACHE1_ACS_FAIL_ID_ATTR (r) register accessor: L1-ICache0 Access Fail ID/attribution information register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE1_AUTOLOAD_CTRL.html" title="type esp32p4::cache::L1_ICACHE1_AUTOLOAD_CTRL">L1_ICACHE1_AUTOLOAD_CTRL</a></div><div class="desc docblock-short">L1_ICACHE1_AUTOLOAD_CTRL (rw) register accessor: L1 instruction Cache 1 autoload-operation control register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE1_AUTOLOAD_SCT0_ADDR.html" title="type esp32p4::cache::L1_ICACHE1_AUTOLOAD_SCT0_ADDR">L1_ICACHE1_AUTOLOAD_SCT0_ADDR</a></div><div class="desc docblock-short">L1_ICACHE1_AUTOLOAD_SCT0_ADDR (rw) register accessor: L1 instruction Cache 1 autoload section 0 address configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE1_AUTOLOAD_SCT0_SIZE.html" title="type esp32p4::cache::L1_ICACHE1_AUTOLOAD_SCT0_SIZE">L1_ICACHE1_AUTOLOAD_SCT0_SIZE</a></div><div class="desc docblock-short">L1_ICACHE1_AUTOLOAD_SCT0_SIZE (rw) register accessor: L1 instruction Cache 1 autoload section 0 size configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE1_AUTOLOAD_SCT1_ADDR.html" title="type esp32p4::cache::L1_ICACHE1_AUTOLOAD_SCT1_ADDR">L1_ICACHE1_AUTOLOAD_SCT1_ADDR</a></div><div class="desc docblock-short">L1_ICACHE1_AUTOLOAD_SCT1_ADDR (rw) register accessor: L1 instruction Cache 1 autoload section 1 address configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE1_AUTOLOAD_SCT1_SIZE.html" title="type esp32p4::cache::L1_ICACHE1_AUTOLOAD_SCT1_SIZE">L1_ICACHE1_AUTOLOAD_SCT1_SIZE</a></div><div class="desc docblock-short">L1_ICACHE1_AUTOLOAD_SCT1_SIZE (rw) register accessor: L1 instruction Cache 1 autoload section 1 size configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE1_PRELOAD_ADDR.html" title="type esp32p4::cache::L1_ICACHE1_PRELOAD_ADDR">L1_ICACHE1_PRELOAD_ADDR</a></div><div class="desc docblock-short">L1_ICACHE1_PRELOAD_ADDR (rw) register accessor: L1 instruction Cache 1 preload address configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE1_PRELOAD_CTRL.html" title="type esp32p4::cache::L1_ICACHE1_PRELOAD_CTRL">L1_ICACHE1_PRELOAD_CTRL</a></div><div class="desc docblock-short">L1_ICACHE1_PRELOAD_CTRL (rw) register accessor: L1 instruction Cache 1 preload-operation control register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE1_PRELOAD_SIZE.html" title="type esp32p4::cache::L1_ICACHE1_PRELOAD_SIZE">L1_ICACHE1_PRELOAD_SIZE</a></div><div class="desc docblock-short">L1_ICACHE1_PRELOAD_SIZE (rw) register accessor: L1 instruction Cache 1 preload size configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE1_PRELOCK_CONF.html" title="type esp32p4::cache::L1_ICACHE1_PRELOCK_CONF">L1_ICACHE1_PRELOCK_CONF</a></div><div class="desc docblock-short">L1_ICACHE1_PRELOCK_CONF (rw) register accessor: L1 instruction Cache 1 prelock configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE1_PRELOCK_SCT0_ADDR.html" title="type esp32p4::cache::L1_ICACHE1_PRELOCK_SCT0_ADDR">L1_ICACHE1_PRELOCK_SCT0_ADDR</a></div><div class="desc docblock-short">L1_ICACHE1_PRELOCK_SCT0_ADDR (rw) register accessor: L1 instruction Cache 1 prelock section0 address configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE1_PRELOCK_SCT1_ADDR.html" title="type esp32p4::cache::L1_ICACHE1_PRELOCK_SCT1_ADDR">L1_ICACHE1_PRELOCK_SCT1_ADDR</a></div><div class="desc docblock-short">L1_ICACHE1_PRELOCK_SCT1_ADDR (rw) register accessor: L1 instruction Cache 1 prelock section1 address configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE1_PRELOCK_SCT_SIZE.html" title="type esp32p4::cache::L1_ICACHE1_PRELOCK_SCT_SIZE">L1_ICACHE1_PRELOCK_SCT_SIZE</a></div><div class="desc docblock-short">L1_ICACHE1_PRELOCK_SCT_SIZE (rw) register accessor: L1 instruction Cache 1 prelock section size configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE2_ACS_FAIL_ADDR.html" title="type esp32p4::cache::L1_ICACHE2_ACS_FAIL_ADDR">L1_ICACHE2_ACS_FAIL_ADDR</a></div><div class="desc docblock-short">L1_ICACHE2_ACS_FAIL_ADDR (r) register accessor: L1-ICache0 Access Fail Address information register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE2_ACS_FAIL_ID_ATTR.html" title="type esp32p4::cache::L1_ICACHE2_ACS_FAIL_ID_ATTR">L1_ICACHE2_ACS_FAIL_ID_ATTR</a></div><div class="desc docblock-short">L1_ICACHE2_ACS_FAIL_ID_ATTR (r) register accessor: L1-ICache0 Access Fail ID/attribution information register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE2_AUTOLOAD_CTRL.html" title="type esp32p4::cache::L1_ICACHE2_AUTOLOAD_CTRL">L1_ICACHE2_AUTOLOAD_CTRL</a></div><div class="desc docblock-short">L1_ICACHE2_AUTOLOAD_CTRL (r) register accessor: L1 instruction Cache 2 autoload-operation control register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE2_AUTOLOAD_SCT0_ADDR.html" title="type esp32p4::cache::L1_ICACHE2_AUTOLOAD_SCT0_ADDR">L1_ICACHE2_AUTOLOAD_SCT0_ADDR</a></div><div class="desc docblock-short">L1_ICACHE2_AUTOLOAD_SCT0_ADDR (r) register accessor: L1 instruction Cache 2 autoload section 0 address configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE2_AUTOLOAD_SCT0_SIZE.html" title="type esp32p4::cache::L1_ICACHE2_AUTOLOAD_SCT0_SIZE">L1_ICACHE2_AUTOLOAD_SCT0_SIZE</a></div><div class="desc docblock-short">L1_ICACHE2_AUTOLOAD_SCT0_SIZE (r) register accessor: L1 instruction Cache 2 autoload section 0 size configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE2_AUTOLOAD_SCT1_ADDR.html" title="type esp32p4::cache::L1_ICACHE2_AUTOLOAD_SCT1_ADDR">L1_ICACHE2_AUTOLOAD_SCT1_ADDR</a></div><div class="desc docblock-short">L1_ICACHE2_AUTOLOAD_SCT1_ADDR (r) register accessor: L1 instruction Cache 2 autoload section 1 address configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE2_AUTOLOAD_SCT1_SIZE.html" title="type esp32p4::cache::L1_ICACHE2_AUTOLOAD_SCT1_SIZE">L1_ICACHE2_AUTOLOAD_SCT1_SIZE</a></div><div class="desc docblock-short">L1_ICACHE2_AUTOLOAD_SCT1_SIZE (r) register accessor: L1 instruction Cache 2 autoload section 1 size configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE2_PRELOAD_ADDR.html" title="type esp32p4::cache::L1_ICACHE2_PRELOAD_ADDR">L1_ICACHE2_PRELOAD_ADDR</a></div><div class="desc docblock-short">L1_ICACHE2_PRELOAD_ADDR (r) register accessor: L1 instruction Cache 2 preload address configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE2_PRELOAD_CTRL.html" title="type esp32p4::cache::L1_ICACHE2_PRELOAD_CTRL">L1_ICACHE2_PRELOAD_CTRL</a></div><div class="desc docblock-short">L1_ICACHE2_PRELOAD_CTRL (r) register accessor: L1 instruction Cache 2 preload-operation control register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE2_PRELOAD_SIZE.html" title="type esp32p4::cache::L1_ICACHE2_PRELOAD_SIZE">L1_ICACHE2_PRELOAD_SIZE</a></div><div class="desc docblock-short">L1_ICACHE2_PRELOAD_SIZE (r) register accessor: L1 instruction Cache 2 preload size configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE2_PRELOCK_CONF.html" title="type esp32p4::cache::L1_ICACHE2_PRELOCK_CONF">L1_ICACHE2_PRELOCK_CONF</a></div><div class="desc docblock-short">L1_ICACHE2_PRELOCK_CONF (r) register accessor: L1 instruction Cache 2 prelock configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE2_PRELOCK_SCT0_ADDR.html" title="type esp32p4::cache::L1_ICACHE2_PRELOCK_SCT0_ADDR">L1_ICACHE2_PRELOCK_SCT0_ADDR</a></div><div class="desc docblock-short">L1_ICACHE2_PRELOCK_SCT0_ADDR (r) register accessor: L1 instruction Cache 2 prelock section0 address configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE2_PRELOCK_SCT1_ADDR.html" title="type esp32p4::cache::L1_ICACHE2_PRELOCK_SCT1_ADDR">L1_ICACHE2_PRELOCK_SCT1_ADDR</a></div><div class="desc docblock-short">L1_ICACHE2_PRELOCK_SCT1_ADDR (r) register accessor: L1 instruction Cache 2 prelock section1 address configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE2_PRELOCK_SCT_SIZE.html" title="type esp32p4::cache::L1_ICACHE2_PRELOCK_SCT_SIZE">L1_ICACHE2_PRELOCK_SCT_SIZE</a></div><div class="desc docblock-short">L1_ICACHE2_PRELOCK_SCT_SIZE (r) register accessor: L1 instruction Cache 2 prelock section size configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE3_ACS_FAIL_ADDR.html" title="type esp32p4::cache::L1_ICACHE3_ACS_FAIL_ADDR">L1_ICACHE3_ACS_FAIL_ADDR</a></div><div class="desc docblock-short">L1_ICACHE3_ACS_FAIL_ADDR (r) register accessor: L1-ICache0 Access Fail Address information register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE3_ACS_FAIL_ID_ATTR.html" title="type esp32p4::cache::L1_ICACHE3_ACS_FAIL_ID_ATTR">L1_ICACHE3_ACS_FAIL_ID_ATTR</a></div><div class="desc docblock-short">L1_ICACHE3_ACS_FAIL_ID_ATTR (r) register accessor: L1-ICache0 Access Fail ID/attribution information register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE3_AUTOLOAD_CTRL.html" title="type esp32p4::cache::L1_ICACHE3_AUTOLOAD_CTRL">L1_ICACHE3_AUTOLOAD_CTRL</a></div><div class="desc docblock-short">L1_ICACHE3_AUTOLOAD_CTRL (r) register accessor: L1 instruction Cache 3 autoload-operation control register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE3_AUTOLOAD_SCT0_ADDR.html" title="type esp32p4::cache::L1_ICACHE3_AUTOLOAD_SCT0_ADDR">L1_ICACHE3_AUTOLOAD_SCT0_ADDR</a></div><div class="desc docblock-short">L1_ICACHE3_AUTOLOAD_SCT0_ADDR (r) register accessor: L1 instruction Cache 3 autoload section 0 address configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE3_AUTOLOAD_SCT0_SIZE.html" title="type esp32p4::cache::L1_ICACHE3_AUTOLOAD_SCT0_SIZE">L1_ICACHE3_AUTOLOAD_SCT0_SIZE</a></div><div class="desc docblock-short">L1_ICACHE3_AUTOLOAD_SCT0_SIZE (r) register accessor: L1 instruction Cache 3 autoload section 0 size configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE3_AUTOLOAD_SCT1_ADDR.html" title="type esp32p4::cache::L1_ICACHE3_AUTOLOAD_SCT1_ADDR">L1_ICACHE3_AUTOLOAD_SCT1_ADDR</a></div><div class="desc docblock-short">L1_ICACHE3_AUTOLOAD_SCT1_ADDR (r) register accessor: L1 instruction Cache 3 autoload section 1 address configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE3_AUTOLOAD_SCT1_SIZE.html" title="type esp32p4::cache::L1_ICACHE3_AUTOLOAD_SCT1_SIZE">L1_ICACHE3_AUTOLOAD_SCT1_SIZE</a></div><div class="desc docblock-short">L1_ICACHE3_AUTOLOAD_SCT1_SIZE (r) register accessor: L1 instruction Cache 3 autoload section 1 size configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE3_PRELOAD_ADDR.html" title="type esp32p4::cache::L1_ICACHE3_PRELOAD_ADDR">L1_ICACHE3_PRELOAD_ADDR</a></div><div class="desc docblock-short">L1_ICACHE3_PRELOAD_ADDR (r) register accessor: L1 instruction Cache 3 preload address configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE3_PRELOAD_CTRL.html" title="type esp32p4::cache::L1_ICACHE3_PRELOAD_CTRL">L1_ICACHE3_PRELOAD_CTRL</a></div><div class="desc docblock-short">L1_ICACHE3_PRELOAD_CTRL (r) register accessor: L1 instruction Cache 3 preload-operation control register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE3_PRELOAD_SIZE.html" title="type esp32p4::cache::L1_ICACHE3_PRELOAD_SIZE">L1_ICACHE3_PRELOAD_SIZE</a></div><div class="desc docblock-short">L1_ICACHE3_PRELOAD_SIZE (r) register accessor: L1 instruction Cache 3 preload size configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE3_PRELOCK_CONF.html" title="type esp32p4::cache::L1_ICACHE3_PRELOCK_CONF">L1_ICACHE3_PRELOCK_CONF</a></div><div class="desc docblock-short">L1_ICACHE3_PRELOCK_CONF (r) register accessor: L1 instruction Cache 3 prelock configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE3_PRELOCK_SCT0_ADDR.html" title="type esp32p4::cache::L1_ICACHE3_PRELOCK_SCT0_ADDR">L1_ICACHE3_PRELOCK_SCT0_ADDR</a></div><div class="desc docblock-short">L1_ICACHE3_PRELOCK_SCT0_ADDR (r) register accessor: L1 instruction Cache 3 prelock section0 address configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE3_PRELOCK_SCT1_ADDR.html" title="type esp32p4::cache::L1_ICACHE3_PRELOCK_SCT1_ADDR">L1_ICACHE3_PRELOCK_SCT1_ADDR</a></div><div class="desc docblock-short">L1_ICACHE3_PRELOCK_SCT1_ADDR (r) register accessor: L1 instruction Cache 3 prelock section1 address configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE3_PRELOCK_SCT_SIZE.html" title="type esp32p4::cache::L1_ICACHE3_PRELOCK_SCT_SIZE">L1_ICACHE3_PRELOCK_SCT_SIZE</a></div><div class="desc docblock-short">L1_ICACHE3_PRELOCK_SCT_SIZE (r) register accessor: L1 instruction Cache 3 prelock section size configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE_BLOCKSIZE_CONF.html" title="type esp32p4::cache::L1_ICACHE_BLOCKSIZE_CONF">L1_ICACHE_BLOCKSIZE_CONF</a></div><div class="desc docblock-short">L1_ICACHE_BLOCKSIZE_CONF (r) register accessor: L1 instruction Cache BlockSize mode configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE_CACHESIZE_CONF.html" title="type esp32p4::cache::L1_ICACHE_CACHESIZE_CONF">L1_ICACHE_CACHESIZE_CONF</a></div><div class="desc docblock-short">L1_ICACHE_CACHESIZE_CONF (r) register accessor: L1 instruction Cache CacheSize mode configure register</div></li><li><div class="item-name"><a class="type" href="type.L1_ICACHE_CTRL.html" title="type esp32p4::cache::L1_ICACHE_CTRL">L1_ICACHE_CTRL</a></div><div class="desc docblock-short">L1_ICACHE_CTRL (rw) register accessor: L1 instruction Cache(L1-ICache) control register</div></li><li><div class="item-name"><a class="type" href="type.L1_UNALLOCATE_BUFFER_CLEAR.html" title="type esp32p4::cache::L1_UNALLOCATE_BUFFER_CLEAR">L1_UNALLOCATE_BUFFER_CLEAR</a></div><div class="desc docblock-short">L1_UNALLOCATE_BUFFER_CLEAR (rw) register accessor: Unallocate request buffer clear registers</div></li><li><div class="item-name"><a class="type" href="type.L2_BYPASS_CACHE_CONF.html" title="type esp32p4::cache::L2_BYPASS_CACHE_CONF">L2_BYPASS_CACHE_CONF</a></div><div class="desc docblock-short">L2_BYPASS_CACHE_CONF (rw) register accessor: Bypass Cache configure register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_ACCESS_ATTR_CTRL.html" title="type esp32p4::cache::L2_CACHE_ACCESS_ATTR_CTRL">L2_CACHE_ACCESS_ATTR_CTRL</a></div><div class="desc docblock-short">L2_CACHE_ACCESS_ATTR_CTRL (rw) register accessor: L2 cache access attribute control register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_ACS_CNT_CTRL.html" title="type esp32p4::cache::L2_CACHE_ACS_CNT_CTRL">L2_CACHE_ACS_CNT_CTRL</a></div><div class="desc docblock-short">L2_CACHE_ACS_CNT_CTRL (rw) register accessor: Cache Access Counter enable and clear register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_ACS_CNT_INT_CLR.html" title="type esp32p4::cache::L2_CACHE_ACS_CNT_INT_CLR">L2_CACHE_ACS_CNT_INT_CLR</a></div><div class="desc docblock-short">L2_CACHE_ACS_CNT_INT_CLR (rw) register accessor: Cache Access Counter Interrupt clear register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_ACS_CNT_INT_ENA.html" title="type esp32p4::cache::L2_CACHE_ACS_CNT_INT_ENA">L2_CACHE_ACS_CNT_INT_ENA</a></div><div class="desc docblock-short">L2_CACHE_ACS_CNT_INT_ENA (rw) register accessor: Cache Access Counter Interrupt enable register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_ACS_CNT_INT_RAW.html" title="type esp32p4::cache::L2_CACHE_ACS_CNT_INT_RAW">L2_CACHE_ACS_CNT_INT_RAW</a></div><div class="desc docblock-short">L2_CACHE_ACS_CNT_INT_RAW (rw) register accessor: Cache Access Counter Interrupt raw register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_ACS_CNT_INT_ST.html" title="type esp32p4::cache::L2_CACHE_ACS_CNT_INT_ST">L2_CACHE_ACS_CNT_INT_ST</a></div><div class="desc docblock-short">L2_CACHE_ACS_CNT_INT_ST (r) register accessor: Cache Access Counter Interrupt status register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_ACS_FAIL_ADDR.html" title="type esp32p4::cache::L2_CACHE_ACS_FAIL_ADDR">L2_CACHE_ACS_FAIL_ADDR</a></div><div class="desc docblock-short">L2_CACHE_ACS_FAIL_ADDR (r) register accessor: L2-Cache Access Fail Address information register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_ACS_FAIL_CTRL.html" title="type esp32p4::cache::L2_CACHE_ACS_FAIL_CTRL">L2_CACHE_ACS_FAIL_CTRL</a></div><div class="desc docblock-short">L2_CACHE_ACS_FAIL_CTRL (rw) register accessor: Cache Access Fail Configuration register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_ACS_FAIL_ID_ATTR.html" title="type esp32p4::cache::L2_CACHE_ACS_FAIL_ID_ATTR">L2_CACHE_ACS_FAIL_ID_ATTR</a></div><div class="desc docblock-short">L2_CACHE_ACS_FAIL_ID_ATTR (r) register accessor: L2-Cache Access Fail ID/attribution information register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_ACS_FAIL_INT_CLR.html" title="type esp32p4::cache::L2_CACHE_ACS_FAIL_INT_CLR">L2_CACHE_ACS_FAIL_INT_CLR</a></div><div class="desc docblock-short">L2_CACHE_ACS_FAIL_INT_CLR (w) register accessor: L1-Cache Access Fail Interrupt clear register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_ACS_FAIL_INT_ENA.html" title="type esp32p4::cache::L2_CACHE_ACS_FAIL_INT_ENA">L2_CACHE_ACS_FAIL_INT_ENA</a></div><div class="desc docblock-short">L2_CACHE_ACS_FAIL_INT_ENA (rw) register accessor: Cache Access Fail Interrupt enable register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_ACS_FAIL_INT_RAW.html" title="type esp32p4::cache::L2_CACHE_ACS_FAIL_INT_RAW">L2_CACHE_ACS_FAIL_INT_RAW</a></div><div class="desc docblock-short">L2_CACHE_ACS_FAIL_INT_RAW (rw) register accessor: Cache Access Fail Interrupt raw register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_ACS_FAIL_INT_ST.html" title="type esp32p4::cache::L2_CACHE_ACS_FAIL_INT_ST">L2_CACHE_ACS_FAIL_INT_ST</a></div><div class="desc docblock-short">L2_CACHE_ACS_FAIL_INT_ST (r) register accessor: Cache Access Fail Interrupt status register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_AUTOLOAD_BUF_CLR_CTRL.html" title="type esp32p4::cache::L2_CACHE_AUTOLOAD_BUF_CLR_CTRL">L2_CACHE_AUTOLOAD_BUF_CLR_CTRL</a></div><div class="desc docblock-short">L2_CACHE_AUTOLOAD_BUF_CLR_CTRL (rw) register accessor: Cache Autoload buffer clear control register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_AUTOLOAD_CTRL.html" title="type esp32p4::cache::L2_CACHE_AUTOLOAD_CTRL">L2_CACHE_AUTOLOAD_CTRL</a></div><div class="desc docblock-short">L2_CACHE_AUTOLOAD_CTRL (rw) register accessor: L2 Cache autoload-operation control register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_AUTOLOAD_SCT0_ADDR.html" title="type esp32p4::cache::L2_CACHE_AUTOLOAD_SCT0_ADDR">L2_CACHE_AUTOLOAD_SCT0_ADDR</a></div><div class="desc docblock-short">L2_CACHE_AUTOLOAD_SCT0_ADDR (rw) register accessor: L2 Cache autoload section 0 address configure register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_AUTOLOAD_SCT0_SIZE.html" title="type esp32p4::cache::L2_CACHE_AUTOLOAD_SCT0_SIZE">L2_CACHE_AUTOLOAD_SCT0_SIZE</a></div><div class="desc docblock-short">L2_CACHE_AUTOLOAD_SCT0_SIZE (rw) register accessor: L2 Cache autoload section 0 size configure register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_AUTOLOAD_SCT1_ADDR.html" title="type esp32p4::cache::L2_CACHE_AUTOLOAD_SCT1_ADDR">L2_CACHE_AUTOLOAD_SCT1_ADDR</a></div><div class="desc docblock-short">L2_CACHE_AUTOLOAD_SCT1_ADDR (rw) register accessor: L2 Cache autoload section 1 address configure register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_AUTOLOAD_SCT1_SIZE.html" title="type esp32p4::cache::L2_CACHE_AUTOLOAD_SCT1_SIZE">L2_CACHE_AUTOLOAD_SCT1_SIZE</a></div><div class="desc docblock-short">L2_CACHE_AUTOLOAD_SCT1_SIZE (rw) register accessor: L2 Cache autoload section 1 size configure register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_AUTOLOAD_SCT2_ADDR.html" title="type esp32p4::cache::L2_CACHE_AUTOLOAD_SCT2_ADDR">L2_CACHE_AUTOLOAD_SCT2_ADDR</a></div><div class="desc docblock-short">L2_CACHE_AUTOLOAD_SCT2_ADDR (rw) register accessor: L2 Cache autoload section 2 address configure register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_AUTOLOAD_SCT2_SIZE.html" title="type esp32p4::cache::L2_CACHE_AUTOLOAD_SCT2_SIZE">L2_CACHE_AUTOLOAD_SCT2_SIZE</a></div><div class="desc docblock-short">L2_CACHE_AUTOLOAD_SCT2_SIZE (rw) register accessor: L2 Cache autoload section 2 size configure register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_AUTOLOAD_SCT3_ADDR.html" title="type esp32p4::cache::L2_CACHE_AUTOLOAD_SCT3_ADDR">L2_CACHE_AUTOLOAD_SCT3_ADDR</a></div><div class="desc docblock-short">L2_CACHE_AUTOLOAD_SCT3_ADDR (rw) register accessor: L2 Cache autoload section 3 address configure register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_AUTOLOAD_SCT3_SIZE.html" title="type esp32p4::cache::L2_CACHE_AUTOLOAD_SCT3_SIZE">L2_CACHE_AUTOLOAD_SCT3_SIZE</a></div><div class="desc docblock-short">L2_CACHE_AUTOLOAD_SCT3_SIZE (rw) register accessor: L2 Cache autoload section 3 size configure register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_BLOCKSIZE_CONF.html" title="type esp32p4::cache::L2_CACHE_BLOCKSIZE_CONF">L2_CACHE_BLOCKSIZE_CONF</a></div><div class="desc docblock-short">L2_CACHE_BLOCKSIZE_CONF (rw) register accessor: L2 Cache BlockSize mode configure register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_CACHESIZE_CONF.html" title="type esp32p4::cache::L2_CACHE_CACHESIZE_CONF">L2_CACHE_CACHESIZE_CONF</a></div><div class="desc docblock-short">L2_CACHE_CACHESIZE_CONF (rw) register accessor: L2 Cache CacheSize mode configure register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_CTRL.html" title="type esp32p4::cache::L2_CACHE_CTRL">L2_CACHE_CTRL</a></div><div class="desc docblock-short">L2_CACHE_CTRL (rw) register accessor: L2 Cache(L2-Cache) control register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_DATA_MEM_ACS_CONF.html" title="type esp32p4::cache::L2_CACHE_DATA_MEM_ACS_CONF">L2_CACHE_DATA_MEM_ACS_CONF</a></div><div class="desc docblock-short">L2_CACHE_DATA_MEM_ACS_CONF (rw) register accessor: Cache data memory access configure register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_DATA_MEM_POWER_CTRL.html" title="type esp32p4::cache::L2_CACHE_DATA_MEM_POWER_CTRL">L2_CACHE_DATA_MEM_POWER_CTRL</a></div><div class="desc docblock-short">L2_CACHE_DATA_MEM_POWER_CTRL (rw) register accessor: Cache data memory power control register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_DEBUG_BUS.html" title="type esp32p4::cache::L2_CACHE_DEBUG_BUS">L2_CACHE_DEBUG_BUS</a></div><div class="desc docblock-short">L2_CACHE_DEBUG_BUS (rw) register accessor: Cache Tag/data memory content register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_FREEZE_CTRL.html" title="type esp32p4::cache::L2_CACHE_FREEZE_CTRL">L2_CACHE_FREEZE_CTRL</a></div><div class="desc docblock-short">L2_CACHE_FREEZE_CTRL (rw) register accessor: Cache Freeze control register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_OBJECT_CTRL.html" title="type esp32p4::cache::L2_CACHE_OBJECT_CTRL">L2_CACHE_OBJECT_CTRL</a></div><div class="desc docblock-short">L2_CACHE_OBJECT_CTRL (rw) register accessor: Cache Tag and Data memory Object control register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_PRELOAD_ADDR.html" title="type esp32p4::cache::L2_CACHE_PRELOAD_ADDR">L2_CACHE_PRELOAD_ADDR</a></div><div class="desc docblock-short">L2_CACHE_PRELOAD_ADDR (rw) register accessor: L2 Cache preload address configure register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_PRELOAD_CTRL.html" title="type esp32p4::cache::L2_CACHE_PRELOAD_CTRL">L2_CACHE_PRELOAD_CTRL</a></div><div class="desc docblock-short">L2_CACHE_PRELOAD_CTRL (rw) register accessor: L2 Cache preload-operation control register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_PRELOAD_RST_CTRL.html" title="type esp32p4::cache::L2_CACHE_PRELOAD_RST_CTRL">L2_CACHE_PRELOAD_RST_CTRL</a></div><div class="desc docblock-short">L2_CACHE_PRELOAD_RST_CTRL (rw) register accessor: Cache Preload Reset control register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_PRELOAD_SIZE.html" title="type esp32p4::cache::L2_CACHE_PRELOAD_SIZE">L2_CACHE_PRELOAD_SIZE</a></div><div class="desc docblock-short">L2_CACHE_PRELOAD_SIZE (rw) register accessor: L2 Cache preload size configure register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_PRELOCK_CONF.html" title="type esp32p4::cache::L2_CACHE_PRELOCK_CONF">L2_CACHE_PRELOCK_CONF</a></div><div class="desc docblock-short">L2_CACHE_PRELOCK_CONF (rw) register accessor: L2 Cache prelock configure register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_PRELOCK_SCT0_ADDR.html" title="type esp32p4::cache::L2_CACHE_PRELOCK_SCT0_ADDR">L2_CACHE_PRELOCK_SCT0_ADDR</a></div><div class="desc docblock-short">L2_CACHE_PRELOCK_SCT0_ADDR (rw) register accessor: L2 Cache prelock section0 address configure register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_PRELOCK_SCT1_ADDR.html" title="type esp32p4::cache::L2_CACHE_PRELOCK_SCT1_ADDR">L2_CACHE_PRELOCK_SCT1_ADDR</a></div><div class="desc docblock-short">L2_CACHE_PRELOCK_SCT1_ADDR (rw) register accessor: L2 Cache prelock section1 address configure register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_PRELOCK_SCT_SIZE.html" title="type esp32p4::cache::L2_CACHE_PRELOCK_SCT_SIZE">L2_CACHE_PRELOCK_SCT_SIZE</a></div><div class="desc docblock-short">L2_CACHE_PRELOCK_SCT_SIZE (rw) register accessor: L2 Cache prelock section size configure register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_SYNC_PRELOAD_EXCEPTION.html" title="type esp32p4::cache::L2_CACHE_SYNC_PRELOAD_EXCEPTION">L2_CACHE_SYNC_PRELOAD_EXCEPTION</a></div><div class="desc docblock-short">L2_CACHE_SYNC_PRELOAD_EXCEPTION (r) register accessor: Cache Sync/Preload Operation exception register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_SYNC_PRELOAD_INT_CLR.html" title="type esp32p4::cache::L2_CACHE_SYNC_PRELOAD_INT_CLR">L2_CACHE_SYNC_PRELOAD_INT_CLR</a></div><div class="desc docblock-short">L2_CACHE_SYNC_PRELOAD_INT_CLR (w) register accessor: Sync Preload operation Interrupt clear register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_SYNC_PRELOAD_INT_ENA.html" title="type esp32p4::cache::L2_CACHE_SYNC_PRELOAD_INT_ENA">L2_CACHE_SYNC_PRELOAD_INT_ENA</a></div><div class="desc docblock-short">L2_CACHE_SYNC_PRELOAD_INT_ENA (rw) register accessor: L1-Cache Access Fail Interrupt enable register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_SYNC_PRELOAD_INT_RAW.html" title="type esp32p4::cache::L2_CACHE_SYNC_PRELOAD_INT_RAW">L2_CACHE_SYNC_PRELOAD_INT_RAW</a></div><div class="desc docblock-short">L2_CACHE_SYNC_PRELOAD_INT_RAW (rw) register accessor: Sync Preload operation Interrupt raw register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_SYNC_PRELOAD_INT_ST.html" title="type esp32p4::cache::L2_CACHE_SYNC_PRELOAD_INT_ST">L2_CACHE_SYNC_PRELOAD_INT_ST</a></div><div class="desc docblock-short">L2_CACHE_SYNC_PRELOAD_INT_ST (r) register accessor: L1-Cache Access Fail Interrupt status register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_SYNC_RST_CTRL.html" title="type esp32p4::cache::L2_CACHE_SYNC_RST_CTRL">L2_CACHE_SYNC_RST_CTRL</a></div><div class="desc docblock-short">L2_CACHE_SYNC_RST_CTRL (rw) register accessor: Cache Sync Reset control register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_TAG_MEM_ACS_CONF.html" title="type esp32p4::cache::L2_CACHE_TAG_MEM_ACS_CONF">L2_CACHE_TAG_MEM_ACS_CONF</a></div><div class="desc docblock-short">L2_CACHE_TAG_MEM_ACS_CONF (rw) register accessor: Cache tag memory access configure register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_TAG_MEM_POWER_CTRL.html" title="type esp32p4::cache::L2_CACHE_TAG_MEM_POWER_CTRL">L2_CACHE_TAG_MEM_POWER_CTRL</a></div><div class="desc docblock-short">L2_CACHE_TAG_MEM_POWER_CTRL (rw) register accessor: Cache tag memory power control register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_VADDR.html" title="type esp32p4::cache::L2_CACHE_VADDR">L2_CACHE_VADDR</a></div><div class="desc docblock-short">L2_CACHE_VADDR (rw) register accessor: Cache Vaddr register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_WAY_OBJECT.html" title="type esp32p4::cache::L2_CACHE_WAY_OBJECT">L2_CACHE_WAY_OBJECT</a></div><div class="desc docblock-short">L2_CACHE_WAY_OBJECT (rw) register accessor: Cache Tag and Data memory way register</div></li><li><div class="item-name"><a class="type" href="type.L2_CACHE_WRAP_AROUND_CTRL.html" title="type esp32p4::cache::L2_CACHE_WRAP_AROUND_CTRL">L2_CACHE_WRAP_AROUND_CTRL</a></div><div class="desc docblock-short">L2_CACHE_WRAP_AROUND_CTRL (rw) register accessor: Cache wrap around control register</div></li><li><div class="item-name"><a class="type" href="type.L2_DBUS0_ACS_CONFLICT_CNT.html" title="type esp32p4::cache::L2_DBUS0_ACS_CONFLICT_CNT">L2_DBUS0_ACS_CONFLICT_CNT</a></div><div class="desc docblock-short">L2_DBUS0_ACS_CONFLICT_CNT (r) register accessor: L2-Cache bus0 Conflict-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L2_DBUS0_ACS_HIT_CNT.html" title="type esp32p4::cache::L2_DBUS0_ACS_HIT_CNT">L2_DBUS0_ACS_HIT_CNT</a></div><div class="desc docblock-short">L2_DBUS0_ACS_HIT_CNT (r) register accessor: L2-Cache bus0 Hit-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L2_DBUS0_ACS_MISS_CNT.html" title="type esp32p4::cache::L2_DBUS0_ACS_MISS_CNT">L2_DBUS0_ACS_MISS_CNT</a></div><div class="desc docblock-short">L2_DBUS0_ACS_MISS_CNT (r) register accessor: L2-Cache bus0 Miss-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L2_DBUS0_ACS_NXTLVL_RD_CNT.html" title="type esp32p4::cache::L2_DBUS0_ACS_NXTLVL_RD_CNT">L2_DBUS0_ACS_NXTLVL_RD_CNT</a></div><div class="desc docblock-short">L2_DBUS0_ACS_NXTLVL_RD_CNT (r) register accessor: L2-Cache bus0 Next-Level-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L2_DBUS0_ACS_NXTLVL_WR_CNT.html" title="type esp32p4::cache::L2_DBUS0_ACS_NXTLVL_WR_CNT">L2_DBUS0_ACS_NXTLVL_WR_CNT</a></div><div class="desc docblock-short">L2_DBUS0_ACS_NXTLVL_WR_CNT (r) register accessor: L2-Cache bus0 WB-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L2_DBUS1_ACS_CONFLICT_CNT.html" title="type esp32p4::cache::L2_DBUS1_ACS_CONFLICT_CNT">L2_DBUS1_ACS_CONFLICT_CNT</a></div><div class="desc docblock-short">L2_DBUS1_ACS_CONFLICT_CNT (r) register accessor: L2-Cache bus1 Conflict-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L2_DBUS1_ACS_HIT_CNT.html" title="type esp32p4::cache::L2_DBUS1_ACS_HIT_CNT">L2_DBUS1_ACS_HIT_CNT</a></div><div class="desc docblock-short">L2_DBUS1_ACS_HIT_CNT (r) register accessor: L2-Cache bus1 Hit-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L2_DBUS1_ACS_MISS_CNT.html" title="type esp32p4::cache::L2_DBUS1_ACS_MISS_CNT">L2_DBUS1_ACS_MISS_CNT</a></div><div class="desc docblock-short">L2_DBUS1_ACS_MISS_CNT (r) register accessor: L2-Cache bus1 Miss-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L2_DBUS1_ACS_NXTLVL_RD_CNT.html" title="type esp32p4::cache::L2_DBUS1_ACS_NXTLVL_RD_CNT">L2_DBUS1_ACS_NXTLVL_RD_CNT</a></div><div class="desc docblock-short">L2_DBUS1_ACS_NXTLVL_RD_CNT (r) register accessor: L2-Cache bus1 Next-Level-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L2_DBUS1_ACS_NXTLVL_WR_CNT.html" title="type esp32p4::cache::L2_DBUS1_ACS_NXTLVL_WR_CNT">L2_DBUS1_ACS_NXTLVL_WR_CNT</a></div><div class="desc docblock-short">L2_DBUS1_ACS_NXTLVL_WR_CNT (r) register accessor: L2-Cache bus1 WB-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L2_DBUS2_ACS_CONFLICT_CNT.html" title="type esp32p4::cache::L2_DBUS2_ACS_CONFLICT_CNT">L2_DBUS2_ACS_CONFLICT_CNT</a></div><div class="desc docblock-short">L2_DBUS2_ACS_CONFLICT_CNT (r) register accessor: L2-Cache bus2 Conflict-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L2_DBUS2_ACS_HIT_CNT.html" title="type esp32p4::cache::L2_DBUS2_ACS_HIT_CNT">L2_DBUS2_ACS_HIT_CNT</a></div><div class="desc docblock-short">L2_DBUS2_ACS_HIT_CNT (r) register accessor: L2-Cache bus2 Hit-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L2_DBUS2_ACS_MISS_CNT.html" title="type esp32p4::cache::L2_DBUS2_ACS_MISS_CNT">L2_DBUS2_ACS_MISS_CNT</a></div><div class="desc docblock-short">L2_DBUS2_ACS_MISS_CNT (r) register accessor: L2-Cache bus2 Miss-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L2_DBUS2_ACS_NXTLVL_RD_CNT.html" title="type esp32p4::cache::L2_DBUS2_ACS_NXTLVL_RD_CNT">L2_DBUS2_ACS_NXTLVL_RD_CNT</a></div><div class="desc docblock-short">L2_DBUS2_ACS_NXTLVL_RD_CNT (r) register accessor: L2-Cache bus2 Next-Level-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L2_DBUS2_ACS_NXTLVL_WR_CNT.html" title="type esp32p4::cache::L2_DBUS2_ACS_NXTLVL_WR_CNT">L2_DBUS2_ACS_NXTLVL_WR_CNT</a></div><div class="desc docblock-short">L2_DBUS2_ACS_NXTLVL_WR_CNT (r) register accessor: L2-Cache bus2 WB-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L2_DBUS3_ACS_CONFLICT_CNT.html" title="type esp32p4::cache::L2_DBUS3_ACS_CONFLICT_CNT">L2_DBUS3_ACS_CONFLICT_CNT</a></div><div class="desc docblock-short">L2_DBUS3_ACS_CONFLICT_CNT (r) register accessor: L2-Cache bus3 Conflict-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L2_DBUS3_ACS_HIT_CNT.html" title="type esp32p4::cache::L2_DBUS3_ACS_HIT_CNT">L2_DBUS3_ACS_HIT_CNT</a></div><div class="desc docblock-short">L2_DBUS3_ACS_HIT_CNT (r) register accessor: L2-Cache bus3 Hit-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L2_DBUS3_ACS_MISS_CNT.html" title="type esp32p4::cache::L2_DBUS3_ACS_MISS_CNT">L2_DBUS3_ACS_MISS_CNT</a></div><div class="desc docblock-short">L2_DBUS3_ACS_MISS_CNT (r) register accessor: L2-Cache bus3 Miss-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L2_DBUS3_ACS_NXTLVL_RD_CNT.html" title="type esp32p4::cache::L2_DBUS3_ACS_NXTLVL_RD_CNT">L2_DBUS3_ACS_NXTLVL_RD_CNT</a></div><div class="desc docblock-short">L2_DBUS3_ACS_NXTLVL_RD_CNT (r) register accessor: L2-Cache bus3 Next-Level-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L2_DBUS3_ACS_NXTLVL_WR_CNT.html" title="type esp32p4::cache::L2_DBUS3_ACS_NXTLVL_WR_CNT">L2_DBUS3_ACS_NXTLVL_WR_CNT</a></div><div class="desc docblock-short">L2_DBUS3_ACS_NXTLVL_WR_CNT (r) register accessor: L2-Cache bus3 WB-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L2_IBUS0_ACS_CONFLICT_CNT.html" title="type esp32p4::cache::L2_IBUS0_ACS_CONFLICT_CNT">L2_IBUS0_ACS_CONFLICT_CNT</a></div><div class="desc docblock-short">L2_IBUS0_ACS_CONFLICT_CNT (r) register accessor: L2-Cache bus0 Conflict-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L2_IBUS0_ACS_HIT_CNT.html" title="type esp32p4::cache::L2_IBUS0_ACS_HIT_CNT">L2_IBUS0_ACS_HIT_CNT</a></div><div class="desc docblock-short">L2_IBUS0_ACS_HIT_CNT (r) register accessor: L2-Cache bus0 Hit-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L2_IBUS0_ACS_MISS_CNT.html" title="type esp32p4::cache::L2_IBUS0_ACS_MISS_CNT">L2_IBUS0_ACS_MISS_CNT</a></div><div class="desc docblock-short">L2_IBUS0_ACS_MISS_CNT (r) register accessor: L2-Cache bus0 Miss-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L2_IBUS0_ACS_NXTLVL_RD_CNT.html" title="type esp32p4::cache::L2_IBUS0_ACS_NXTLVL_RD_CNT">L2_IBUS0_ACS_NXTLVL_RD_CNT</a></div><div class="desc docblock-short">L2_IBUS0_ACS_NXTLVL_RD_CNT (r) register accessor: L2-Cache bus0 Next-Level-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L2_IBUS1_ACS_CONFLICT_CNT.html" title="type esp32p4::cache::L2_IBUS1_ACS_CONFLICT_CNT">L2_IBUS1_ACS_CONFLICT_CNT</a></div><div class="desc docblock-short">L2_IBUS1_ACS_CONFLICT_CNT (r) register accessor: L2-Cache bus1 Conflict-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L2_IBUS1_ACS_HIT_CNT.html" title="type esp32p4::cache::L2_IBUS1_ACS_HIT_CNT">L2_IBUS1_ACS_HIT_CNT</a></div><div class="desc docblock-short">L2_IBUS1_ACS_HIT_CNT (r) register accessor: L2-Cache bus1 Hit-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L2_IBUS1_ACS_MISS_CNT.html" title="type esp32p4::cache::L2_IBUS1_ACS_MISS_CNT">L2_IBUS1_ACS_MISS_CNT</a></div><div class="desc docblock-short">L2_IBUS1_ACS_MISS_CNT (r) register accessor: L2-Cache bus1 Miss-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L2_IBUS1_ACS_NXTLVL_RD_CNT.html" title="type esp32p4::cache::L2_IBUS1_ACS_NXTLVL_RD_CNT">L2_IBUS1_ACS_NXTLVL_RD_CNT</a></div><div class="desc docblock-short">L2_IBUS1_ACS_NXTLVL_RD_CNT (r) register accessor: L2-Cache bus1 Next-Level-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L2_IBUS2_ACS_CONFLICT_CNT.html" title="type esp32p4::cache::L2_IBUS2_ACS_CONFLICT_CNT">L2_IBUS2_ACS_CONFLICT_CNT</a></div><div class="desc docblock-short">L2_IBUS2_ACS_CONFLICT_CNT (r) register accessor: L2-Cache bus2 Conflict-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L2_IBUS2_ACS_HIT_CNT.html" title="type esp32p4::cache::L2_IBUS2_ACS_HIT_CNT">L2_IBUS2_ACS_HIT_CNT</a></div><div class="desc docblock-short">L2_IBUS2_ACS_HIT_CNT (r) register accessor: L2-Cache bus2 Hit-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L2_IBUS2_ACS_MISS_CNT.html" title="type esp32p4::cache::L2_IBUS2_ACS_MISS_CNT">L2_IBUS2_ACS_MISS_CNT</a></div><div class="desc docblock-short">L2_IBUS2_ACS_MISS_CNT (r) register accessor: L2-Cache bus2 Miss-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L2_IBUS2_ACS_NXTLVL_RD_CNT.html" title="type esp32p4::cache::L2_IBUS2_ACS_NXTLVL_RD_CNT">L2_IBUS2_ACS_NXTLVL_RD_CNT</a></div><div class="desc docblock-short">L2_IBUS2_ACS_NXTLVL_RD_CNT (r) register accessor: L2-Cache bus2 Next-Level-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L2_IBUS3_ACS_CONFLICT_CNT.html" title="type esp32p4::cache::L2_IBUS3_ACS_CONFLICT_CNT">L2_IBUS3_ACS_CONFLICT_CNT</a></div><div class="desc docblock-short">L2_IBUS3_ACS_CONFLICT_CNT (r) register accessor: L2-Cache bus3 Conflict-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L2_IBUS3_ACS_HIT_CNT.html" title="type esp32p4::cache::L2_IBUS3_ACS_HIT_CNT">L2_IBUS3_ACS_HIT_CNT</a></div><div class="desc docblock-short">L2_IBUS3_ACS_HIT_CNT (r) register accessor: L2-Cache bus3 Hit-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L2_IBUS3_ACS_MISS_CNT.html" title="type esp32p4::cache::L2_IBUS3_ACS_MISS_CNT">L2_IBUS3_ACS_MISS_CNT</a></div><div class="desc docblock-short">L2_IBUS3_ACS_MISS_CNT (r) register accessor: L2-Cache bus3 Miss-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L2_IBUS3_ACS_NXTLVL_RD_CNT.html" title="type esp32p4::cache::L2_IBUS3_ACS_NXTLVL_RD_CNT">L2_IBUS3_ACS_NXTLVL_RD_CNT</a></div><div class="desc docblock-short">L2_IBUS3_ACS_NXTLVL_RD_CNT (r) register accessor: L2-Cache bus3 Next-Level-Access Counter register</div></li><li><div class="item-name"><a class="type" href="type.L2_UNALLOCATE_BUFFER_CLEAR.html" title="type esp32p4::cache::L2_UNALLOCATE_BUFFER_CLEAR">L2_UNALLOCATE_BUFFER_CLEAR</a></div><div class="desc docblock-short">L2_UNALLOCATE_BUFFER_CLEAR (rw) register accessor: Unallocate request buffer clear registers</div></li><li><div class="item-name"><a class="type" href="type.LEVEL_SPLIT0.html" title="type esp32p4::cache::LEVEL_SPLIT0">LEVEL_SPLIT0</a></div><div class="desc docblock-short">LEVEL_SPLIT0 (r) register accessor: USED TO SPLIT L1 CACHE AND L2 CACHE</div></li><li><div class="item-name"><a class="type" href="type.LEVEL_SPLIT1.html" title="type esp32p4::cache::LEVEL_SPLIT1">LEVEL_SPLIT1</a></div><div class="desc docblock-short">LEVEL_SPLIT1 (r) register accessor: USED TO SPLIT L1 CACHE AND L2 CACHE</div></li><li><div class="item-name"><a class="type" href="type.LOCK_ADDR.html" title="type esp32p4::cache::LOCK_ADDR">LOCK_ADDR</a></div><div class="desc docblock-short">LOCK_ADDR (rw) register accessor: Lock (manual lock) address configure register</div></li><li><div class="item-name"><a class="type" href="type.LOCK_CTRL.html" title="type esp32p4::cache::LOCK_CTRL">LOCK_CTRL</a></div><div class="desc docblock-short">LOCK_CTRL (rw) register accessor: Lock-class (manual lock) operation control register</div></li><li><div class="item-name"><a class="type" href="type.LOCK_MAP.html" title="type esp32p4::cache::LOCK_MAP">LOCK_MAP</a></div><div class="desc docblock-short">LOCK_MAP (rw) register accessor: Lock (manual lock) map configure register</div></li><li><div class="item-name"><a class="type" href="type.LOCK_SIZE.html" title="type esp32p4::cache::LOCK_SIZE">LOCK_SIZE</a></div><div class="desc docblock-short">LOCK_SIZE (rw) register accessor: Lock (manual lock) size configure register</div></li><li><div class="item-name"><a class="type" href="type.REDUNDANCY_SIG0.html" title="type esp32p4::cache::REDUNDANCY_SIG0">REDUNDANCY_SIG0</a></div><div class="desc docblock-short">REDUNDANCY_SIG0 (rw) register accessor: Cache redundancy signal 0 register</div></li><li><div class="item-name"><a class="type" href="type.REDUNDANCY_SIG1.html" title="type esp32p4::cache::REDUNDANCY_SIG1">REDUNDANCY_SIG1</a></div><div class="desc docblock-short">REDUNDANCY_SIG1 (rw) register accessor: Cache redundancy signal 1 register</div></li><li><div class="item-name"><a class="type" href="type.REDUNDANCY_SIG2.html" title="type esp32p4::cache::REDUNDANCY_SIG2">REDUNDANCY_SIG2</a></div><div class="desc docblock-short">REDUNDANCY_SIG2 (rw) register accessor: Cache redundancy signal 2 register</div></li><li><div class="item-name"><a class="type" href="type.REDUNDANCY_SIG3.html" title="type esp32p4::cache::REDUNDANCY_SIG3">REDUNDANCY_SIG3</a></div><div class="desc docblock-short">REDUNDANCY_SIG3 (rw) register accessor: Cache redundancy signal 3 register</div></li><li><div class="item-name"><a class="type" href="type.REDUNDANCY_SIG4.html" title="type esp32p4::cache::REDUNDANCY_SIG4">REDUNDANCY_SIG4</a></div><div class="desc docblock-short">REDUNDANCY_SIG4 (r) register accessor: Cache redundancy signal 0 register</div></li><li><div class="item-name"><a class="type" href="type.SYNC_ADDR.html" title="type esp32p4::cache::SYNC_ADDR">SYNC_ADDR</a></div><div class="desc docblock-short">SYNC_ADDR (rw) register accessor: Sync address configure register</div></li><li><div class="item-name"><a class="type" href="type.SYNC_CTRL.html" title="type esp32p4::cache::SYNC_CTRL">SYNC_CTRL</a></div><div class="desc docblock-short">SYNC_CTRL (rw) register accessor: Sync-class operation control register</div></li><li><div class="item-name"><a class="type" href="type.SYNC_L1_CACHE_PRELOAD_EXCEPTION.html" title="type esp32p4::cache::SYNC_L1_CACHE_PRELOAD_EXCEPTION">SYNC_L1_CACHE_PRELOAD_EXCEPTION</a></div><div class="desc docblock-short">SYNC_L1_CACHE_PRELOAD_EXCEPTION (r) register accessor: Cache Sync/Preload Operation exception register</div></li><li><div class="item-name"><a class="type" href="type.SYNC_L1_CACHE_PRELOAD_INT_CLR.html" title="type esp32p4::cache::SYNC_L1_CACHE_PRELOAD_INT_CLR">SYNC_L1_CACHE_PRELOAD_INT_CLR</a></div><div class="desc docblock-short">SYNC_L1_CACHE_PRELOAD_INT_CLR (rw) register accessor: Sync Preload operation Interrupt clear register</div></li><li><div class="item-name"><a class="type" href="type.SYNC_L1_CACHE_PRELOAD_INT_ENA.html" title="type esp32p4::cache::SYNC_L1_CACHE_PRELOAD_INT_ENA">SYNC_L1_CACHE_PRELOAD_INT_ENA</a></div><div class="desc docblock-short">SYNC_L1_CACHE_PRELOAD_INT_ENA (rw) register accessor: L1-Cache Access Fail Interrupt enable register</div></li><li><div class="item-name"><a class="type" href="type.SYNC_L1_CACHE_PRELOAD_INT_RAW.html" title="type esp32p4::cache::SYNC_L1_CACHE_PRELOAD_INT_RAW">SYNC_L1_CACHE_PRELOAD_INT_RAW</a></div><div class="desc docblock-short">SYNC_L1_CACHE_PRELOAD_INT_RAW (rw) register accessor: Sync Preload operation Interrupt raw register</div></li><li><div class="item-name"><a class="type" href="type.SYNC_L1_CACHE_PRELOAD_INT_ST.html" title="type esp32p4::cache::SYNC_L1_CACHE_PRELOAD_INT_ST">SYNC_L1_CACHE_PRELOAD_INT_ST</a></div><div class="desc docblock-short">SYNC_L1_CACHE_PRELOAD_INT_ST (r) register accessor: L1-Cache Access Fail Interrupt status register</div></li><li><div class="item-name"><a class="type" href="type.SYNC_MAP.html" title="type esp32p4::cache::SYNC_MAP">SYNC_MAP</a></div><div class="desc docblock-short">SYNC_MAP (rw) register accessor: Sync map configure register</div></li><li><div class="item-name"><a class="type" href="type.SYNC_SIZE.html" title="type esp32p4::cache::SYNC_SIZE">SYNC_SIZE</a></div><div class="desc docblock-short">SYNC_SIZE (rw) register accessor: Sync size configure register</div></li></ul></section></div></main></body></html>