m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_flash/sim1
vcsr
Z0 !s110 1650347975
!i10b 1
!s100 8kI@k_74T6V=Qe79mVJ7;3
I9ABa=1Bi7;`hW>_A:f4LO0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim
w1649611376
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/csr.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/csr.v
L0 3
Z3 OV;L;10.6d;65
r1
!s85 0
31
Z4 !s108 1650347975.000000
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/csr.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/csr.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vctrl
R0
!i10b 1
!s100 enK;<;HJaKIPF<2TS89iU3
I]];A`3H>`Ugk2an=>BmFS3
R1
R2
w1649654656
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/ctrl.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/ctrl.v
L0 3
R3
r1
!s85 0
31
R4
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/ctrl.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/ctrl.v|
!i113 1
R5
R6
vdata_ram
R0
!i10b 1
!s100 kcWd7@99bVGzTHGl@WI_]3
Ic_;joaI^fZkS3J6b^QzB70
R1
R2
w1649215257
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/data_ram.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/data_ram.v
L0 3
R3
r1
!s85 0
31
R4
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/data_ram.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/data_ram.v|
!i113 1
R5
R6
vdiv
Z7 !s110 1650347976
!i10b 1
!s100 7lEk5a@S_=Y72ji9PhF2^3
I@E8nF9k3D9QLEXz`_6>H^0
R1
R2
w1649127578
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/div.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/div.v
L0 3
R3
r1
!s85 0
31
Z8 !s108 1650347976.000000
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/div.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/div.v|
!i113 1
R5
R6
vex
R7
!i10b 1
!s100 7agN>Bn_^E;^^9IW=?7oF0
IE395Jl=BKAlmS_6RcogjQ3
R1
R2
w1649605919
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/ex.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/ex.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/ex.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/ex.v|
!i113 1
R5
R6
vex_mem
R7
!i10b 1
!s100 cX;hnL_40XWF;`DjXkFm12
I@egjGMZYWZ2zV>SBC>Y7z3
R1
R2
w1649939745
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/ex_mem.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/ex_mem.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/ex_mem.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/ex_mem.v|
!i113 1
R5
R6
vgpio_top
R7
!i10b 1
!s100 j^O16X`dBZ5OVGfj=F0n40
I3N?F9`omX0i8IXX0@WN`G0
R1
R2
w1089968226
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/gpio_top.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/gpio_top.v
L0 115
R3
r1
!s85 0
31
R8
!s107 gpio_defines.v|timescale.v|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/gpio_top.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/gpio_top.v|
!i113 1
R5
R6
vid
R7
!i10b 1
!s100 OWFjcJ5LK_XT32:PC<3=S1
ITV6ZmTTi=N::IegRj;dai1
R1
R2
w1650031015
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/id.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/id.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/id.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/id.v|
!i113 1
R5
R6
vid_ex
R7
!i10b 1
!s100 cSNO9PgIH0Umom?[>L=e<3
I6JcPSK<OlLXIgblEaORnm1
R1
R2
w1649583268
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/id_ex.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/id_ex.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/id_ex.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/id_ex.v|
!i113 1
R5
R6
vif_id
R7
!i10b 1
!s100 0DO4dZ1TI7og@L4HiIbh42
I855h4TDfzVef5bZe6G[Db2
R1
R2
w1649581637
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/if_id.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/if_id.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/if_id.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/if_id.v|
!i113 1
R5
R6
vinst_rom
R7
!i10b 1
!s100 FAmdJ4KZ?BL0<@A=LRWYG1
IO:A5Nh2A4e]2QR=I?Mh1=1
R1
R2
w1650264404
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/inst_rom.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/inst_rom.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/inst_rom.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/inst_rom.v|
!i113 1
R5
R6
vinstrom
Z9 !s110 1650347977
!i10b 1
!s100 >Nl;9TIZJ5GU=^OBVj8?@3
IjLSR1P6DMPIe@P5O;NW4O0
R1
R2
w1650347306
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/instrom_bb.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/instrom_bb.v
Z10 L0 34
R3
r1
!s85 0
31
Z11 !s108 1650347977.000000
!s107 D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/instrom_bb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/instrom_bb.v|
!i113 1
R5
R6
vmem
R9
!i10b 1
!s100 LB?He7ATPU37]LL@L]h=]1
IeUa7KCkCM37l3Vj;J=96k3
R1
R2
w1649609081
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/mem.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/mem.v
L0 3
R3
r1
!s85 0
31
R11
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/mem.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/mem.v|
!i113 1
R5
R6
vmem_wb
R9
!i10b 1
!s100 zh]S6amMok7_el6O?fLnN2
IAYME8e]U9a^DTZRaJOUkJ1
R1
R2
w1649591022
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/mem_wb.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/mem_wb.v
L0 3
R3
r1
!s85 0
31
R11
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/mem_wb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/mem_wb.v|
!i113 1
R5
R6
vopenmips
R9
!i10b 1
!s100 V8hRL`[cgIQ2LNBmOX?eo1
I9LV2>ICoG32onEio5fLKC3
R1
R2
w1650269892
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/openmips.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/openmips.v
L0 3
R3
r1
!s85 0
31
R11
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/openmips.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/openmips.v|
!i113 1
R5
R6
vopenmips_min_sopc
!s110 1650347980
!i10b 1
!s100 Zz8<K?lVZZC6kQBGl]94R2
IB6hRm[;e=CZ<jOdS5BV6D0
R1
R2
w1650347855
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/openmips_min_sopc.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/openmips_min_sopc.v
L0 3
R3
r1
!s85 0
31
Z12 !s108 1650347979.000000
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/openmips_min_sopc.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/openmips_min_sopc.v|
!i113 1
R5
R6
vopenmips_min_sopc_tb
R9
!i10b 1
!s100 bm7FYEFJ:G<RCoBMCMnJK2
I1M2R<SaY3Co`oOeD`AFfm0
R1
R2
w1649914906
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/openmips_min_sopc_tb.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/openmips_min_sopc_tb.v
L0 4
R3
r1
!s85 0
31
R11
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/openmips_min_sopc_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/openmips_min_sopc_tb.v|
!i113 1
R5
R6
vpc_reg
R9
!i10b 1
!s100 hS^P<Jb37^TCWTz9>YAP62
I]=9JMUe1J8Rf?3`RUNlgi3
R1
R2
w1649927131
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/pc_reg.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/pc_reg.v
L0 3
R3
r1
!s85 0
31
R11
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/pc_reg.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/pc_reg.v|
!i113 1
R5
R6
vraminfr
R9
!i10b 1
!s100 @:Sm6cFVJmI[ADAXYl_<T3
Io=lCSgD;Yn`HQ?g:jkGPK2
R1
R2
Z13 w1352887609
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/raminfr.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/raminfr.v
L0 83
R3
r1
!s85 0
31
R11
!s107 D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/raminfr.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/raminfr.v|
!i113 1
R5
R6
vreg_ram
R9
!i10b 1
!s100 ;KVLNP^h1SGMUAzFY<C;K3
I3MU>FWMcSPbTz?UFVgA_H0
R1
R2
w1650347332
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/reg_ram_bb.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/reg_ram_bb.v
R10
R3
r1
!s85 0
31
R11
!s107 D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/reg_ram_bb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/reg_ram_bb.v|
!i113 1
R5
R6
vregfile
R9
!i10b 1
!s100 SdGCBm75<R2?FdQX2LX>E3
Ia6f?MIONGSfc`TA0L`=Rf1
R1
R2
w1650346478
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/regfile.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/regfile.v
L0 3
R3
r1
!s85 0
31
R11
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/regfile.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/regfile.v|
!i113 1
R5
R6
vuart_debug_if
Z14 !s110 1650347978
!i10b 1
!s100 @G4L5jVUJSPm`JI1DcU=Y1
IKjEV@e@4SDnM[^hQK:bLY3
R1
R2
R13
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/uart_debug_if.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/uart_debug_if.v
L0 89
R3
r1
!s85 0
31
Z15 !s108 1650347978.000000
!s107 uart_defines.v|timescale.v|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/uart_debug_if.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/uart_debug_if.v|
!i113 1
R5
R6
vuart_receiver
R14
!i10b 1
!s100 hO]22]ILfJ9_UBi4ca?eP0
IbfMlQ;Y2hX=eBEcD35<JZ3
R1
R2
R13
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/uart_receiver.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/uart_receiver.v
L0 198
R3
r1
!s85 0
31
R15
!s107 uart_defines.v|timescale.v|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/uart_receiver.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/uart_receiver.v|
!i113 1
R5
R6
vuart_regs
R14
!i10b 1
!s100 5h^ETOF[Z2mO8?=J3l`mP3
I7c6bJZ`3Ni:PGLb3JNZ5O3
R1
R2
R13
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/uart_regs.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/uart_regs.v
L0 231
R3
r1
!s85 0
31
R15
!s107 uart_defines.v|timescale.v|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/uart_regs.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/uart_regs.v|
!i113 1
R5
R6
vuart_rfifo
R14
!i10b 1
!s100 H[>8M[k:U=nJ1?294_CRk3
Ij<mKl]=BLJ0L^eFbK?Y8R0
R1
R2
R13
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/uart_rfifo.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/uart_rfifo.v
L0 150
R3
r1
!s85 0
31
R15
!s107 uart_defines.v|timescale.v|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/uart_rfifo.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/uart_rfifo.v|
!i113 1
R5
R6
vuart_sync_flops
R14
!i10b 1
!s100 Z:G2W7ERD=h7gjaQ87A<c2
IaH8gRdM4aFmfImafHoZh03
R1
R2
R13
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/uart_sync_flops.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/uart_sync_flops.v
L0 71
R3
r1
!s85 0
31
R15
!s107 timescale.v|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/uart_sync_flops.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/uart_sync_flops.v|
!i113 1
R5
R6
vuart_tfifo
R14
!i10b 1
!s100 <:2B^H8co:m<2oL=X6DTj0
IPo>G<TG;;:W4;0hEjkiW62
R1
R2
R13
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/uart_tfifo.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/uart_tfifo.v
L0 144
R3
r1
!s85 0
31
R15
!s107 uart_defines.v|timescale.v|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/uart_tfifo.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/uart_tfifo.v|
!i113 1
R5
R6
vuart_top
R14
!i10b 1
!s100 9bTXT:AlgXWIkO79dGS7A0
I8Y7dNg>:mWP?nU>ET`Ig<3
R1
R2
R13
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/uart_top.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/uart_top.v
L0 140
R3
r1
!s85 0
31
R15
!s107 uart_defines.v|timescale.v|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/uart_top.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/uart_top.v|
!i113 1
R5
R6
vuart_transmitter
R14
!i10b 1
!s100 @49c3V8oG7W^B5Pz6`<fU2
IXUk@]Kl<Bm>OHXN_dLJOW2
R1
R2
R13
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/uart_transmitter.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/uart_transmitter.v
L0 154
R3
r1
!s85 0
31
R15
!s107 uart_defines.v|timescale.v|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/uart_transmitter.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/uart_transmitter.v|
!i113 1
R5
R6
vuart_wb
R14
!i10b 1
!s100 zk2dO<mMEk;3a;eZ:_2_80
IAbzeO6Q3:b>eIZjYiQcOa0
R1
R2
R13
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/uart_wb.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/uart_wb.v
L0 142
R3
r1
!s85 0
31
R15
!s107 uart_defines.v|timescale.v|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/uart_wb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/uart_wb.v|
!i113 1
R5
R6
vwb_conmax_arb
Z16 !s110 1650347979
!i10b 1
!s100 5d05nm?=Z694YAf3L_kDm1
I1UnI]cTn_<YT;zh>PX>dH0
R1
R2
Z17 w1033623610
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/wb_conmax_arb.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/wb_conmax_arb.v
L0 63
R3
r1
!s85 0
31
R12
!s107 wb_conmax_defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/wb_conmax_arb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/wb_conmax_arb.v|
!i113 1
R5
R6
vwb_conmax_master_if
R16
!i10b 1
!s100 S_=R^=_KS[bo2nUmXCd=j3
Im920f0jJFP__hP;T<=zie1
R1
R2
R17
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/wb_conmax_master_if.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/wb_conmax_master_if.v
Z18 L0 61
R3
r1
!s85 0
31
R12
!s107 wb_conmax_defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/wb_conmax_master_if.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/wb_conmax_master_if.v|
!i113 1
R5
R6
vwb_conmax_msel
R16
!i10b 1
!s100 C`k2jJ:C:RE^IM;`8jlUl0
IIWEbS47[577TEaohiMRIR3
R1
R2
R17
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/wb_conmax_msel.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/wb_conmax_msel.v
R18
R3
r1
!s85 0
31
R12
!s107 wb_conmax_defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/wb_conmax_msel.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/wb_conmax_msel.v|
!i113 1
R5
R6
vwb_conmax_pri_dec
R16
!i10b 1
!s100 6?^ciVeJ9oA>R;_g]IL=92
I=kh?3WhCV_65MZOSIUK0l2
R1
R2
R17
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/wb_conmax_pri_dec.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/wb_conmax_pri_dec.v
R18
R3
r1
!s85 0
31
R12
!s107 wb_conmax_defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/wb_conmax_pri_dec.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/wb_conmax_pri_dec.v|
!i113 1
R5
R6
vwb_conmax_pri_enc
R16
!i10b 1
!s100 YW;WzEPT<]c4i46EKJK[>3
I>8Cgz`BnLjJ9g1`[XjU4:1
R1
R2
R17
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/wb_conmax_pri_enc.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/wb_conmax_pri_enc.v
R18
R3
r1
!s85 0
31
R12
!s107 wb_conmax_defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/wb_conmax_pri_enc.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/wb_conmax_pri_enc.v|
!i113 1
R5
R6
vwb_conmax_rf
R16
!i10b 1
!s100 hCP2Jf9TYD6dJ7<cT<]WG3
I=ock?jJG;dllzU^z2gKk?0
R1
R2
R17
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/wb_conmax_rf.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/wb_conmax_rf.v
R18
R3
r1
!s85 0
31
R12
!s107 wb_conmax_defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/wb_conmax_rf.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/wb_conmax_rf.v|
!i113 1
R5
R6
vwb_conmax_slave_if
R16
!i10b 1
!s100 7h2[XKcFn3Z4LRhHKmRK_3
I>GZbRzlL_4[aVQ=AFZP4B1
R1
R2
R17
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/wb_conmax_slave_if.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/wb_conmax_slave_if.v
R18
R3
r1
!s85 0
31
R12
!s107 wb_conmax_defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/wb_conmax_slave_if.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/wb_conmax_slave_if.v|
!i113 1
R5
R6
vwb_conmax_top
R16
!i10b 1
!s100 ;W:MJRAR1[Y<Ni>U58Y4O1
I:=MMHaX]SYLS2XFj5E;DH2
R1
R2
R17
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/wb_conmax_top.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/wb_conmax_top.v
R18
R3
r1
!s85 0
31
R12
!s107 wb_conmax_defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/wb_conmax_top.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/wb_conmax_top.v|
!i113 1
R5
R6
vwishbone_bus_if
R16
!i10b 1
!s100 cI[>ADkFY=BL_ag:5FTW60
I9UH22AWf=[_GAI^9E9C7N3
R1
R2
w1649653757
8D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/wishbone_bus_if.v
FD:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/wishbone_bus_if.v
L0 3
R3
r1
!s85 0
31
R12
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/wishbone_bus_if.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/wishbone_romip_n/sim/wishbone_bus_if.v|
!i113 1
R5
R6
