Classic Timing Analyzer report for traffic_light
Fri Dec 17 20:33:14 2021
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                       ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------+---------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From      ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------+---------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 2.129 ns                         ; sensor    ; state.green   ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 8.689 ns                         ; state.red ; r_light       ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -1.887 ns                        ; sensor    ; state.yellow1 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 101.81 MHz ( period = 9.822 ns ) ; count1[0] ; count2[0]     ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; count2[0] ; count1[0]     ; clk        ; clk      ; 31           ;
; Total number of failed paths ;                                          ;               ;                                  ;           ;               ;            ;          ; 31           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------+---------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                 ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 101.81 MHz ( period = 9.822 ns )               ; count1[0]     ; count2[0]     ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A   ; 106.79 MHz ( period = 9.364 ns )               ; count1[4]     ; count2[4]     ; clk        ; clk      ; None                        ; None                      ; 0.423 ns                ;
; N/A   ; 106.81 MHz ( period = 9.362 ns )               ; count1[1]     ; count2[1]     ; clk        ; clk      ; None                        ; None                      ; 0.422 ns                ;
; N/A   ; 106.95 MHz ( period = 9.350 ns )               ; count1[3]     ; count2[3]     ; clk        ; clk      ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; 107.00 MHz ( period = 9.346 ns )               ; count1[2]     ; count2[2]     ; clk        ; clk      ; None                        ; None                      ; 0.411 ns                ;
; N/A   ; 485.91 MHz ( period = 2.058 ns )               ; count2[1]     ; state.yellow2 ; clk        ; clk      ; None                        ; None                      ; 1.344 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count2[4]     ; state.yellow2 ; clk        ; clk      ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count2[3]     ; state.yellow2 ; clk        ; clk      ; None                        ; None                      ; 1.180 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count2[2]     ; state.yellow2 ; clk        ; clk      ; None                        ; None                      ; 1.061 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count2[3]     ; state.red     ; clk        ; clk      ; None                        ; None                      ; 1.414 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count2[1]     ; state.red     ; clk        ; clk      ; None                        ; None                      ; 1.388 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count2[2]     ; state.red     ; clk        ; clk      ; None                        ; None                      ; 1.306 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.red     ; state.yellow2 ; clk        ; clk      ; None                        ; None                      ; 0.865 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count2[4]     ; state.red     ; clk        ; clk      ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count2[1]     ; count1[1]     ; clk        ; clk      ; None                        ; None                      ; 2.709 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.yellow1 ; state.red     ; clk        ; clk      ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count2[3]     ; count1[1]     ; clk        ; clk      ; None                        ; None                      ; 2.577 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count2[2]     ; count1[1]     ; clk        ; clk      ; None                        ; None                      ; 2.547 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.green   ; state.yellow1 ; clk        ; clk      ; None                        ; None                      ; 0.729 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.green   ; state.green   ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.red     ; state.red     ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count2[4]     ; count1[1]     ; clk        ; clk      ; None                        ; None                      ; 2.341 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count2[1]     ; count1[0]     ; clk        ; clk      ; None                        ; None                      ; 2.397 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.yellow2 ; state.green   ; clk        ; clk      ; None                        ; None                      ; 0.800 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count2[3]     ; count1[0]     ; clk        ; clk      ; None                        ; None                      ; 2.265 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count2[2]     ; count1[0]     ; clk        ; clk      ; None                        ; None                      ; 2.235 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count2[2]     ; count1[4]     ; clk        ; clk      ; None                        ; None                      ; 2.133 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count2[3]     ; count1[4]     ; clk        ; clk      ; None                        ; None                      ; 2.132 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.yellow2 ; enable        ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count2[3]     ; count1[3]     ; clk        ; clk      ; None                        ; None                      ; 2.073 ns                ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                 ;
+------------------------------------------+---------------+-----------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From          ; To        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------+-----------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; count2[0]     ; count1[0] ; clk        ; clk      ; None                       ; None                       ; 1.260 ns                 ;
; Not operational: Clock Skew > Data Delay ; state.yellow1 ; count1[0] ; clk        ; clk      ; None                       ; None                       ; 1.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; state.red     ; count1[0] ; clk        ; clk      ; None                       ; None                       ; 1.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; state.green   ; count1[0] ; clk        ; clk      ; None                       ; None                       ; 1.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; count2[0]     ; count1[1] ; clk        ; clk      ; None                       ; None                       ; 1.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; count2[0]     ; count1[2] ; clk        ; clk      ; None                       ; None                       ; 1.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; state.red     ; count1[1] ; clk        ; clk      ; None                       ; None                       ; 1.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; count2[0]     ; count1[3] ; clk        ; clk      ; None                       ; None                       ; 1.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; count2[0]     ; count1[4] ; clk        ; clk      ; None                       ; None                       ; 1.923 ns                 ;
; Not operational: Clock Skew > Data Delay ; state.green   ; count1[1] ; clk        ; clk      ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; state.green   ; count1[3] ; clk        ; clk      ; None                       ; None                       ; 1.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; state.green   ; count1[4] ; clk        ; clk      ; None                       ; None                       ; 1.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; state.green   ; count1[2] ; clk        ; clk      ; None                       ; None                       ; 1.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; count2[2]     ; count1[3] ; clk        ; clk      ; None                       ; None                       ; 1.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; count2[2]     ; count1[2] ; clk        ; clk      ; None                       ; None                       ; 1.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; count2[1]     ; count1[4] ; clk        ; clk      ; None                       ; None                       ; 1.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; count2[1]     ; count1[3] ; clk        ; clk      ; None                       ; None                       ; 2.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; count2[4]     ; count1[4] ; clk        ; clk      ; None                       ; None                       ; 2.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; count2[1]     ; count1[2] ; clk        ; clk      ; None                       ; None                       ; 2.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; count2[4]     ; count1[0] ; clk        ; clk      ; None                       ; None                       ; 2.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; count2[3]     ; count1[3] ; clk        ; clk      ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; count2[3]     ; count1[4] ; clk        ; clk      ; None                       ; None                       ; 2.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; count2[2]     ; count1[4] ; clk        ; clk      ; None                       ; None                       ; 2.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; count2[1]     ; count1[1] ; clk        ; clk      ; None                       ; None                       ; 2.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; count2[2]     ; count1[0] ; clk        ; clk      ; None                       ; None                       ; 2.235 ns                 ;
; Not operational: Clock Skew > Data Delay ; count2[3]     ; count1[0] ; clk        ; clk      ; None                       ; None                       ; 2.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; count2[4]     ; count1[1] ; clk        ; clk      ; None                       ; None                       ; 2.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; count2[1]     ; count1[0] ; clk        ; clk      ; None                       ; None                       ; 2.397 ns                 ;
; Not operational: Clock Skew > Data Delay ; count2[2]     ; count1[1] ; clk        ; clk      ; None                       ; None                       ; 2.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; count2[3]     ; count1[1] ; clk        ; clk      ; None                       ; None                       ; 2.577 ns                 ;
; Not operational: Clock Skew > Data Delay ; state.yellow2 ; enable    ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
+------------------------------------------+---------------+-----------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------+
; tsu                                                                   ;
+-------+--------------+------------+--------+---------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To            ; To Clock ;
+-------+--------------+------------+--------+---------------+----------+
; N/A   ; None         ; 2.129 ns   ; sensor ; state.green   ; clk      ;
; N/A   ; None         ; 2.126 ns   ; sensor ; state.yellow1 ; clk      ;
+-------+--------------+------------+--------+---------------+----------+


+------------------------------------------------------------------------+
; tco                                                                    ;
+-------+--------------+------------+-------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From        ; To      ; From Clock ;
+-------+--------------+------------+-------------+---------+------------+
; N/A   ; None         ; 8.689 ns   ; state.red   ; r_light ; clk        ;
; N/A   ; None         ; 8.070 ns   ; state.red   ; y_light ; clk        ;
; N/A   ; None         ; 7.785 ns   ; state.green ; y_light ; clk        ;
; N/A   ; None         ; 7.033 ns   ; state.green ; g_light ; clk        ;
+-------+--------------+------------+-------------+---------+------------+


+-----------------------------------------------------------------------------+
; th                                                                          ;
+---------------+-------------+-----------+--------+---------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To            ; To Clock ;
+---------------+-------------+-----------+--------+---------------+----------+
; N/A           ; None        ; -1.887 ns ; sensor ; state.yellow1 ; clk      ;
; N/A           ; None        ; -1.890 ns ; sensor ; state.green   ; clk      ;
+---------------+-------------+-----------+--------+---------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Dec 17 20:33:14 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off traffic_light -c traffic_light --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "count1[1]" is a latch
    Warning: Node "count1[3]" is a latch
    Warning: Node "count1[2]" is a latch
    Warning: Node "count1[4]" is a latch
    Warning: Node "count1[0]" is a latch
    Warning: Node "enable" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "enable" as buffer
    Info: Detected gated clock "enable~0" as buffer
    Info: Detected gated clock "Selector7~0" as buffer
    Info: Detected gated clock "LessThan0~0" as buffer
    Info: Detected ripple clock "state.green" as buffer
    Info: Detected ripple clock "count2[4]" as buffer
    Info: Detected ripple clock "count2[2]" as buffer
    Info: Detected ripple clock "count2[3]" as buffer
    Info: Detected ripple clock "count2[1]" as buffer
    Info: Detected ripple clock "state.yellow1" as buffer
    Info: Detected ripple clock "state.red" as buffer
Info: Clock "clk" has Internal fmax of 101.81 MHz between source register "count1[0]" and destination register "count2[0]" (period= 9.822 ns)
    Info: + Longest register to register delay is 0.155 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X15_Y2_N24; Fanout = 1; REG Node = 'count1[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.155 ns) = 0.155 ns; Loc. = LCFF_X15_Y2_N25; Fanout = 5; REG Node = 'count2[0]'
        Info: Total cell delay = 0.155 ns ( 100.00 % )
    Info: - Smallest clock skew is -4.666 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.471 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 8; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X15_Y2_N25; Fanout = 5; REG Node = 'count2[0]'
            Info: Total cell delay = 1.472 ns ( 59.57 % )
            Info: Total interconnect delay = 0.999 ns ( 40.43 % )
        Info: - Longest clock path from clock "clk" to source register is 7.137 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 8; CLK Node = 'clk'
            Info: 2: + IC(1.529 ns) + CELL(0.712 ns) = 3.095 ns; Loc. = LCFF_X11_Y4_N17; Fanout = 7; REG Node = 'count2[1]'
            Info: 3: + IC(0.819 ns) + CELL(0.366 ns) = 4.280 ns; Loc. = LCCOMB_X15_Y2_N18; Fanout = 3; COMB Node = 'LessThan0~0'
            Info: 4: + IC(0.414 ns) + CELL(0.228 ns) = 4.922 ns; Loc. = LCCOMB_X15_Y2_N16; Fanout = 1; COMB Node = 'Selector7~0'
            Info: 5: + IC(1.285 ns) + CELL(0.000 ns) = 6.207 ns; Loc. = CLKCTRL_G6; Fanout = 5; COMB Node = 'Selector7~0clkctrl'
            Info: 6: + IC(0.877 ns) + CELL(0.053 ns) = 7.137 ns; Loc. = LCCOMB_X15_Y2_N24; Fanout = 1; REG Node = 'count1[0]'
            Info: Total cell delay = 2.213 ns ( 31.01 % )
            Info: Total interconnect delay = 4.924 ns ( 68.99 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 31 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "count2[0]" and destination pin or register "count1[0]" for clock "clk" (Hold time is 3.312 ns)
    Info: + Largest clock skew is 4.666 ns
        Info: + Longest clock path from clock "clk" to destination register is 7.137 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 8; CLK Node = 'clk'
            Info: 2: + IC(1.529 ns) + CELL(0.712 ns) = 3.095 ns; Loc. = LCFF_X11_Y4_N17; Fanout = 7; REG Node = 'count2[1]'
            Info: 3: + IC(0.819 ns) + CELL(0.366 ns) = 4.280 ns; Loc. = LCCOMB_X15_Y2_N18; Fanout = 3; COMB Node = 'LessThan0~0'
            Info: 4: + IC(0.414 ns) + CELL(0.228 ns) = 4.922 ns; Loc. = LCCOMB_X15_Y2_N16; Fanout = 1; COMB Node = 'Selector7~0'
            Info: 5: + IC(1.285 ns) + CELL(0.000 ns) = 6.207 ns; Loc. = CLKCTRL_G6; Fanout = 5; COMB Node = 'Selector7~0clkctrl'
            Info: 6: + IC(0.877 ns) + CELL(0.053 ns) = 7.137 ns; Loc. = LCCOMB_X15_Y2_N24; Fanout = 1; REG Node = 'count1[0]'
            Info: Total cell delay = 2.213 ns ( 31.01 % )
            Info: Total interconnect delay = 4.924 ns ( 68.99 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.471 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 8; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X15_Y2_N25; Fanout = 5; REG Node = 'count2[0]'
            Info: Total cell delay = 1.472 ns ( 59.57 % )
            Info: Total interconnect delay = 0.999 ns ( 40.43 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 1.260 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y2_N25; Fanout = 5; REG Node = 'count2[0]'
        Info: 2: + IC(0.559 ns) + CELL(0.228 ns) = 0.787 ns; Loc. = LCCOMB_X15_Y2_N26; Fanout = 1; COMB Node = 'Selector4~0'
        Info: 3: + IC(0.245 ns) + CELL(0.228 ns) = 1.260 ns; Loc. = LCCOMB_X15_Y2_N24; Fanout = 1; REG Node = 'count1[0]'
        Info: Total cell delay = 0.456 ns ( 36.19 % )
        Info: Total interconnect delay = 0.804 ns ( 63.81 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "state.green" (data pin = "sensor", clock pin = "clk") is 2.129 ns
    Info: + Longest pin to register delay is 4.977 ns
        Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_AA16; Fanout = 2; PIN Node = 'sensor'
        Info: 2: + IC(3.922 ns) + CELL(0.053 ns) = 4.822 ns; Loc. = LCCOMB_X15_Y2_N4; Fanout = 1; COMB Node = 'Selector2~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.977 ns; Loc. = LCFF_X15_Y2_N5; Fanout = 11; REG Node = 'state.green'
        Info: Total cell delay = 1.055 ns ( 21.20 % )
        Info: Total interconnect delay = 3.922 ns ( 78.80 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.938 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 8; CLK Node = 'clk'
        Info: 2: + IC(1.466 ns) + CELL(0.618 ns) = 2.938 ns; Loc. = LCFF_X15_Y2_N5; Fanout = 11; REG Node = 'state.green'
        Info: Total cell delay = 1.472 ns ( 50.10 % )
        Info: Total interconnect delay = 1.466 ns ( 49.90 % )
Info: tco from clock "clk" to destination pin "r_light" through register "state.red" is 8.689 ns
    Info: + Longest clock path from clock "clk" to source register is 2.938 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 8; CLK Node = 'clk'
        Info: 2: + IC(1.466 ns) + CELL(0.618 ns) = 2.938 ns; Loc. = LCFF_X15_Y2_N9; Fanout = 7; REG Node = 'state.red'
        Info: Total cell delay = 1.472 ns ( 50.10 % )
        Info: Total interconnect delay = 1.466 ns ( 49.90 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.657 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y2_N9; Fanout = 7; REG Node = 'state.red'
        Info: 2: + IC(3.503 ns) + CELL(2.154 ns) = 5.657 ns; Loc. = PIN_D1; Fanout = 0; PIN Node = 'r_light'
        Info: Total cell delay = 2.154 ns ( 38.08 % )
        Info: Total interconnect delay = 3.503 ns ( 61.92 % )
Info: th for register "state.yellow1" (data pin = "sensor", clock pin = "clk") is -1.887 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.938 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 8; CLK Node = 'clk'
        Info: 2: + IC(1.466 ns) + CELL(0.618 ns) = 2.938 ns; Loc. = LCFF_X15_Y2_N31; Fanout = 3; REG Node = 'state.yellow1'
        Info: Total cell delay = 1.472 ns ( 50.10 % )
        Info: Total interconnect delay = 1.466 ns ( 49.90 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.974 ns
        Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_AA16; Fanout = 2; PIN Node = 'sensor'
        Info: 2: + IC(3.919 ns) + CELL(0.053 ns) = 4.819 ns; Loc. = LCCOMB_X15_Y2_N30; Fanout = 1; COMB Node = 'next_state.yellow1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.974 ns; Loc. = LCFF_X15_Y2_N31; Fanout = 3; REG Node = 'state.yellow1'
        Info: Total cell delay = 1.055 ns ( 21.21 % )
        Info: Total interconnect delay = 3.919 ns ( 78.79 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 180 megabytes
    Info: Processing ended: Fri Dec 17 20:33:14 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


