#Build: Synplify Premier 9.4, Build 183R, Jun 30 2008
#install: C:\Program Files (x86)\Synplicity\fpga_94
#OS:  6.1
#Hostname: MA1NFR4M3-PC

#Implementation: rev_1

#Fri Mar 07 21:40:58 2014

$ Start of Compile
#Fri Mar 07 21:40:58 2014

Synplicity VHDL Compiler, version 1.0, Build 061R, built Jun 30 2008
Copyright (C) 1994-2008, Synplicity Inc.  All Rights Reserved

@N: CD720 :"C:\Program Files (x86)\Synplicity\fpga_94\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"D:\My Projects\SoC\Simulation2\otsu2.vhd":10:7:10:10|Top entity is set to otsu.
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":10:7:10:10|Synthesizing work.otsu.behavioral 
@W: CD603 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":61:23:61:23|Variable i_L0 read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":66:18:66:18|Variable i_L0 read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":66:29:66:29|Variable i_L0 read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":68:40:68:42|Variable sum read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":72:18:72:18|Variable i_L0 read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":74:19:74:19|Variable i_L0 read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":61:23:61:23|Variable i_L0 read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":66:18:66:18|Variable i_L0 read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":66:29:66:29|Variable i_L0 read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":68:40:68:42|Variable sum read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":72:18:72:18|Variable i_L0 read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":74:19:74:19|Variable i_L0 read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":61:23:61:23|Variable i_L0 read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":66:18:66:18|Variable i_L0 read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":66:29:66:29|Variable i_L0 read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":68:40:68:42|Variable sum read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":72:18:72:18|Variable i_L0 read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":74:19:74:19|Variable i_L0 read before being assigned? This may cause a simulation mismatch 
Post processing for work.otsu.behavioral
@W: CL169 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":35:11:35:12|Pruning Register wf(31 downto 0)  
@W: CL169 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":36:11:36:12|Pruning Register mb(31 downto 0)  
@W: CL169 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":37:11:37:12|Pruning Register mf(31 downto 0)  
@W: CL169 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":39:11:39:17|Pruning Register between(31 downto 0)  
@W: CL169 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":43:11:43:11|Pruning Register i(31 downto 0)  
@W: CL169 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":45:11:45:13|Pruning Register tmp(31 downto 0)  
@W: CL111 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|All reachable assignments to internal_thres(30) assign '0', register removed by optimization
@W: CL111 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|All reachable assignments to internal_thres(31) assign '0', register removed by optimization
@A:"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Feedback mux created for signal internal_thres[29:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@W: CL208 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|All reachable assignments to bit 30 of internal_thres(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|All reachable assignments to bit 31 of internal_thres(31 downto 0) assign 0, register removed by optimization
@A:"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Feedback mux created for signal threshold2[31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Feedback mux created for signal threshold1[31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"D:\My Projects\SoC\Simulation2\otsu2.vhd":38:11:38:13|Feedback mux created for signal max[31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"D:\My Projects\SoC\Simulation2\otsu2.vhd":80:15:80:15|Feedback mux created for signal i_L0[30:27]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@W: CL208 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":80:15:80:15|All reachable assignments to bit 4 of i_L0(31 downto 27) assign 0, register removed by optimization
@A:"D:\My Projects\SoC\Simulation2\otsu2.vhd":34:11:34:12|Feedback mux created for signal wb[31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"D:\My Projects\SoC\Simulation2\otsu2.vhd":33:11:33:14|Feedback mux created for signal sumb[31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"D:\My Projects\SoC\Simulation2\otsu2.vhd":32:11:32:13|Feedback mux created for signal sum[31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Feedback mux created for signal hist_var_15[31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Feedback mux created for signal hist_var_14[31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Feedback mux created for signal hist_var_13[31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Feedback mux created for signal hist_var_12[31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Feedback mux created for signal hist_var_11[31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Feedback mux created for signal hist_var_10[31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Feedback mux created for signal hist_var_9[31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Feedback mux created for signal hist_var_8[31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Feedback mux created for signal hist_var_7[31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Feedback mux created for signal hist_var_6[31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Feedback mux created for signal hist_var_5[31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Feedback mux created for signal hist_var_4[31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Feedback mux created for signal hist_var_3[31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Feedback mux created for signal hist_var_2[31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Feedback mux created for signal hist_var_1[31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Feedback mux created for signal hist_var_0[31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"D:\My Projects\SoC\Simulation2\otsu2.vhd":21:8:21:21|Feedback mux created for signal internal_ready. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"D:\My Projects\SoC\Simulation2\otsu2.vhd":50:2:50:5|Feedback mux created for signal NoName. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Register bit hist_var_0(31) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Register bit hist_var_1(31) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Register bit hist_var_2(31) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Register bit hist_var_3(31) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Register bit hist_var_4(31) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Register bit hist_var_5(31) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Register bit hist_var_6(31) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Register bit hist_var_7(31) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Register bit hist_var_8(31) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Register bit hist_var_9(31) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Register bit hist_var_10(31) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Register bit hist_var_11(31) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Register bit hist_var_12(31) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Register bit hist_var_13(31) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Register bit hist_var_14(31) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Register bit hist_var_15(31) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Register bit threshold1(4) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Register bit threshold1(5) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Register bit threshold1(6) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Register bit threshold1(7) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Register bit threshold1(8) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Register bit threshold1(9) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Register bit threshold1(10) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Register bit threshold1(11) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Register bit threshold1(12) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Register bit threshold1(13) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Register bit threshold1(14) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Register bit threshold1(15) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Register bit threshold1(16) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Register bit threshold1(17) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Register bit threshold1(18) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Register bit threshold1(19) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Register bit threshold1(20) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Register bit threshold1(21) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Register bit threshold1(22) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Register bit threshold1(23) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Register bit threshold1(24) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Register bit threshold1(25) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Register bit threshold1(26) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Register bit threshold1(27) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Register bit threshold1(28) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Register bit threshold1(29) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Register bit threshold1(30) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Register bit threshold1(31) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Register bit threshold2(4) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Register bit threshold2(5) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Register bit threshold2(6) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Register bit threshold2(7) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Register bit threshold2(8) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Register bit threshold2(9) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Register bit threshold2(10) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Register bit threshold2(11) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Register bit threshold2(12) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Register bit threshold2(13) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Register bit threshold2(14) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Register bit threshold2(15) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Register bit threshold2(16) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Register bit threshold2(17) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Register bit threshold2(18) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Register bit threshold2(19) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Register bit threshold2(20) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Register bit threshold2(21) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Register bit threshold2(22) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Register bit threshold2(23) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Register bit threshold2(24) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Register bit threshold2(25) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Register bit threshold2(26) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Register bit threshold2(27) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Register bit threshold2(28) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Register bit threshold2(29) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Register bit threshold2(30) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Register bit threshold2(31) is always 0, optimizing ...
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Pruning Register bit <31> of hist_var_0(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Pruning Register bit <31> of hist_var_1(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Pruning Register bit <31> of hist_var_2(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Pruning Register bit <31> of hist_var_3(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Pruning Register bit <31> of hist_var_4(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Pruning Register bit <31> of hist_var_5(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Pruning Register bit <31> of hist_var_6(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Pruning Register bit <31> of hist_var_7(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Pruning Register bit <31> of hist_var_8(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Pruning Register bit <31> of hist_var_9(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Pruning Register bit <31> of hist_var_10(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Pruning Register bit <31> of hist_var_11(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Pruning Register bit <31> of hist_var_12(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Pruning Register bit <31> of hist_var_13(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Pruning Register bit <31> of hist_var_14(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":30:11:30:18|Pruning Register bit <31> of hist_var_15(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Pruning Register bit <31> of threshold1(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Pruning Register bit <30> of threshold1(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Pruning Register bit <29> of threshold1(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Pruning Register bit <28> of threshold1(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Pruning Register bit <27> of threshold1(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Pruning Register bit <26> of threshold1(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Pruning Register bit <25> of threshold1(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Pruning Register bit <24> of threshold1(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Pruning Register bit <23> of threshold1(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Pruning Register bit <22> of threshold1(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Pruning Register bit <21> of threshold1(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Pruning Register bit <20> of threshold1(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Pruning Register bit <19> of threshold1(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Pruning Register bit <18> of threshold1(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Pruning Register bit <17> of threshold1(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Pruning Register bit <16> of threshold1(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Pruning Register bit <15> of threshold1(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Pruning Register bit <14> of threshold1(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Pruning Register bit <13> of threshold1(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Pruning Register bit <12> of threshold1(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Pruning Register bit <11> of threshold1(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Pruning Register bit <10> of threshold1(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Pruning Register bit <9> of threshold1(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Pruning Register bit <8> of threshold1(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Pruning Register bit <7> of threshold1(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Pruning Register bit <6> of threshold1(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Pruning Register bit <5> of threshold1(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":40:11:40:20|Pruning Register bit <4> of threshold1(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Pruning Register bit <31> of threshold2(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Pruning Register bit <30> of threshold2(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Pruning Register bit <29> of threshold2(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Pruning Register bit <28> of threshold2(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Pruning Register bit <27> of threshold2(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Pruning Register bit <26> of threshold2(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Pruning Register bit <25> of threshold2(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Pruning Register bit <24> of threshold2(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Pruning Register bit <23> of threshold2(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Pruning Register bit <22> of threshold2(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Pruning Register bit <21> of threshold2(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Pruning Register bit <20> of threshold2(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Pruning Register bit <19> of threshold2(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Pruning Register bit <18> of threshold2(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Pruning Register bit <17> of threshold2(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Pruning Register bit <16> of threshold2(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Pruning Register bit <15> of threshold2(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Pruning Register bit <14> of threshold2(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Pruning Register bit <13> of threshold2(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Pruning Register bit <12> of threshold2(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Pruning Register bit <11> of threshold2(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Pruning Register bit <10> of threshold2(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Pruning Register bit <9> of threshold2(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Pruning Register bit <8> of threshold2(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Pruning Register bit <7> of threshold2(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Pruning Register bit <6> of threshold2(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Pruning Register bit <5> of threshold2(31 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":41:11:41:20|Pruning Register bit <4> of threshold2(31 downto 0)  
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Register bit internal_thres(3) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Register bit internal_thres(4) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Register bit internal_thres(5) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Register bit internal_thres(6) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Register bit internal_thres(7) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Register bit internal_thres(8) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Register bit internal_thres(9) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Register bit internal_thres(10) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Register bit internal_thres(11) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Register bit internal_thres(12) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Register bit internal_thres(13) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Register bit internal_thres(14) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Register bit internal_thres(15) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Register bit internal_thres(16) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Register bit internal_thres(17) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Register bit internal_thres(18) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Register bit internal_thres(19) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Register bit internal_thres(20) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Register bit internal_thres(21) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Register bit internal_thres(22) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Register bit internal_thres(23) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Register bit internal_thres(24) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Register bit internal_thres(25) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Register bit internal_thres(26) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Register bit internal_thres(27) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Register bit internal_thres(28) is always 0, optimizing ...
@W: CL189 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Register bit internal_thres(29) is always 0, optimizing ...
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Pruning Register bit <29> of internal_thres(29 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Pruning Register bit <28> of internal_thres(29 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Pruning Register bit <27> of internal_thres(29 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Pruning Register bit <26> of internal_thres(29 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Pruning Register bit <25> of internal_thres(29 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Pruning Register bit <24> of internal_thres(29 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Pruning Register bit <23> of internal_thres(29 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Pruning Register bit <22> of internal_thres(29 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Pruning Register bit <21> of internal_thres(29 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Pruning Register bit <20> of internal_thres(29 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Pruning Register bit <19> of internal_thres(29 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Pruning Register bit <18> of internal_thres(29 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Pruning Register bit <17> of internal_thres(29 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Pruning Register bit <16> of internal_thres(29 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Pruning Register bit <15> of internal_thres(29 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Pruning Register bit <14> of internal_thres(29 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Pruning Register bit <13> of internal_thres(29 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Pruning Register bit <12> of internal_thres(29 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Pruning Register bit <11> of internal_thres(29 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Pruning Register bit <10> of internal_thres(29 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Pruning Register bit <9> of internal_thres(29 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Pruning Register bit <8> of internal_thres(29 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Pruning Register bit <7> of internal_thres(29 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Pruning Register bit <6> of internal_thres(29 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Pruning Register bit <5> of internal_thres(29 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Pruning Register bit <4> of internal_thres(29 downto 0)  
@W: CL171 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":22:8:22:21|Pruning Register bit <3> of internal_thres(29 downto 0)  
@W: CL247 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":15:2:15:5|Input port bit 511 of hist(511 downto 0) is unused 
@W: CL247 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":15:2:15:5|Input port bit 479 of hist(511 downto 0) is unused 
@W: CL247 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":15:2:15:5|Input port bit 447 of hist(511 downto 0) is unused 
@W: CL247 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":15:2:15:5|Input port bit 415 of hist(511 downto 0) is unused 
@W: CL247 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":15:2:15:5|Input port bit 383 of hist(511 downto 0) is unused 
@W: CL247 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":15:2:15:5|Input port bit 351 of hist(511 downto 0) is unused 
@W: CL247 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":15:2:15:5|Input port bit 319 of hist(511 downto 0) is unused 
@W: CL247 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":15:2:15:5|Input port bit 287 of hist(511 downto 0) is unused 
@W: CL247 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":15:2:15:5|Input port bit 255 of hist(511 downto 0) is unused 
@W: CL247 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":15:2:15:5|Input port bit 223 of hist(511 downto 0) is unused 
@W: CL247 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":15:2:15:5|Input port bit 191 of hist(511 downto 0) is unused 
@W: CL247 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":15:2:15:5|Input port bit 159 of hist(511 downto 0) is unused 
@W: CL247 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":15:2:15:5|Input port bit 127 of hist(511 downto 0) is unused 
@W: CL247 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":15:2:15:5|Input port bit 95 of hist(511 downto 0) is unused 
@W: CL247 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":15:2:15:5|Input port bit 63 of hist(511 downto 0) is unused 
@W: CL247 :"D:\My Projects\SoC\Simulation2\otsu2.vhd":15:2:15:5|Input port bit 31 of hist(511 downto 0) is unused 
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Mar 07 21:40:58 2014

###########################################################]
Synplicity Xilinx Technology Mapper, Version 9.4.0, Build 086R, Built Jul 11 2008 20:49:49
Copyright (C) 1994-2008, Synplicity Inc.  All Rights Reserved
Product Version Version 9.4
@N: MF249 |Running in 32-bit mode.
@N: MF257 |Gated clock conversion enabled 
Reading Xilinx I/O pad type table from file <C:\Program Files (x86)\Synplicity\fpga_94\lib\xilinx\x_io_tbl.txt> 
Reading Xilinx Rocket I/O parameter type table from file <C:\Program Files (x86)\Synplicity\fpga_94\lib\xilinx\gttype.txt> 
@W: FX474 |User specified initial value found in some of the sequential elements in the design. Applying an initial value to a register may not deliver the best synthesis results. For example, registers with initial values may be preserved and retiming/pipelining may not be performed. To improve synthesis results you may want to remove the register initialization from the RTL code 

@N|Applying Initial value "000" on instance: internal_thres[2:0] 
@N|Applying Initial value "00000000000000000000000000000000" on instance: max[31:0] 
@N|Applying Initial value "0000" on instance: threshold2[3:0] 
@N|Applying Initial value "0000" on instance: threshold1[3:0] 
@N: MT206 |Autoconstrain Mode is ON
NRtlRetiming done on internal_thres[0]
NRtlRetiming done on i_L0[30:27]
NRtlRetiming done on sum[31:0]
Finished RTL optimizations (Time elapsed 0h:00m:19s; Memory used current: 153MB peak: 165MB)

@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":16:46:16:46|Found addmux in view:work.otsu(behavioral) inst p1_8_s0[31:0] from p1_8_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":16:46:16:46|Found addmux in view:work.otsu(behavioral) inst p1_13_s0[31:0] from p1_13_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":16:46:16:46|Found addmux in view:work.otsu(behavioral) inst p1_18_s0[31:0] from p1_18_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":16:46:16:46|Found addmux in view:work.otsu(behavioral) inst p1_8_1_s0[31:0] from p1_8_1_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":16:46:16:46|Found addmux in view:work.otsu(behavioral) inst p1_13_1_s0[31:0] from p1_13_1_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":16:46:16:46|Found addmux in view:work.otsu(behavioral) inst p1_18_1_s0[31:0] from p1_18_1_d1[31:0] 
Finished factoring (Time elapsed 0h:00m:21s; Memory used current: 155MB peak: 165MB)



######### START OF GENERATED CLOCK OPTIMIZATION REPORT #########[

================================================================
		Instance:Pin		Generated Clock Optimization Status
================================================================


######### END OF GENERATED CLOCK OPTIMIZATION REPORT #########]

Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:21s; Memory used current: 153MB peak: 165MB)


Clock Buffers:
  Inserting Clock buffer for port clk,
Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:22s; Memory used current: 156MB peak: 165MB)

@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":29:8:29:12|Found addmux in view:work.otsu(behavioral) inst p1_20_1[30:3],p1_20[2:0] from un1212_p1[30:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":29:8:29:12|Found addmux in view:work.otsu(behavioral) inst p1_20_2[30:0] from un1785_p1[30:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_38_s0[31:0] from p1_38_1_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_33_s0[31:0] from p1_33_1_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_28_s0[31:0] from p1_28_1_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_153_s0[31:0] from p1_153_1_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_148_s0[31:0] from p1_148_1_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_143_s0[31:0] from p1_143_1_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_138_s0[31:0] from p1_138_1_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_133_s0[31:0] from p1_133_1_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_128_s0[31:0] from p1_128_1_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_123_s0[31:0] from p1_123_1_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_118_s0[31:0] from p1_118_1_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_113_s0[31:0] from p1_113_1_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_108_s0[31:0] from p1_108_1_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_103_s0[31:0] from p1_103_1_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_98_s0[31:0] from p1_98_1_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_93_s0[31:0] from p1_93_1_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_88_s0[31:0] from p1_88_1_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_83_s0[31:0] from p1_83_1_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_78_s0[31:0] from p1_78_1_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_73_s0[31:0] from p1_73_1_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_68_s0[31:0] from p1_68_1_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_63_s0[31:0] from p1_63_1_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_58_s0[31:0] from p1_58_1_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_53_s0[31:0] from p1_53_1_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_48_s0[31:0] from p1_48_1_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_43_s0[31:0] from p1_43_1_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_133_3_s0[31:0] from p1_133_2_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_138_3_s0[31:0] from p1_138_2_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_143_3_s0[31:0] from p1_143_2_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_148_3_s0[31:0] from p1_148_2_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_153_3_s0[31:0] from p1_153_2_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_108_3_s0[31:0] from p1_108_2_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_113_3_s0[31:0] from p1_113_2_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_118_3_s0[31:0] from p1_118_2_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_123_3_s0[31:0] from p1_123_2_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_128_3_s0[31:0] from p1_128_2_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_83_3_s0[31:0] from p1_83_2_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_88_3_s0[31:0] from p1_88_2_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_93_3_s0[31:0] from p1_93_2_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_98_3_s0[31:0] from p1_98_2_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_103_3_s0[31:0] from p1_103_2_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_58_3_s0[31:0] from p1_58_2_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_63_3_s0[31:0] from p1_63_2_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_68_3_s0[31:0] from p1_68_2_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_73_3_s0[31:0] from p1_73_2_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_78_3_s0[31:0] from p1_78_2_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_33_3_s0[31:0] from p1_33_2_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_38_3_s0[31:0] from p1_38_2_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_43_3_s0[31:0] from p1_43_2_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_48_3_s0[31:0] from p1_48_2_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_53_3_s0[31:0] from p1_53_2_d1[31:0] 
@N: FX404 :"d:\my projects\soc\simulation2\otsu_pkg.vhd":26:7:26:11|Found addmux in view:work.otsu(behavioral) inst p1_28_3_s0[31:0] from p1_28_2_d1[31:0] 
Starting Early Timing Optimization (Time elapsed 0h:00m:30s; Memory used current: 167MB peak: 167MB)

Finished Early Timing Optimization (Time elapsed 0h:00m:40s; Memory used current: 167MB peak: 168MB)

Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:41s; Memory used current: 165MB peak: 168MB)

Finished preparing to map (Time elapsed 0h:00m:48s; Memory used current: 170MB peak: 171MB)

Finished technology mapping (Time elapsed 0h:00m:52s; Memory used current: 171MB peak: 177MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:11s		   -24.33ns		9237 /      1096
   2		0h:01m:11s		   -23.16ns		9237 /      1066
   3		0h:01m:12s		   -22.56ns		9241 /      1072
   4		0h:01m:13s		   -22.14ns		9387 /      1162
   5		0h:01m:14s		   -21.32ns		9487 /      1243
   6		0h:01m:15s		   -20.19ns		9495 /      1565
   7		0h:01m:16s		   -20.18ns		9495 /      1613
   8		0h:01m:17s		   -20.18ns		9495 /      1613
------------------------------------------------------------

Retiming DSPs
Improved slack by 52.91ns through retiming of DSP of instnace main\.un2_sumb_38[47:0]
@N: BN116 :"d:\my projects\soc\simulation2\otsu2.vhd":66:18:66:30|Removing sequential instance main\.un2_sumb_38_2493 of view:UNILIB.FDRE(PRIM) because there are no references to its outputs 
@N: BN116 :"d:\my projects\soc\simulation2\otsu2.vhd":66:18:66:30|Removing sequential instance main\.un2_sumb_38_2492 of view:UNILIB.FDRE(PRIM) because there are no references to its outputs 
@N: BN116 :"d:\my projects\soc\simulation2\otsu2.vhd":66:18:66:30|Removing sequential instance main\.un2_sumb_38_2491 of view:UNILIB.FDRE(PRIM) because there are no references to its outputs 
@N: BN116 :"d:\my projects\soc\simulation2\otsu2.vhd":66:18:66:30|Removing sequential instance main\.un2_sumb_38_2490 of view:UNILIB.FDRE(PRIM) because there are no references to its outputs 
@N: BN116 :"d:\my projects\soc\simulation2\otsu2.vhd":66:18:66:30|Removing sequential instance main\.un2_sumb_38_2489 of view:UNILIB.FDRE(PRIM) because there are no references to its outputs 
@N: BN116 :"d:\my projects\soc\simulation2\otsu2.vhd":66:18:66:30|Removing sequential instance main\.un2_sumb_38_2488 of view:UNILIB.FDRE(PRIM) because there are no references to its outputs 
@N: BN116 :"d:\my projects\soc\simulation2\otsu2.vhd":66:18:66:30|Removing sequential instance main\.un2_sumb_38_2487 of view:UNILIB.FDRE(PRIM) because there are no references to its outputs 
@N: BN116 :"d:\my projects\soc\simulation2\otsu2.vhd":66:18:66:30|Removing sequential instance main\.un2_sumb_38_2486 of view:UNILIB.FDRE(PRIM) because there are no references to its outputs 
@N: BN116 :"d:\my projects\soc\simulation2\otsu2.vhd":66:18:66:30|Removing sequential instance main\.un2_sumb_38_2485 of view:UNILIB.FDRE(PRIM) because there are no references to its outputs 
@N: BN116 :"d:\my projects\soc\simulation2\otsu2.vhd":66:18:66:30|Removing sequential instance main\.un2_sumb_38_2484 of view:UNILIB.FDRE(PRIM) because there are no references to its outputs 
@N: BN116 :"d:\my projects\soc\simulation2\otsu2.vhd":66:18:66:30|Removing sequential instance main\.un2_sumb_38_2483 of view:UNILIB.FDRE(PRIM) because there are no references to its outputs 
@N: BN116 :"d:\my projects\soc\simulation2\otsu2.vhd":66:18:66:30|Removing sequential instance main\.un2_sumb_38_2482 of view:UNILIB.FDRE(PRIM) because there are no references to its outputs 
@N: BN116 :"d:\my projects\soc\simulation2\otsu2.vhd":66:18:66:30|Removing sequential instance main\.un2_sumb_38_2481 of view:UNILIB.FDRE(PRIM) because there are no references to its outputs 
@N: BN116 :"d:\my projects\soc\simulation2\otsu2.vhd":66:18:66:30|Removing sequential instance main\.un2_sumb_38_2480 of view:UNILIB.FDRE(PRIM) because there are no references to its outputs 
@N: BN116 :"d:\my projects\soc\simulation2\otsu2.vhd":66:18:66:30|Removing sequential instance main\.un2_sumb_38_2479 of view:UNILIB.FDRE(PRIM) because there are no references to its outputs 
@N: BN116 :"d:\my projects\soc\simulation2\otsu2.vhd":66:18:66:30|Removing sequential instance main\.un2_sumb_38_2478 of view:UNILIB.FDRE(PRIM) because there are no references to its outputs 
@N: BN116 :"d:\my projects\soc\simulation2\otsu2.vhd":66:18:66:30|Removing sequential instance main\.un2_sumb_38_2477 of view:UNILIB.FDRE(PRIM) because there are no references to its outputs 
@N: BN116 :"d:\my projects\soc\simulation2\otsu2.vhd":66:18:66:30|Removing sequential instance main\.un2_sumb_38_2476 of view:UNILIB.FDRE(PRIM) because there are no references to its outputs 
@N: BN116 :"d:\my projects\soc\simulation2\otsu2.vhd":66:18:66:30|Removing sequential instance main\.un2_sumb_38_2475 of view:UNILIB.FDRE(PRIM) because there are no references to its outputs 
@N: BN116 :"d:\my projects\soc\simulation2\otsu2.vhd":66:18:66:30|Removing sequential instance main\.un2_sumb_38_2474 of view:UNILIB.FDRE(PRIM) because there are no references to its outputs 
@N: BN116 :"d:\my projects\soc\simulation2\otsu2.vhd":66:18:66:30|Removing sequential instance main\.un2_sumb_38_2473 of view:UNILIB.FDRE(PRIM) because there are no references to its outputs 
@N: BN116 :"d:\my projects\soc\simulation2\otsu2.vhd":66:18:66:30|Removing sequential instance main\.un2_sumb_38_2472 of view:UNILIB.FDRE(PRIM) because there are no references to its outputs 
@N: BN116 :"d:\my projects\soc\simulation2\otsu2.vhd":66:18:66:30|Removing sequential instance main\.un2_sumb_38_2471 of view:UNILIB.FDRE(PRIM) because there are no references to its outputs 
@N: BN116 :"d:\my projects\soc\simulation2\otsu2.vhd":66:18:66:30|Removing sequential instance main\.un2_sumb_38_2470 of view:UNILIB.FDRE(PRIM) because there are no references to its outputs 
@N: BN116 :"d:\my projects\soc\simulation2\otsu2.vhd":66:18:66:30|Removing sequential instance main\.un2_sumb_38_2469 of view:UNILIB.FDRE(PRIM) because there are no references to its outputs 
@N: BN116 :"d:\my projects\soc\simulation2\otsu2.vhd":66:18:66:30|Removing sequential instance main\.un2_sumb_38_2468 of view:UNILIB.FDRE(PRIM) because there are no references to its outputs 
@N: BN116 :"d:\my projects\soc\simulation2\otsu2.vhd":66:18:66:30|Removing sequential instance main\.un2_sumb_38_2467 of view:UNILIB.FDRE(PRIM) because there are no references to its outputs 
@N: BN116 :"d:\my projects\soc\simulation2\otsu2.vhd":66:18:66:30|Removing sequential instance main\.un2_sumb_38_2466 of view:UNILIB.FDRE(PRIM) because there are no references to its outputs 
@N: BN116 :"d:\my projects\soc\simulation2\otsu2.vhd":66:18:66:30|Removing sequential instance main\.un2_sumb_38_2465 of view:UNILIB.FDRE(PRIM) because there are no references to its outputs 
@N: BN116 :"d:\my projects\soc\simulation2\otsu2.vhd":66:18:66:30|Removing sequential instance main\.un2_sumb_38_2464 of view:UNILIB.FDRE(PRIM) because there are no references to its outputs 
@N: BN116 :"d:\my projects\soc\simulation2\otsu2.vhd":66:18:66:30|Removing sequential instance main\.un2_sumb_38_2463 of view:UNILIB.FDRE(PRIM) because there are no references to its outputs 
@N: BN116 :"d:\my projects\soc\simulation2\otsu2.vhd":66:18:66:30|Removing sequential instance main\.un2_sumb_38_2462 of view:UNILIB.FDRE(PRIM) because there are no references to its outputs 
@N: BN116 :"d:\my projects\soc\simulation2\otsu2.vhd":66:18:66:30|Removing sequential instance main\.un2_sumb_38_2461 of view:UNILIB.FDRE(PRIM) because there are no references to its outputs 
Timing driven replication report
@N: FX271 :|Instance "hist_var_0_ret_126" with 116 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_127" with 51 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_120" with 52 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_118" with 53 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_116" with 80 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_114" with 53 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_112" with 53 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_110" with 53 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_108" with 80 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_106" with 53 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_104" with 53 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_102" with 53 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_100" with 80 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_98" with 53 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_96" with 53 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_94" with 53 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_92" with 80 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_90" with 53 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_88" with 53 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_86" with 53 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_84" with 80 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_82" with 53 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_80" with 53 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_78" with 53 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_76" with 80 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_74" with 53 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_72" with 53 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_70" with 53 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_68" with 80 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_66" with 53 loads has been replicated 2 time(s) to improve timing 
Added 58 Registers via timing driven replication
Added 0 LUTs via timing driven replication

Timing driven replication report
@N: FX271 :|Instance "wb_ret_64" with 33 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :|Instance "wb_ret[0]" with 21 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_ret" with 20 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret[0]" with 20 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_126" with 59 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "sum_ret_577" with 20 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_108" with 43 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_112" with 29 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_110" with 29 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_106" with 29 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_104" with 29 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_102" with 29 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_62" with 81 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_120" with 29 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_118" with 29 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_60" with 36 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_100" with 43 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_92" with 43 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_84" with 43 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_76" with 43 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_68" with 43 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_98" with 29 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_96" with 29 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_94" with 29 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_90" with 29 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_88" with 29 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_86" with 29 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_82" with 29 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_80" with 29 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_78" with 29 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_74" with 29 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_72" with 29 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_70" with 29 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_66" with 29 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_58" with 36 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_56" with 36 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_54" with 52 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_52" with 36 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_50" with 36 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_48" with 36 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_116" with 43 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_127" with 29 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_114" with 29 loads has been replicated 1 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_46" with 52 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_44" with 36 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_42" with 36 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_40" with 36 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_38" with 52 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_36" with 36 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_34" with 36 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_32" with 36 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_30" with 52 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_28" with 35 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_26" with 35 loads has been replicated 2 time(s) to improve timing 
Added 82 Registers via timing driven replication
Added 2 LUTs via timing driven replication

Timing driven replication report
@N: FX271 :|Instance "hist_var_0_ret_24" with 35 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_22" with 51 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_20" with 35 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_18" with 35 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_16" with 35 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_14" with 51 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_12" with 35 loads has been replicated 2 time(s) to improve timing 
@N: FX271 :|Instance "hist_var_0_ret_10" with 35 loads has been replicated 2 time(s) to improve timing 
Added 16 Registers via timing driven replication
Added 0 LUTs via timing driven replication

Timing driven replication report
No replication required.

Timing driven replication report
No replication required.

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:02m:12s		   -12.28ns		9500 /      1953
Timing driven replication report
No replication required.

   2		0h:02m:12s		   -12.28ns		9500 /      1953
   3		0h:02m:13s		   -12.28ns		9500 /      1953
   4		0h:02m:14s		   -12.28ns		9500 /      1953
------------------------------------------------------------

Timing driven replication report
No replication required.

Timing driven replication report
No replication required.

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:02m:16s		   -12.28ns		9500 /      1953
Timing driven replication report
No replication required.

   2		0h:02m:17s		   -12.28ns		9500 /      1953
   3		0h:02m:17s		   -12.28ns		9500 /      1953
   4		0h:02m:18s		   -12.28ns		9500 /      1953
------------------------------------------------------------

Net buffering Report for view:work.otsu(behavioral):
No nets needed buffering.

@N: MF322 |Retiming summary: 155 registers retimed to 1437 

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 155 registers retimed to 1437

Original and Pipelined registers replaced by retiming :
		internal_ready
		internal_thres[0]
		internal_thres[1]
		internal_thres[2]
		main\.un2_sumb_38_2446
		main\.un2_sumb_38_2447
		main\.un2_sumb_38_2448
		main\.un2_sumb_38_2449
		main\.un2_sumb_38_2450
		main\.un2_sumb_38_2451
		main\.un2_sumb_38_2452
		main\.un2_sumb_38_2453
		main\.un2_sumb_38_2454
		main\.un2_sumb_38_2455
		main\.un2_sumb_38_2456
		main\.un2_sumb_38_2457
		main\.un2_sumb_38_2458
		main\.un2_sumb_38_2459
		main\.un2_sumb_38_2460
		max[0]
		max[1]
		max[2]
		max[3]
		max[4]
		max[5]
		max[6]
		max[7]
		max[8]
		max[9]
		max[10]
		max[11]
		max[12]
		max[13]
		max[14]
		max[15]
		max[16]
		max[17]
		max[18]
		max[19]
		max[20]
		max[21]
		max[22]
		max[23]
		max[24]
		max[25]
		max[26]
		max[27]
		max[28]
		max[29]
		max[30]
		max[31]
		sum[0]
		sum[1]
		sum[2]
		sum[3]
		sum[4]
		sum[5]
		sum[6]
		sum[7]
		sum[8]
		sum[9]
		sum[10]
		sum[11]
		sum[12]
		sum[13]
		sum[14]
		sum[15]
		sum[16]
		sum[17]
		sum[18]
		sum[19]
		sum[20]
		sum[21]
		sum[22]
		sum[23]
		sum[24]
		sum[25]
		sum[26]
		sum[27]
		sum[28]
		sum[29]
		sum[30]
		sum[31]
		sumb[0]
		sumb[1]
		sumb[2]
		sumb[3]
		sumb[4]
		sumb[5]
		sumb[6]
		sumb[7]
		sumb[8]
		sumb[9]
		sumb[10]
		sumb[11]
		sumb[12]
		sumb[13]
		sumb[14]
		sumb[15]
		sumb[16]
		sumb[17]
		sumb[18]
		sumb[19]
		sumb[20]
		sumb[21]
		sumb[22]
		sumb[23]
		sumb[24]
		sumb[25]
		sumb[26]
		sumb[27]
		sumb[28]
		sumb[29]
		sumb[30]
		sumb[31]
		threshold1[0]
		threshold1[1]
		threshold1[2]
		threshold1[3]
		threshold2[0]
		threshold2[1]
		threshold2[2]
		threshold2[3]
		wb[0]
		wb[1]
		wb[2]
		wb[3]
		wb[4]
		wb[5]
		wb[6]
		wb[7]
		wb[8]
		wb[9]
		wb[10]
		wb[11]
		wb[12]
		wb[13]
		wb[14]
		wb[15]
		wb[16]
		wb[17]
		wb[18]
		wb[19]
		wb[20]
		wb[21]
		wb[22]
		wb[23]
		wb[24]
		wb[25]
		wb[26]
		wb[27]
		wb[28]
		wb[29]
		wb[30]
		wb[31]

New registers created by retiming :
		hist_var_0_ret
		hist_var_0_ret[0]
		hist_var_0_ret_0
		hist_var_0_ret_0[0]
		hist_var_0_ret_0[1]
		hist_var_0_ret_0[2]
		hist_var_0_ret_0[3]
		hist_var_0_ret_0[4]
		hist_var_0_ret_0[5]
		hist_var_0_ret_0[6]
		hist_var_0_ret_0[7]
		hist_var_0_ret_0[8]
		hist_var_0_ret_0[9]
		hist_var_0_ret_0[10]
		hist_var_0_ret_0[11]
		hist_var_0_ret_0[12]
		hist_var_0_ret_0[13]
		hist_var_0_ret_0[14]
		hist_var_0_ret_0[15]
		hist_var_0_ret_0[16]
		hist_var_0_ret_1
		hist_var_0_ret_2
		hist_var_0_ret_4
		hist_var_0_ret_6
		hist_var_0_ret_8
		hist_var_0_ret_9
		hist_var_0_ret_10
		hist_var_0_ret_10_fast
		hist_var_0_ret_10_rep1
		hist_var_0_ret_12
		hist_var_0_ret_12_fast
		hist_var_0_ret_12_rep1
		hist_var_0_ret_14
		hist_var_0_ret_14_fast
		hist_var_0_ret_14_rep1
		hist_var_0_ret_16
		hist_var_0_ret_16_fast
		hist_var_0_ret_16_rep1
		hist_var_0_ret_18
		hist_var_0_ret_18_fast
		hist_var_0_ret_18_rep1
		hist_var_0_ret_20
		hist_var_0_ret_20_fast
		hist_var_0_ret_20_rep1
		hist_var_0_ret_22
		hist_var_0_ret_22_fast
		hist_var_0_ret_22_rep1
		hist_var_0_ret_24
		hist_var_0_ret_24_fast
		hist_var_0_ret_24_rep1
		hist_var_0_ret_26
		hist_var_0_ret_26_fast
		hist_var_0_ret_26_rep1
		hist_var_0_ret_28
		hist_var_0_ret_28_fast
		hist_var_0_ret_28_rep1
		hist_var_0_ret_30
		hist_var_0_ret_30_fast
		hist_var_0_ret_30_rep1
		hist_var_0_ret_32
		hist_var_0_ret_32_fast
		hist_var_0_ret_32_rep1
		hist_var_0_ret_34
		hist_var_0_ret_34_fast
		hist_var_0_ret_34_rep1
		hist_var_0_ret_36
		hist_var_0_ret_36_fast
		hist_var_0_ret_36_rep1
		hist_var_0_ret_38
		hist_var_0_ret_38_fast
		hist_var_0_ret_38_rep1
		hist_var_0_ret_40
		hist_var_0_ret_40_fast
		hist_var_0_ret_40_rep1
		hist_var_0_ret_42
		hist_var_0_ret_42_fast
		hist_var_0_ret_42_rep1
		hist_var_0_ret_44
		hist_var_0_ret_44_fast
		hist_var_0_ret_44_rep1
		hist_var_0_ret_46
		hist_var_0_ret_46_fast
		hist_var_0_ret_46_rep1
		hist_var_0_ret_48
		hist_var_0_ret_48_fast
		hist_var_0_ret_48_rep1
		hist_var_0_ret_50
		hist_var_0_ret_50_fast
		hist_var_0_ret_50_rep1
		hist_var_0_ret_52
		hist_var_0_ret_52_fast
		hist_var_0_ret_52_rep1
		hist_var_0_ret_54
		hist_var_0_ret_54_fast
		hist_var_0_ret_54_rep1
		hist_var_0_ret_56
		hist_var_0_ret_56_fast
		hist_var_0_ret_56_rep1
		hist_var_0_ret_58
		hist_var_0_ret_58_fast
		hist_var_0_ret_58_rep1
		hist_var_0_ret_60
		hist_var_0_ret_60_fast
		hist_var_0_ret_60_rep1
		hist_var_0_ret_62
		hist_var_0_ret_62_fast
		hist_var_0_ret_62_rep1
		hist_var_0_ret_64
		hist_var_0_ret_65
		hist_var_0_ret_66
		hist_var_0_ret_66_fast_0
		hist_var_0_ret_67
		hist_var_0_ret_68
		hist_var_0_ret_68_fast_0
		hist_var_0_ret_68_rep1_0
		hist_var_0_ret_69
		hist_var_0_ret_70
		hist_var_0_ret_70_fast_0
		hist_var_0_ret_71
		hist_var_0_ret_72
		hist_var_0_ret_72_fast_0
		hist_var_0_ret_73
		hist_var_0_ret_74
		hist_var_0_ret_74_fast_0
		hist_var_0_ret_75
		hist_var_0_ret_76
		hist_var_0_ret_76_fast_0
		hist_var_0_ret_76_rep1
		hist_var_0_ret_77
		hist_var_0_ret_78
		hist_var_0_ret_78_fast_0
		hist_var_0_ret_79
		hist_var_0_ret_80
		hist_var_0_ret_80_fast_0
		hist_var_0_ret_81
		hist_var_0_ret_82
		hist_var_0_ret_82_fast_0
		hist_var_0_ret_83
		hist_var_0_ret_84
		hist_var_0_ret_84_fast_0
		hist_var_0_ret_84_rep1
		hist_var_0_ret_85
		hist_var_0_ret_86
		hist_var_0_ret_86_fast_0
		hist_var_0_ret_87
		hist_var_0_ret_88
		hist_var_0_ret_88_fast_0
		hist_var_0_ret_89
		hist_var_0_ret_90
		hist_var_0_ret_90_fast_0
		hist_var_0_ret_91
		hist_var_0_ret_92
		hist_var_0_ret_92_fast_0
		hist_var_0_ret_92_rep1
		hist_var_0_ret_93
		hist_var_0_ret_94
		hist_var_0_ret_94_fast_0
		hist_var_0_ret_95
		hist_var_0_ret_96
		hist_var_0_ret_96_fast_0
		hist_var_0_ret_97
		hist_var_0_ret_98
		hist_var_0_ret_98_fast_0
		hist_var_0_ret_99
		hist_var_0_ret_100
		hist_var_0_ret_100_fast_0
		hist_var_0_ret_100_rep1
		hist_var_0_ret_101
		hist_var_0_ret_102
		hist_var_0_ret_102_fast_0
		hist_var_0_ret_103
		hist_var_0_ret_104
		hist_var_0_ret_104_fast_0
		hist_var_0_ret_105
		hist_var_0_ret_106
		hist_var_0_ret_106_fast_0
		hist_var_0_ret_107
		hist_var_0_ret_108
		hist_var_0_ret_108_fast_0
		hist_var_0_ret_108_rep1
		hist_var_0_ret_109
		hist_var_0_ret_110
		hist_var_0_ret_110_fast_0
		hist_var_0_ret_111
		hist_var_0_ret_112
		hist_var_0_ret_112_fast_0
		hist_var_0_ret_113
		hist_var_0_ret_114
		hist_var_0_ret_114_fast_0
		hist_var_0_ret_115
		hist_var_0_ret_116
		hist_var_0_ret_116_fast_0
		hist_var_0_ret_116_rep1
		hist_var_0_ret_117
		hist_var_0_ret_118
		hist_var_0_ret_118_fast_0
		hist_var_0_ret_119
		hist_var_0_ret_120
		hist_var_0_ret_120_fast_0
		hist_var_0_ret_121
		hist_var_0_ret_123
		hist_var_0_ret_124
		hist_var_0_ret_126
		hist_var_0_ret_126_fast
		hist_var_0_ret_126_rep1_0
		hist_var_0_ret_127
		hist_var_0_ret_127_fast_0
		hist_var_0_ret_128
		hist_var_0_ret_129
		hist_var_0_ret_130
		hist_var_0_ret_131
		hist_var_0_ret_274
		hist_var_0_ret_277
		hist_var_0_ret_451
		hist_var_0_ret_680
		hist_var_0_ret_697
		hist_var_0_ret_759
		hist_var_0_ret_827
		hist_var_0_ret_828
		hist_var_0_ret_867
		hist_var_0_ret_898
		hist_var_0_ret_899
		hist_var_0_ret_929
		hist_var_0_ret_933
		hist_var_0_ret_967
		hist_var_0_ret_1006
		hist_var_0_ret_1007
		hist_var_0_ret_1008
		hist_var_0_ret_1009
		hist_var_0_ret_1010
		hist_var_0_ret_1011
		hist_var_0_ret_1012
		hist_var_0_ret_1013
		hist_var_0_ret_1014
		hist_var_0_ret_1015
		hist_var_0_ret_1016
		hist_var_0_ret_1017
		hist_var_0_ret_1018
		hist_var_0_ret_1019
		hist_var_0_ret_1020
		hist_var_0_ret_1021
		hist_var_0_ret_1022
		hist_var_0_ret_1023
		hist_var_0_ret_1024
		hist_var_0_ret_1025
		hist_var_0_ret_1026
		hist_var_0_ret_1027
		hist_var_0_ret_1028
		hist_var_0_ret_1030
		hist_var_0_ret_1031
		hist_var_0_ret_1032
		hist_var_0_ret_1034
		hist_var_0_ret_1035
		hist_var_0_ret_1036
		hist_var_0_ret_1037
		hist_var_0_ret_1038
		hist_var_0_ret_1039
		hist_var_0_ret_1040
		hist_var_0_ret_1041
		hist_var_0_ret_1042
		hist_var_0_ret_1043
		hist_var_0_ret_1044
		hist_var_0_ret_1045
		hist_var_0_ret_1046
		hist_var_0_ret_1047
		hist_var_0_ret_1048
		hist_var_0_ret_1049
		hist_var_0_ret_1050
		hist_var_0_ret_1051
		hist_var_0_ret_1052
		hist_var_0_ret_1053
		hist_var_0_ret_1054
		hist_var_0_ret_1055
		hist_var_0_ret_1056
		hist_var_0_ret_1057
		hist_var_0_ret_1058
		hist_var_0_ret_1059
		hist_var_0_ret_1060
		hist_var_0_ret_1061
		hist_var_0_ret_1062
		hist_var_0_ret_1063
		hist_var_0_ret_1065
		hist_var_0_ret_1070
		hist_var_0_ret_1071
		hist_var_0_ret_1072
		hist_var_0_ret_1073
		hist_var_0_ret_1074
		hist_var_0_ret_1075
		hist_var_0_ret_1076
		hist_var_0_ret_1109
		hist_var_0_ret_1142
		hist_var_0_ret_1143
		hist_var_0_ret_1144
		hist_var_0_ret_1145
		hist_var_0_ret_1146
		hist_var_0_ret_1147
		hist_var_0_ret_1148
		hist_var_0_ret_1149
		hist_var_0_ret_1150
		hist_var_0_ret_1151
		hist_var_0_ret_1152
		hist_var_0_ret_1153
		hist_var_0_ret_1154
		hist_var_0_ret_1155
		hist_var_0_ret_1156
		hist_var_0_ret_1157
		hist_var_0_ret_1158
		hist_var_0_ret_1159
		hist_var_0_ret_1160
		hist_var_0_ret_1161
		hist_var_0_ret_1162
		hist_var_0_ret_1163
		hist_var_0_ret_1164
		hist_var_0_ret_1165
		hist_var_0_ret_1166
		hist_var_0_ret_1167
		hist_var_0_ret_1168
		hist_var_0_ret_1169
		hist_var_0_ret_1170
		hist_var_0_ret_1171
		hist_var_0_ret_1172
		hist_var_0_ret_1173
		hist_var_0_ret_1174
		hist_var_0_ret_1175
		hist_var_0_ret_1176
		hist_var_0_ret_1177
		hist_var_0_ret_1178
		hist_var_0_ret_1179
		hist_var_0_ret_1180
		hist_var_0_ret_1181
		hist_var_0_ret_1182
		hist_var_0_ret_1183
		hist_var_0_ret_1184
		hist_var_0_ret_1185
		hist_var_0_ret_1186
		hist_var_0_ret_1187
		hist_var_0_ret_1188
		hist_var_0_ret_1189
		hist_var_0_ret_1190
		hist_var_0_ret_1191
		hist_var_0_ret_1192
		hist_var_0_ret_1193
		hist_var_0_ret_1194
		hist_var_0_ret_1195
		hist_var_0_ret_1196
		hist_var_0_ret_1197
		hist_var_0_ret_1198
		hist_var_0_ret_1199
		hist_var_0_ret_1200
		hist_var_0_ret_1201
		hist_var_0_ret_1202
		hist_var_0_ret_1203
		hist_var_0_ret_1204
		hist_var_0_ret_1205
		hist_var_0_ret_1206
		hist_var_0_ret_1207
		hist_var_0_ret_1208
		hist_var_0_ret_1209
		hist_var_0_ret_1210
		hist_var_0_ret_1211
		hist_var_0_ret_1212
		hist_var_0_ret_1213
		hist_var_0_ret_1214
		hist_var_0_ret_1215
		hist_var_0_ret_1216
		hist_var_0_ret_1217
		hist_var_0_ret_1218
		hist_var_0_ret_1219
		hist_var_0_ret_1220
		hist_var_0_ret_1221
		hist_var_0_ret_1222
		hist_var_0_ret_1223
		hist_var_0_ret_1224
		hist_var_0_ret_1225
		hist_var_0_ret_1226
		hist_var_0_ret_1227
		hist_var_0_ret_1228
		hist_var_0_ret_1229
		hist_var_0_ret_1230
		hist_var_0_ret_1231
		hist_var_0_ret_1232
		hist_var_0_ret_1233
		hist_var_0_ret_1234
		hist_var_0_ret_1235
		hist_var_0_ret_1236
		hist_var_0_ret_1237
		hist_var_0_ret_1238
		hist_var_0_ret_1239
		hist_var_0_ret_1240
		hist_var_0_ret_1241
		hist_var_0_ret_1242
		hist_var_0_ret_1243
		hist_var_0_ret_1244
		hist_var_0_ret_1245
		hist_var_0_ret_1246
		hist_var_0_ret_1247
		hist_var_0_ret_1248
		hist_var_0_ret_1249
		hist_var_0_ret_1250
		hist_var_0_ret_1251
		hist_var_0_ret_1252
		hist_var_0_ret_1253
		hist_var_0_ret_1254
		hist_var_0_ret_1255
		hist_var_0_ret_1256
		hist_var_0_ret_1257
		hist_var_0_ret_1258
		hist_var_0_ret_1259
		hist_var_0_ret_1260
		hist_var_0_ret_1261
		hist_var_0_ret_1262
		hist_var_0_ret_1263
		hist_var_0_ret_1264
		hist_var_0_ret_1265
		hist_var_0_ret_1266
		hist_var_0_ret_1267
		hist_var_0_ret_1268
		hist_var_0_ret_fast[0]
		hist_var_0_ret_ret
		hist_var_0_ret_ret[0]
		hist_var_0_ret_ret[1]
		hist_var_0_ret_ret[2]
		hist_var_0_ret_ret[3]
		hist_var_0_ret_ret[4]
		hist_var_0_ret_ret[5]
		hist_var_0_ret_ret[6]
		hist_var_0_ret_ret[7]
		hist_var_0_ret_ret[8]
		hist_var_0_ret_ret[9]
		hist_var_0_ret_ret[10]
		hist_var_0_ret_ret[11]
		hist_var_0_ret_ret[12]
		hist_var_0_ret_ret[13]
		hist_var_0_ret_ret[14]
		hist_var_0_ret_ret[15]
		hist_var_0_ret_ret[16]
		hist_var_0_ret_ret[17]
		hist_var_0_ret_ret[18]
		hist_var_0_ret_ret[19]
		hist_var_0_ret_ret[20]
		hist_var_0_ret_ret[21]
		hist_var_0_ret_ret[22]
		hist_var_0_ret_ret[23]
		hist_var_0_ret_ret[24]
		hist_var_0_ret_ret[25]
		hist_var_0_ret_ret[26]
		hist_var_0_ret_ret[27]
		hist_var_0_ret_ret[28]
		hist_var_0_ret_ret[29]
		hist_var_0_ret_ret[30]
		hist_var_0_ret_ret_0
		hist_var_0_ret_ret_0_ret
		hist_var_0_ret_ret_1[0]
		hist_var_0_ret_ret_fast
		internal_ready_ret
		internal_ready_ret_1
		internal_ready_ret_2
		internal_ready_ret_3[0]
		internal_ready_ret_3[1]
		internal_ready_ret_3[2]
		internal_ready_ret_3[3]
		internal_thres_ret
		internal_thres_ret_1
		internal_thres_ret_2reset
		internal_thres_ret_3reset
		internal_thres_ret_4reset
		internal_thres_ret_5
		internal_thres_ret_6
		internal_thres_ret_7reset
		internal_thres_ret_8reset
		internal_thres_ret_9reset
		internal_thres_ret_10reset
		internal_thres_ret_11reset
		internal_thres_ret_12reset
		internal_thres_ret_13
		internal_thres_ret_14
		internal_thres_ret_15
		internal_thres_ret_19
		internal_thres_ret_20
		internal_thres_ret_21
		internal_thres_ret_22
		internal_thres_ret_27
		internal_thres_ret_28
		internal_thres_ret_29
		internal_thres_ret_30
		internal_thres_ret_31
		internal_thres_ret_33
		internal_thres_ret_34
		internal_thres_ret_35
		internal_thres_ret_37
		internal_thres_ret_38
		internal_thres_ret_39
		internal_thres_ret_40
		internal_thres_ret_41
		internal_thres_ret_42
		internal_thres_ret_45
		internal_thres_ret_46
		internal_thres_ret_47
		internal_thres_ret_48
		internal_thres_ret_49
		internal_thres_ret_50
		internal_thres_ret_51
		internal_thres_ret_54
		internal_thres_ret_55
		internal_thres_ret_56
		internal_thres_ret_57
		internal_thres_ret_60
		internal_thres_ret_61
		internal_thres_ret_62
		internal_thres_ret_63
		internal_thres_ret_66
		internal_thres_ret_67
		internal_thres_ret_68
		internal_thres_ret_69
		internal_thres_ret_71
		internal_thres_ret_72
		internal_thres_ret_73
		internal_thres_ret_74
		internal_thres_ret_75
		internal_thres_ret_76
		internal_thres_ret_77
		internal_thres_ret_78
		internal_thres_ret_79
		internal_thres_ret_80
		internal_thres_ret_81
		internal_thres_ret_82
		internal_thres_ret_83
		internal_thres_ret_84
		internal_thres_ret_85
		internal_thres_ret_86
		internal_thres_ret_87
		internal_thres_ret_88
		internal_thres_ret_89
		internal_thres_ret_154
		internal_thres_ret_155
		internal_thres_ret_156
		internal_thres_ret_157
		internal_thres_ret_158
		internal_thres_ret_159
		internal_thres_ret_160
		internal_thres_ret_161
		internal_thres_ret_162
		internal_thres_ret_163
		internal_thres_ret_164
		internal_thres_ret_165
		internal_thres_ret_166
		internal_thres_ret_167
		internal_thres_ret_168
		internal_thres_ret_169
		internal_thres_ret_234
		internal_thres_ret_235
		internal_thres_ret_236
		internal_thres_ret_237
		internal_thres_ret_238
		internal_thres_ret_239
		internal_thres_ret_240
		internal_thres_ret_241
		internal_thres_ret_242
		internal_thres_ret_243
		internal_thres_ret_244
		internal_thres_ret_245
		internal_thres_ret_246
		internal_thres_ret_247
		internal_thres_ret_248
		internal_thres_ret_249
		internal_thres_ret_250
		internal_thres_ret_251
		internal_thres_ret_252
		internal_thres_ret_253
		internal_thres_ret_254
		internal_thres_ret_255
		internal_thres_ret_256
		internal_thres_ret_257
		internal_thres_ret_258
		internal_thres_ret_259
		internal_thres_ret_260
		internal_thres_ret_261
		internal_thres_ret_262
		internal_thres_ret_263
		internal_thres_ret_264
		internal_thres_ret_265
		internal_thres_ret_269
		internal_thres_ret_270
		internal_thres_ret_271
		internal_thres_ret_272
		internal_thres_ret_277
		internal_thres_ret_278
		internal_thres_ret_279
		internal_thres_ret_280
		internal_thres_ret_285
		internal_thres_ret_286
		internal_thres_ret_287
		internal_thres_ret_288
		internal_thres_ret_293
		internal_thres_ret_294
		internal_thres_ret_295
		internal_thres_ret_296
		internal_thres_ret_301
		internal_thres_ret_302
		internal_thres_ret_303
		internal_thres_ret_304
		internal_thres_ret_309
		internal_thres_ret_310
		internal_thres_ret_311
		internal_thres_ret_312
		internal_thres_ret_317
		internal_thres_ret_318
		internal_thres_ret_319
		internal_thres_ret_320
		internal_thres_ret_325
		internal_thres_ret_326
		internal_thres_ret_327
		internal_thres_ret_328
		internal_thres_ret_333
		internal_thres_ret_334
		internal_thres_ret_335
		internal_thres_ret_336
		internal_thres_ret_341
		internal_thres_ret_342
		internal_thres_ret_343
		internal_thres_ret_344
		internal_thres_ret_349
		internal_thres_ret_350
		internal_thres_ret_351
		internal_thres_ret_352
		internal_thres_ret_357
		internal_thres_ret_358
		internal_thres_ret_359
		internal_thres_ret_360
		max_ret
		max_ret_1
		max_ret_2
		max_ret_3reset
		max_ret_4reset
		max_ret_5reset
		max_ret_6
		max_ret_7
		max_ret_8
		max_ret_9reset
		max_ret_10reset
		max_ret_11reset
		max_ret_12
		max_ret_13
		max_ret_14
		max_ret_15reset
		max_ret_16reset
		max_ret_17reset
		max_ret_18
		max_ret_19
		max_ret_20
		max_ret_21reset
		max_ret_22reset
		max_ret_23reset
		max_ret_24
		max_ret_25
		max_ret_26
		max_ret_27reset
		max_ret_28reset
		max_ret_29reset
		max_ret_30
		max_ret_31
		max_ret_32
		max_ret_33reset
		max_ret_34reset
		max_ret_35reset
		max_ret_36
		max_ret_37
		max_ret_38
		max_ret_39reset
		max_ret_40reset
		max_ret_41reset
		max_ret_42
		max_ret_43
		max_ret_44
		max_ret_45reset
		max_ret_46reset
		max_ret_47reset
		max_ret_48
		max_ret_49
		max_ret_50
		max_ret_51reset
		max_ret_52reset
		max_ret_53reset
		max_ret_54
		max_ret_55
		max_ret_56
		max_ret_57reset
		max_ret_58reset
		max_ret_59reset
		max_ret_60
		max_ret_61
		max_ret_62
		max_ret_63reset
		max_ret_64reset
		max_ret_65reset
		max_ret_66
		max_ret_67
		max_ret_68
		max_ret_69reset
		max_ret_70reset
		max_ret_71reset
		max_ret_72
		max_ret_73
		max_ret_74
		max_ret_75reset
		max_ret_76reset
		max_ret_77reset
		max_ret_78
		max_ret_79
		max_ret_80
		max_ret_81reset
		max_ret_82reset
		max_ret_83reset
		max_ret_84
		max_ret_85
		max_ret_86
		max_ret_87reset
		max_ret_88reset
		max_ret_89reset
		max_ret_90
		max_ret_91
		max_ret_92
		max_ret_93reset
		max_ret_94reset
		max_ret_95reset
		max_ret_96
		max_ret_97
		max_ret_98
		max_ret_99reset
		max_ret_100reset
		max_ret_101reset
		max_ret_102
		max_ret_103
		max_ret_104
		max_ret_105reset
		max_ret_106reset
		max_ret_107reset
		max_ret_108
		max_ret_109
		max_ret_110
		max_ret_111reset
		max_ret_112reset
		max_ret_113reset
		max_ret_114
		max_ret_115
		max_ret_116
		max_ret_117reset
		max_ret_118reset
		max_ret_119reset
		max_ret_120
		max_ret_121
		max_ret_122
		max_ret_123reset
		max_ret_124reset
		max_ret_125reset
		max_ret_126
		max_ret_127
		max_ret_128
		max_ret_129reset
		max_ret_130reset
		max_ret_131reset
		max_ret_132
		max_ret_133
		max_ret_134
		max_ret_135reset
		max_ret_136reset
		max_ret_137reset
		max_ret_138
		max_ret_139
		max_ret_140
		max_ret_141reset
		max_ret_142reset
		max_ret_143reset
		max_ret_144
		max_ret_145
		max_ret_146
		max_ret_147reset
		max_ret_148reset
		max_ret_149reset
		max_ret_150
		max_ret_151
		max_ret_152
		max_ret_153reset
		max_ret_154reset
		max_ret_155reset
		max_ret_156
		max_ret_157
		max_ret_158
		max_ret_159reset
		max_ret_160reset
		max_ret_161reset
		max_ret_162
		max_ret_163
		max_ret_164
		max_ret_165reset
		max_ret_166reset
		max_ret_167reset
		max_ret_168
		max_ret_169
		max_ret_170
		max_ret_171reset
		max_ret_172reset
		max_ret_173reset
		max_ret_174
		max_ret_175
		max_ret_176
		max_ret_177reset
		max_ret_178reset
		max_ret_179reset
		max_ret_180
		max_ret_181
		max_ret_182
		max_ret_183reset
		max_ret_184reset
		max_ret_185reset
		max_ret_186
		max_ret_187
		max_ret_188
		max_ret_189reset
		max_ret_190reset
		max_ret_191reset
		max_ret_192
		max_ret_193
		max_ret_194
		max_ret_195
		max_ret_196
		max_ret_197
		max_ret_198
		max_ret_199
		max_ret_200
		max_ret_201
		max_ret_202
		max_ret_203
		max_ret_204
		max_ret_205
		max_ret_206
		max_ret_207
		max_ret_208
		max_ret_209
		max_ret_210
		max_ret_211
		max_ret_212
		max_ret_213
		max_ret_214
		max_ret_215
		max_ret_216
		max_ret_217
		max_ret_218
		max_ret_219
		max_ret_220
		max_ret_221
		max_ret_222
		max_ret_223
		max_ret_224
		max_ret_225
		max_ret_226
		max_ret_227
		max_ret_228
		max_ret_229
		max_ret_230
		max_ret_231
		max_ret_233
		max_ret_234
		max_ret_235
		max_ret_236
		max_ret_237
		max_ret_238
		max_ret_239
		max_ret_240
		max_ret_241
		max_ret_242
		max_ret_243
		max_ret_244
		max_ret_245
		max_ret_246
		max_ret_247
		max_ret_248
		max_ret_249
		max_ret_250
		max_ret_251
		max_ret_252
		max_ret_253
		max_ret_254
		max_ret_255
		max_ret_256
		max_ret_257
		max_ret_258
		max_ret_259
		max_ret_260
		max_ret_261
		max_ret_262
		max_ret_263
		max_ret_264
		max_ret_265
		max_ret_266
		max_ret_267
		max_ret_268
		max_ret_269
		max_ret_270
		max_ret_271
		max_ret_272
		max_ret_275
		max_ret_276
		max_ret_277
		max_ret_278
		max_ret_279
		max_ret_280
		max_ret_281
		max_ret_282
		max_ret_283
		max_ret_284
		max_ret_285
		max_ret_286
		max_ret_287
		max_ret_288
		max_ret_289
		max_ret_290
		max_ret_355
		max_ret_356
		max_ret_357
		max_ret_358
		max_ret_359
		max_ret_360
		max_ret_361
		max_ret_362
		max_ret_363
		max_ret_364
		max_ret_365
		max_ret_366
		max_ret_367
		max_ret_368
		max_ret_369
		max_ret_370
		max_ret_371
		max_ret_372
		max_ret_376
		max_ret_377
		max_ret_380
		max_ret_381
		max_ret_384
		max_ret_385
		max_ret_388
		max_ret_389
		max_ret_392
		max_ret_393
		max_ret_396
		max_ret_397
		max_ret_400
		max_ret_401
		max_ret_404
		max_ret_405
		max_ret_408
		max_ret_409
		max_ret_412
		max_ret_413
		max_ret_416
		max_ret_417
		sum_ret
		sum_ret[0]
		sum_ret[1]
		sum_ret[2]
		sum_ret[3]
		sum_ret[4]
		sum_ret[5]
		sum_ret[6]
		sum_ret[7]
		sum_ret[8]
		sum_ret[9]
		sum_ret[10]
		sum_ret[11]
		sum_ret[12]
		sum_ret[13]
		sum_ret[14]
		sum_ret[15]
		sum_ret[16]
		sum_ret[17]
		sum_ret[18]
		sum_ret[19]
		sum_ret[20]
		sum_ret[21]
		sum_ret[22]
		sum_ret[23]
		sum_ret[24]
		sum_ret[25]
		sum_ret[26]
		sum_ret[27]
		sum_ret[28]
		sum_ret[29]
		sum_ret[30]
		sum_ret[31]
		sum_ret_8
		sum_ret_13
		sum_ret_16
		sum_ret_17
		sum_ret_18
		sum_ret_19
		sum_ret_20
		sum_ret_21
		sum_ret_22
		sum_ret_23
		sum_ret_24
		sum_ret_25
		sum_ret_26
		sum_ret_27
		sum_ret_28
		sum_ret_29
		sum_ret_30
		sum_ret_32[0]
		sum_ret_32[1]
		sum_ret_32[2]
		sum_ret_32[3]
		sum_ret_32[4]
		sum_ret_32[5]
		sum_ret_32[6]
		sum_ret_32[7]
		sum_ret_32[8]
		sum_ret_32[9]
		sum_ret_32[10]
		sum_ret_32[11]
		sum_ret_32[12]
		sum_ret_32[13]
		sum_ret_32[14]
		sum_ret_32[15]
		sum_ret_32[16]
		sum_ret_32[17]
		sum_ret_32[18]
		sum_ret_32[19]
		sum_ret_32[20]
		sum_ret_32[21]
		sum_ret_32[22]
		sum_ret_32[23]
		sum_ret_32[24]
		sum_ret_32[25]
		sum_ret_32[26]
		sum_ret_32[27]
		sum_ret_32[28]
		sum_ret_32[29]
		sum_ret_32[30]
		sum_ret_32[31]
		sum_ret_62
		sum_ret_64
		sum_ret_67
		sum_ret_68
		sum_ret_95
		sum_ret_127
		sum_ret_186
		sum_ret_248
		sum_ret_280
		sum_ret_311
		sum_ret_312
		sum_ret_349
		sum_ret_381
		sum_ret_382
		sum_ret_414
		sum_ret_415
		sum_ret_447
		sum_ret_448
		sum_ret_480
		sum_ret_512
		sum_ret_513
		sum_ret_545
		sum_ret_546
		sum_ret_547
		sum_ret_548
		sum_ret_549
		sum_ret_550
		sum_ret_551
		sum_ret_552
		sum_ret_553
		sum_ret_554
		sum_ret_555
		sum_ret_556
		sum_ret_557
		sum_ret_558
		sum_ret_559
		sum_ret_560
		sum_ret_561
		sum_ret_562
		sum_ret_563
		sum_ret_564
		sum_ret_565
		sum_ret_566
		sum_ret_567
		sum_ret_568
		sum_ret_569
		sum_ret_570
		sum_ret_571
		sum_ret_572
		sum_ret_573
		sum_ret_574
		sum_ret_575
		sum_ret_576
		sum_ret_577
		sum_ret_577_fast
		sum_ret_577_rep1
		sumb_ret_0
		sumb_ret_0[0]
		sumb_ret_0[1]
		sumb_ret_0[2]
		sumb_ret_0[3]
		sumb_ret_0[4]
		sumb_ret_0[5]
		sumb_ret_0[6]
		sumb_ret_0[7]
		sumb_ret_0[8]
		sumb_ret_0[9]
		sumb_ret_0[10]
		sumb_ret_0[11]
		sumb_ret_0[12]
		sumb_ret_0[13]
		sumb_ret_0[14]
		sumb_ret_0[15]
		sumb_ret_0[16]
		sumb_ret_0[17]
		sumb_ret_0[18]
		sumb_ret_0[19]
		sumb_ret_0[20]
		sumb_ret_0[21]
		sumb_ret_0[22]
		sumb_ret_0[23]
		sumb_ret_0[24]
		sumb_ret_0[25]
		sumb_ret_0[26]
		sumb_ret_0[27]
		sumb_ret_0[28]
		sumb_ret_0[29]
		sumb_ret_0[30]
		sumb_ret_0[31]
		sumb_ret_1
		sumb_ret_2
		sumb_ret_3
		sumb_ret_4
		sumb_ret_5
		sumb_ret_6
		sumb_ret_7
		sumb_ret_8
		sumb_ret_9
		sumb_ret_10
		sumb_ret_11
		sumb_ret_12
		sumb_ret_13
		sumb_ret_14
		sumb_ret_15
		sumb_ret_16
		sumb_ret_17
		sumb_ret_18
		sumb_ret_19
		sumb_ret_20
		sumb_ret_21
		sumb_ret_22
		sumb_ret_23
		sumb_ret_24
		sumb_ret_25
		sumb_ret_26
		sumb_ret_27
		sumb_ret_28
		sumb_ret_29
		sumb_ret_30
		sumb_ret_31
		sumb_ret_93
		threshold1_ret
		threshold1_ret_1
		threshold1_ret_2reset
		threshold1_ret_3reset
		threshold1_ret_4reset
		threshold1_ret_5
		threshold1_ret_6
		threshold1_ret_7reset
		threshold1_ret_8reset
		threshold1_ret_9reset
		threshold1_ret_10
		threshold1_ret_11
		threshold1_ret_12reset
		threshold1_ret_13reset
		threshold1_ret_14reset
		threshold1_ret_15
		threshold1_ret_16
		threshold1_ret_17reset
		threshold1_ret_18reset
		threshold1_ret_19reset
		threshold2_ret
		threshold2_ret_1
		threshold2_ret_2
		threshold2_ret_3reset
		threshold2_ret_4reset
		threshold2_ret_5reset
		threshold2_ret_6
		threshold2_ret_7
		threshold2_ret_8
		threshold2_ret_9reset
		threshold2_ret_10reset
		threshold2_ret_11reset
		threshold2_ret_12
		threshold2_ret_13
		threshold2_ret_14
		threshold2_ret_15reset
		threshold2_ret_16reset
		threshold2_ret_17reset
		threshold2_ret_18
		threshold2_ret_19
		threshold2_ret_20
		threshold2_ret_21reset
		threshold2_ret_22reset
		threshold2_ret_23reset
		threshold2_ret_24
		threshold2_ret_25
		threshold2_ret_26
		threshold2_ret_27
		threshold2_ret_28
		threshold2_ret_29
		threshold2_ret_30
		threshold2_ret_31
		threshold2_ret_32
		threshold2_ret_33
		threshold2_ret_34
		threshold2_ret_35
		threshold2_ret_36
		threshold2_ret_37
		threshold2_ret_38
		threshold2_ret_39
		threshold2_ret_40
		threshold2_ret_41
		threshold2_ret_42
		threshold2_ret_43
		threshold2_ret_44
		threshold2_ret_45
		threshold2_ret_46
		threshold2_ret_47
		threshold2_ret_48
		threshold2_ret_49
		threshold2_ret_50
		threshold2_ret_51
		threshold2_ret_52
		threshold2_ret_53
		threshold2_ret_54
		threshold2_ret_55
		threshold2_ret_56
		threshold2_ret_57
		threshold2_ret_58
		threshold2_ret_59
		threshold2_ret_60
		threshold2_ret_61
		threshold2_ret_62
		threshold2_ret_63
		threshold2_ret_64
		threshold2_ret_65
		threshold2_ret_67
		threshold2_ret_68
		threshold2_ret_69
		threshold2_ret_70
		threshold2_ret_71
		threshold2_ret_72
		threshold2_ret_73
		threshold2_ret_74
		threshold2_ret_75
		threshold2_ret_78
		threshold2_ret_79
		threshold2_ret_80
		threshold2_ret_81
		threshold2_ret_82
		threshold2_ret_83
		threshold2_ret_84
		threshold2_ret_85
		threshold2_ret_86
		threshold2_ret_87
		threshold2_ret_88
		threshold2_ret_89
		threshold2_ret_90
		threshold2_ret_91
		threshold2_ret_92
		threshold2_ret_93
		threshold2_ret_157
		threshold2_ret_158
		threshold2_ret_159
		threshold2_ret_160
		threshold2_ret_161
		threshold2_ret_163
		threshold2_ret_164
		threshold2_ret_165
		threshold2_ret_166
		threshold2_ret_167
		threshold2_ret_168
		threshold2_ret_169
		threshold2_ret_170
		threshold2_ret_171
		threshold2_ret_172
		threshold2_ret_173
		threshold2_ret_174
		threshold2_ret_175
		threshold2_ret_176
		threshold2_ret_177
		threshold2_ret_178
		wb_ret[0]
		wb_ret[1]
		wb_ret[2]
		wb_ret[3]
		wb_ret[4]
		wb_ret[5]
		wb_ret[6]
		wb_ret[7]
		wb_ret[8]
		wb_ret[9]
		wb_ret[10]
		wb_ret[11]
		wb_ret[12]
		wb_ret[13]
		wb_ret[14]
		wb_ret[15]
		wb_ret[16]
		wb_ret[17]
		wb_ret[18]
		wb_ret[19]
		wb_ret[20]
		wb_ret[21]
		wb_ret[22]
		wb_ret[23]
		wb_ret[24]
		wb_ret[25]
		wb_ret[26]
		wb_ret[27]
		wb_ret[28]
		wb_ret[29]
		wb_ret[30]
		wb_ret[31]
		wb_ret_1
		wb_ret_32[0]
		wb_ret_32[1]
		wb_ret_32[2]
		wb_ret_32[3]
		wb_ret_32[4]
		wb_ret_32[5]
		wb_ret_32[6]
		wb_ret_32[7]
		wb_ret_32[8]
		wb_ret_32[9]
		wb_ret_32[10]
		wb_ret_32[11]
		wb_ret_32[12]
		wb_ret_32[13]
		wb_ret_32[14]
		wb_ret_32[15]
		wb_ret_32[16]
		wb_ret_32[17]
		wb_ret_32[18]
		wb_ret_32[19]
		wb_ret_32[20]
		wb_ret_32[21]
		wb_ret_32[22]
		wb_ret_32[23]
		wb_ret_32[24]
		wb_ret_32[25]
		wb_ret_32[26]
		wb_ret_32[27]
		wb_ret_32[28]
		wb_ret_32[29]
		wb_ret_32[30]
		wb_ret_32[31]
		wb_ret_33
		wb_ret_64
		wb_ret_64_fast
		wb_ret_64_ret
		wb_ret_66
		wb_ret_98
		wb_ret_130
		wb_ret_162
		wb_ret_194
		wb_ret_195
		wb_ret_227
		wb_ret_259
		wb_ret_291
		wb_ret_292
		wb_ret_324
		wb_ret_356
		wb_ret_388
		wb_ret_389
		wb_ret_390
		wb_ret_391
		wb_ret_392
		wb_ret_393
		wb_ret_394
		wb_ret_395
		wb_ret_396
		wb_ret_397
		wb_ret_398
		wb_ret_399
		wb_ret_400
		wb_ret_401
		wb_ret_402
		wb_ret_403
		wb_ret_404
		wb_ret_405
		wb_ret_406
		wb_ret_407
		wb_ret_408
		wb_ret_409
		wb_ret_410
		wb_ret_411
		wb_ret_412
		wb_ret_413
		wb_ret_414
		wb_ret_415
		wb_ret_416
		wb_ret_417
		wb_ret_418
		wb_ret_419
		wb_ret_fast[0]
		wb_ret_ret[1]
		wb_ret_ret[2]
		wb_ret_ret[3]
		wb_ret_ret[4]
		wb_ret_ret[5]
		wb_ret_ret[6]
		wb_ret_ret[7]
		wb_ret_ret[8]
		wb_ret_ret[9]
		wb_ret_ret[10]
		wb_ret_ret[11]
		wb_ret_ret[12]
		wb_ret_ret[13]
		wb_ret_ret[14]
		wb_ret_ret[15]
		wb_ret_ret[16]
		wb_ret_ret[17]
		wb_ret_ret[18]
		wb_ret_ret[19]
		wb_ret_ret[20]
		wb_ret_ret[21]
		wb_ret_ret[22]
		wb_ret_ret[23]
		wb_ret_ret[24]
		wb_ret_ret[25]
		wb_ret_ret[26]
		wb_ret_ret[27]
		wb_ret_ret[28]
		wb_ret_ret[29]
		wb_ret_ret[30]
		wb_ret_ret[31]


		#####   END RETIMING REPORT  #####

Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:02m:20s; Memory used current: 176MB peak: 180MB)

@N: FX164 |The option to pack flops in the IOB has not been specified 
@A|"LUT combining into LUT6_2" in "Device Mapping Options" is off, turn it on can improve area.  Xilinx ISE m10.1i sp1 or higher is required
Finished restoring hierarchy (Time elapsed 0h:02m:23s; Memory used current: 179MB peak: 180MB)

Writing Analyst data base D:\My Projects\SoC\Simulation2\rev_1\otsu2.srm
@N: BN225 |Writing default property annotation file D:\My Projects\SoC\Simulation2\rev_1\otsu2.map.
Finished Writing Netlist Databases (Time elapsed 0h:02m:56s; Memory used current: 202MB peak: 207MB)

Writing EDIF Netlist and constraint files
Reading Xilinx net attributes from file <C:\Program Files (x86)\Synplicity\fpga_94\lib\xilinx\netattr.txt> 
Version 9.4
Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:02m:59s; Memory used current: 205MB peak: 210MB)

Starting Writing Gated Clock Conversion Report (Time elapsed 0h:03m:00s; Memory used current: 200MB peak: 210MB)

@N: MF276 |Gated clock conversion enabled, but no gated clocks found in design 
Finished Writing Gated Clock Conversion Report (Time elapsed 0h:03m:00s; Memory used current: 200MB peak: 210MB)

Starting Writing Generated Clock Conversion Report (Time elapsed 0h:03m:00s; Memory used current: 200MB peak: 210MB)

@N: MF333 |Generated clock conversion enabled, but no generated clocks found in design 
Finished Writing Generated Clock Conversion Report (Time elapsed 0h:03m:00s; Memory used current: 200MB peak: 210MB)

Found clock otsu|clk with period 34.54ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Mar 07 21:44:00 2014
#


Top view:               otsu
Requested Frequency:    29.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report estimates place and route data. Please look at the place and route timing report for final timing..

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock..



Performance Summary 
*******************


Worst slack in design: -7.094

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
otsu|clk           29.0 MHz      24.0 MHz      34.538        41.632        -7.094     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
otsu|clk  otsu|clk  |  34.538      -7.094  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

		No IO constraint found 



====================================
Detailed Report for Clock: otsu|clk
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                   Arrival           
Instance                    Reference     Type     Pin     Net                         Time        Slack 
                            Clock                                                                        
---------------------------------------------------------------------------------------------------------
hist_var_0_ret_fast[0]      otsu|clk      FD       Q       hist_var_0_ret_fast[0]      3.715       -7.094
sum_ret_16                  otsu|clk      FD       Q       a1_1[15]                    3.715       -7.094
wb_ret_64_fast              otsu|clk      FD       Q       wb_ret_64_fast              3.715       -7.094
wb_ret_fast[0]              otsu|clk      FD       Q       wb_ret_fast[0]              3.715       -7.094
hist_var_0_ret_ret_fast     otsu|clk      FD       Q       hist_var_0_ret_ret_fast     3.715       -7.070
sum_ret_577_fast            otsu|clk      FD       Q       p1_73_2_fast[31]            3.715       -6.919
sum_ret_577_rep1            otsu|clk      FD       Q       p1_73_2_31_rep1             3.715       -6.871
hist_var_0_ret_1075         otsu|clk      FD       Q       p1_83_2_d0_4[1]             3.715       -6.841
sum_ret_576                 otsu|clk      FD       Q       p1_78_3_s0[0]               3.715       -6.841
wb_ret_419                  otsu|clk      FD       Q       p1_78_3_s0_0_axb_0          3.715       -6.841
=========================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                          Required           
Instance                   Reference     Type     Pin     Net                Time         Slack 
                           Clock                                                                
------------------------------------------------------------------------------------------------
internal_thres_ret_77      otsu|clk      FD       D       main\.max_1[31]    37.799       -7.094
internal_thres_ret_157     otsu|clk      FD       D       main\.max_1[31]    37.799       -7.094
internal_thres_ret_237     otsu|clk      FD       D       main\.max_1[31]    37.799       -7.094
internal_thres_ret_241     otsu|clk      FD       D       main\.max_1[31]    37.799       -7.094
max_ret_133                otsu|clk      FDE      D       main\.max_1[31]    37.799       -7.094
max_ret_134                otsu|clk      FDE      D       main\.max_3[31]    37.799       -7.094
max_ret_278                otsu|clk      FD       D       main\.max_3[31]    37.799       -7.094
max_ret_358                otsu|clk      FD       D       main\.max_3[31]    37.799       -7.094
threshold2_ret_81          otsu|clk      FD       D       main\.max_3[31]    37.799       -7.094
threshold2_ret_166         otsu|clk      FD       D       main\.max_3[31]    37.799       -7.094
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Requested Period:                        34.538
    - Setup time:                            0.004
    + Clock delay at ending point:           3.265
    = Required time:                         37.799

    - Propagation time:                      41.628
    - Clock delay at starting point:         3.265
    = Slack (critical) :                     -7.094

    Number of logic level(s):                271
    Starting point:                          hist_var_0_ret_fast[0] / Q
    Ending point:                            internal_thres_ret_77 / D
    The start point is clocked by            otsu|clk [rising] on pin C
    The end   point is clocked by            otsu|clk [rising] on pin C

Instance / Net                                  Pin           Pin               Arrival     No. of    
Name                                Type        Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
hist_var_0_ret_fast[0]              FD          Q             Out     0.450     3.715       -         
hist_var_0_ret_fast[0]              Net         -             -       0.600     -           2         
hist_var_0_ret_ret_fast_RNIO9S3     LUT5        I2            In      -         4.315       -         
hist_var_0_ret_ret_fast_RNIO9S3     LUT5        O             Out     0.540     4.855       -         
p1_83_3_s0_0_axb_0                  Net         -             -       0.000     -           3         
p1_83_3_s0_0_cry_0                  MUXCY_L     S             In      -         4.855       -         
p1_83_3_s0_0_cry_0                  MUXCY_L     LO            Out     0.305     5.160       -         
p1_83_3_s0_0_cry_0                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_1                  MUXCY_L     CI            In      -         5.160       -         
p1_83_3_s0_0_cry_1                  MUXCY_L     LO            Out     0.025     5.186       -         
p1_83_3_s0_0_cry_1                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_2                  MUXCY_L     CI            In      -         5.186       -         
p1_83_3_s0_0_cry_2                  MUXCY_L     LO            Out     0.025     5.211       -         
p1_83_3_s0_0_cry_2                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_3                  MUXCY_L     CI            In      -         5.211       -         
p1_83_3_s0_0_cry_3                  MUXCY_L     LO            Out     0.025     5.236       -         
p1_83_3_s0_0_cry_3                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_4                  MUXCY_L     CI            In      -         5.236       -         
p1_83_3_s0_0_cry_4                  MUXCY_L     LO            Out     0.025     5.261       -         
p1_83_3_s0_0_cry_4                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_5                  MUXCY_L     CI            In      -         5.261       -         
p1_83_3_s0_0_cry_5                  MUXCY_L     LO            Out     0.025     5.287       -         
p1_83_3_s0_0_cry_5                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_6                  MUXCY_L     CI            In      -         5.287       -         
p1_83_3_s0_0_cry_6                  MUXCY_L     LO            Out     0.025     5.312       -         
p1_83_3_s0_0_cry_6                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_7                  MUXCY_L     CI            In      -         5.312       -         
p1_83_3_s0_0_cry_7                  MUXCY_L     LO            Out     0.025     5.337       -         
p1_83_3_s0_0_cry_7                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_8                  MUXCY_L     CI            In      -         5.337       -         
p1_83_3_s0_0_cry_8                  MUXCY_L     LO            Out     0.025     5.363       -         
p1_83_3_s0_0_cry_8                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_9                  MUXCY_L     CI            In      -         5.363       -         
p1_83_3_s0_0_cry_9                  MUXCY_L     LO            Out     0.025     5.388       -         
p1_83_3_s0_0_cry_9                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_10                 MUXCY_L     CI            In      -         5.388       -         
p1_83_3_s0_0_cry_10                 MUXCY_L     LO            Out     0.025     5.413       -         
p1_83_3_s0_0_cry_10                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_11                 MUXCY_L     CI            In      -         5.413       -         
p1_83_3_s0_0_cry_11                 MUXCY_L     LO            Out     0.025     5.439       -         
p1_83_3_s0_0_cry_11                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_12                 MUXCY_L     CI            In      -         5.439       -         
p1_83_3_s0_0_cry_12                 MUXCY_L     LO            Out     0.025     5.464       -         
p1_83_3_s0_0_cry_12                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_13                 MUXCY_L     CI            In      -         5.464       -         
p1_83_3_s0_0_cry_13                 MUXCY_L     LO            Out     0.025     5.489       -         
p1_83_3_s0_0_cry_13                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_14                 MUXCY_L     CI            In      -         5.489       -         
p1_83_3_s0_0_cry_14                 MUXCY_L     LO            Out     0.025     5.515       -         
p1_83_3_s0_0_cry_14                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_15                 MUXCY_L     CI            In      -         5.515       -         
p1_83_3_s0_0_cry_15                 MUXCY_L     LO            Out     0.025     5.540       -         
p1_83_3_s0_0_cry_15                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_16                 MUXCY_L     CI            In      -         5.540       -         
p1_83_3_s0_0_cry_16                 MUXCY_L     LO            Out     0.025     5.565       -         
p1_83_3_s0_0_cry_16                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_17                 MUXCY_L     CI            In      -         5.565       -         
p1_83_3_s0_0_cry_17                 MUXCY_L     LO            Out     0.025     5.590       -         
p1_83_3_s0_0_cry_17                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_18                 MUXCY_L     CI            In      -         5.590       -         
p1_83_3_s0_0_cry_18                 MUXCY_L     LO            Out     0.025     5.616       -         
p1_83_3_s0_0_cry_18                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_19                 MUXCY_L     CI            In      -         5.616       -         
p1_83_3_s0_0_cry_19                 MUXCY_L     LO            Out     0.025     5.641       -         
p1_83_3_s0_0_cry_19                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_20                 MUXCY_L     CI            In      -         5.641       -         
p1_83_3_s0_0_cry_20                 MUXCY_L     LO            Out     0.025     5.666       -         
p1_83_3_s0_0_cry_20                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_21                 MUXCY_L     CI            In      -         5.666       -         
p1_83_3_s0_0_cry_21                 MUXCY_L     LO            Out     0.025     5.692       -         
p1_83_3_s0_0_cry_21                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_22                 MUXCY_L     CI            In      -         5.692       -         
p1_83_3_s0_0_cry_22                 MUXCY_L     LO            Out     0.025     5.717       -         
p1_83_3_s0_0_cry_22                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_23                 MUXCY_L     CI            In      -         5.717       -         
p1_83_3_s0_0_cry_23                 MUXCY_L     LO            Out     0.025     5.742       -         
p1_83_3_s0_0_cry_23                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_24                 MUXCY_L     CI            In      -         5.742       -         
p1_83_3_s0_0_cry_24                 MUXCY_L     LO            Out     0.025     5.768       -         
p1_83_3_s0_0_cry_24                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_25                 MUXCY_L     CI            In      -         5.768       -         
p1_83_3_s0_0_cry_25                 MUXCY_L     LO            Out     0.025     5.793       -         
p1_83_3_s0_0_cry_25                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_26                 MUXCY_L     CI            In      -         5.793       -         
p1_83_3_s0_0_cry_26                 MUXCY_L     LO            Out     0.025     5.818       -         
p1_83_3_s0_0_cry_26                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_27                 MUXCY_L     CI            In      -         5.818       -         
p1_83_3_s0_0_cry_27                 MUXCY_L     LO            Out     0.025     5.843       -         
p1_83_3_s0_0_cry_27                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_28                 MUXCY_L     CI            In      -         5.843       -         
p1_83_3_s0_0_cry_28                 MUXCY_L     LO            Out     0.025     5.869       -         
p1_83_3_s0_0_cry_28                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_s_29                   XORCY       CI            In      -         5.869       -         
p1_83_3_s0_0_s_29                   XORCY       O             Out     0.287     6.156       -         
p1_83_3_s0_0_s_29                   Net         -             -       0.504     -           2         
p1_83_2_d0_s_29_RNIQQC2             LUT4        I0            In      -         6.660       -         
p1_83_2_d0_s_29_RNIQQC2             LUT4        O             Out     0.094     6.754       -         
p1_88_3_s0_0_axb_30                 Net         -             -       0.000     -           2         
p1_88_3_s0_0_cry_30                 MUXCY_L     S             In      -         6.754       -         
p1_88_3_s0_0_cry_30                 MUXCY_L     LO            Out     0.305     7.059       -         
p1_88_3_s0_0_cry_30                 Net         -             -       0.000     -           1         
p1_88_3_s0_0_s_31                   XORCY       CI            In      -         7.059       -         
p1_88_3_s0_0_s_31                   XORCY       O             Out     0.287     7.346       -         
p1_88_3_s0_0_s_31                   Net         -             -       0.504     -           2         
p1_88_2_d0_s_31_RNIHUD4             LUT3        I1            In      -         7.850       -         
p1_88_2_d0_s_31_RNIHUD4             LUT3        O             Out     0.197     8.047       -         
p1_88_2[31]                         Net         -             -       0.969     -           65        
p1_93_3_s0_0_s_2_RNIRLG6            LUT4        I1            In      -         9.015       -         
p1_93_3_s0_0_s_2_RNIRLG6            LUT4        O             Out     0.209     9.224       -         
p1_98_3_s0_0_axb_3                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_3                  MUXCY_L     S             In      -         9.224       -         
p1_98_3_s0_0_cry_3                  MUXCY_L     LO            Out     0.305     9.530       -         
p1_98_3_s0_0_cry_3                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_4                  MUXCY_L     CI            In      -         9.530       -         
p1_98_3_s0_0_cry_4                  MUXCY_L     LO            Out     0.025     9.555       -         
p1_98_3_s0_0_cry_4                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_5                  MUXCY_L     CI            In      -         9.555       -         
p1_98_3_s0_0_cry_5                  MUXCY_L     LO            Out     0.025     9.580       -         
p1_98_3_s0_0_cry_5                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_6                  MUXCY_L     CI            In      -         9.580       -         
p1_98_3_s0_0_cry_6                  MUXCY_L     LO            Out     0.025     9.605       -         
p1_98_3_s0_0_cry_6                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_7                  MUXCY_L     CI            In      -         9.605       -         
p1_98_3_s0_0_cry_7                  MUXCY_L     LO            Out     0.025     9.631       -         
p1_98_3_s0_0_cry_7                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_8                  MUXCY_L     CI            In      -         9.631       -         
p1_98_3_s0_0_cry_8                  MUXCY_L     LO            Out     0.025     9.656       -         
p1_98_3_s0_0_cry_8                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_9                  MUXCY_L     CI            In      -         9.656       -         
p1_98_3_s0_0_cry_9                  MUXCY_L     LO            Out     0.025     9.681       -         
p1_98_3_s0_0_cry_9                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_10                 MUXCY_L     CI            In      -         9.681       -         
p1_98_3_s0_0_cry_10                 MUXCY_L     LO            Out     0.025     9.707       -         
p1_98_3_s0_0_cry_10                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_11                 MUXCY_L     CI            In      -         9.707       -         
p1_98_3_s0_0_cry_11                 MUXCY_L     LO            Out     0.025     9.732       -         
p1_98_3_s0_0_cry_11                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_12                 MUXCY_L     CI            In      -         9.732       -         
p1_98_3_s0_0_cry_12                 MUXCY_L     LO            Out     0.025     9.757       -         
p1_98_3_s0_0_cry_12                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_13                 MUXCY_L     CI            In      -         9.757       -         
p1_98_3_s0_0_cry_13                 MUXCY_L     LO            Out     0.025     9.783       -         
p1_98_3_s0_0_cry_13                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_14                 MUXCY_L     CI            In      -         9.783       -         
p1_98_3_s0_0_cry_14                 MUXCY_L     LO            Out     0.025     9.808       -         
p1_98_3_s0_0_cry_14                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_15                 MUXCY_L     CI            In      -         9.808       -         
p1_98_3_s0_0_cry_15                 MUXCY_L     LO            Out     0.025     9.833       -         
p1_98_3_s0_0_cry_15                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_16                 MUXCY_L     CI            In      -         9.833       -         
p1_98_3_s0_0_cry_16                 MUXCY_L     LO            Out     0.025     9.858       -         
p1_98_3_s0_0_cry_16                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_17                 MUXCY_L     CI            In      -         9.858       -         
p1_98_3_s0_0_cry_17                 MUXCY_L     LO            Out     0.025     9.884       -         
p1_98_3_s0_0_cry_17                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_18                 MUXCY_L     CI            In      -         9.884       -         
p1_98_3_s0_0_cry_18                 MUXCY_L     LO            Out     0.025     9.909       -         
p1_98_3_s0_0_cry_18                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_19                 MUXCY_L     CI            In      -         9.909       -         
p1_98_3_s0_0_cry_19                 MUXCY_L     LO            Out     0.025     9.934       -         
p1_98_3_s0_0_cry_19                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_20                 MUXCY_L     CI            In      -         9.934       -         
p1_98_3_s0_0_cry_20                 MUXCY_L     LO            Out     0.025     9.960       -         
p1_98_3_s0_0_cry_20                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_21                 MUXCY_L     CI            In      -         9.960       -         
p1_98_3_s0_0_cry_21                 MUXCY_L     LO            Out     0.025     9.985       -         
p1_98_3_s0_0_cry_21                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_22                 MUXCY_L     CI            In      -         9.985       -         
p1_98_3_s0_0_cry_22                 MUXCY_L     LO            Out     0.025     10.010      -         
p1_98_3_s0_0_cry_22                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_23                 MUXCY_L     CI            In      -         10.010      -         
p1_98_3_s0_0_cry_23                 MUXCY_L     LO            Out     0.025     10.036      -         
p1_98_3_s0_0_cry_23                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_24                 MUXCY_L     CI            In      -         10.036      -         
p1_98_3_s0_0_cry_24                 MUXCY_L     LO            Out     0.025     10.061      -         
p1_98_3_s0_0_cry_24                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_25                 MUXCY_L     CI            In      -         10.061      -         
p1_98_3_s0_0_cry_25                 MUXCY_L     LO            Out     0.025     10.086      -         
p1_98_3_s0_0_cry_25                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_26                 MUXCY_L     CI            In      -         10.086      -         
p1_98_3_s0_0_cry_26                 MUXCY_L     LO            Out     0.025     10.111      -         
p1_98_3_s0_0_cry_26                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_27                 MUXCY_L     CI            In      -         10.111      -         
p1_98_3_s0_0_cry_27                 MUXCY_L     LO            Out     0.025     10.137      -         
p1_98_3_s0_0_cry_27                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_28                 MUXCY_L     CI            In      -         10.137      -         
p1_98_3_s0_0_cry_28                 MUXCY_L     LO            Out     0.025     10.162      -         
p1_98_3_s0_0_cry_28                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_29                 MUXCY_L     CI            In      -         10.162      -         
p1_98_3_s0_0_cry_29                 MUXCY_L     LO            Out     0.025     10.187      -         
p1_98_3_s0_0_cry_29                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_30                 MUXCY_L     CI            In      -         10.187      -         
p1_98_3_s0_0_cry_30                 MUXCY_L     LO            Out     0.025     10.213      -         
p1_98_3_s0_0_cry_30                 Net         -             -       0.000     -           1         
p1_98_3_s0_0_s_31                   XORCY       CI            In      -         10.213      -         
p1_98_3_s0_0_s_31                   XORCY       O             Out     0.287     10.500      -         
p1_98_3_s0_0_s_31                   Net         -             -       0.504     -           2         
p1_98_2_d0_s_31_RNIN4S7             LUT3        I1            In      -         11.004      -         
p1_98_2_d0_s_31_RNIN4S7             LUT3        O             Out     0.113     11.117      -         
p1_98_2[31]                         Net         -             -       0.969     -           65        
p1_103_3_s0_0_s_2_RNIJK9B           LUT4        I1            In      -         12.085      -         
p1_103_3_s0_0_s_2_RNIJK9B           LUT4        O             Out     0.167     12.253      -         
p1_108_3_s0_0_axb_3                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_3                 MUXCY_L     S             In      -         12.253      -         
p1_108_3_s0_0_cry_3                 MUXCY_L     LO            Out     0.305     12.558      -         
p1_108_3_s0_0_cry_3                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_4                 MUXCY_L     CI            In      -         12.558      -         
p1_108_3_s0_0_cry_4                 MUXCY_L     LO            Out     0.025     12.583      -         
p1_108_3_s0_0_cry_4                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_5                 MUXCY_L     CI            In      -         12.583      -         
p1_108_3_s0_0_cry_5                 MUXCY_L     LO            Out     0.025     12.608      -         
p1_108_3_s0_0_cry_5                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_6                 MUXCY_L     CI            In      -         12.608      -         
p1_108_3_s0_0_cry_6                 MUXCY_L     LO            Out     0.025     12.634      -         
p1_108_3_s0_0_cry_6                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_7                 MUXCY_L     CI            In      -         12.634      -         
p1_108_3_s0_0_cry_7                 MUXCY_L     LO            Out     0.025     12.659      -         
p1_108_3_s0_0_cry_7                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_8                 MUXCY_L     CI            In      -         12.659      -         
p1_108_3_s0_0_cry_8                 MUXCY_L     LO            Out     0.025     12.684      -         
p1_108_3_s0_0_cry_8                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_9                 MUXCY_L     CI            In      -         12.684      -         
p1_108_3_s0_0_cry_9                 MUXCY_L     LO            Out     0.025     12.710      -         
p1_108_3_s0_0_cry_9                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_10                MUXCY_L     CI            In      -         12.710      -         
p1_108_3_s0_0_cry_10                MUXCY_L     LO            Out     0.025     12.735      -         
p1_108_3_s0_0_cry_10                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_11                MUXCY_L     CI            In      -         12.735      -         
p1_108_3_s0_0_cry_11                MUXCY_L     LO            Out     0.025     12.760      -         
p1_108_3_s0_0_cry_11                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_12                MUXCY_L     CI            In      -         12.760      -         
p1_108_3_s0_0_cry_12                MUXCY_L     LO            Out     0.025     12.786      -         
p1_108_3_s0_0_cry_12                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_13                MUXCY_L     CI            In      -         12.786      -         
p1_108_3_s0_0_cry_13                MUXCY_L     LO            Out     0.025     12.811      -         
p1_108_3_s0_0_cry_13                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_14                MUXCY_L     CI            In      -         12.811      -         
p1_108_3_s0_0_cry_14                MUXCY_L     LO            Out     0.025     12.836      -         
p1_108_3_s0_0_cry_14                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_15                MUXCY_L     CI            In      -         12.836      -         
p1_108_3_s0_0_cry_15                MUXCY_L     LO            Out     0.025     12.861      -         
p1_108_3_s0_0_cry_15                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_16                MUXCY_L     CI            In      -         12.861      -         
p1_108_3_s0_0_cry_16                MUXCY_L     LO            Out     0.025     12.887      -         
p1_108_3_s0_0_cry_16                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_17                MUXCY_L     CI            In      -         12.887      -         
p1_108_3_s0_0_cry_17                MUXCY_L     LO            Out     0.025     12.912      -         
p1_108_3_s0_0_cry_17                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_18                MUXCY_L     CI            In      -         12.912      -         
p1_108_3_s0_0_cry_18                MUXCY_L     LO            Out     0.025     12.937      -         
p1_108_3_s0_0_cry_18                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_19                MUXCY_L     CI            In      -         12.937      -         
p1_108_3_s0_0_cry_19                MUXCY_L     LO            Out     0.025     12.963      -         
p1_108_3_s0_0_cry_19                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_20                MUXCY_L     CI            In      -         12.963      -         
p1_108_3_s0_0_cry_20                MUXCY_L     LO            Out     0.025     12.988      -         
p1_108_3_s0_0_cry_20                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_21                MUXCY_L     CI            In      -         12.988      -         
p1_108_3_s0_0_cry_21                MUXCY_L     LO            Out     0.025     13.013      -         
p1_108_3_s0_0_cry_21                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_22                MUXCY_L     CI            In      -         13.013      -         
p1_108_3_s0_0_cry_22                MUXCY_L     LO            Out     0.025     13.039      -         
p1_108_3_s0_0_cry_22                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_23                MUXCY_L     CI            In      -         13.039      -         
p1_108_3_s0_0_cry_23                MUXCY_L     LO            Out     0.025     13.064      -         
p1_108_3_s0_0_cry_23                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_24                MUXCY_L     CI            In      -         13.064      -         
p1_108_3_s0_0_cry_24                MUXCY_L     LO            Out     0.025     13.089      -         
p1_108_3_s0_0_cry_24                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_25                MUXCY_L     CI            In      -         13.089      -         
p1_108_3_s0_0_cry_25                MUXCY_L     LO            Out     0.025     13.114      -         
p1_108_3_s0_0_cry_25                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_26                MUXCY_L     CI            In      -         13.114      -         
p1_108_3_s0_0_cry_26                MUXCY_L     LO            Out     0.025     13.140      -         
p1_108_3_s0_0_cry_26                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_27                MUXCY_L     CI            In      -         13.140      -         
p1_108_3_s0_0_cry_27                MUXCY_L     LO            Out     0.025     13.165      -         
p1_108_3_s0_0_cry_27                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_28                MUXCY_L     CI            In      -         13.165      -         
p1_108_3_s0_0_cry_28                MUXCY_L     LO            Out     0.025     13.190      -         
p1_108_3_s0_0_cry_28                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_29                MUXCY_L     CI            In      -         13.190      -         
p1_108_3_s0_0_cry_29                MUXCY_L     LO            Out     0.025     13.216      -         
p1_108_3_s0_0_cry_29                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_30                MUXCY_L     CI            In      -         13.216      -         
p1_108_3_s0_0_cry_30                MUXCY_L     LO            Out     0.025     13.241      -         
p1_108_3_s0_0_cry_30                Net         -             -       0.000     -           1         
p1_108_3_s0_0_s_31                  XORCY       CI            In      -         13.241      -         
p1_108_3_s0_0_s_31                  XORCY       O             Out     0.287     13.528      -         
p1_108_3_s0_0_s_31                  Net         -             -       0.504     -           2         
p1_108_3_s0_0_s_31_RNIFU6B          LUT3        I1            In      -         14.032      -         
p1_108_3_s0_0_s_31_RNIFU6B          LUT3        O             Out     0.094     14.126      -         
p1_108_2[31]                        Net         -             -       0.969     -           65        
p1_113_3_s0_0_s_2_RNIG70E           LUT4        I1            In      -         15.095      -         
p1_113_3_s0_0_s_2_RNIG70E           LUT4        O             Out     0.156     15.251      -         
p1_118_3_s0_0_axb_3                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_3                 MUXCY_L     S             In      -         15.251      -         
p1_118_3_s0_0_cry_3                 MUXCY_L     LO            Out     0.305     15.556      -         
p1_118_3_s0_0_cry_3                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_4                 MUXCY_L     CI            In      -         15.556      -         
p1_118_3_s0_0_cry_4                 MUXCY_L     LO            Out     0.025     15.581      -         
p1_118_3_s0_0_cry_4                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_5                 MUXCY_L     CI            In      -         15.581      -         
p1_118_3_s0_0_cry_5                 MUXCY_L     LO            Out     0.025     15.606      -         
p1_118_3_s0_0_cry_5                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_6                 MUXCY_L     CI            In      -         15.606      -         
p1_118_3_s0_0_cry_6                 MUXCY_L     LO            Out     0.025     15.632      -         
p1_118_3_s0_0_cry_6                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_7                 MUXCY_L     CI            In      -         15.632      -         
p1_118_3_s0_0_cry_7                 MUXCY_L     LO            Out     0.025     15.657      -         
p1_118_3_s0_0_cry_7                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_8                 MUXCY_L     CI            In      -         15.657      -         
p1_118_3_s0_0_cry_8                 MUXCY_L     LO            Out     0.025     15.682      -         
p1_118_3_s0_0_cry_8                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_9                 MUXCY_L     CI            In      -         15.682      -         
p1_118_3_s0_0_cry_9                 MUXCY_L     LO            Out     0.025     15.708      -         
p1_118_3_s0_0_cry_9                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_10                MUXCY_L     CI            In      -         15.708      -         
p1_118_3_s0_0_cry_10                MUXCY_L     LO            Out     0.025     15.733      -         
p1_118_3_s0_0_cry_10                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_11                MUXCY_L     CI            In      -         15.733      -         
p1_118_3_s0_0_cry_11                MUXCY_L     LO            Out     0.025     15.758      -         
p1_118_3_s0_0_cry_11                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_12                MUXCY_L     CI            In      -         15.758      -         
p1_118_3_s0_0_cry_12                MUXCY_L     LO            Out     0.025     15.784      -         
p1_118_3_s0_0_cry_12                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_13                MUXCY_L     CI            In      -         15.784      -         
p1_118_3_s0_0_cry_13                MUXCY_L     LO            Out     0.025     15.809      -         
p1_118_3_s0_0_cry_13                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_14                MUXCY_L     CI            In      -         15.809      -         
p1_118_3_s0_0_cry_14                MUXCY_L     LO            Out     0.025     15.834      -         
p1_118_3_s0_0_cry_14                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_15                MUXCY_L     CI            In      -         15.834      -         
p1_118_3_s0_0_cry_15                MUXCY_L     LO            Out     0.025     15.859      -         
p1_118_3_s0_0_cry_15                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_16                MUXCY_L     CI            In      -         15.859      -         
p1_118_3_s0_0_cry_16                MUXCY_L     LO            Out     0.025     15.885      -         
p1_118_3_s0_0_cry_16                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_17                MUXCY_L     CI            In      -         15.885      -         
p1_118_3_s0_0_cry_17                MUXCY_L     LO            Out     0.025     15.910      -         
p1_118_3_s0_0_cry_17                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_18                MUXCY_L     CI            In      -         15.910      -         
p1_118_3_s0_0_cry_18                MUXCY_L     LO            Out     0.025     15.935      -         
p1_118_3_s0_0_cry_18                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_19                MUXCY_L     CI            In      -         15.935      -         
p1_118_3_s0_0_cry_19                MUXCY_L     LO            Out     0.025     15.961      -         
p1_118_3_s0_0_cry_19                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_20                MUXCY_L     CI            In      -         15.961      -         
p1_118_3_s0_0_cry_20                MUXCY_L     LO            Out     0.025     15.986      -         
p1_118_3_s0_0_cry_20                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_21                MUXCY_L     CI            In      -         15.986      -         
p1_118_3_s0_0_cry_21                MUXCY_L     LO            Out     0.025     16.011      -         
p1_118_3_s0_0_cry_21                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_22                MUXCY_L     CI            In      -         16.011      -         
p1_118_3_s0_0_cry_22                MUXCY_L     LO            Out     0.025     16.037      -         
p1_118_3_s0_0_cry_22                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_23                MUXCY_L     CI            In      -         16.037      -         
p1_118_3_s0_0_cry_23                MUXCY_L     LO            Out     0.025     16.062      -         
p1_118_3_s0_0_cry_23                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_24                MUXCY_L     CI            In      -         16.062      -         
p1_118_3_s0_0_cry_24                MUXCY_L     LO            Out     0.025     16.087      -         
p1_118_3_s0_0_cry_24                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_25                MUXCY_L     CI            In      -         16.087      -         
p1_118_3_s0_0_cry_25                MUXCY_L     LO            Out     0.025     16.112      -         
p1_118_3_s0_0_cry_25                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_26                MUXCY_L     CI            In      -         16.112      -         
p1_118_3_s0_0_cry_26                MUXCY_L     LO            Out     0.025     16.138      -         
p1_118_3_s0_0_cry_26                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_27                MUXCY_L     CI            In      -         16.138      -         
p1_118_3_s0_0_cry_27                MUXCY_L     LO            Out     0.025     16.163      -         
p1_118_3_s0_0_cry_27                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_28                MUXCY_L     CI            In      -         16.163      -         
p1_118_3_s0_0_cry_28                MUXCY_L     LO            Out     0.025     16.188      -         
p1_118_3_s0_0_cry_28                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_29                MUXCY_L     CI            In      -         16.188      -         
p1_118_3_s0_0_cry_29                MUXCY_L     LO            Out     0.025     16.214      -         
p1_118_3_s0_0_cry_29                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_30                MUXCY_L     CI            In      -         16.214      -         
p1_118_3_s0_0_cry_30                MUXCY_L     LO            Out     0.025     16.239      -         
p1_118_3_s0_0_cry_30                Net         -             -       0.000     -           1         
p1_118_3_s0_0_s_31                  XORCY       CI            In      -         16.239      -         
p1_118_3_s0_0_s_31                  XORCY       O             Out     0.287     16.526      -         
p1_118_3_s0_0_s_31                  Net         -             -       0.504     -           2         
p1_118_3_s0_0_s_31_RNIVSVD          LUT3        I1            In      -         17.030      -         
p1_118_3_s0_0_s_31_RNIVSVD          LUT3        O             Out     0.094     17.124      -         
p1_118_2[31]                        Net         -             -       0.969     -           65        
p1_123_2_d0_s_2_RNI5V4G             LUT4        I1            In      -         18.093      -         
p1_123_2_d0_s_2_RNI5V4G             LUT4        O             Out     0.150     18.243      -         
p1_128_3_s0_0_axb_3                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_3                 MUXCY_L     S             In      -         18.243      -         
p1_128_3_s0_0_cry_3                 MUXCY_L     LO            Out     0.305     18.548      -         
p1_128_3_s0_0_cry_3                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_4                 MUXCY_L     CI            In      -         18.548      -         
p1_128_3_s0_0_cry_4                 MUXCY_L     LO            Out     0.025     18.573      -         
p1_128_3_s0_0_cry_4                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_5                 MUXCY_L     CI            In      -         18.573      -         
p1_128_3_s0_0_cry_5                 MUXCY_L     LO            Out     0.025     18.599      -         
p1_128_3_s0_0_cry_5                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_6                 MUXCY_L     CI            In      -         18.599      -         
p1_128_3_s0_0_cry_6                 MUXCY_L     LO            Out     0.025     18.624      -         
p1_128_3_s0_0_cry_6                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_7                 MUXCY_L     CI            In      -         18.624      -         
p1_128_3_s0_0_cry_7                 MUXCY_L     LO            Out     0.025     18.649      -         
p1_128_3_s0_0_cry_7                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_8                 MUXCY_L     CI            In      -         18.649      -         
p1_128_3_s0_0_cry_8                 MUXCY_L     LO            Out     0.025     18.675      -         
p1_128_3_s0_0_cry_8                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_9                 MUXCY_L     CI            In      -         18.675      -         
p1_128_3_s0_0_cry_9                 MUXCY_L     LO            Out     0.025     18.700      -         
p1_128_3_s0_0_cry_9                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_10                MUXCY_L     CI            In      -         18.700      -         
p1_128_3_s0_0_cry_10                MUXCY_L     LO            Out     0.025     18.725      -         
p1_128_3_s0_0_cry_10                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_11                MUXCY_L     CI            In      -         18.725      -         
p1_128_3_s0_0_cry_11                MUXCY_L     LO            Out     0.025     18.750      -         
p1_128_3_s0_0_cry_11                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_12                MUXCY_L     CI            In      -         18.750      -         
p1_128_3_s0_0_cry_12                MUXCY_L     LO            Out     0.025     18.776      -         
p1_128_3_s0_0_cry_12                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_13                MUXCY_L     CI            In      -         18.776      -         
p1_128_3_s0_0_cry_13                MUXCY_L     LO            Out     0.025     18.801      -         
p1_128_3_s0_0_cry_13                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_14                MUXCY_L     CI            In      -         18.801      -         
p1_128_3_s0_0_cry_14                MUXCY_L     LO            Out     0.025     18.826      -         
p1_128_3_s0_0_cry_14                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_15                MUXCY_L     CI            In      -         18.826      -         
p1_128_3_s0_0_cry_15                MUXCY_L     LO            Out     0.025     18.852      -         
p1_128_3_s0_0_cry_15                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_16                MUXCY_L     CI            In      -         18.852      -         
p1_128_3_s0_0_cry_16                MUXCY_L     LO            Out     0.025     18.877      -         
p1_128_3_s0_0_cry_16                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_17                MUXCY_L     CI            In      -         18.877      -         
p1_128_3_s0_0_cry_17                MUXCY_L     LO            Out     0.025     18.902      -         
p1_128_3_s0_0_cry_17                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_18                MUXCY_L     CI            In      -         18.902      -         
p1_128_3_s0_0_cry_18                MUXCY_L     LO            Out     0.025     18.928      -         
p1_128_3_s0_0_cry_18                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_19                MUXCY_L     CI            In      -         18.928      -         
p1_128_3_s0_0_cry_19                MUXCY_L     LO            Out     0.025     18.953      -         
p1_128_3_s0_0_cry_19                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_20                MUXCY_L     CI            In      -         18.953      -         
p1_128_3_s0_0_cry_20                MUXCY_L     LO            Out     0.025     18.978      -         
p1_128_3_s0_0_cry_20                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_21                MUXCY_L     CI            In      -         18.978      -         
p1_128_3_s0_0_cry_21                MUXCY_L     LO            Out     0.025     19.003      -         
p1_128_3_s0_0_cry_21                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_22                MUXCY_L     CI            In      -         19.003      -         
p1_128_3_s0_0_cry_22                MUXCY_L     LO            Out     0.025     19.029      -         
p1_128_3_s0_0_cry_22                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_23                MUXCY_L     CI            In      -         19.029      -         
p1_128_3_s0_0_cry_23                MUXCY_L     LO            Out     0.025     19.054      -         
p1_128_3_s0_0_cry_23                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_24                MUXCY_L     CI            In      -         19.054      -         
p1_128_3_s0_0_cry_24                MUXCY_L     LO            Out     0.025     19.079      -         
p1_128_3_s0_0_cry_24                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_25                MUXCY_L     CI            In      -         19.079      -         
p1_128_3_s0_0_cry_25                MUXCY_L     LO            Out     0.025     19.105      -         
p1_128_3_s0_0_cry_25                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_26                MUXCY_L     CI            In      -         19.105      -         
p1_128_3_s0_0_cry_26                MUXCY_L     LO            Out     0.025     19.130      -         
p1_128_3_s0_0_cry_26                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_27                MUXCY_L     CI            In      -         19.130      -         
p1_128_3_s0_0_cry_27                MUXCY_L     LO            Out     0.025     19.155      -         
p1_128_3_s0_0_cry_27                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_28                MUXCY_L     CI            In      -         19.155      -         
p1_128_3_s0_0_cry_28                MUXCY_L     LO            Out     0.025     19.181      -         
p1_128_3_s0_0_cry_28                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_29                MUXCY_L     CI            In      -         19.181      -         
p1_128_3_s0_0_cry_29                MUXCY_L     LO            Out     0.025     19.206      -         
p1_128_3_s0_0_cry_29                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_30                MUXCY_L     CI            In      -         19.206      -         
p1_128_3_s0_0_cry_30                MUXCY_L     LO            Out     0.025     19.231      -         
p1_128_3_s0_0_cry_30                Net         -             -       0.000     -           1         
p1_128_3_s0_0_s_31                  XORCY       CI            In      -         19.231      -         
p1_128_3_s0_0_s_31                  XORCY       O             Out     0.287     19.518      -         
p1_128_3_s0_0_s_31                  Net         -             -       0.504     -           2         
p1_128_2_d0_s_31_RNI707G            LUT3        I1            In      -         20.022      -         
p1_128_2_d0_s_31_RNI707G            LUT3        O             Out     0.094     20.116      -         
p1_128_2[31]                        Net         -             -       0.969     -           65        
p1_133_2_d0_s_2_RNIIRNJ             LUT4        I1            In      -         21.085      -         
p1_133_2_d0_s_2_RNIIRNJ             LUT4        O             Out     0.147     21.232      -         
p1_138_3_s0_0_axb_3                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_3                 MUXCY_L     S             In      -         21.232      -         
p1_138_3_s0_0_cry_3                 MUXCY_L     LO            Out     0.305     21.538      -         
p1_138_3_s0_0_cry_3                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_4                 MUXCY_L     CI            In      -         21.538      -         
p1_138_3_s0_0_cry_4                 MUXCY_L     LO            Out     0.025     21.563      -         
p1_138_3_s0_0_cry_4                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_5                 MUXCY_L     CI            In      -         21.563      -         
p1_138_3_s0_0_cry_5                 MUXCY_L     LO            Out     0.025     21.588      -         
p1_138_3_s0_0_cry_5                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_6                 MUXCY_L     CI            In      -         21.588      -         
p1_138_3_s0_0_cry_6                 MUXCY_L     LO            Out     0.025     21.613      -         
p1_138_3_s0_0_cry_6                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_7                 MUXCY_L     CI            In      -         21.613      -         
p1_138_3_s0_0_cry_7                 MUXCY_L     LO            Out     0.025     21.639      -         
p1_138_3_s0_0_cry_7                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_8                 MUXCY_L     CI            In      -         21.639      -         
p1_138_3_s0_0_cry_8                 MUXCY_L     LO            Out     0.025     21.664      -         
p1_138_3_s0_0_cry_8                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_9                 MUXCY_L     CI            In      -         21.664      -         
p1_138_3_s0_0_cry_9                 MUXCY_L     LO            Out     0.025     21.689      -         
p1_138_3_s0_0_cry_9                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_10                MUXCY_L     CI            In      -         21.689      -         
p1_138_3_s0_0_cry_10                MUXCY_L     LO            Out     0.025     21.715      -         
p1_138_3_s0_0_cry_10                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_11                MUXCY_L     CI            In      -         21.715      -         
p1_138_3_s0_0_cry_11                MUXCY_L     LO            Out     0.025     21.740      -         
p1_138_3_s0_0_cry_11                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_12                MUXCY_L     CI            In      -         21.740      -         
p1_138_3_s0_0_cry_12                MUXCY_L     LO            Out     0.025     21.765      -         
p1_138_3_s0_0_cry_12                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_13                MUXCY_L     CI            In      -         21.765      -         
p1_138_3_s0_0_cry_13                MUXCY_L     LO            Out     0.025     21.791      -         
p1_138_3_s0_0_cry_13                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_14                MUXCY_L     CI            In      -         21.791      -         
p1_138_3_s0_0_cry_14                MUXCY_L     LO            Out     0.025     21.816      -         
p1_138_3_s0_0_cry_14                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_15                MUXCY_L     CI            In      -         21.816      -         
p1_138_3_s0_0_cry_15                MUXCY_L     LO            Out     0.025     21.841      -         
p1_138_3_s0_0_cry_15                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_16                MUXCY_L     CI            In      -         21.841      -         
p1_138_3_s0_0_cry_16                MUXCY_L     LO            Out     0.025     21.866      -         
p1_138_3_s0_0_cry_16                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_17                MUXCY_L     CI            In      -         21.866      -         
p1_138_3_s0_0_cry_17                MUXCY_L     LO            Out     0.025     21.892      -         
p1_138_3_s0_0_cry_17                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_18                MUXCY_L     CI            In      -         21.892      -         
p1_138_3_s0_0_cry_18                MUXCY_L     LO            Out     0.025     21.917      -         
p1_138_3_s0_0_cry_18                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_19                MUXCY_L     CI            In      -         21.917      -         
p1_138_3_s0_0_cry_19                MUXCY_L     LO            Out     0.025     21.942      -         
p1_138_3_s0_0_cry_19                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_20                MUXCY_L     CI            In      -         21.942      -         
p1_138_3_s0_0_cry_20                MUXCY_L     LO            Out     0.025     21.968      -         
p1_138_3_s0_0_cry_20                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_21                MUXCY_L     CI            In      -         21.968      -         
p1_138_3_s0_0_cry_21                MUXCY_L     LO            Out     0.025     21.993      -         
p1_138_3_s0_0_cry_21                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_22                MUXCY_L     CI            In      -         21.993      -         
p1_138_3_s0_0_cry_22                MUXCY_L     LO            Out     0.025     22.018      -         
p1_138_3_s0_0_cry_22                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_23                MUXCY_L     CI            In      -         22.018      -         
p1_138_3_s0_0_cry_23                MUXCY_L     LO            Out     0.025     22.044      -         
p1_138_3_s0_0_cry_23                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_24                MUXCY_L     CI            In      -         22.044      -         
p1_138_3_s0_0_cry_24                MUXCY_L     LO            Out     0.025     22.069      -         
p1_138_3_s0_0_cry_24                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_25                MUXCY_L     CI            In      -         22.069      -         
p1_138_3_s0_0_cry_25                MUXCY_L     LO            Out     0.025     22.094      -         
p1_138_3_s0_0_cry_25                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_26                MUXCY_L     CI            In      -         22.094      -         
p1_138_3_s0_0_cry_26                MUXCY_L     LO            Out     0.025     22.119      -         
p1_138_3_s0_0_cry_26                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_27                MUXCY_L     CI            In      -         22.119      -         
p1_138_3_s0_0_cry_27                MUXCY_L     LO            Out     0.025     22.145      -         
p1_138_3_s0_0_cry_27                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_28                MUXCY_L     CI            In      -         22.145      -         
p1_138_3_s0_0_cry_28                MUXCY_L     LO            Out     0.025     22.170      -         
p1_138_3_s0_0_cry_28                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_29                MUXCY_L     CI            In      -         22.170      -         
p1_138_3_s0_0_cry_29                MUXCY_L     LO            Out     0.025     22.195      -         
p1_138_3_s0_0_cry_29                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_30                MUXCY_L     CI            In      -         22.195      -         
p1_138_3_s0_0_cry_30                MUXCY_L     LO            Out     0.025     22.221      -         
p1_138_3_s0_0_cry_30                Net         -             -       0.000     -           1         
p1_138_3_s0_0_s_31                  XORCY       CI            In      -         22.221      -         
p1_138_3_s0_0_s_31                  XORCY       O             Out     0.287     22.508      -         
p1_138_3_s0_0_s_31                  Net         -             -       0.504     -           2         
p1_138_3_s0_0_s_31_RNI78SL          LUT3        I1            In      -         23.012      -         
p1_138_3_s0_0_s_31_RNI78SL          LUT3        O             Out     0.094     23.106      -         
p1_138_2[31]                        Net         -             -       0.969     -           65        
p1_143_3_s0_0_s_2_RNINSOO           LUT4        I1            In      -         24.074      -         
p1_143_3_s0_0_s_2_RNINSOO           LUT4        O             Out     0.146     24.220      -         
p1_148_3_s0_0_axb_3                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_3                 MUXCY_L     S             In      -         24.220      -         
p1_148_3_s0_0_cry_3                 MUXCY_L     LO            Out     0.305     24.526      -         
p1_148_3_s0_0_cry_3                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_4                 MUXCY_L     CI            In      -         24.526      -         
p1_148_3_s0_0_cry_4                 MUXCY_L     LO            Out     0.025     24.551      -         
p1_148_3_s0_0_cry_4                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_5                 MUXCY_L     CI            In      -         24.551      -         
p1_148_3_s0_0_cry_5                 MUXCY_L     LO            Out     0.025     24.576      -         
p1_148_3_s0_0_cry_5                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_6                 MUXCY_L     CI            In      -         24.576      -         
p1_148_3_s0_0_cry_6                 MUXCY_L     LO            Out     0.025     24.601      -         
p1_148_3_s0_0_cry_6                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_7                 MUXCY_L     CI            In      -         24.601      -         
p1_148_3_s0_0_cry_7                 MUXCY_L     LO            Out     0.025     24.627      -         
p1_148_3_s0_0_cry_7                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_8                 MUXCY_L     CI            In      -         24.627      -         
p1_148_3_s0_0_cry_8                 MUXCY_L     LO            Out     0.025     24.652      -         
p1_148_3_s0_0_cry_8                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_9                 MUXCY_L     CI            In      -         24.652      -         
p1_148_3_s0_0_cry_9                 MUXCY_L     LO            Out     0.025     24.677      -         
p1_148_3_s0_0_cry_9                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_10                MUXCY_L     CI            In      -         24.677      -         
p1_148_3_s0_0_cry_10                MUXCY_L     LO            Out     0.025     24.703      -         
p1_148_3_s0_0_cry_10                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_11                MUXCY_L     CI            In      -         24.703      -         
p1_148_3_s0_0_cry_11                MUXCY_L     LO            Out     0.025     24.728      -         
p1_148_3_s0_0_cry_11                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_12                MUXCY_L     CI            In      -         24.728      -         
p1_148_3_s0_0_cry_12                MUXCY_L     LO            Out     0.025     24.753      -         
p1_148_3_s0_0_cry_12                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_13                MUXCY_L     CI            In      -         24.753      -         
p1_148_3_s0_0_cry_13                MUXCY_L     LO            Out     0.025     24.779      -         
p1_148_3_s0_0_cry_13                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_14                MUXCY_L     CI            In      -         24.779      -         
p1_148_3_s0_0_cry_14                MUXCY_L     LO            Out     0.025     24.804      -         
p1_148_3_s0_0_cry_14                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_15                MUXCY_L     CI            In      -         24.804      -         
p1_148_3_s0_0_cry_15                MUXCY_L     LO            Out     0.025     24.829      -         
p1_148_3_s0_0_cry_15                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_16                MUXCY_L     CI            In      -         24.829      -         
p1_148_3_s0_0_cry_16                MUXCY_L     LO            Out     0.025     24.854      -         
p1_148_3_s0_0_cry_16                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_17                MUXCY_L     CI            In      -         24.854      -         
p1_148_3_s0_0_cry_17                MUXCY_L     LO            Out     0.025     24.880      -         
p1_148_3_s0_0_cry_17                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_18                MUXCY_L     CI            In      -         24.880      -         
p1_148_3_s0_0_cry_18                MUXCY_L     LO            Out     0.025     24.905      -         
p1_148_3_s0_0_cry_18                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_19                MUXCY_L     CI            In      -         24.905      -         
p1_148_3_s0_0_cry_19                MUXCY_L     LO            Out     0.025     24.930      -         
p1_148_3_s0_0_cry_19                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_20                MUXCY_L     CI            In      -         24.930      -         
p1_148_3_s0_0_cry_20                MUXCY_L     LO            Out     0.025     24.956      -         
p1_148_3_s0_0_cry_20                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_21                MUXCY_L     CI            In      -         24.956      -         
p1_148_3_s0_0_cry_21                MUXCY_L     LO            Out     0.025     24.981      -         
p1_148_3_s0_0_cry_21                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_22                MUXCY_L     CI            In      -         24.981      -         
p1_148_3_s0_0_cry_22                MUXCY_L     LO            Out     0.025     25.006      -         
p1_148_3_s0_0_cry_22                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_23                MUXCY_L     CI            In      -         25.006      -         
p1_148_3_s0_0_cry_23                MUXCY_L     LO            Out     0.025     25.032      -         
p1_148_3_s0_0_cry_23                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_24                MUXCY_L     CI            In      -         25.032      -         
p1_148_3_s0_0_cry_24                MUXCY_L     LO            Out     0.025     25.057      -         
p1_148_3_s0_0_cry_24                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_25                MUXCY_L     CI            In      -         25.057      -         
p1_148_3_s0_0_cry_25                MUXCY_L     LO            Out     0.025     25.082      -         
p1_148_3_s0_0_cry_25                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_26                MUXCY_L     CI            In      -         25.082      -         
p1_148_3_s0_0_cry_26                MUXCY_L     LO            Out     0.025     25.107      -         
p1_148_3_s0_0_cry_26                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_27                MUXCY_L     CI            In      -         25.107      -         
p1_148_3_s0_0_cry_27                MUXCY_L     LO            Out     0.025     25.133      -         
p1_148_3_s0_0_cry_27                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_28                MUXCY_L     CI            In      -         25.133      -         
p1_148_3_s0_0_cry_28                MUXCY_L     LO            Out     0.025     25.158      -         
p1_148_3_s0_0_cry_28                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_29                MUXCY_L     CI            In      -         25.158      -         
p1_148_3_s0_0_cry_29                MUXCY_L     LO            Out     0.025     25.183      -         
p1_148_3_s0_0_cry_29                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_30                MUXCY_L     CI            In      -         25.183      -         
p1_148_3_s0_0_cry_30                MUXCY_L     LO            Out     0.025     25.209      -         
p1_148_3_s0_0_cry_30                Net         -             -       0.000     -           1         
p1_148_3_s0_0_s_31                  XORCY       CI            In      -         25.209      -         
p1_148_3_s0_0_s_31                  XORCY       O             Out     0.287     25.496      -         
p1_148_3_s0_0_s_31                  Net         -             -       0.504     -           2         
p1_148_2_d0_s_31_RNIVKVQ            LUT3        I1            In      -         26.000      -         
p1_148_2_d0_s_31_RNIVKVQ            LUT3        O             Out     0.094     26.094      -         
p1_148_2[31]                        Net         -             -       0.969     -           65        
p1_158_2_d0_axb_3                   LUT4        I1            In      -         27.062      -         
p1_158_2_d0_axb_3                   LUT4        O             Out     0.145     27.208      -         
p1_158_2_d0_axb_3                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_3                   MUXCY_L     S             In      -         27.208      -         
p1_158_2_d0_cry_3                   MUXCY_L     LO            Out     0.305     27.513      -         
p1_158_2_d0_cry_3                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_4                   MUXCY_L     CI            In      -         27.513      -         
p1_158_2_d0_cry_4                   MUXCY_L     LO            Out     0.025     27.538      -         
p1_158_2_d0_cry_4                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_5                   MUXCY_L     CI            In      -         27.538      -         
p1_158_2_d0_cry_5                   MUXCY_L     LO            Out     0.025     27.563      -         
p1_158_2_d0_cry_5                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_6                   MUXCY_L     CI            In      -         27.563      -         
p1_158_2_d0_cry_6                   MUXCY_L     LO            Out     0.025     27.589      -         
p1_158_2_d0_cry_6                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_7                   MUXCY_L     CI            In      -         27.589      -         
p1_158_2_d0_cry_7                   MUXCY_L     LO            Out     0.025     27.614      -         
p1_158_2_d0_cry_7                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_8                   MUXCY_L     CI            In      -         27.614      -         
p1_158_2_d0_cry_8                   MUXCY_L     LO            Out     0.025     27.639      -         
p1_158_2_d0_cry_8                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_9                   MUXCY_L     CI            In      -         27.639      -         
p1_158_2_d0_cry_9                   MUXCY_L     LO            Out     0.025     27.665      -         
p1_158_2_d0_cry_9                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_10                  MUXCY_L     CI            In      -         27.665      -         
p1_158_2_d0_cry_10                  MUXCY_L     LO            Out     0.025     27.690      -         
p1_158_2_d0_cry_10                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_11                  MUXCY_L     CI            In      -         27.690      -         
p1_158_2_d0_cry_11                  MUXCY_L     LO            Out     0.025     27.715      -         
p1_158_2_d0_cry_11                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_12                  MUXCY_L     CI            In      -         27.715      -         
p1_158_2_d0_cry_12                  MUXCY_L     LO            Out     0.025     27.741      -         
p1_158_2_d0_cry_12                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_13                  MUXCY_L     CI            In      -         27.741      -         
p1_158_2_d0_cry_13                  MUXCY_L     LO            Out     0.025     27.766      -         
p1_158_2_d0_cry_13                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_14                  MUXCY_L     CI            In      -         27.766      -         
p1_158_2_d0_cry_14                  MUXCY_L     LO            Out     0.025     27.791      -         
p1_158_2_d0_cry_14                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_15                  MUXCY_L     CI            In      -         27.791      -         
p1_158_2_d0_cry_15                  MUXCY_L     LO            Out     0.025     27.816      -         
p1_158_2_d0_cry_15                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_16                  MUXCY_L     CI            In      -         27.816      -         
p1_158_2_d0_cry_16                  MUXCY_L     LO            Out     0.025     27.842      -         
p1_158_2_d0_cry_16                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_17                  MUXCY_L     CI            In      -         27.842      -         
p1_158_2_d0_cry_17                  MUXCY_L     LO            Out     0.025     27.867      -         
p1_158_2_d0_cry_17                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_18                  MUXCY_L     CI            In      -         27.867      -         
p1_158_2_d0_cry_18                  MUXCY_L     LO            Out     0.025     27.892      -         
p1_158_2_d0_cry_18                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_19                  MUXCY_L     CI            In      -         27.892      -         
p1_158_2_d0_cry_19                  MUXCY_L     LO            Out     0.025     27.918      -         
p1_158_2_d0_cry_19                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_20                  MUXCY_L     CI            In      -         27.918      -         
p1_158_2_d0_cry_20                  MUXCY_L     LO            Out     0.025     27.943      -         
p1_158_2_d0_cry_20                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_21                  MUXCY_L     CI            In      -         27.943      -         
p1_158_2_d0_cry_21                  MUXCY_L     LO            Out     0.025     27.968      -         
p1_158_2_d0_cry_21                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_22                  MUXCY_L     CI            In      -         27.968      -         
p1_158_2_d0_cry_22                  MUXCY_L     LO            Out     0.025     27.994      -         
p1_158_2_d0_cry_22                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_23                  MUXCY_L     CI            In      -         27.994      -         
p1_158_2_d0_cry_23                  MUXCY_L     LO            Out     0.025     28.019      -         
p1_158_2_d0_cry_23                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_24                  MUXCY_L     CI            In      -         28.019      -         
p1_158_2_d0_cry_24                  MUXCY_L     LO            Out     0.025     28.044      -         
p1_158_2_d0_cry_24                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_25                  MUXCY_L     CI            In      -         28.044      -         
p1_158_2_d0_cry_25                  MUXCY_L     LO            Out     0.025     28.069      -         
p1_158_2_d0_cry_25                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_26                  MUXCY_L     CI            In      -         28.069      -         
p1_158_2_d0_cry_26                  MUXCY_L     LO            Out     0.025     28.095      -         
p1_158_2_d0_cry_26                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_27                  MUXCY_L     CI            In      -         28.095      -         
p1_158_2_d0_cry_27                  MUXCY_L     LO            Out     0.025     28.120      -         
p1_158_2_d0_cry_27                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_28                  MUXCY_L     CI            In      -         28.120      -         
p1_158_2_d0_cry_28                  MUXCY_L     LO            Out     0.025     28.145      -         
p1_158_2_d0_cry_28                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_29                  MUXCY_L     CI            In      -         28.145      -         
p1_158_2_d0_cry_29                  MUXCY_L     LO            Out     0.025     28.171      -         
p1_158_2_d0_cry_29                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_30                  MUXCY_L     CI            In      -         28.171      -         
p1_158_2_d0_cry_30                  MUXCY_L     LO            Out     0.025     28.196      -         
p1_158_2_d0_cry_30                  Net         -             -       0.000     -           1         
p1_158_2_d0_s_31                    XORCY       CI            In      -         28.196      -         
p1_158_2_d0_s_31                    XORCY       O             Out     0.287     28.483      -         
p1_158_3_s0[31]                     Net         -             -       0.552     -           3         
main\.between_cry_0_RNO_0           LUT4        I2            In      -         29.035      -         
main\.between_cry_0_RNO_0           LUT4        O             Out     0.094     29.129      -         
main\.between_axb_0                 Net         -             -       0.000     -           1         
main\.between_cry_0                 MUXCY_L     S             In      -         29.129      -         
main\.between_cry_0                 MUXCY_L     LO            Out     0.305     29.434      -         
main\.between_cry_0                 Net         -             -       0.000     -           2         
main\.between_cry_1                 MUXCY_L     CI            In      -         29.434      -         
main\.between_cry_1                 MUXCY_L     LO            Out     0.025     29.459      -         
main\.between_cry_1                 Net         -             -       0.000     -           2         
main\.between_cry_2                 MUXCY_L     CI            In      -         29.459      -         
main\.between_cry_2                 MUXCY_L     LO            Out     0.025     29.485      -         
main\.between_cry_2                 Net         -             -       0.000     -           2         
main\.between_cry_3                 MUXCY_L     CI            In      -         29.485      -         
main\.between_cry_3                 MUXCY_L     LO            Out     0.025     29.510      -         
main\.between_cry_3                 Net         -             -       0.000     -           2         
main\.between_cry_4                 MUXCY_L     CI            In      -         29.510      -         
main\.between_cry_4                 MUXCY_L     LO            Out     0.025     29.535      -         
main\.between_cry_4                 Net         -             -       0.000     -           2         
main\.between_cry_5                 MUXCY_L     CI            In      -         29.535      -         
main\.between_cry_5                 MUXCY_L     LO            Out     0.025     29.561      -         
main\.between_cry_5                 Net         -             -       0.000     -           2         
main\.between_cry_6                 MUXCY_L     CI            In      -         29.561      -         
main\.between_cry_6                 MUXCY_L     LO            Out     0.025     29.586      -         
main\.between_cry_6                 Net         -             -       0.000     -           2         
main\.between_cry_7                 MUXCY_L     CI            In      -         29.586      -         
main\.between_cry_7                 MUXCY_L     LO            Out     0.025     29.611      -         
main\.between_cry_7                 Net         -             -       0.000     -           2         
main\.between_cry_8                 MUXCY_L     CI            In      -         29.611      -         
main\.between_cry_8                 MUXCY_L     LO            Out     0.025     29.637      -         
main\.between_cry_8                 Net         -             -       0.000     -           2         
main\.between_cry_9                 MUXCY_L     CI            In      -         29.637      -         
main\.between_cry_9                 MUXCY_L     LO            Out     0.025     29.662      -         
main\.between_cry_9                 Net         -             -       0.000     -           2         
main\.between_cry_10                MUXCY_L     CI            In      -         29.662      -         
main\.between_cry_10                MUXCY_L     LO            Out     0.025     29.687      -         
main\.between_cry_10                Net         -             -       0.000     -           2         
main\.between_cry_11                MUXCY_L     CI            In      -         29.687      -         
main\.between_cry_11                MUXCY_L     LO            Out     0.025     29.712      -         
main\.between_cry_11                Net         -             -       0.000     -           2         
main\.between_cry_12                MUXCY_L     CI            In      -         29.712      -         
main\.between_cry_12                MUXCY_L     LO            Out     0.025     29.738      -         
main\.between_cry_12                Net         -             -       0.000     -           2         
main\.between_cry_13                MUXCY_L     CI            In      -         29.738      -         
main\.between_cry_13                MUXCY_L     LO            Out     0.025     29.763      -         
main\.between_cry_13                Net         -             -       0.000     -           2         
main\.between_s_14                  XORCY       CI            In      -         29.763      -         
main\.between_s_14                  XORCY       O             Out     0.287     30.050      -         
main\.between[14]                   Net         -             -       1.196     -           8         
main\.un5_between_4[47:0]           DSP48E      A[14]         In      -         31.246      -         
main\.un5_between_4[47:0]           DSP48E      PCOUT[14]     Out     3.646     34.892      -         
main\.un5_between_0[14]             Net         -             -       0.000     -           1         
main\.un5_between_5[47:0]           DSP48E      PCIN[14]      In      -         34.892      -         
main\.un5_between_5[47:0]           DSP48E      PCOUT[14]     Out     1.816     36.708      -         
main\.un5_between_5_0[14]           Net         -             -       0.000     -           1         
main\.un5_between_6[47:0]           DSP48E      PCIN[14]      In      -         36.708      -         
main\.un5_between_6[47:0]           DSP48E      P[14]         Out     1.816     38.524      -         
main\.un5_between[31]               Net         -             -       1.600     -           4         
main\.max_1_27[47:0]                DSP48E      B[14]         In      -         40.124      -         
main\.max_1_27[47:0]                DSP48E      P[14]         Out     3.646     43.769      -         
main\.max_1[31]                     Net         -             -       1.124     -           5         
internal_thres_ret_77               FD          D             In      -         44.893      -         
======================================================================================================
Total path delay (propagation time + setup) of 41.632 is 25.748(61.8%) logic and 15.884(38.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
    Requested Period:                        34.538
    - Setup time:                            0.004
    + Clock delay at ending point:           3.265
    = Required time:                         37.799

    - Propagation time:                      41.628
    - Clock delay at starting point:         3.265
    = Slack (critical) :                     -7.094

    Number of logic level(s):                271
    Starting point:                          sum_ret_16 / Q
    Ending point:                            internal_thres_ret_77 / D
    The start point is clocked by            otsu|clk [rising] on pin C
    The end   point is clocked by            otsu|clk [rising] on pin C

Instance / Net                                  Pin           Pin               Arrival     No. of    
Name                                Type        Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
sum_ret_16                          FD          Q             Out     0.450     3.715       -         
a1_1[15]                            Net         -             -       0.600     -           2         
hist_var_0_ret_ret_fast_RNIO9S3     LUT5        I1            In      -         4.315       -         
hist_var_0_ret_ret_fast_RNIO9S3     LUT5        O             Out     0.540     4.855       -         
p1_83_3_s0_0_axb_0                  Net         -             -       0.000     -           3         
p1_83_3_s0_0_cry_0                  MUXCY_L     S             In      -         4.855       -         
p1_83_3_s0_0_cry_0                  MUXCY_L     LO            Out     0.305     5.160       -         
p1_83_3_s0_0_cry_0                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_1                  MUXCY_L     CI            In      -         5.160       -         
p1_83_3_s0_0_cry_1                  MUXCY_L     LO            Out     0.025     5.186       -         
p1_83_3_s0_0_cry_1                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_2                  MUXCY_L     CI            In      -         5.186       -         
p1_83_3_s0_0_cry_2                  MUXCY_L     LO            Out     0.025     5.211       -         
p1_83_3_s0_0_cry_2                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_3                  MUXCY_L     CI            In      -         5.211       -         
p1_83_3_s0_0_cry_3                  MUXCY_L     LO            Out     0.025     5.236       -         
p1_83_3_s0_0_cry_3                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_4                  MUXCY_L     CI            In      -         5.236       -         
p1_83_3_s0_0_cry_4                  MUXCY_L     LO            Out     0.025     5.261       -         
p1_83_3_s0_0_cry_4                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_5                  MUXCY_L     CI            In      -         5.261       -         
p1_83_3_s0_0_cry_5                  MUXCY_L     LO            Out     0.025     5.287       -         
p1_83_3_s0_0_cry_5                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_6                  MUXCY_L     CI            In      -         5.287       -         
p1_83_3_s0_0_cry_6                  MUXCY_L     LO            Out     0.025     5.312       -         
p1_83_3_s0_0_cry_6                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_7                  MUXCY_L     CI            In      -         5.312       -         
p1_83_3_s0_0_cry_7                  MUXCY_L     LO            Out     0.025     5.337       -         
p1_83_3_s0_0_cry_7                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_8                  MUXCY_L     CI            In      -         5.337       -         
p1_83_3_s0_0_cry_8                  MUXCY_L     LO            Out     0.025     5.363       -         
p1_83_3_s0_0_cry_8                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_9                  MUXCY_L     CI            In      -         5.363       -         
p1_83_3_s0_0_cry_9                  MUXCY_L     LO            Out     0.025     5.388       -         
p1_83_3_s0_0_cry_9                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_10                 MUXCY_L     CI            In      -         5.388       -         
p1_83_3_s0_0_cry_10                 MUXCY_L     LO            Out     0.025     5.413       -         
p1_83_3_s0_0_cry_10                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_11                 MUXCY_L     CI            In      -         5.413       -         
p1_83_3_s0_0_cry_11                 MUXCY_L     LO            Out     0.025     5.439       -         
p1_83_3_s0_0_cry_11                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_12                 MUXCY_L     CI            In      -         5.439       -         
p1_83_3_s0_0_cry_12                 MUXCY_L     LO            Out     0.025     5.464       -         
p1_83_3_s0_0_cry_12                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_13                 MUXCY_L     CI            In      -         5.464       -         
p1_83_3_s0_0_cry_13                 MUXCY_L     LO            Out     0.025     5.489       -         
p1_83_3_s0_0_cry_13                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_14                 MUXCY_L     CI            In      -         5.489       -         
p1_83_3_s0_0_cry_14                 MUXCY_L     LO            Out     0.025     5.515       -         
p1_83_3_s0_0_cry_14                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_15                 MUXCY_L     CI            In      -         5.515       -         
p1_83_3_s0_0_cry_15                 MUXCY_L     LO            Out     0.025     5.540       -         
p1_83_3_s0_0_cry_15                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_16                 MUXCY_L     CI            In      -         5.540       -         
p1_83_3_s0_0_cry_16                 MUXCY_L     LO            Out     0.025     5.565       -         
p1_83_3_s0_0_cry_16                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_17                 MUXCY_L     CI            In      -         5.565       -         
p1_83_3_s0_0_cry_17                 MUXCY_L     LO            Out     0.025     5.590       -         
p1_83_3_s0_0_cry_17                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_18                 MUXCY_L     CI            In      -         5.590       -         
p1_83_3_s0_0_cry_18                 MUXCY_L     LO            Out     0.025     5.616       -         
p1_83_3_s0_0_cry_18                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_19                 MUXCY_L     CI            In      -         5.616       -         
p1_83_3_s0_0_cry_19                 MUXCY_L     LO            Out     0.025     5.641       -         
p1_83_3_s0_0_cry_19                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_20                 MUXCY_L     CI            In      -         5.641       -         
p1_83_3_s0_0_cry_20                 MUXCY_L     LO            Out     0.025     5.666       -         
p1_83_3_s0_0_cry_20                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_21                 MUXCY_L     CI            In      -         5.666       -         
p1_83_3_s0_0_cry_21                 MUXCY_L     LO            Out     0.025     5.692       -         
p1_83_3_s0_0_cry_21                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_22                 MUXCY_L     CI            In      -         5.692       -         
p1_83_3_s0_0_cry_22                 MUXCY_L     LO            Out     0.025     5.717       -         
p1_83_3_s0_0_cry_22                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_23                 MUXCY_L     CI            In      -         5.717       -         
p1_83_3_s0_0_cry_23                 MUXCY_L     LO            Out     0.025     5.742       -         
p1_83_3_s0_0_cry_23                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_24                 MUXCY_L     CI            In      -         5.742       -         
p1_83_3_s0_0_cry_24                 MUXCY_L     LO            Out     0.025     5.768       -         
p1_83_3_s0_0_cry_24                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_25                 MUXCY_L     CI            In      -         5.768       -         
p1_83_3_s0_0_cry_25                 MUXCY_L     LO            Out     0.025     5.793       -         
p1_83_3_s0_0_cry_25                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_26                 MUXCY_L     CI            In      -         5.793       -         
p1_83_3_s0_0_cry_26                 MUXCY_L     LO            Out     0.025     5.818       -         
p1_83_3_s0_0_cry_26                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_27                 MUXCY_L     CI            In      -         5.818       -         
p1_83_3_s0_0_cry_27                 MUXCY_L     LO            Out     0.025     5.843       -         
p1_83_3_s0_0_cry_27                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_28                 MUXCY_L     CI            In      -         5.843       -         
p1_83_3_s0_0_cry_28                 MUXCY_L     LO            Out     0.025     5.869       -         
p1_83_3_s0_0_cry_28                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_s_29                   XORCY       CI            In      -         5.869       -         
p1_83_3_s0_0_s_29                   XORCY       O             Out     0.287     6.156       -         
p1_83_3_s0_0_s_29                   Net         -             -       0.504     -           2         
p1_83_2_d0_s_29_RNIQQC2             LUT4        I0            In      -         6.660       -         
p1_83_2_d0_s_29_RNIQQC2             LUT4        O             Out     0.094     6.754       -         
p1_88_3_s0_0_axb_30                 Net         -             -       0.000     -           2         
p1_88_3_s0_0_cry_30                 MUXCY_L     S             In      -         6.754       -         
p1_88_3_s0_0_cry_30                 MUXCY_L     LO            Out     0.305     7.059       -         
p1_88_3_s0_0_cry_30                 Net         -             -       0.000     -           1         
p1_88_3_s0_0_s_31                   XORCY       CI            In      -         7.059       -         
p1_88_3_s0_0_s_31                   XORCY       O             Out     0.287     7.346       -         
p1_88_3_s0_0_s_31                   Net         -             -       0.504     -           2         
p1_88_2_d0_s_31_RNIHUD4             LUT3        I1            In      -         7.850       -         
p1_88_2_d0_s_31_RNIHUD4             LUT3        O             Out     0.197     8.047       -         
p1_88_2[31]                         Net         -             -       0.969     -           65        
p1_93_3_s0_0_s_2_RNIRLG6            LUT4        I1            In      -         9.015       -         
p1_93_3_s0_0_s_2_RNIRLG6            LUT4        O             Out     0.209     9.224       -         
p1_98_3_s0_0_axb_3                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_3                  MUXCY_L     S             In      -         9.224       -         
p1_98_3_s0_0_cry_3                  MUXCY_L     LO            Out     0.305     9.530       -         
p1_98_3_s0_0_cry_3                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_4                  MUXCY_L     CI            In      -         9.530       -         
p1_98_3_s0_0_cry_4                  MUXCY_L     LO            Out     0.025     9.555       -         
p1_98_3_s0_0_cry_4                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_5                  MUXCY_L     CI            In      -         9.555       -         
p1_98_3_s0_0_cry_5                  MUXCY_L     LO            Out     0.025     9.580       -         
p1_98_3_s0_0_cry_5                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_6                  MUXCY_L     CI            In      -         9.580       -         
p1_98_3_s0_0_cry_6                  MUXCY_L     LO            Out     0.025     9.605       -         
p1_98_3_s0_0_cry_6                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_7                  MUXCY_L     CI            In      -         9.605       -         
p1_98_3_s0_0_cry_7                  MUXCY_L     LO            Out     0.025     9.631       -         
p1_98_3_s0_0_cry_7                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_8                  MUXCY_L     CI            In      -         9.631       -         
p1_98_3_s0_0_cry_8                  MUXCY_L     LO            Out     0.025     9.656       -         
p1_98_3_s0_0_cry_8                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_9                  MUXCY_L     CI            In      -         9.656       -         
p1_98_3_s0_0_cry_9                  MUXCY_L     LO            Out     0.025     9.681       -         
p1_98_3_s0_0_cry_9                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_10                 MUXCY_L     CI            In      -         9.681       -         
p1_98_3_s0_0_cry_10                 MUXCY_L     LO            Out     0.025     9.707       -         
p1_98_3_s0_0_cry_10                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_11                 MUXCY_L     CI            In      -         9.707       -         
p1_98_3_s0_0_cry_11                 MUXCY_L     LO            Out     0.025     9.732       -         
p1_98_3_s0_0_cry_11                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_12                 MUXCY_L     CI            In      -         9.732       -         
p1_98_3_s0_0_cry_12                 MUXCY_L     LO            Out     0.025     9.757       -         
p1_98_3_s0_0_cry_12                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_13                 MUXCY_L     CI            In      -         9.757       -         
p1_98_3_s0_0_cry_13                 MUXCY_L     LO            Out     0.025     9.783       -         
p1_98_3_s0_0_cry_13                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_14                 MUXCY_L     CI            In      -         9.783       -         
p1_98_3_s0_0_cry_14                 MUXCY_L     LO            Out     0.025     9.808       -         
p1_98_3_s0_0_cry_14                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_15                 MUXCY_L     CI            In      -         9.808       -         
p1_98_3_s0_0_cry_15                 MUXCY_L     LO            Out     0.025     9.833       -         
p1_98_3_s0_0_cry_15                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_16                 MUXCY_L     CI            In      -         9.833       -         
p1_98_3_s0_0_cry_16                 MUXCY_L     LO            Out     0.025     9.858       -         
p1_98_3_s0_0_cry_16                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_17                 MUXCY_L     CI            In      -         9.858       -         
p1_98_3_s0_0_cry_17                 MUXCY_L     LO            Out     0.025     9.884       -         
p1_98_3_s0_0_cry_17                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_18                 MUXCY_L     CI            In      -         9.884       -         
p1_98_3_s0_0_cry_18                 MUXCY_L     LO            Out     0.025     9.909       -         
p1_98_3_s0_0_cry_18                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_19                 MUXCY_L     CI            In      -         9.909       -         
p1_98_3_s0_0_cry_19                 MUXCY_L     LO            Out     0.025     9.934       -         
p1_98_3_s0_0_cry_19                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_20                 MUXCY_L     CI            In      -         9.934       -         
p1_98_3_s0_0_cry_20                 MUXCY_L     LO            Out     0.025     9.960       -         
p1_98_3_s0_0_cry_20                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_21                 MUXCY_L     CI            In      -         9.960       -         
p1_98_3_s0_0_cry_21                 MUXCY_L     LO            Out     0.025     9.985       -         
p1_98_3_s0_0_cry_21                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_22                 MUXCY_L     CI            In      -         9.985       -         
p1_98_3_s0_0_cry_22                 MUXCY_L     LO            Out     0.025     10.010      -         
p1_98_3_s0_0_cry_22                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_23                 MUXCY_L     CI            In      -         10.010      -         
p1_98_3_s0_0_cry_23                 MUXCY_L     LO            Out     0.025     10.036      -         
p1_98_3_s0_0_cry_23                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_24                 MUXCY_L     CI            In      -         10.036      -         
p1_98_3_s0_0_cry_24                 MUXCY_L     LO            Out     0.025     10.061      -         
p1_98_3_s0_0_cry_24                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_25                 MUXCY_L     CI            In      -         10.061      -         
p1_98_3_s0_0_cry_25                 MUXCY_L     LO            Out     0.025     10.086      -         
p1_98_3_s0_0_cry_25                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_26                 MUXCY_L     CI            In      -         10.086      -         
p1_98_3_s0_0_cry_26                 MUXCY_L     LO            Out     0.025     10.111      -         
p1_98_3_s0_0_cry_26                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_27                 MUXCY_L     CI            In      -         10.111      -         
p1_98_3_s0_0_cry_27                 MUXCY_L     LO            Out     0.025     10.137      -         
p1_98_3_s0_0_cry_27                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_28                 MUXCY_L     CI            In      -         10.137      -         
p1_98_3_s0_0_cry_28                 MUXCY_L     LO            Out     0.025     10.162      -         
p1_98_3_s0_0_cry_28                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_29                 MUXCY_L     CI            In      -         10.162      -         
p1_98_3_s0_0_cry_29                 MUXCY_L     LO            Out     0.025     10.187      -         
p1_98_3_s0_0_cry_29                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_30                 MUXCY_L     CI            In      -         10.187      -         
p1_98_3_s0_0_cry_30                 MUXCY_L     LO            Out     0.025     10.213      -         
p1_98_3_s0_0_cry_30                 Net         -             -       0.000     -           1         
p1_98_3_s0_0_s_31                   XORCY       CI            In      -         10.213      -         
p1_98_3_s0_0_s_31                   XORCY       O             Out     0.287     10.500      -         
p1_98_3_s0_0_s_31                   Net         -             -       0.504     -           2         
p1_98_2_d0_s_31_RNIN4S7             LUT3        I1            In      -         11.004      -         
p1_98_2_d0_s_31_RNIN4S7             LUT3        O             Out     0.113     11.117      -         
p1_98_2[31]                         Net         -             -       0.969     -           65        
p1_103_3_s0_0_s_2_RNIJK9B           LUT4        I1            In      -         12.085      -         
p1_103_3_s0_0_s_2_RNIJK9B           LUT4        O             Out     0.167     12.253      -         
p1_108_3_s0_0_axb_3                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_3                 MUXCY_L     S             In      -         12.253      -         
p1_108_3_s0_0_cry_3                 MUXCY_L     LO            Out     0.305     12.558      -         
p1_108_3_s0_0_cry_3                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_4                 MUXCY_L     CI            In      -         12.558      -         
p1_108_3_s0_0_cry_4                 MUXCY_L     LO            Out     0.025     12.583      -         
p1_108_3_s0_0_cry_4                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_5                 MUXCY_L     CI            In      -         12.583      -         
p1_108_3_s0_0_cry_5                 MUXCY_L     LO            Out     0.025     12.608      -         
p1_108_3_s0_0_cry_5                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_6                 MUXCY_L     CI            In      -         12.608      -         
p1_108_3_s0_0_cry_6                 MUXCY_L     LO            Out     0.025     12.634      -         
p1_108_3_s0_0_cry_6                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_7                 MUXCY_L     CI            In      -         12.634      -         
p1_108_3_s0_0_cry_7                 MUXCY_L     LO            Out     0.025     12.659      -         
p1_108_3_s0_0_cry_7                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_8                 MUXCY_L     CI            In      -         12.659      -         
p1_108_3_s0_0_cry_8                 MUXCY_L     LO            Out     0.025     12.684      -         
p1_108_3_s0_0_cry_8                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_9                 MUXCY_L     CI            In      -         12.684      -         
p1_108_3_s0_0_cry_9                 MUXCY_L     LO            Out     0.025     12.710      -         
p1_108_3_s0_0_cry_9                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_10                MUXCY_L     CI            In      -         12.710      -         
p1_108_3_s0_0_cry_10                MUXCY_L     LO            Out     0.025     12.735      -         
p1_108_3_s0_0_cry_10                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_11                MUXCY_L     CI            In      -         12.735      -         
p1_108_3_s0_0_cry_11                MUXCY_L     LO            Out     0.025     12.760      -         
p1_108_3_s0_0_cry_11                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_12                MUXCY_L     CI            In      -         12.760      -         
p1_108_3_s0_0_cry_12                MUXCY_L     LO            Out     0.025     12.786      -         
p1_108_3_s0_0_cry_12                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_13                MUXCY_L     CI            In      -         12.786      -         
p1_108_3_s0_0_cry_13                MUXCY_L     LO            Out     0.025     12.811      -         
p1_108_3_s0_0_cry_13                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_14                MUXCY_L     CI            In      -         12.811      -         
p1_108_3_s0_0_cry_14                MUXCY_L     LO            Out     0.025     12.836      -         
p1_108_3_s0_0_cry_14                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_15                MUXCY_L     CI            In      -         12.836      -         
p1_108_3_s0_0_cry_15                MUXCY_L     LO            Out     0.025     12.861      -         
p1_108_3_s0_0_cry_15                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_16                MUXCY_L     CI            In      -         12.861      -         
p1_108_3_s0_0_cry_16                MUXCY_L     LO            Out     0.025     12.887      -         
p1_108_3_s0_0_cry_16                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_17                MUXCY_L     CI            In      -         12.887      -         
p1_108_3_s0_0_cry_17                MUXCY_L     LO            Out     0.025     12.912      -         
p1_108_3_s0_0_cry_17                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_18                MUXCY_L     CI            In      -         12.912      -         
p1_108_3_s0_0_cry_18                MUXCY_L     LO            Out     0.025     12.937      -         
p1_108_3_s0_0_cry_18                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_19                MUXCY_L     CI            In      -         12.937      -         
p1_108_3_s0_0_cry_19                MUXCY_L     LO            Out     0.025     12.963      -         
p1_108_3_s0_0_cry_19                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_20                MUXCY_L     CI            In      -         12.963      -         
p1_108_3_s0_0_cry_20                MUXCY_L     LO            Out     0.025     12.988      -         
p1_108_3_s0_0_cry_20                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_21                MUXCY_L     CI            In      -         12.988      -         
p1_108_3_s0_0_cry_21                MUXCY_L     LO            Out     0.025     13.013      -         
p1_108_3_s0_0_cry_21                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_22                MUXCY_L     CI            In      -         13.013      -         
p1_108_3_s0_0_cry_22                MUXCY_L     LO            Out     0.025     13.039      -         
p1_108_3_s0_0_cry_22                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_23                MUXCY_L     CI            In      -         13.039      -         
p1_108_3_s0_0_cry_23                MUXCY_L     LO            Out     0.025     13.064      -         
p1_108_3_s0_0_cry_23                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_24                MUXCY_L     CI            In      -         13.064      -         
p1_108_3_s0_0_cry_24                MUXCY_L     LO            Out     0.025     13.089      -         
p1_108_3_s0_0_cry_24                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_25                MUXCY_L     CI            In      -         13.089      -         
p1_108_3_s0_0_cry_25                MUXCY_L     LO            Out     0.025     13.114      -         
p1_108_3_s0_0_cry_25                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_26                MUXCY_L     CI            In      -         13.114      -         
p1_108_3_s0_0_cry_26                MUXCY_L     LO            Out     0.025     13.140      -         
p1_108_3_s0_0_cry_26                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_27                MUXCY_L     CI            In      -         13.140      -         
p1_108_3_s0_0_cry_27                MUXCY_L     LO            Out     0.025     13.165      -         
p1_108_3_s0_0_cry_27                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_28                MUXCY_L     CI            In      -         13.165      -         
p1_108_3_s0_0_cry_28                MUXCY_L     LO            Out     0.025     13.190      -         
p1_108_3_s0_0_cry_28                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_29                MUXCY_L     CI            In      -         13.190      -         
p1_108_3_s0_0_cry_29                MUXCY_L     LO            Out     0.025     13.216      -         
p1_108_3_s0_0_cry_29                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_30                MUXCY_L     CI            In      -         13.216      -         
p1_108_3_s0_0_cry_30                MUXCY_L     LO            Out     0.025     13.241      -         
p1_108_3_s0_0_cry_30                Net         -             -       0.000     -           1         
p1_108_3_s0_0_s_31                  XORCY       CI            In      -         13.241      -         
p1_108_3_s0_0_s_31                  XORCY       O             Out     0.287     13.528      -         
p1_108_3_s0_0_s_31                  Net         -             -       0.504     -           2         
p1_108_3_s0_0_s_31_RNIFU6B          LUT3        I1            In      -         14.032      -         
p1_108_3_s0_0_s_31_RNIFU6B          LUT3        O             Out     0.094     14.126      -         
p1_108_2[31]                        Net         -             -       0.969     -           65        
p1_113_3_s0_0_s_2_RNIG70E           LUT4        I1            In      -         15.095      -         
p1_113_3_s0_0_s_2_RNIG70E           LUT4        O             Out     0.156     15.251      -         
p1_118_3_s0_0_axb_3                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_3                 MUXCY_L     S             In      -         15.251      -         
p1_118_3_s0_0_cry_3                 MUXCY_L     LO            Out     0.305     15.556      -         
p1_118_3_s0_0_cry_3                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_4                 MUXCY_L     CI            In      -         15.556      -         
p1_118_3_s0_0_cry_4                 MUXCY_L     LO            Out     0.025     15.581      -         
p1_118_3_s0_0_cry_4                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_5                 MUXCY_L     CI            In      -         15.581      -         
p1_118_3_s0_0_cry_5                 MUXCY_L     LO            Out     0.025     15.606      -         
p1_118_3_s0_0_cry_5                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_6                 MUXCY_L     CI            In      -         15.606      -         
p1_118_3_s0_0_cry_6                 MUXCY_L     LO            Out     0.025     15.632      -         
p1_118_3_s0_0_cry_6                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_7                 MUXCY_L     CI            In      -         15.632      -         
p1_118_3_s0_0_cry_7                 MUXCY_L     LO            Out     0.025     15.657      -         
p1_118_3_s0_0_cry_7                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_8                 MUXCY_L     CI            In      -         15.657      -         
p1_118_3_s0_0_cry_8                 MUXCY_L     LO            Out     0.025     15.682      -         
p1_118_3_s0_0_cry_8                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_9                 MUXCY_L     CI            In      -         15.682      -         
p1_118_3_s0_0_cry_9                 MUXCY_L     LO            Out     0.025     15.708      -         
p1_118_3_s0_0_cry_9                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_10                MUXCY_L     CI            In      -         15.708      -         
p1_118_3_s0_0_cry_10                MUXCY_L     LO            Out     0.025     15.733      -         
p1_118_3_s0_0_cry_10                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_11                MUXCY_L     CI            In      -         15.733      -         
p1_118_3_s0_0_cry_11                MUXCY_L     LO            Out     0.025     15.758      -         
p1_118_3_s0_0_cry_11                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_12                MUXCY_L     CI            In      -         15.758      -         
p1_118_3_s0_0_cry_12                MUXCY_L     LO            Out     0.025     15.784      -         
p1_118_3_s0_0_cry_12                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_13                MUXCY_L     CI            In      -         15.784      -         
p1_118_3_s0_0_cry_13                MUXCY_L     LO            Out     0.025     15.809      -         
p1_118_3_s0_0_cry_13                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_14                MUXCY_L     CI            In      -         15.809      -         
p1_118_3_s0_0_cry_14                MUXCY_L     LO            Out     0.025     15.834      -         
p1_118_3_s0_0_cry_14                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_15                MUXCY_L     CI            In      -         15.834      -         
p1_118_3_s0_0_cry_15                MUXCY_L     LO            Out     0.025     15.859      -         
p1_118_3_s0_0_cry_15                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_16                MUXCY_L     CI            In      -         15.859      -         
p1_118_3_s0_0_cry_16                MUXCY_L     LO            Out     0.025     15.885      -         
p1_118_3_s0_0_cry_16                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_17                MUXCY_L     CI            In      -         15.885      -         
p1_118_3_s0_0_cry_17                MUXCY_L     LO            Out     0.025     15.910      -         
p1_118_3_s0_0_cry_17                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_18                MUXCY_L     CI            In      -         15.910      -         
p1_118_3_s0_0_cry_18                MUXCY_L     LO            Out     0.025     15.935      -         
p1_118_3_s0_0_cry_18                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_19                MUXCY_L     CI            In      -         15.935      -         
p1_118_3_s0_0_cry_19                MUXCY_L     LO            Out     0.025     15.961      -         
p1_118_3_s0_0_cry_19                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_20                MUXCY_L     CI            In      -         15.961      -         
p1_118_3_s0_0_cry_20                MUXCY_L     LO            Out     0.025     15.986      -         
p1_118_3_s0_0_cry_20                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_21                MUXCY_L     CI            In      -         15.986      -         
p1_118_3_s0_0_cry_21                MUXCY_L     LO            Out     0.025     16.011      -         
p1_118_3_s0_0_cry_21                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_22                MUXCY_L     CI            In      -         16.011      -         
p1_118_3_s0_0_cry_22                MUXCY_L     LO            Out     0.025     16.037      -         
p1_118_3_s0_0_cry_22                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_23                MUXCY_L     CI            In      -         16.037      -         
p1_118_3_s0_0_cry_23                MUXCY_L     LO            Out     0.025     16.062      -         
p1_118_3_s0_0_cry_23                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_24                MUXCY_L     CI            In      -         16.062      -         
p1_118_3_s0_0_cry_24                MUXCY_L     LO            Out     0.025     16.087      -         
p1_118_3_s0_0_cry_24                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_25                MUXCY_L     CI            In      -         16.087      -         
p1_118_3_s0_0_cry_25                MUXCY_L     LO            Out     0.025     16.112      -         
p1_118_3_s0_0_cry_25                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_26                MUXCY_L     CI            In      -         16.112      -         
p1_118_3_s0_0_cry_26                MUXCY_L     LO            Out     0.025     16.138      -         
p1_118_3_s0_0_cry_26                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_27                MUXCY_L     CI            In      -         16.138      -         
p1_118_3_s0_0_cry_27                MUXCY_L     LO            Out     0.025     16.163      -         
p1_118_3_s0_0_cry_27                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_28                MUXCY_L     CI            In      -         16.163      -         
p1_118_3_s0_0_cry_28                MUXCY_L     LO            Out     0.025     16.188      -         
p1_118_3_s0_0_cry_28                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_29                MUXCY_L     CI            In      -         16.188      -         
p1_118_3_s0_0_cry_29                MUXCY_L     LO            Out     0.025     16.214      -         
p1_118_3_s0_0_cry_29                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_30                MUXCY_L     CI            In      -         16.214      -         
p1_118_3_s0_0_cry_30                MUXCY_L     LO            Out     0.025     16.239      -         
p1_118_3_s0_0_cry_30                Net         -             -       0.000     -           1         
p1_118_3_s0_0_s_31                  XORCY       CI            In      -         16.239      -         
p1_118_3_s0_0_s_31                  XORCY       O             Out     0.287     16.526      -         
p1_118_3_s0_0_s_31                  Net         -             -       0.504     -           2         
p1_118_3_s0_0_s_31_RNIVSVD          LUT3        I1            In      -         17.030      -         
p1_118_3_s0_0_s_31_RNIVSVD          LUT3        O             Out     0.094     17.124      -         
p1_118_2[31]                        Net         -             -       0.969     -           65        
p1_123_2_d0_s_2_RNI5V4G             LUT4        I1            In      -         18.093      -         
p1_123_2_d0_s_2_RNI5V4G             LUT4        O             Out     0.150     18.243      -         
p1_128_3_s0_0_axb_3                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_3                 MUXCY_L     S             In      -         18.243      -         
p1_128_3_s0_0_cry_3                 MUXCY_L     LO            Out     0.305     18.548      -         
p1_128_3_s0_0_cry_3                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_4                 MUXCY_L     CI            In      -         18.548      -         
p1_128_3_s0_0_cry_4                 MUXCY_L     LO            Out     0.025     18.573      -         
p1_128_3_s0_0_cry_4                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_5                 MUXCY_L     CI            In      -         18.573      -         
p1_128_3_s0_0_cry_5                 MUXCY_L     LO            Out     0.025     18.599      -         
p1_128_3_s0_0_cry_5                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_6                 MUXCY_L     CI            In      -         18.599      -         
p1_128_3_s0_0_cry_6                 MUXCY_L     LO            Out     0.025     18.624      -         
p1_128_3_s0_0_cry_6                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_7                 MUXCY_L     CI            In      -         18.624      -         
p1_128_3_s0_0_cry_7                 MUXCY_L     LO            Out     0.025     18.649      -         
p1_128_3_s0_0_cry_7                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_8                 MUXCY_L     CI            In      -         18.649      -         
p1_128_3_s0_0_cry_8                 MUXCY_L     LO            Out     0.025     18.675      -         
p1_128_3_s0_0_cry_8                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_9                 MUXCY_L     CI            In      -         18.675      -         
p1_128_3_s0_0_cry_9                 MUXCY_L     LO            Out     0.025     18.700      -         
p1_128_3_s0_0_cry_9                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_10                MUXCY_L     CI            In      -         18.700      -         
p1_128_3_s0_0_cry_10                MUXCY_L     LO            Out     0.025     18.725      -         
p1_128_3_s0_0_cry_10                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_11                MUXCY_L     CI            In      -         18.725      -         
p1_128_3_s0_0_cry_11                MUXCY_L     LO            Out     0.025     18.750      -         
p1_128_3_s0_0_cry_11                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_12                MUXCY_L     CI            In      -         18.750      -         
p1_128_3_s0_0_cry_12                MUXCY_L     LO            Out     0.025     18.776      -         
p1_128_3_s0_0_cry_12                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_13                MUXCY_L     CI            In      -         18.776      -         
p1_128_3_s0_0_cry_13                MUXCY_L     LO            Out     0.025     18.801      -         
p1_128_3_s0_0_cry_13                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_14                MUXCY_L     CI            In      -         18.801      -         
p1_128_3_s0_0_cry_14                MUXCY_L     LO            Out     0.025     18.826      -         
p1_128_3_s0_0_cry_14                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_15                MUXCY_L     CI            In      -         18.826      -         
p1_128_3_s0_0_cry_15                MUXCY_L     LO            Out     0.025     18.852      -         
p1_128_3_s0_0_cry_15                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_16                MUXCY_L     CI            In      -         18.852      -         
p1_128_3_s0_0_cry_16                MUXCY_L     LO            Out     0.025     18.877      -         
p1_128_3_s0_0_cry_16                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_17                MUXCY_L     CI            In      -         18.877      -         
p1_128_3_s0_0_cry_17                MUXCY_L     LO            Out     0.025     18.902      -         
p1_128_3_s0_0_cry_17                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_18                MUXCY_L     CI            In      -         18.902      -         
p1_128_3_s0_0_cry_18                MUXCY_L     LO            Out     0.025     18.928      -         
p1_128_3_s0_0_cry_18                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_19                MUXCY_L     CI            In      -         18.928      -         
p1_128_3_s0_0_cry_19                MUXCY_L     LO            Out     0.025     18.953      -         
p1_128_3_s0_0_cry_19                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_20                MUXCY_L     CI            In      -         18.953      -         
p1_128_3_s0_0_cry_20                MUXCY_L     LO            Out     0.025     18.978      -         
p1_128_3_s0_0_cry_20                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_21                MUXCY_L     CI            In      -         18.978      -         
p1_128_3_s0_0_cry_21                MUXCY_L     LO            Out     0.025     19.003      -         
p1_128_3_s0_0_cry_21                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_22                MUXCY_L     CI            In      -         19.003      -         
p1_128_3_s0_0_cry_22                MUXCY_L     LO            Out     0.025     19.029      -         
p1_128_3_s0_0_cry_22                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_23                MUXCY_L     CI            In      -         19.029      -         
p1_128_3_s0_0_cry_23                MUXCY_L     LO            Out     0.025     19.054      -         
p1_128_3_s0_0_cry_23                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_24                MUXCY_L     CI            In      -         19.054      -         
p1_128_3_s0_0_cry_24                MUXCY_L     LO            Out     0.025     19.079      -         
p1_128_3_s0_0_cry_24                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_25                MUXCY_L     CI            In      -         19.079      -         
p1_128_3_s0_0_cry_25                MUXCY_L     LO            Out     0.025     19.105      -         
p1_128_3_s0_0_cry_25                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_26                MUXCY_L     CI            In      -         19.105      -         
p1_128_3_s0_0_cry_26                MUXCY_L     LO            Out     0.025     19.130      -         
p1_128_3_s0_0_cry_26                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_27                MUXCY_L     CI            In      -         19.130      -         
p1_128_3_s0_0_cry_27                MUXCY_L     LO            Out     0.025     19.155      -         
p1_128_3_s0_0_cry_27                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_28                MUXCY_L     CI            In      -         19.155      -         
p1_128_3_s0_0_cry_28                MUXCY_L     LO            Out     0.025     19.181      -         
p1_128_3_s0_0_cry_28                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_29                MUXCY_L     CI            In      -         19.181      -         
p1_128_3_s0_0_cry_29                MUXCY_L     LO            Out     0.025     19.206      -         
p1_128_3_s0_0_cry_29                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_30                MUXCY_L     CI            In      -         19.206      -         
p1_128_3_s0_0_cry_30                MUXCY_L     LO            Out     0.025     19.231      -         
p1_128_3_s0_0_cry_30                Net         -             -       0.000     -           1         
p1_128_3_s0_0_s_31                  XORCY       CI            In      -         19.231      -         
p1_128_3_s0_0_s_31                  XORCY       O             Out     0.287     19.518      -         
p1_128_3_s0_0_s_31                  Net         -             -       0.504     -           2         
p1_128_2_d0_s_31_RNI707G            LUT3        I1            In      -         20.022      -         
p1_128_2_d0_s_31_RNI707G            LUT3        O             Out     0.094     20.116      -         
p1_128_2[31]                        Net         -             -       0.969     -           65        
p1_133_2_d0_s_2_RNIIRNJ             LUT4        I1            In      -         21.085      -         
p1_133_2_d0_s_2_RNIIRNJ             LUT4        O             Out     0.147     21.232      -         
p1_138_3_s0_0_axb_3                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_3                 MUXCY_L     S             In      -         21.232      -         
p1_138_3_s0_0_cry_3                 MUXCY_L     LO            Out     0.305     21.538      -         
p1_138_3_s0_0_cry_3                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_4                 MUXCY_L     CI            In      -         21.538      -         
p1_138_3_s0_0_cry_4                 MUXCY_L     LO            Out     0.025     21.563      -         
p1_138_3_s0_0_cry_4                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_5                 MUXCY_L     CI            In      -         21.563      -         
p1_138_3_s0_0_cry_5                 MUXCY_L     LO            Out     0.025     21.588      -         
p1_138_3_s0_0_cry_5                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_6                 MUXCY_L     CI            In      -         21.588      -         
p1_138_3_s0_0_cry_6                 MUXCY_L     LO            Out     0.025     21.613      -         
p1_138_3_s0_0_cry_6                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_7                 MUXCY_L     CI            In      -         21.613      -         
p1_138_3_s0_0_cry_7                 MUXCY_L     LO            Out     0.025     21.639      -         
p1_138_3_s0_0_cry_7                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_8                 MUXCY_L     CI            In      -         21.639      -         
p1_138_3_s0_0_cry_8                 MUXCY_L     LO            Out     0.025     21.664      -         
p1_138_3_s0_0_cry_8                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_9                 MUXCY_L     CI            In      -         21.664      -         
p1_138_3_s0_0_cry_9                 MUXCY_L     LO            Out     0.025     21.689      -         
p1_138_3_s0_0_cry_9                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_10                MUXCY_L     CI            In      -         21.689      -         
p1_138_3_s0_0_cry_10                MUXCY_L     LO            Out     0.025     21.715      -         
p1_138_3_s0_0_cry_10                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_11                MUXCY_L     CI            In      -         21.715      -         
p1_138_3_s0_0_cry_11                MUXCY_L     LO            Out     0.025     21.740      -         
p1_138_3_s0_0_cry_11                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_12                MUXCY_L     CI            In      -         21.740      -         
p1_138_3_s0_0_cry_12                MUXCY_L     LO            Out     0.025     21.765      -         
p1_138_3_s0_0_cry_12                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_13                MUXCY_L     CI            In      -         21.765      -         
p1_138_3_s0_0_cry_13                MUXCY_L     LO            Out     0.025     21.791      -         
p1_138_3_s0_0_cry_13                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_14                MUXCY_L     CI            In      -         21.791      -         
p1_138_3_s0_0_cry_14                MUXCY_L     LO            Out     0.025     21.816      -         
p1_138_3_s0_0_cry_14                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_15                MUXCY_L     CI            In      -         21.816      -         
p1_138_3_s0_0_cry_15                MUXCY_L     LO            Out     0.025     21.841      -         
p1_138_3_s0_0_cry_15                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_16                MUXCY_L     CI            In      -         21.841      -         
p1_138_3_s0_0_cry_16                MUXCY_L     LO            Out     0.025     21.866      -         
p1_138_3_s0_0_cry_16                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_17                MUXCY_L     CI            In      -         21.866      -         
p1_138_3_s0_0_cry_17                MUXCY_L     LO            Out     0.025     21.892      -         
p1_138_3_s0_0_cry_17                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_18                MUXCY_L     CI            In      -         21.892      -         
p1_138_3_s0_0_cry_18                MUXCY_L     LO            Out     0.025     21.917      -         
p1_138_3_s0_0_cry_18                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_19                MUXCY_L     CI            In      -         21.917      -         
p1_138_3_s0_0_cry_19                MUXCY_L     LO            Out     0.025     21.942      -         
p1_138_3_s0_0_cry_19                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_20                MUXCY_L     CI            In      -         21.942      -         
p1_138_3_s0_0_cry_20                MUXCY_L     LO            Out     0.025     21.968      -         
p1_138_3_s0_0_cry_20                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_21                MUXCY_L     CI            In      -         21.968      -         
p1_138_3_s0_0_cry_21                MUXCY_L     LO            Out     0.025     21.993      -         
p1_138_3_s0_0_cry_21                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_22                MUXCY_L     CI            In      -         21.993      -         
p1_138_3_s0_0_cry_22                MUXCY_L     LO            Out     0.025     22.018      -         
p1_138_3_s0_0_cry_22                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_23                MUXCY_L     CI            In      -         22.018      -         
p1_138_3_s0_0_cry_23                MUXCY_L     LO            Out     0.025     22.044      -         
p1_138_3_s0_0_cry_23                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_24                MUXCY_L     CI            In      -         22.044      -         
p1_138_3_s0_0_cry_24                MUXCY_L     LO            Out     0.025     22.069      -         
p1_138_3_s0_0_cry_24                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_25                MUXCY_L     CI            In      -         22.069      -         
p1_138_3_s0_0_cry_25                MUXCY_L     LO            Out     0.025     22.094      -         
p1_138_3_s0_0_cry_25                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_26                MUXCY_L     CI            In      -         22.094      -         
p1_138_3_s0_0_cry_26                MUXCY_L     LO            Out     0.025     22.119      -         
p1_138_3_s0_0_cry_26                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_27                MUXCY_L     CI            In      -         22.119      -         
p1_138_3_s0_0_cry_27                MUXCY_L     LO            Out     0.025     22.145      -         
p1_138_3_s0_0_cry_27                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_28                MUXCY_L     CI            In      -         22.145      -         
p1_138_3_s0_0_cry_28                MUXCY_L     LO            Out     0.025     22.170      -         
p1_138_3_s0_0_cry_28                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_29                MUXCY_L     CI            In      -         22.170      -         
p1_138_3_s0_0_cry_29                MUXCY_L     LO            Out     0.025     22.195      -         
p1_138_3_s0_0_cry_29                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_30                MUXCY_L     CI            In      -         22.195      -         
p1_138_3_s0_0_cry_30                MUXCY_L     LO            Out     0.025     22.221      -         
p1_138_3_s0_0_cry_30                Net         -             -       0.000     -           1         
p1_138_3_s0_0_s_31                  XORCY       CI            In      -         22.221      -         
p1_138_3_s0_0_s_31                  XORCY       O             Out     0.287     22.508      -         
p1_138_3_s0_0_s_31                  Net         -             -       0.504     -           2         
p1_138_3_s0_0_s_31_RNI78SL          LUT3        I1            In      -         23.012      -         
p1_138_3_s0_0_s_31_RNI78SL          LUT3        O             Out     0.094     23.106      -         
p1_138_2[31]                        Net         -             -       0.969     -           65        
p1_143_3_s0_0_s_2_RNINSOO           LUT4        I1            In      -         24.074      -         
p1_143_3_s0_0_s_2_RNINSOO           LUT4        O             Out     0.146     24.220      -         
p1_148_3_s0_0_axb_3                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_3                 MUXCY_L     S             In      -         24.220      -         
p1_148_3_s0_0_cry_3                 MUXCY_L     LO            Out     0.305     24.526      -         
p1_148_3_s0_0_cry_3                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_4                 MUXCY_L     CI            In      -         24.526      -         
p1_148_3_s0_0_cry_4                 MUXCY_L     LO            Out     0.025     24.551      -         
p1_148_3_s0_0_cry_4                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_5                 MUXCY_L     CI            In      -         24.551      -         
p1_148_3_s0_0_cry_5                 MUXCY_L     LO            Out     0.025     24.576      -         
p1_148_3_s0_0_cry_5                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_6                 MUXCY_L     CI            In      -         24.576      -         
p1_148_3_s0_0_cry_6                 MUXCY_L     LO            Out     0.025     24.601      -         
p1_148_3_s0_0_cry_6                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_7                 MUXCY_L     CI            In      -         24.601      -         
p1_148_3_s0_0_cry_7                 MUXCY_L     LO            Out     0.025     24.627      -         
p1_148_3_s0_0_cry_7                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_8                 MUXCY_L     CI            In      -         24.627      -         
p1_148_3_s0_0_cry_8                 MUXCY_L     LO            Out     0.025     24.652      -         
p1_148_3_s0_0_cry_8                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_9                 MUXCY_L     CI            In      -         24.652      -         
p1_148_3_s0_0_cry_9                 MUXCY_L     LO            Out     0.025     24.677      -         
p1_148_3_s0_0_cry_9                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_10                MUXCY_L     CI            In      -         24.677      -         
p1_148_3_s0_0_cry_10                MUXCY_L     LO            Out     0.025     24.703      -         
p1_148_3_s0_0_cry_10                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_11                MUXCY_L     CI            In      -         24.703      -         
p1_148_3_s0_0_cry_11                MUXCY_L     LO            Out     0.025     24.728      -         
p1_148_3_s0_0_cry_11                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_12                MUXCY_L     CI            In      -         24.728      -         
p1_148_3_s0_0_cry_12                MUXCY_L     LO            Out     0.025     24.753      -         
p1_148_3_s0_0_cry_12                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_13                MUXCY_L     CI            In      -         24.753      -         
p1_148_3_s0_0_cry_13                MUXCY_L     LO            Out     0.025     24.779      -         
p1_148_3_s0_0_cry_13                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_14                MUXCY_L     CI            In      -         24.779      -         
p1_148_3_s0_0_cry_14                MUXCY_L     LO            Out     0.025     24.804      -         
p1_148_3_s0_0_cry_14                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_15                MUXCY_L     CI            In      -         24.804      -         
p1_148_3_s0_0_cry_15                MUXCY_L     LO            Out     0.025     24.829      -         
p1_148_3_s0_0_cry_15                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_16                MUXCY_L     CI            In      -         24.829      -         
p1_148_3_s0_0_cry_16                MUXCY_L     LO            Out     0.025     24.854      -         
p1_148_3_s0_0_cry_16                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_17                MUXCY_L     CI            In      -         24.854      -         
p1_148_3_s0_0_cry_17                MUXCY_L     LO            Out     0.025     24.880      -         
p1_148_3_s0_0_cry_17                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_18                MUXCY_L     CI            In      -         24.880      -         
p1_148_3_s0_0_cry_18                MUXCY_L     LO            Out     0.025     24.905      -         
p1_148_3_s0_0_cry_18                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_19                MUXCY_L     CI            In      -         24.905      -         
p1_148_3_s0_0_cry_19                MUXCY_L     LO            Out     0.025     24.930      -         
p1_148_3_s0_0_cry_19                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_20                MUXCY_L     CI            In      -         24.930      -         
p1_148_3_s0_0_cry_20                MUXCY_L     LO            Out     0.025     24.956      -         
p1_148_3_s0_0_cry_20                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_21                MUXCY_L     CI            In      -         24.956      -         
p1_148_3_s0_0_cry_21                MUXCY_L     LO            Out     0.025     24.981      -         
p1_148_3_s0_0_cry_21                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_22                MUXCY_L     CI            In      -         24.981      -         
p1_148_3_s0_0_cry_22                MUXCY_L     LO            Out     0.025     25.006      -         
p1_148_3_s0_0_cry_22                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_23                MUXCY_L     CI            In      -         25.006      -         
p1_148_3_s0_0_cry_23                MUXCY_L     LO            Out     0.025     25.032      -         
p1_148_3_s0_0_cry_23                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_24                MUXCY_L     CI            In      -         25.032      -         
p1_148_3_s0_0_cry_24                MUXCY_L     LO            Out     0.025     25.057      -         
p1_148_3_s0_0_cry_24                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_25                MUXCY_L     CI            In      -         25.057      -         
p1_148_3_s0_0_cry_25                MUXCY_L     LO            Out     0.025     25.082      -         
p1_148_3_s0_0_cry_25                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_26                MUXCY_L     CI            In      -         25.082      -         
p1_148_3_s0_0_cry_26                MUXCY_L     LO            Out     0.025     25.107      -         
p1_148_3_s0_0_cry_26                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_27                MUXCY_L     CI            In      -         25.107      -         
p1_148_3_s0_0_cry_27                MUXCY_L     LO            Out     0.025     25.133      -         
p1_148_3_s0_0_cry_27                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_28                MUXCY_L     CI            In      -         25.133      -         
p1_148_3_s0_0_cry_28                MUXCY_L     LO            Out     0.025     25.158      -         
p1_148_3_s0_0_cry_28                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_29                MUXCY_L     CI            In      -         25.158      -         
p1_148_3_s0_0_cry_29                MUXCY_L     LO            Out     0.025     25.183      -         
p1_148_3_s0_0_cry_29                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_30                MUXCY_L     CI            In      -         25.183      -         
p1_148_3_s0_0_cry_30                MUXCY_L     LO            Out     0.025     25.209      -         
p1_148_3_s0_0_cry_30                Net         -             -       0.000     -           1         
p1_148_3_s0_0_s_31                  XORCY       CI            In      -         25.209      -         
p1_148_3_s0_0_s_31                  XORCY       O             Out     0.287     25.496      -         
p1_148_3_s0_0_s_31                  Net         -             -       0.504     -           2         
p1_148_2_d0_s_31_RNIVKVQ            LUT3        I1            In      -         26.000      -         
p1_148_2_d0_s_31_RNIVKVQ            LUT3        O             Out     0.094     26.094      -         
p1_148_2[31]                        Net         -             -       0.969     -           65        
p1_158_2_d0_axb_3                   LUT4        I1            In      -         27.062      -         
p1_158_2_d0_axb_3                   LUT4        O             Out     0.145     27.208      -         
p1_158_2_d0_axb_3                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_3                   MUXCY_L     S             In      -         27.208      -         
p1_158_2_d0_cry_3                   MUXCY_L     LO            Out     0.305     27.513      -         
p1_158_2_d0_cry_3                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_4                   MUXCY_L     CI            In      -         27.513      -         
p1_158_2_d0_cry_4                   MUXCY_L     LO            Out     0.025     27.538      -         
p1_158_2_d0_cry_4                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_5                   MUXCY_L     CI            In      -         27.538      -         
p1_158_2_d0_cry_5                   MUXCY_L     LO            Out     0.025     27.563      -         
p1_158_2_d0_cry_5                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_6                   MUXCY_L     CI            In      -         27.563      -         
p1_158_2_d0_cry_6                   MUXCY_L     LO            Out     0.025     27.589      -         
p1_158_2_d0_cry_6                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_7                   MUXCY_L     CI            In      -         27.589      -         
p1_158_2_d0_cry_7                   MUXCY_L     LO            Out     0.025     27.614      -         
p1_158_2_d0_cry_7                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_8                   MUXCY_L     CI            In      -         27.614      -         
p1_158_2_d0_cry_8                   MUXCY_L     LO            Out     0.025     27.639      -         
p1_158_2_d0_cry_8                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_9                   MUXCY_L     CI            In      -         27.639      -         
p1_158_2_d0_cry_9                   MUXCY_L     LO            Out     0.025     27.665      -         
p1_158_2_d0_cry_9                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_10                  MUXCY_L     CI            In      -         27.665      -         
p1_158_2_d0_cry_10                  MUXCY_L     LO            Out     0.025     27.690      -         
p1_158_2_d0_cry_10                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_11                  MUXCY_L     CI            In      -         27.690      -         
p1_158_2_d0_cry_11                  MUXCY_L     LO            Out     0.025     27.715      -         
p1_158_2_d0_cry_11                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_12                  MUXCY_L     CI            In      -         27.715      -         
p1_158_2_d0_cry_12                  MUXCY_L     LO            Out     0.025     27.741      -         
p1_158_2_d0_cry_12                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_13                  MUXCY_L     CI            In      -         27.741      -         
p1_158_2_d0_cry_13                  MUXCY_L     LO            Out     0.025     27.766      -         
p1_158_2_d0_cry_13                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_14                  MUXCY_L     CI            In      -         27.766      -         
p1_158_2_d0_cry_14                  MUXCY_L     LO            Out     0.025     27.791      -         
p1_158_2_d0_cry_14                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_15                  MUXCY_L     CI            In      -         27.791      -         
p1_158_2_d0_cry_15                  MUXCY_L     LO            Out     0.025     27.816      -         
p1_158_2_d0_cry_15                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_16                  MUXCY_L     CI            In      -         27.816      -         
p1_158_2_d0_cry_16                  MUXCY_L     LO            Out     0.025     27.842      -         
p1_158_2_d0_cry_16                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_17                  MUXCY_L     CI            In      -         27.842      -         
p1_158_2_d0_cry_17                  MUXCY_L     LO            Out     0.025     27.867      -         
p1_158_2_d0_cry_17                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_18                  MUXCY_L     CI            In      -         27.867      -         
p1_158_2_d0_cry_18                  MUXCY_L     LO            Out     0.025     27.892      -         
p1_158_2_d0_cry_18                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_19                  MUXCY_L     CI            In      -         27.892      -         
p1_158_2_d0_cry_19                  MUXCY_L     LO            Out     0.025     27.918      -         
p1_158_2_d0_cry_19                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_20                  MUXCY_L     CI            In      -         27.918      -         
p1_158_2_d0_cry_20                  MUXCY_L     LO            Out     0.025     27.943      -         
p1_158_2_d0_cry_20                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_21                  MUXCY_L     CI            In      -         27.943      -         
p1_158_2_d0_cry_21                  MUXCY_L     LO            Out     0.025     27.968      -         
p1_158_2_d0_cry_21                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_22                  MUXCY_L     CI            In      -         27.968      -         
p1_158_2_d0_cry_22                  MUXCY_L     LO            Out     0.025     27.994      -         
p1_158_2_d0_cry_22                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_23                  MUXCY_L     CI            In      -         27.994      -         
p1_158_2_d0_cry_23                  MUXCY_L     LO            Out     0.025     28.019      -         
p1_158_2_d0_cry_23                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_24                  MUXCY_L     CI            In      -         28.019      -         
p1_158_2_d0_cry_24                  MUXCY_L     LO            Out     0.025     28.044      -         
p1_158_2_d0_cry_24                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_25                  MUXCY_L     CI            In      -         28.044      -         
p1_158_2_d0_cry_25                  MUXCY_L     LO            Out     0.025     28.069      -         
p1_158_2_d0_cry_25                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_26                  MUXCY_L     CI            In      -         28.069      -         
p1_158_2_d0_cry_26                  MUXCY_L     LO            Out     0.025     28.095      -         
p1_158_2_d0_cry_26                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_27                  MUXCY_L     CI            In      -         28.095      -         
p1_158_2_d0_cry_27                  MUXCY_L     LO            Out     0.025     28.120      -         
p1_158_2_d0_cry_27                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_28                  MUXCY_L     CI            In      -         28.120      -         
p1_158_2_d0_cry_28                  MUXCY_L     LO            Out     0.025     28.145      -         
p1_158_2_d0_cry_28                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_29                  MUXCY_L     CI            In      -         28.145      -         
p1_158_2_d0_cry_29                  MUXCY_L     LO            Out     0.025     28.171      -         
p1_158_2_d0_cry_29                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_30                  MUXCY_L     CI            In      -         28.171      -         
p1_158_2_d0_cry_30                  MUXCY_L     LO            Out     0.025     28.196      -         
p1_158_2_d0_cry_30                  Net         -             -       0.000     -           1         
p1_158_2_d0_s_31                    XORCY       CI            In      -         28.196      -         
p1_158_2_d0_s_31                    XORCY       O             Out     0.287     28.483      -         
p1_158_3_s0[31]                     Net         -             -       0.552     -           3         
main\.between_cry_0_RNO_0           LUT4        I2            In      -         29.035      -         
main\.between_cry_0_RNO_0           LUT4        O             Out     0.094     29.129      -         
main\.between_axb_0                 Net         -             -       0.000     -           1         
main\.between_cry_0                 MUXCY_L     S             In      -         29.129      -         
main\.between_cry_0                 MUXCY_L     LO            Out     0.305     29.434      -         
main\.between_cry_0                 Net         -             -       0.000     -           2         
main\.between_cry_1                 MUXCY_L     CI            In      -         29.434      -         
main\.between_cry_1                 MUXCY_L     LO            Out     0.025     29.459      -         
main\.between_cry_1                 Net         -             -       0.000     -           2         
main\.between_cry_2                 MUXCY_L     CI            In      -         29.459      -         
main\.between_cry_2                 MUXCY_L     LO            Out     0.025     29.485      -         
main\.between_cry_2                 Net         -             -       0.000     -           2         
main\.between_cry_3                 MUXCY_L     CI            In      -         29.485      -         
main\.between_cry_3                 MUXCY_L     LO            Out     0.025     29.510      -         
main\.between_cry_3                 Net         -             -       0.000     -           2         
main\.between_cry_4                 MUXCY_L     CI            In      -         29.510      -         
main\.between_cry_4                 MUXCY_L     LO            Out     0.025     29.535      -         
main\.between_cry_4                 Net         -             -       0.000     -           2         
main\.between_cry_5                 MUXCY_L     CI            In      -         29.535      -         
main\.between_cry_5                 MUXCY_L     LO            Out     0.025     29.561      -         
main\.between_cry_5                 Net         -             -       0.000     -           2         
main\.between_cry_6                 MUXCY_L     CI            In      -         29.561      -         
main\.between_cry_6                 MUXCY_L     LO            Out     0.025     29.586      -         
main\.between_cry_6                 Net         -             -       0.000     -           2         
main\.between_cry_7                 MUXCY_L     CI            In      -         29.586      -         
main\.between_cry_7                 MUXCY_L     LO            Out     0.025     29.611      -         
main\.between_cry_7                 Net         -             -       0.000     -           2         
main\.between_cry_8                 MUXCY_L     CI            In      -         29.611      -         
main\.between_cry_8                 MUXCY_L     LO            Out     0.025     29.637      -         
main\.between_cry_8                 Net         -             -       0.000     -           2         
main\.between_cry_9                 MUXCY_L     CI            In      -         29.637      -         
main\.between_cry_9                 MUXCY_L     LO            Out     0.025     29.662      -         
main\.between_cry_9                 Net         -             -       0.000     -           2         
main\.between_cry_10                MUXCY_L     CI            In      -         29.662      -         
main\.between_cry_10                MUXCY_L     LO            Out     0.025     29.687      -         
main\.between_cry_10                Net         -             -       0.000     -           2         
main\.between_cry_11                MUXCY_L     CI            In      -         29.687      -         
main\.between_cry_11                MUXCY_L     LO            Out     0.025     29.712      -         
main\.between_cry_11                Net         -             -       0.000     -           2         
main\.between_cry_12                MUXCY_L     CI            In      -         29.712      -         
main\.between_cry_12                MUXCY_L     LO            Out     0.025     29.738      -         
main\.between_cry_12                Net         -             -       0.000     -           2         
main\.between_cry_13                MUXCY_L     CI            In      -         29.738      -         
main\.between_cry_13                MUXCY_L     LO            Out     0.025     29.763      -         
main\.between_cry_13                Net         -             -       0.000     -           2         
main\.between_s_14                  XORCY       CI            In      -         29.763      -         
main\.between_s_14                  XORCY       O             Out     0.287     30.050      -         
main\.between[14]                   Net         -             -       1.196     -           8         
main\.un5_between_4[47:0]           DSP48E      A[14]         In      -         31.246      -         
main\.un5_between_4[47:0]           DSP48E      PCOUT[14]     Out     3.646     34.892      -         
main\.un5_between_0[14]             Net         -             -       0.000     -           1         
main\.un5_between_5[47:0]           DSP48E      PCIN[14]      In      -         34.892      -         
main\.un5_between_5[47:0]           DSP48E      PCOUT[14]     Out     1.816     36.708      -         
main\.un5_between_5_0[14]           Net         -             -       0.000     -           1         
main\.un5_between_6[47:0]           DSP48E      PCIN[14]      In      -         36.708      -         
main\.un5_between_6[47:0]           DSP48E      P[14]         Out     1.816     38.524      -         
main\.un5_between[31]               Net         -             -       1.600     -           4         
main\.max_1_27[47:0]                DSP48E      B[14]         In      -         40.124      -         
main\.max_1_27[47:0]                DSP48E      P[14]         Out     3.646     43.769      -         
main\.max_1[31]                     Net         -             -       1.124     -           5         
internal_thres_ret_77               FD          D             In      -         44.893      -         
======================================================================================================
Total path delay (propagation time + setup) of 41.632 is 25.748(61.8%) logic and 15.884(38.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
    Requested Period:                        34.538
    - Setup time:                            0.004
    + Clock delay at ending point:           3.265
    = Required time:                         37.799

    - Propagation time:                      41.628
    - Clock delay at starting point:         3.265
    = Slack (critical) :                     -7.094

    Number of logic level(s):                271
    Starting point:                          wb_ret_64_fast / Q
    Ending point:                            internal_thres_ret_77 / D
    The start point is clocked by            otsu|clk [rising] on pin C
    The end   point is clocked by            otsu|clk [rising] on pin C

Instance / Net                                  Pin           Pin               Arrival     No. of    
Name                                Type        Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
wb_ret_64_fast                      FD          Q             Out     0.450     3.715       -         
wb_ret_64_fast                      Net         -             -       0.600     -           2         
hist_var_0_ret_ret_fast_RNIO9S3     LUT5        I3            In      -         4.315       -         
hist_var_0_ret_ret_fast_RNIO9S3     LUT5        O             Out     0.540     4.855       -         
p1_83_3_s0_0_axb_0                  Net         -             -       0.000     -           3         
p1_83_3_s0_0_cry_0                  MUXCY_L     S             In      -         4.855       -         
p1_83_3_s0_0_cry_0                  MUXCY_L     LO            Out     0.305     5.160       -         
p1_83_3_s0_0_cry_0                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_1                  MUXCY_L     CI            In      -         5.160       -         
p1_83_3_s0_0_cry_1                  MUXCY_L     LO            Out     0.025     5.186       -         
p1_83_3_s0_0_cry_1                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_2                  MUXCY_L     CI            In      -         5.186       -         
p1_83_3_s0_0_cry_2                  MUXCY_L     LO            Out     0.025     5.211       -         
p1_83_3_s0_0_cry_2                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_3                  MUXCY_L     CI            In      -         5.211       -         
p1_83_3_s0_0_cry_3                  MUXCY_L     LO            Out     0.025     5.236       -         
p1_83_3_s0_0_cry_3                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_4                  MUXCY_L     CI            In      -         5.236       -         
p1_83_3_s0_0_cry_4                  MUXCY_L     LO            Out     0.025     5.261       -         
p1_83_3_s0_0_cry_4                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_5                  MUXCY_L     CI            In      -         5.261       -         
p1_83_3_s0_0_cry_5                  MUXCY_L     LO            Out     0.025     5.287       -         
p1_83_3_s0_0_cry_5                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_6                  MUXCY_L     CI            In      -         5.287       -         
p1_83_3_s0_0_cry_6                  MUXCY_L     LO            Out     0.025     5.312       -         
p1_83_3_s0_0_cry_6                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_7                  MUXCY_L     CI            In      -         5.312       -         
p1_83_3_s0_0_cry_7                  MUXCY_L     LO            Out     0.025     5.337       -         
p1_83_3_s0_0_cry_7                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_8                  MUXCY_L     CI            In      -         5.337       -         
p1_83_3_s0_0_cry_8                  MUXCY_L     LO            Out     0.025     5.363       -         
p1_83_3_s0_0_cry_8                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_9                  MUXCY_L     CI            In      -         5.363       -         
p1_83_3_s0_0_cry_9                  MUXCY_L     LO            Out     0.025     5.388       -         
p1_83_3_s0_0_cry_9                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_10                 MUXCY_L     CI            In      -         5.388       -         
p1_83_3_s0_0_cry_10                 MUXCY_L     LO            Out     0.025     5.413       -         
p1_83_3_s0_0_cry_10                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_11                 MUXCY_L     CI            In      -         5.413       -         
p1_83_3_s0_0_cry_11                 MUXCY_L     LO            Out     0.025     5.439       -         
p1_83_3_s0_0_cry_11                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_12                 MUXCY_L     CI            In      -         5.439       -         
p1_83_3_s0_0_cry_12                 MUXCY_L     LO            Out     0.025     5.464       -         
p1_83_3_s0_0_cry_12                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_13                 MUXCY_L     CI            In      -         5.464       -         
p1_83_3_s0_0_cry_13                 MUXCY_L     LO            Out     0.025     5.489       -         
p1_83_3_s0_0_cry_13                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_14                 MUXCY_L     CI            In      -         5.489       -         
p1_83_3_s0_0_cry_14                 MUXCY_L     LO            Out     0.025     5.515       -         
p1_83_3_s0_0_cry_14                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_15                 MUXCY_L     CI            In      -         5.515       -         
p1_83_3_s0_0_cry_15                 MUXCY_L     LO            Out     0.025     5.540       -         
p1_83_3_s0_0_cry_15                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_16                 MUXCY_L     CI            In      -         5.540       -         
p1_83_3_s0_0_cry_16                 MUXCY_L     LO            Out     0.025     5.565       -         
p1_83_3_s0_0_cry_16                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_17                 MUXCY_L     CI            In      -         5.565       -         
p1_83_3_s0_0_cry_17                 MUXCY_L     LO            Out     0.025     5.590       -         
p1_83_3_s0_0_cry_17                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_18                 MUXCY_L     CI            In      -         5.590       -         
p1_83_3_s0_0_cry_18                 MUXCY_L     LO            Out     0.025     5.616       -         
p1_83_3_s0_0_cry_18                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_19                 MUXCY_L     CI            In      -         5.616       -         
p1_83_3_s0_0_cry_19                 MUXCY_L     LO            Out     0.025     5.641       -         
p1_83_3_s0_0_cry_19                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_20                 MUXCY_L     CI            In      -         5.641       -         
p1_83_3_s0_0_cry_20                 MUXCY_L     LO            Out     0.025     5.666       -         
p1_83_3_s0_0_cry_20                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_21                 MUXCY_L     CI            In      -         5.666       -         
p1_83_3_s0_0_cry_21                 MUXCY_L     LO            Out     0.025     5.692       -         
p1_83_3_s0_0_cry_21                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_22                 MUXCY_L     CI            In      -         5.692       -         
p1_83_3_s0_0_cry_22                 MUXCY_L     LO            Out     0.025     5.717       -         
p1_83_3_s0_0_cry_22                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_23                 MUXCY_L     CI            In      -         5.717       -         
p1_83_3_s0_0_cry_23                 MUXCY_L     LO            Out     0.025     5.742       -         
p1_83_3_s0_0_cry_23                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_24                 MUXCY_L     CI            In      -         5.742       -         
p1_83_3_s0_0_cry_24                 MUXCY_L     LO            Out     0.025     5.768       -         
p1_83_3_s0_0_cry_24                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_25                 MUXCY_L     CI            In      -         5.768       -         
p1_83_3_s0_0_cry_25                 MUXCY_L     LO            Out     0.025     5.793       -         
p1_83_3_s0_0_cry_25                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_26                 MUXCY_L     CI            In      -         5.793       -         
p1_83_3_s0_0_cry_26                 MUXCY_L     LO            Out     0.025     5.818       -         
p1_83_3_s0_0_cry_26                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_27                 MUXCY_L     CI            In      -         5.818       -         
p1_83_3_s0_0_cry_27                 MUXCY_L     LO            Out     0.025     5.843       -         
p1_83_3_s0_0_cry_27                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_28                 MUXCY_L     CI            In      -         5.843       -         
p1_83_3_s0_0_cry_28                 MUXCY_L     LO            Out     0.025     5.869       -         
p1_83_3_s0_0_cry_28                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_s_29                   XORCY       CI            In      -         5.869       -         
p1_83_3_s0_0_s_29                   XORCY       O             Out     0.287     6.156       -         
p1_83_3_s0_0_s_29                   Net         -             -       0.504     -           2         
p1_83_2_d0_s_29_RNIQQC2             LUT4        I0            In      -         6.660       -         
p1_83_2_d0_s_29_RNIQQC2             LUT4        O             Out     0.094     6.754       -         
p1_88_3_s0_0_axb_30                 Net         -             -       0.000     -           2         
p1_88_3_s0_0_cry_30                 MUXCY_L     S             In      -         6.754       -         
p1_88_3_s0_0_cry_30                 MUXCY_L     LO            Out     0.305     7.059       -         
p1_88_3_s0_0_cry_30                 Net         -             -       0.000     -           1         
p1_88_3_s0_0_s_31                   XORCY       CI            In      -         7.059       -         
p1_88_3_s0_0_s_31                   XORCY       O             Out     0.287     7.346       -         
p1_88_3_s0_0_s_31                   Net         -             -       0.504     -           2         
p1_88_2_d0_s_31_RNIHUD4             LUT3        I1            In      -         7.850       -         
p1_88_2_d0_s_31_RNIHUD4             LUT3        O             Out     0.197     8.047       -         
p1_88_2[31]                         Net         -             -       0.969     -           65        
p1_93_3_s0_0_s_2_RNIRLG6            LUT4        I1            In      -         9.015       -         
p1_93_3_s0_0_s_2_RNIRLG6            LUT4        O             Out     0.209     9.224       -         
p1_98_3_s0_0_axb_3                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_3                  MUXCY_L     S             In      -         9.224       -         
p1_98_3_s0_0_cry_3                  MUXCY_L     LO            Out     0.305     9.530       -         
p1_98_3_s0_0_cry_3                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_4                  MUXCY_L     CI            In      -         9.530       -         
p1_98_3_s0_0_cry_4                  MUXCY_L     LO            Out     0.025     9.555       -         
p1_98_3_s0_0_cry_4                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_5                  MUXCY_L     CI            In      -         9.555       -         
p1_98_3_s0_0_cry_5                  MUXCY_L     LO            Out     0.025     9.580       -         
p1_98_3_s0_0_cry_5                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_6                  MUXCY_L     CI            In      -         9.580       -         
p1_98_3_s0_0_cry_6                  MUXCY_L     LO            Out     0.025     9.605       -         
p1_98_3_s0_0_cry_6                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_7                  MUXCY_L     CI            In      -         9.605       -         
p1_98_3_s0_0_cry_7                  MUXCY_L     LO            Out     0.025     9.631       -         
p1_98_3_s0_0_cry_7                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_8                  MUXCY_L     CI            In      -         9.631       -         
p1_98_3_s0_0_cry_8                  MUXCY_L     LO            Out     0.025     9.656       -         
p1_98_3_s0_0_cry_8                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_9                  MUXCY_L     CI            In      -         9.656       -         
p1_98_3_s0_0_cry_9                  MUXCY_L     LO            Out     0.025     9.681       -         
p1_98_3_s0_0_cry_9                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_10                 MUXCY_L     CI            In      -         9.681       -         
p1_98_3_s0_0_cry_10                 MUXCY_L     LO            Out     0.025     9.707       -         
p1_98_3_s0_0_cry_10                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_11                 MUXCY_L     CI            In      -         9.707       -         
p1_98_3_s0_0_cry_11                 MUXCY_L     LO            Out     0.025     9.732       -         
p1_98_3_s0_0_cry_11                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_12                 MUXCY_L     CI            In      -         9.732       -         
p1_98_3_s0_0_cry_12                 MUXCY_L     LO            Out     0.025     9.757       -         
p1_98_3_s0_0_cry_12                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_13                 MUXCY_L     CI            In      -         9.757       -         
p1_98_3_s0_0_cry_13                 MUXCY_L     LO            Out     0.025     9.783       -         
p1_98_3_s0_0_cry_13                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_14                 MUXCY_L     CI            In      -         9.783       -         
p1_98_3_s0_0_cry_14                 MUXCY_L     LO            Out     0.025     9.808       -         
p1_98_3_s0_0_cry_14                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_15                 MUXCY_L     CI            In      -         9.808       -         
p1_98_3_s0_0_cry_15                 MUXCY_L     LO            Out     0.025     9.833       -         
p1_98_3_s0_0_cry_15                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_16                 MUXCY_L     CI            In      -         9.833       -         
p1_98_3_s0_0_cry_16                 MUXCY_L     LO            Out     0.025     9.858       -         
p1_98_3_s0_0_cry_16                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_17                 MUXCY_L     CI            In      -         9.858       -         
p1_98_3_s0_0_cry_17                 MUXCY_L     LO            Out     0.025     9.884       -         
p1_98_3_s0_0_cry_17                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_18                 MUXCY_L     CI            In      -         9.884       -         
p1_98_3_s0_0_cry_18                 MUXCY_L     LO            Out     0.025     9.909       -         
p1_98_3_s0_0_cry_18                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_19                 MUXCY_L     CI            In      -         9.909       -         
p1_98_3_s0_0_cry_19                 MUXCY_L     LO            Out     0.025     9.934       -         
p1_98_3_s0_0_cry_19                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_20                 MUXCY_L     CI            In      -         9.934       -         
p1_98_3_s0_0_cry_20                 MUXCY_L     LO            Out     0.025     9.960       -         
p1_98_3_s0_0_cry_20                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_21                 MUXCY_L     CI            In      -         9.960       -         
p1_98_3_s0_0_cry_21                 MUXCY_L     LO            Out     0.025     9.985       -         
p1_98_3_s0_0_cry_21                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_22                 MUXCY_L     CI            In      -         9.985       -         
p1_98_3_s0_0_cry_22                 MUXCY_L     LO            Out     0.025     10.010      -         
p1_98_3_s0_0_cry_22                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_23                 MUXCY_L     CI            In      -         10.010      -         
p1_98_3_s0_0_cry_23                 MUXCY_L     LO            Out     0.025     10.036      -         
p1_98_3_s0_0_cry_23                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_24                 MUXCY_L     CI            In      -         10.036      -         
p1_98_3_s0_0_cry_24                 MUXCY_L     LO            Out     0.025     10.061      -         
p1_98_3_s0_0_cry_24                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_25                 MUXCY_L     CI            In      -         10.061      -         
p1_98_3_s0_0_cry_25                 MUXCY_L     LO            Out     0.025     10.086      -         
p1_98_3_s0_0_cry_25                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_26                 MUXCY_L     CI            In      -         10.086      -         
p1_98_3_s0_0_cry_26                 MUXCY_L     LO            Out     0.025     10.111      -         
p1_98_3_s0_0_cry_26                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_27                 MUXCY_L     CI            In      -         10.111      -         
p1_98_3_s0_0_cry_27                 MUXCY_L     LO            Out     0.025     10.137      -         
p1_98_3_s0_0_cry_27                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_28                 MUXCY_L     CI            In      -         10.137      -         
p1_98_3_s0_0_cry_28                 MUXCY_L     LO            Out     0.025     10.162      -         
p1_98_3_s0_0_cry_28                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_29                 MUXCY_L     CI            In      -         10.162      -         
p1_98_3_s0_0_cry_29                 MUXCY_L     LO            Out     0.025     10.187      -         
p1_98_3_s0_0_cry_29                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_30                 MUXCY_L     CI            In      -         10.187      -         
p1_98_3_s0_0_cry_30                 MUXCY_L     LO            Out     0.025     10.213      -         
p1_98_3_s0_0_cry_30                 Net         -             -       0.000     -           1         
p1_98_3_s0_0_s_31                   XORCY       CI            In      -         10.213      -         
p1_98_3_s0_0_s_31                   XORCY       O             Out     0.287     10.500      -         
p1_98_3_s0_0_s_31                   Net         -             -       0.504     -           2         
p1_98_2_d0_s_31_RNIN4S7             LUT3        I1            In      -         11.004      -         
p1_98_2_d0_s_31_RNIN4S7             LUT3        O             Out     0.113     11.117      -         
p1_98_2[31]                         Net         -             -       0.969     -           65        
p1_103_3_s0_0_s_2_RNIJK9B           LUT4        I1            In      -         12.085      -         
p1_103_3_s0_0_s_2_RNIJK9B           LUT4        O             Out     0.167     12.253      -         
p1_108_3_s0_0_axb_3                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_3                 MUXCY_L     S             In      -         12.253      -         
p1_108_3_s0_0_cry_3                 MUXCY_L     LO            Out     0.305     12.558      -         
p1_108_3_s0_0_cry_3                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_4                 MUXCY_L     CI            In      -         12.558      -         
p1_108_3_s0_0_cry_4                 MUXCY_L     LO            Out     0.025     12.583      -         
p1_108_3_s0_0_cry_4                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_5                 MUXCY_L     CI            In      -         12.583      -         
p1_108_3_s0_0_cry_5                 MUXCY_L     LO            Out     0.025     12.608      -         
p1_108_3_s0_0_cry_5                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_6                 MUXCY_L     CI            In      -         12.608      -         
p1_108_3_s0_0_cry_6                 MUXCY_L     LO            Out     0.025     12.634      -         
p1_108_3_s0_0_cry_6                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_7                 MUXCY_L     CI            In      -         12.634      -         
p1_108_3_s0_0_cry_7                 MUXCY_L     LO            Out     0.025     12.659      -         
p1_108_3_s0_0_cry_7                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_8                 MUXCY_L     CI            In      -         12.659      -         
p1_108_3_s0_0_cry_8                 MUXCY_L     LO            Out     0.025     12.684      -         
p1_108_3_s0_0_cry_8                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_9                 MUXCY_L     CI            In      -         12.684      -         
p1_108_3_s0_0_cry_9                 MUXCY_L     LO            Out     0.025     12.710      -         
p1_108_3_s0_0_cry_9                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_10                MUXCY_L     CI            In      -         12.710      -         
p1_108_3_s0_0_cry_10                MUXCY_L     LO            Out     0.025     12.735      -         
p1_108_3_s0_0_cry_10                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_11                MUXCY_L     CI            In      -         12.735      -         
p1_108_3_s0_0_cry_11                MUXCY_L     LO            Out     0.025     12.760      -         
p1_108_3_s0_0_cry_11                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_12                MUXCY_L     CI            In      -         12.760      -         
p1_108_3_s0_0_cry_12                MUXCY_L     LO            Out     0.025     12.786      -         
p1_108_3_s0_0_cry_12                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_13                MUXCY_L     CI            In      -         12.786      -         
p1_108_3_s0_0_cry_13                MUXCY_L     LO            Out     0.025     12.811      -         
p1_108_3_s0_0_cry_13                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_14                MUXCY_L     CI            In      -         12.811      -         
p1_108_3_s0_0_cry_14                MUXCY_L     LO            Out     0.025     12.836      -         
p1_108_3_s0_0_cry_14                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_15                MUXCY_L     CI            In      -         12.836      -         
p1_108_3_s0_0_cry_15                MUXCY_L     LO            Out     0.025     12.861      -         
p1_108_3_s0_0_cry_15                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_16                MUXCY_L     CI            In      -         12.861      -         
p1_108_3_s0_0_cry_16                MUXCY_L     LO            Out     0.025     12.887      -         
p1_108_3_s0_0_cry_16                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_17                MUXCY_L     CI            In      -         12.887      -         
p1_108_3_s0_0_cry_17                MUXCY_L     LO            Out     0.025     12.912      -         
p1_108_3_s0_0_cry_17                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_18                MUXCY_L     CI            In      -         12.912      -         
p1_108_3_s0_0_cry_18                MUXCY_L     LO            Out     0.025     12.937      -         
p1_108_3_s0_0_cry_18                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_19                MUXCY_L     CI            In      -         12.937      -         
p1_108_3_s0_0_cry_19                MUXCY_L     LO            Out     0.025     12.963      -         
p1_108_3_s0_0_cry_19                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_20                MUXCY_L     CI            In      -         12.963      -         
p1_108_3_s0_0_cry_20                MUXCY_L     LO            Out     0.025     12.988      -         
p1_108_3_s0_0_cry_20                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_21                MUXCY_L     CI            In      -         12.988      -         
p1_108_3_s0_0_cry_21                MUXCY_L     LO            Out     0.025     13.013      -         
p1_108_3_s0_0_cry_21                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_22                MUXCY_L     CI            In      -         13.013      -         
p1_108_3_s0_0_cry_22                MUXCY_L     LO            Out     0.025     13.039      -         
p1_108_3_s0_0_cry_22                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_23                MUXCY_L     CI            In      -         13.039      -         
p1_108_3_s0_0_cry_23                MUXCY_L     LO            Out     0.025     13.064      -         
p1_108_3_s0_0_cry_23                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_24                MUXCY_L     CI            In      -         13.064      -         
p1_108_3_s0_0_cry_24                MUXCY_L     LO            Out     0.025     13.089      -         
p1_108_3_s0_0_cry_24                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_25                MUXCY_L     CI            In      -         13.089      -         
p1_108_3_s0_0_cry_25                MUXCY_L     LO            Out     0.025     13.114      -         
p1_108_3_s0_0_cry_25                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_26                MUXCY_L     CI            In      -         13.114      -         
p1_108_3_s0_0_cry_26                MUXCY_L     LO            Out     0.025     13.140      -         
p1_108_3_s0_0_cry_26                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_27                MUXCY_L     CI            In      -         13.140      -         
p1_108_3_s0_0_cry_27                MUXCY_L     LO            Out     0.025     13.165      -         
p1_108_3_s0_0_cry_27                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_28                MUXCY_L     CI            In      -         13.165      -         
p1_108_3_s0_0_cry_28                MUXCY_L     LO            Out     0.025     13.190      -         
p1_108_3_s0_0_cry_28                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_29                MUXCY_L     CI            In      -         13.190      -         
p1_108_3_s0_0_cry_29                MUXCY_L     LO            Out     0.025     13.216      -         
p1_108_3_s0_0_cry_29                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_30                MUXCY_L     CI            In      -         13.216      -         
p1_108_3_s0_0_cry_30                MUXCY_L     LO            Out     0.025     13.241      -         
p1_108_3_s0_0_cry_30                Net         -             -       0.000     -           1         
p1_108_3_s0_0_s_31                  XORCY       CI            In      -         13.241      -         
p1_108_3_s0_0_s_31                  XORCY       O             Out     0.287     13.528      -         
p1_108_3_s0_0_s_31                  Net         -             -       0.504     -           2         
p1_108_3_s0_0_s_31_RNIFU6B          LUT3        I1            In      -         14.032      -         
p1_108_3_s0_0_s_31_RNIFU6B          LUT3        O             Out     0.094     14.126      -         
p1_108_2[31]                        Net         -             -       0.969     -           65        
p1_113_3_s0_0_s_2_RNIG70E           LUT4        I1            In      -         15.095      -         
p1_113_3_s0_0_s_2_RNIG70E           LUT4        O             Out     0.156     15.251      -         
p1_118_3_s0_0_axb_3                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_3                 MUXCY_L     S             In      -         15.251      -         
p1_118_3_s0_0_cry_3                 MUXCY_L     LO            Out     0.305     15.556      -         
p1_118_3_s0_0_cry_3                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_4                 MUXCY_L     CI            In      -         15.556      -         
p1_118_3_s0_0_cry_4                 MUXCY_L     LO            Out     0.025     15.581      -         
p1_118_3_s0_0_cry_4                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_5                 MUXCY_L     CI            In      -         15.581      -         
p1_118_3_s0_0_cry_5                 MUXCY_L     LO            Out     0.025     15.606      -         
p1_118_3_s0_0_cry_5                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_6                 MUXCY_L     CI            In      -         15.606      -         
p1_118_3_s0_0_cry_6                 MUXCY_L     LO            Out     0.025     15.632      -         
p1_118_3_s0_0_cry_6                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_7                 MUXCY_L     CI            In      -         15.632      -         
p1_118_3_s0_0_cry_7                 MUXCY_L     LO            Out     0.025     15.657      -         
p1_118_3_s0_0_cry_7                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_8                 MUXCY_L     CI            In      -         15.657      -         
p1_118_3_s0_0_cry_8                 MUXCY_L     LO            Out     0.025     15.682      -         
p1_118_3_s0_0_cry_8                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_9                 MUXCY_L     CI            In      -         15.682      -         
p1_118_3_s0_0_cry_9                 MUXCY_L     LO            Out     0.025     15.708      -         
p1_118_3_s0_0_cry_9                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_10                MUXCY_L     CI            In      -         15.708      -         
p1_118_3_s0_0_cry_10                MUXCY_L     LO            Out     0.025     15.733      -         
p1_118_3_s0_0_cry_10                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_11                MUXCY_L     CI            In      -         15.733      -         
p1_118_3_s0_0_cry_11                MUXCY_L     LO            Out     0.025     15.758      -         
p1_118_3_s0_0_cry_11                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_12                MUXCY_L     CI            In      -         15.758      -         
p1_118_3_s0_0_cry_12                MUXCY_L     LO            Out     0.025     15.784      -         
p1_118_3_s0_0_cry_12                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_13                MUXCY_L     CI            In      -         15.784      -         
p1_118_3_s0_0_cry_13                MUXCY_L     LO            Out     0.025     15.809      -         
p1_118_3_s0_0_cry_13                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_14                MUXCY_L     CI            In      -         15.809      -         
p1_118_3_s0_0_cry_14                MUXCY_L     LO            Out     0.025     15.834      -         
p1_118_3_s0_0_cry_14                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_15                MUXCY_L     CI            In      -         15.834      -         
p1_118_3_s0_0_cry_15                MUXCY_L     LO            Out     0.025     15.859      -         
p1_118_3_s0_0_cry_15                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_16                MUXCY_L     CI            In      -         15.859      -         
p1_118_3_s0_0_cry_16                MUXCY_L     LO            Out     0.025     15.885      -         
p1_118_3_s0_0_cry_16                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_17                MUXCY_L     CI            In      -         15.885      -         
p1_118_3_s0_0_cry_17                MUXCY_L     LO            Out     0.025     15.910      -         
p1_118_3_s0_0_cry_17                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_18                MUXCY_L     CI            In      -         15.910      -         
p1_118_3_s0_0_cry_18                MUXCY_L     LO            Out     0.025     15.935      -         
p1_118_3_s0_0_cry_18                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_19                MUXCY_L     CI            In      -         15.935      -         
p1_118_3_s0_0_cry_19                MUXCY_L     LO            Out     0.025     15.961      -         
p1_118_3_s0_0_cry_19                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_20                MUXCY_L     CI            In      -         15.961      -         
p1_118_3_s0_0_cry_20                MUXCY_L     LO            Out     0.025     15.986      -         
p1_118_3_s0_0_cry_20                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_21                MUXCY_L     CI            In      -         15.986      -         
p1_118_3_s0_0_cry_21                MUXCY_L     LO            Out     0.025     16.011      -         
p1_118_3_s0_0_cry_21                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_22                MUXCY_L     CI            In      -         16.011      -         
p1_118_3_s0_0_cry_22                MUXCY_L     LO            Out     0.025     16.037      -         
p1_118_3_s0_0_cry_22                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_23                MUXCY_L     CI            In      -         16.037      -         
p1_118_3_s0_0_cry_23                MUXCY_L     LO            Out     0.025     16.062      -         
p1_118_3_s0_0_cry_23                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_24                MUXCY_L     CI            In      -         16.062      -         
p1_118_3_s0_0_cry_24                MUXCY_L     LO            Out     0.025     16.087      -         
p1_118_3_s0_0_cry_24                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_25                MUXCY_L     CI            In      -         16.087      -         
p1_118_3_s0_0_cry_25                MUXCY_L     LO            Out     0.025     16.112      -         
p1_118_3_s0_0_cry_25                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_26                MUXCY_L     CI            In      -         16.112      -         
p1_118_3_s0_0_cry_26                MUXCY_L     LO            Out     0.025     16.138      -         
p1_118_3_s0_0_cry_26                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_27                MUXCY_L     CI            In      -         16.138      -         
p1_118_3_s0_0_cry_27                MUXCY_L     LO            Out     0.025     16.163      -         
p1_118_3_s0_0_cry_27                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_28                MUXCY_L     CI            In      -         16.163      -         
p1_118_3_s0_0_cry_28                MUXCY_L     LO            Out     0.025     16.188      -         
p1_118_3_s0_0_cry_28                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_29                MUXCY_L     CI            In      -         16.188      -         
p1_118_3_s0_0_cry_29                MUXCY_L     LO            Out     0.025     16.214      -         
p1_118_3_s0_0_cry_29                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_30                MUXCY_L     CI            In      -         16.214      -         
p1_118_3_s0_0_cry_30                MUXCY_L     LO            Out     0.025     16.239      -         
p1_118_3_s0_0_cry_30                Net         -             -       0.000     -           1         
p1_118_3_s0_0_s_31                  XORCY       CI            In      -         16.239      -         
p1_118_3_s0_0_s_31                  XORCY       O             Out     0.287     16.526      -         
p1_118_3_s0_0_s_31                  Net         -             -       0.504     -           2         
p1_118_3_s0_0_s_31_RNIVSVD          LUT3        I1            In      -         17.030      -         
p1_118_3_s0_0_s_31_RNIVSVD          LUT3        O             Out     0.094     17.124      -         
p1_118_2[31]                        Net         -             -       0.969     -           65        
p1_123_2_d0_s_2_RNI5V4G             LUT4        I1            In      -         18.093      -         
p1_123_2_d0_s_2_RNI5V4G             LUT4        O             Out     0.150     18.243      -         
p1_128_3_s0_0_axb_3                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_3                 MUXCY_L     S             In      -         18.243      -         
p1_128_3_s0_0_cry_3                 MUXCY_L     LO            Out     0.305     18.548      -         
p1_128_3_s0_0_cry_3                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_4                 MUXCY_L     CI            In      -         18.548      -         
p1_128_3_s0_0_cry_4                 MUXCY_L     LO            Out     0.025     18.573      -         
p1_128_3_s0_0_cry_4                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_5                 MUXCY_L     CI            In      -         18.573      -         
p1_128_3_s0_0_cry_5                 MUXCY_L     LO            Out     0.025     18.599      -         
p1_128_3_s0_0_cry_5                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_6                 MUXCY_L     CI            In      -         18.599      -         
p1_128_3_s0_0_cry_6                 MUXCY_L     LO            Out     0.025     18.624      -         
p1_128_3_s0_0_cry_6                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_7                 MUXCY_L     CI            In      -         18.624      -         
p1_128_3_s0_0_cry_7                 MUXCY_L     LO            Out     0.025     18.649      -         
p1_128_3_s0_0_cry_7                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_8                 MUXCY_L     CI            In      -         18.649      -         
p1_128_3_s0_0_cry_8                 MUXCY_L     LO            Out     0.025     18.675      -         
p1_128_3_s0_0_cry_8                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_9                 MUXCY_L     CI            In      -         18.675      -         
p1_128_3_s0_0_cry_9                 MUXCY_L     LO            Out     0.025     18.700      -         
p1_128_3_s0_0_cry_9                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_10                MUXCY_L     CI            In      -         18.700      -         
p1_128_3_s0_0_cry_10                MUXCY_L     LO            Out     0.025     18.725      -         
p1_128_3_s0_0_cry_10                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_11                MUXCY_L     CI            In      -         18.725      -         
p1_128_3_s0_0_cry_11                MUXCY_L     LO            Out     0.025     18.750      -         
p1_128_3_s0_0_cry_11                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_12                MUXCY_L     CI            In      -         18.750      -         
p1_128_3_s0_0_cry_12                MUXCY_L     LO            Out     0.025     18.776      -         
p1_128_3_s0_0_cry_12                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_13                MUXCY_L     CI            In      -         18.776      -         
p1_128_3_s0_0_cry_13                MUXCY_L     LO            Out     0.025     18.801      -         
p1_128_3_s0_0_cry_13                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_14                MUXCY_L     CI            In      -         18.801      -         
p1_128_3_s0_0_cry_14                MUXCY_L     LO            Out     0.025     18.826      -         
p1_128_3_s0_0_cry_14                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_15                MUXCY_L     CI            In      -         18.826      -         
p1_128_3_s0_0_cry_15                MUXCY_L     LO            Out     0.025     18.852      -         
p1_128_3_s0_0_cry_15                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_16                MUXCY_L     CI            In      -         18.852      -         
p1_128_3_s0_0_cry_16                MUXCY_L     LO            Out     0.025     18.877      -         
p1_128_3_s0_0_cry_16                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_17                MUXCY_L     CI            In      -         18.877      -         
p1_128_3_s0_0_cry_17                MUXCY_L     LO            Out     0.025     18.902      -         
p1_128_3_s0_0_cry_17                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_18                MUXCY_L     CI            In      -         18.902      -         
p1_128_3_s0_0_cry_18                MUXCY_L     LO            Out     0.025     18.928      -         
p1_128_3_s0_0_cry_18                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_19                MUXCY_L     CI            In      -         18.928      -         
p1_128_3_s0_0_cry_19                MUXCY_L     LO            Out     0.025     18.953      -         
p1_128_3_s0_0_cry_19                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_20                MUXCY_L     CI            In      -         18.953      -         
p1_128_3_s0_0_cry_20                MUXCY_L     LO            Out     0.025     18.978      -         
p1_128_3_s0_0_cry_20                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_21                MUXCY_L     CI            In      -         18.978      -         
p1_128_3_s0_0_cry_21                MUXCY_L     LO            Out     0.025     19.003      -         
p1_128_3_s0_0_cry_21                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_22                MUXCY_L     CI            In      -         19.003      -         
p1_128_3_s0_0_cry_22                MUXCY_L     LO            Out     0.025     19.029      -         
p1_128_3_s0_0_cry_22                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_23                MUXCY_L     CI            In      -         19.029      -         
p1_128_3_s0_0_cry_23                MUXCY_L     LO            Out     0.025     19.054      -         
p1_128_3_s0_0_cry_23                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_24                MUXCY_L     CI            In      -         19.054      -         
p1_128_3_s0_0_cry_24                MUXCY_L     LO            Out     0.025     19.079      -         
p1_128_3_s0_0_cry_24                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_25                MUXCY_L     CI            In      -         19.079      -         
p1_128_3_s0_0_cry_25                MUXCY_L     LO            Out     0.025     19.105      -         
p1_128_3_s0_0_cry_25                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_26                MUXCY_L     CI            In      -         19.105      -         
p1_128_3_s0_0_cry_26                MUXCY_L     LO            Out     0.025     19.130      -         
p1_128_3_s0_0_cry_26                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_27                MUXCY_L     CI            In      -         19.130      -         
p1_128_3_s0_0_cry_27                MUXCY_L     LO            Out     0.025     19.155      -         
p1_128_3_s0_0_cry_27                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_28                MUXCY_L     CI            In      -         19.155      -         
p1_128_3_s0_0_cry_28                MUXCY_L     LO            Out     0.025     19.181      -         
p1_128_3_s0_0_cry_28                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_29                MUXCY_L     CI            In      -         19.181      -         
p1_128_3_s0_0_cry_29                MUXCY_L     LO            Out     0.025     19.206      -         
p1_128_3_s0_0_cry_29                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_30                MUXCY_L     CI            In      -         19.206      -         
p1_128_3_s0_0_cry_30                MUXCY_L     LO            Out     0.025     19.231      -         
p1_128_3_s0_0_cry_30                Net         -             -       0.000     -           1         
p1_128_3_s0_0_s_31                  XORCY       CI            In      -         19.231      -         
p1_128_3_s0_0_s_31                  XORCY       O             Out     0.287     19.518      -         
p1_128_3_s0_0_s_31                  Net         -             -       0.504     -           2         
p1_128_2_d0_s_31_RNI707G            LUT3        I1            In      -         20.022      -         
p1_128_2_d0_s_31_RNI707G            LUT3        O             Out     0.094     20.116      -         
p1_128_2[31]                        Net         -             -       0.969     -           65        
p1_133_2_d0_s_2_RNIIRNJ             LUT4        I1            In      -         21.085      -         
p1_133_2_d0_s_2_RNIIRNJ             LUT4        O             Out     0.147     21.232      -         
p1_138_3_s0_0_axb_3                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_3                 MUXCY_L     S             In      -         21.232      -         
p1_138_3_s0_0_cry_3                 MUXCY_L     LO            Out     0.305     21.538      -         
p1_138_3_s0_0_cry_3                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_4                 MUXCY_L     CI            In      -         21.538      -         
p1_138_3_s0_0_cry_4                 MUXCY_L     LO            Out     0.025     21.563      -         
p1_138_3_s0_0_cry_4                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_5                 MUXCY_L     CI            In      -         21.563      -         
p1_138_3_s0_0_cry_5                 MUXCY_L     LO            Out     0.025     21.588      -         
p1_138_3_s0_0_cry_5                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_6                 MUXCY_L     CI            In      -         21.588      -         
p1_138_3_s0_0_cry_6                 MUXCY_L     LO            Out     0.025     21.613      -         
p1_138_3_s0_0_cry_6                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_7                 MUXCY_L     CI            In      -         21.613      -         
p1_138_3_s0_0_cry_7                 MUXCY_L     LO            Out     0.025     21.639      -         
p1_138_3_s0_0_cry_7                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_8                 MUXCY_L     CI            In      -         21.639      -         
p1_138_3_s0_0_cry_8                 MUXCY_L     LO            Out     0.025     21.664      -         
p1_138_3_s0_0_cry_8                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_9                 MUXCY_L     CI            In      -         21.664      -         
p1_138_3_s0_0_cry_9                 MUXCY_L     LO            Out     0.025     21.689      -         
p1_138_3_s0_0_cry_9                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_10                MUXCY_L     CI            In      -         21.689      -         
p1_138_3_s0_0_cry_10                MUXCY_L     LO            Out     0.025     21.715      -         
p1_138_3_s0_0_cry_10                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_11                MUXCY_L     CI            In      -         21.715      -         
p1_138_3_s0_0_cry_11                MUXCY_L     LO            Out     0.025     21.740      -         
p1_138_3_s0_0_cry_11                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_12                MUXCY_L     CI            In      -         21.740      -         
p1_138_3_s0_0_cry_12                MUXCY_L     LO            Out     0.025     21.765      -         
p1_138_3_s0_0_cry_12                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_13                MUXCY_L     CI            In      -         21.765      -         
p1_138_3_s0_0_cry_13                MUXCY_L     LO            Out     0.025     21.791      -         
p1_138_3_s0_0_cry_13                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_14                MUXCY_L     CI            In      -         21.791      -         
p1_138_3_s0_0_cry_14                MUXCY_L     LO            Out     0.025     21.816      -         
p1_138_3_s0_0_cry_14                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_15                MUXCY_L     CI            In      -         21.816      -         
p1_138_3_s0_0_cry_15                MUXCY_L     LO            Out     0.025     21.841      -         
p1_138_3_s0_0_cry_15                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_16                MUXCY_L     CI            In      -         21.841      -         
p1_138_3_s0_0_cry_16                MUXCY_L     LO            Out     0.025     21.866      -         
p1_138_3_s0_0_cry_16                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_17                MUXCY_L     CI            In      -         21.866      -         
p1_138_3_s0_0_cry_17                MUXCY_L     LO            Out     0.025     21.892      -         
p1_138_3_s0_0_cry_17                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_18                MUXCY_L     CI            In      -         21.892      -         
p1_138_3_s0_0_cry_18                MUXCY_L     LO            Out     0.025     21.917      -         
p1_138_3_s0_0_cry_18                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_19                MUXCY_L     CI            In      -         21.917      -         
p1_138_3_s0_0_cry_19                MUXCY_L     LO            Out     0.025     21.942      -         
p1_138_3_s0_0_cry_19                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_20                MUXCY_L     CI            In      -         21.942      -         
p1_138_3_s0_0_cry_20                MUXCY_L     LO            Out     0.025     21.968      -         
p1_138_3_s0_0_cry_20                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_21                MUXCY_L     CI            In      -         21.968      -         
p1_138_3_s0_0_cry_21                MUXCY_L     LO            Out     0.025     21.993      -         
p1_138_3_s0_0_cry_21                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_22                MUXCY_L     CI            In      -         21.993      -         
p1_138_3_s0_0_cry_22                MUXCY_L     LO            Out     0.025     22.018      -         
p1_138_3_s0_0_cry_22                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_23                MUXCY_L     CI            In      -         22.018      -         
p1_138_3_s0_0_cry_23                MUXCY_L     LO            Out     0.025     22.044      -         
p1_138_3_s0_0_cry_23                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_24                MUXCY_L     CI            In      -         22.044      -         
p1_138_3_s0_0_cry_24                MUXCY_L     LO            Out     0.025     22.069      -         
p1_138_3_s0_0_cry_24                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_25                MUXCY_L     CI            In      -         22.069      -         
p1_138_3_s0_0_cry_25                MUXCY_L     LO            Out     0.025     22.094      -         
p1_138_3_s0_0_cry_25                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_26                MUXCY_L     CI            In      -         22.094      -         
p1_138_3_s0_0_cry_26                MUXCY_L     LO            Out     0.025     22.119      -         
p1_138_3_s0_0_cry_26                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_27                MUXCY_L     CI            In      -         22.119      -         
p1_138_3_s0_0_cry_27                MUXCY_L     LO            Out     0.025     22.145      -         
p1_138_3_s0_0_cry_27                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_28                MUXCY_L     CI            In      -         22.145      -         
p1_138_3_s0_0_cry_28                MUXCY_L     LO            Out     0.025     22.170      -         
p1_138_3_s0_0_cry_28                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_29                MUXCY_L     CI            In      -         22.170      -         
p1_138_3_s0_0_cry_29                MUXCY_L     LO            Out     0.025     22.195      -         
p1_138_3_s0_0_cry_29                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_30                MUXCY_L     CI            In      -         22.195      -         
p1_138_3_s0_0_cry_30                MUXCY_L     LO            Out     0.025     22.221      -         
p1_138_3_s0_0_cry_30                Net         -             -       0.000     -           1         
p1_138_3_s0_0_s_31                  XORCY       CI            In      -         22.221      -         
p1_138_3_s0_0_s_31                  XORCY       O             Out     0.287     22.508      -         
p1_138_3_s0_0_s_31                  Net         -             -       0.504     -           2         
p1_138_3_s0_0_s_31_RNI78SL          LUT3        I1            In      -         23.012      -         
p1_138_3_s0_0_s_31_RNI78SL          LUT3        O             Out     0.094     23.106      -         
p1_138_2[31]                        Net         -             -       0.969     -           65        
p1_143_3_s0_0_s_2_RNINSOO           LUT4        I1            In      -         24.074      -         
p1_143_3_s0_0_s_2_RNINSOO           LUT4        O             Out     0.146     24.220      -         
p1_148_3_s0_0_axb_3                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_3                 MUXCY_L     S             In      -         24.220      -         
p1_148_3_s0_0_cry_3                 MUXCY_L     LO            Out     0.305     24.526      -         
p1_148_3_s0_0_cry_3                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_4                 MUXCY_L     CI            In      -         24.526      -         
p1_148_3_s0_0_cry_4                 MUXCY_L     LO            Out     0.025     24.551      -         
p1_148_3_s0_0_cry_4                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_5                 MUXCY_L     CI            In      -         24.551      -         
p1_148_3_s0_0_cry_5                 MUXCY_L     LO            Out     0.025     24.576      -         
p1_148_3_s0_0_cry_5                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_6                 MUXCY_L     CI            In      -         24.576      -         
p1_148_3_s0_0_cry_6                 MUXCY_L     LO            Out     0.025     24.601      -         
p1_148_3_s0_0_cry_6                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_7                 MUXCY_L     CI            In      -         24.601      -         
p1_148_3_s0_0_cry_7                 MUXCY_L     LO            Out     0.025     24.627      -         
p1_148_3_s0_0_cry_7                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_8                 MUXCY_L     CI            In      -         24.627      -         
p1_148_3_s0_0_cry_8                 MUXCY_L     LO            Out     0.025     24.652      -         
p1_148_3_s0_0_cry_8                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_9                 MUXCY_L     CI            In      -         24.652      -         
p1_148_3_s0_0_cry_9                 MUXCY_L     LO            Out     0.025     24.677      -         
p1_148_3_s0_0_cry_9                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_10                MUXCY_L     CI            In      -         24.677      -         
p1_148_3_s0_0_cry_10                MUXCY_L     LO            Out     0.025     24.703      -         
p1_148_3_s0_0_cry_10                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_11                MUXCY_L     CI            In      -         24.703      -         
p1_148_3_s0_0_cry_11                MUXCY_L     LO            Out     0.025     24.728      -         
p1_148_3_s0_0_cry_11                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_12                MUXCY_L     CI            In      -         24.728      -         
p1_148_3_s0_0_cry_12                MUXCY_L     LO            Out     0.025     24.753      -         
p1_148_3_s0_0_cry_12                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_13                MUXCY_L     CI            In      -         24.753      -         
p1_148_3_s0_0_cry_13                MUXCY_L     LO            Out     0.025     24.779      -         
p1_148_3_s0_0_cry_13                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_14                MUXCY_L     CI            In      -         24.779      -         
p1_148_3_s0_0_cry_14                MUXCY_L     LO            Out     0.025     24.804      -         
p1_148_3_s0_0_cry_14                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_15                MUXCY_L     CI            In      -         24.804      -         
p1_148_3_s0_0_cry_15                MUXCY_L     LO            Out     0.025     24.829      -         
p1_148_3_s0_0_cry_15                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_16                MUXCY_L     CI            In      -         24.829      -         
p1_148_3_s0_0_cry_16                MUXCY_L     LO            Out     0.025     24.854      -         
p1_148_3_s0_0_cry_16                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_17                MUXCY_L     CI            In      -         24.854      -         
p1_148_3_s0_0_cry_17                MUXCY_L     LO            Out     0.025     24.880      -         
p1_148_3_s0_0_cry_17                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_18                MUXCY_L     CI            In      -         24.880      -         
p1_148_3_s0_0_cry_18                MUXCY_L     LO            Out     0.025     24.905      -         
p1_148_3_s0_0_cry_18                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_19                MUXCY_L     CI            In      -         24.905      -         
p1_148_3_s0_0_cry_19                MUXCY_L     LO            Out     0.025     24.930      -         
p1_148_3_s0_0_cry_19                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_20                MUXCY_L     CI            In      -         24.930      -         
p1_148_3_s0_0_cry_20                MUXCY_L     LO            Out     0.025     24.956      -         
p1_148_3_s0_0_cry_20                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_21                MUXCY_L     CI            In      -         24.956      -         
p1_148_3_s0_0_cry_21                MUXCY_L     LO            Out     0.025     24.981      -         
p1_148_3_s0_0_cry_21                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_22                MUXCY_L     CI            In      -         24.981      -         
p1_148_3_s0_0_cry_22                MUXCY_L     LO            Out     0.025     25.006      -         
p1_148_3_s0_0_cry_22                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_23                MUXCY_L     CI            In      -         25.006      -         
p1_148_3_s0_0_cry_23                MUXCY_L     LO            Out     0.025     25.032      -         
p1_148_3_s0_0_cry_23                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_24                MUXCY_L     CI            In      -         25.032      -         
p1_148_3_s0_0_cry_24                MUXCY_L     LO            Out     0.025     25.057      -         
p1_148_3_s0_0_cry_24                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_25                MUXCY_L     CI            In      -         25.057      -         
p1_148_3_s0_0_cry_25                MUXCY_L     LO            Out     0.025     25.082      -         
p1_148_3_s0_0_cry_25                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_26                MUXCY_L     CI            In      -         25.082      -         
p1_148_3_s0_0_cry_26                MUXCY_L     LO            Out     0.025     25.107      -         
p1_148_3_s0_0_cry_26                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_27                MUXCY_L     CI            In      -         25.107      -         
p1_148_3_s0_0_cry_27                MUXCY_L     LO            Out     0.025     25.133      -         
p1_148_3_s0_0_cry_27                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_28                MUXCY_L     CI            In      -         25.133      -         
p1_148_3_s0_0_cry_28                MUXCY_L     LO            Out     0.025     25.158      -         
p1_148_3_s0_0_cry_28                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_29                MUXCY_L     CI            In      -         25.158      -         
p1_148_3_s0_0_cry_29                MUXCY_L     LO            Out     0.025     25.183      -         
p1_148_3_s0_0_cry_29                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_30                MUXCY_L     CI            In      -         25.183      -         
p1_148_3_s0_0_cry_30                MUXCY_L     LO            Out     0.025     25.209      -         
p1_148_3_s0_0_cry_30                Net         -             -       0.000     -           1         
p1_148_3_s0_0_s_31                  XORCY       CI            In      -         25.209      -         
p1_148_3_s0_0_s_31                  XORCY       O             Out     0.287     25.496      -         
p1_148_3_s0_0_s_31                  Net         -             -       0.504     -           2         
p1_148_2_d0_s_31_RNIVKVQ            LUT3        I1            In      -         26.000      -         
p1_148_2_d0_s_31_RNIVKVQ            LUT3        O             Out     0.094     26.094      -         
p1_148_2[31]                        Net         -             -       0.969     -           65        
p1_158_2_d0_axb_3                   LUT4        I1            In      -         27.062      -         
p1_158_2_d0_axb_3                   LUT4        O             Out     0.145     27.208      -         
p1_158_2_d0_axb_3                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_3                   MUXCY_L     S             In      -         27.208      -         
p1_158_2_d0_cry_3                   MUXCY_L     LO            Out     0.305     27.513      -         
p1_158_2_d0_cry_3                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_4                   MUXCY_L     CI            In      -         27.513      -         
p1_158_2_d0_cry_4                   MUXCY_L     LO            Out     0.025     27.538      -         
p1_158_2_d0_cry_4                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_5                   MUXCY_L     CI            In      -         27.538      -         
p1_158_2_d0_cry_5                   MUXCY_L     LO            Out     0.025     27.563      -         
p1_158_2_d0_cry_5                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_6                   MUXCY_L     CI            In      -         27.563      -         
p1_158_2_d0_cry_6                   MUXCY_L     LO            Out     0.025     27.589      -         
p1_158_2_d0_cry_6                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_7                   MUXCY_L     CI            In      -         27.589      -         
p1_158_2_d0_cry_7                   MUXCY_L     LO            Out     0.025     27.614      -         
p1_158_2_d0_cry_7                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_8                   MUXCY_L     CI            In      -         27.614      -         
p1_158_2_d0_cry_8                   MUXCY_L     LO            Out     0.025     27.639      -         
p1_158_2_d0_cry_8                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_9                   MUXCY_L     CI            In      -         27.639      -         
p1_158_2_d0_cry_9                   MUXCY_L     LO            Out     0.025     27.665      -         
p1_158_2_d0_cry_9                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_10                  MUXCY_L     CI            In      -         27.665      -         
p1_158_2_d0_cry_10                  MUXCY_L     LO            Out     0.025     27.690      -         
p1_158_2_d0_cry_10                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_11                  MUXCY_L     CI            In      -         27.690      -         
p1_158_2_d0_cry_11                  MUXCY_L     LO            Out     0.025     27.715      -         
p1_158_2_d0_cry_11                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_12                  MUXCY_L     CI            In      -         27.715      -         
p1_158_2_d0_cry_12                  MUXCY_L     LO            Out     0.025     27.741      -         
p1_158_2_d0_cry_12                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_13                  MUXCY_L     CI            In      -         27.741      -         
p1_158_2_d0_cry_13                  MUXCY_L     LO            Out     0.025     27.766      -         
p1_158_2_d0_cry_13                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_14                  MUXCY_L     CI            In      -         27.766      -         
p1_158_2_d0_cry_14                  MUXCY_L     LO            Out     0.025     27.791      -         
p1_158_2_d0_cry_14                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_15                  MUXCY_L     CI            In      -         27.791      -         
p1_158_2_d0_cry_15                  MUXCY_L     LO            Out     0.025     27.816      -         
p1_158_2_d0_cry_15                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_16                  MUXCY_L     CI            In      -         27.816      -         
p1_158_2_d0_cry_16                  MUXCY_L     LO            Out     0.025     27.842      -         
p1_158_2_d0_cry_16                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_17                  MUXCY_L     CI            In      -         27.842      -         
p1_158_2_d0_cry_17                  MUXCY_L     LO            Out     0.025     27.867      -         
p1_158_2_d0_cry_17                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_18                  MUXCY_L     CI            In      -         27.867      -         
p1_158_2_d0_cry_18                  MUXCY_L     LO            Out     0.025     27.892      -         
p1_158_2_d0_cry_18                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_19                  MUXCY_L     CI            In      -         27.892      -         
p1_158_2_d0_cry_19                  MUXCY_L     LO            Out     0.025     27.918      -         
p1_158_2_d0_cry_19                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_20                  MUXCY_L     CI            In      -         27.918      -         
p1_158_2_d0_cry_20                  MUXCY_L     LO            Out     0.025     27.943      -         
p1_158_2_d0_cry_20                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_21                  MUXCY_L     CI            In      -         27.943      -         
p1_158_2_d0_cry_21                  MUXCY_L     LO            Out     0.025     27.968      -         
p1_158_2_d0_cry_21                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_22                  MUXCY_L     CI            In      -         27.968      -         
p1_158_2_d0_cry_22                  MUXCY_L     LO            Out     0.025     27.994      -         
p1_158_2_d0_cry_22                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_23                  MUXCY_L     CI            In      -         27.994      -         
p1_158_2_d0_cry_23                  MUXCY_L     LO            Out     0.025     28.019      -         
p1_158_2_d0_cry_23                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_24                  MUXCY_L     CI            In      -         28.019      -         
p1_158_2_d0_cry_24                  MUXCY_L     LO            Out     0.025     28.044      -         
p1_158_2_d0_cry_24                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_25                  MUXCY_L     CI            In      -         28.044      -         
p1_158_2_d0_cry_25                  MUXCY_L     LO            Out     0.025     28.069      -         
p1_158_2_d0_cry_25                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_26                  MUXCY_L     CI            In      -         28.069      -         
p1_158_2_d0_cry_26                  MUXCY_L     LO            Out     0.025     28.095      -         
p1_158_2_d0_cry_26                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_27                  MUXCY_L     CI            In      -         28.095      -         
p1_158_2_d0_cry_27                  MUXCY_L     LO            Out     0.025     28.120      -         
p1_158_2_d0_cry_27                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_28                  MUXCY_L     CI            In      -         28.120      -         
p1_158_2_d0_cry_28                  MUXCY_L     LO            Out     0.025     28.145      -         
p1_158_2_d0_cry_28                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_29                  MUXCY_L     CI            In      -         28.145      -         
p1_158_2_d0_cry_29                  MUXCY_L     LO            Out     0.025     28.171      -         
p1_158_2_d0_cry_29                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_30                  MUXCY_L     CI            In      -         28.171      -         
p1_158_2_d0_cry_30                  MUXCY_L     LO            Out     0.025     28.196      -         
p1_158_2_d0_cry_30                  Net         -             -       0.000     -           1         
p1_158_2_d0_s_31                    XORCY       CI            In      -         28.196      -         
p1_158_2_d0_s_31                    XORCY       O             Out     0.287     28.483      -         
p1_158_3_s0[31]                     Net         -             -       0.552     -           3         
main\.between_cry_0_RNO_0           LUT4        I2            In      -         29.035      -         
main\.between_cry_0_RNO_0           LUT4        O             Out     0.094     29.129      -         
main\.between_axb_0                 Net         -             -       0.000     -           1         
main\.between_cry_0                 MUXCY_L     S             In      -         29.129      -         
main\.between_cry_0                 MUXCY_L     LO            Out     0.305     29.434      -         
main\.between_cry_0                 Net         -             -       0.000     -           2         
main\.between_cry_1                 MUXCY_L     CI            In      -         29.434      -         
main\.between_cry_1                 MUXCY_L     LO            Out     0.025     29.459      -         
main\.between_cry_1                 Net         -             -       0.000     -           2         
main\.between_cry_2                 MUXCY_L     CI            In      -         29.459      -         
main\.between_cry_2                 MUXCY_L     LO            Out     0.025     29.485      -         
main\.between_cry_2                 Net         -             -       0.000     -           2         
main\.between_cry_3                 MUXCY_L     CI            In      -         29.485      -         
main\.between_cry_3                 MUXCY_L     LO            Out     0.025     29.510      -         
main\.between_cry_3                 Net         -             -       0.000     -           2         
main\.between_cry_4                 MUXCY_L     CI            In      -         29.510      -         
main\.between_cry_4                 MUXCY_L     LO            Out     0.025     29.535      -         
main\.between_cry_4                 Net         -             -       0.000     -           2         
main\.between_cry_5                 MUXCY_L     CI            In      -         29.535      -         
main\.between_cry_5                 MUXCY_L     LO            Out     0.025     29.561      -         
main\.between_cry_5                 Net         -             -       0.000     -           2         
main\.between_cry_6                 MUXCY_L     CI            In      -         29.561      -         
main\.between_cry_6                 MUXCY_L     LO            Out     0.025     29.586      -         
main\.between_cry_6                 Net         -             -       0.000     -           2         
main\.between_cry_7                 MUXCY_L     CI            In      -         29.586      -         
main\.between_cry_7                 MUXCY_L     LO            Out     0.025     29.611      -         
main\.between_cry_7                 Net         -             -       0.000     -           2         
main\.between_cry_8                 MUXCY_L     CI            In      -         29.611      -         
main\.between_cry_8                 MUXCY_L     LO            Out     0.025     29.637      -         
main\.between_cry_8                 Net         -             -       0.000     -           2         
main\.between_cry_9                 MUXCY_L     CI            In      -         29.637      -         
main\.between_cry_9                 MUXCY_L     LO            Out     0.025     29.662      -         
main\.between_cry_9                 Net         -             -       0.000     -           2         
main\.between_cry_10                MUXCY_L     CI            In      -         29.662      -         
main\.between_cry_10                MUXCY_L     LO            Out     0.025     29.687      -         
main\.between_cry_10                Net         -             -       0.000     -           2         
main\.between_cry_11                MUXCY_L     CI            In      -         29.687      -         
main\.between_cry_11                MUXCY_L     LO            Out     0.025     29.712      -         
main\.between_cry_11                Net         -             -       0.000     -           2         
main\.between_cry_12                MUXCY_L     CI            In      -         29.712      -         
main\.between_cry_12                MUXCY_L     LO            Out     0.025     29.738      -         
main\.between_cry_12                Net         -             -       0.000     -           2         
main\.between_cry_13                MUXCY_L     CI            In      -         29.738      -         
main\.between_cry_13                MUXCY_L     LO            Out     0.025     29.763      -         
main\.between_cry_13                Net         -             -       0.000     -           2         
main\.between_s_14                  XORCY       CI            In      -         29.763      -         
main\.between_s_14                  XORCY       O             Out     0.287     30.050      -         
main\.between[14]                   Net         -             -       1.196     -           8         
main\.un5_between_4[47:0]           DSP48E      A[14]         In      -         31.246      -         
main\.un5_between_4[47:0]           DSP48E      PCOUT[14]     Out     3.646     34.892      -         
main\.un5_between_0[14]             Net         -             -       0.000     -           1         
main\.un5_between_5[47:0]           DSP48E      PCIN[14]      In      -         34.892      -         
main\.un5_between_5[47:0]           DSP48E      PCOUT[14]     Out     1.816     36.708      -         
main\.un5_between_5_0[14]           Net         -             -       0.000     -           1         
main\.un5_between_6[47:0]           DSP48E      PCIN[14]      In      -         36.708      -         
main\.un5_between_6[47:0]           DSP48E      P[14]         Out     1.816     38.524      -         
main\.un5_between[31]               Net         -             -       1.600     -           4         
main\.max_1_27[47:0]                DSP48E      B[14]         In      -         40.124      -         
main\.max_1_27[47:0]                DSP48E      P[14]         Out     3.646     43.769      -         
main\.max_1[31]                     Net         -             -       1.124     -           5         
internal_thres_ret_77               FD          D             In      -         44.893      -         
======================================================================================================
Total path delay (propagation time + setup) of 41.632 is 25.748(61.8%) logic and 15.884(38.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
    Requested Period:                        34.538
    - Setup time:                            0.004
    + Clock delay at ending point:           3.265
    = Required time:                         37.799

    - Propagation time:                      41.628
    - Clock delay at starting point:         3.265
    = Slack (critical) :                     -7.094

    Number of logic level(s):                271
    Starting point:                          wb_ret_fast[0] / Q
    Ending point:                            internal_thres_ret_77 / D
    The start point is clocked by            otsu|clk [rising] on pin C
    The end   point is clocked by            otsu|clk [rising] on pin C

Instance / Net                                  Pin           Pin               Arrival     No. of    
Name                                Type        Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
wb_ret_fast[0]                      FD          Q             Out     0.450     3.715       -         
wb_ret_fast[0]                      Net         -             -       0.600     -           2         
hist_var_0_ret_ret_fast_RNIO9S3     LUT5        I4            In      -         4.315       -         
hist_var_0_ret_ret_fast_RNIO9S3     LUT5        O             Out     0.540     4.855       -         
p1_83_3_s0_0_axb_0                  Net         -             -       0.000     -           3         
p1_83_3_s0_0_cry_0                  MUXCY_L     S             In      -         4.855       -         
p1_83_3_s0_0_cry_0                  MUXCY_L     LO            Out     0.305     5.160       -         
p1_83_3_s0_0_cry_0                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_1                  MUXCY_L     CI            In      -         5.160       -         
p1_83_3_s0_0_cry_1                  MUXCY_L     LO            Out     0.025     5.186       -         
p1_83_3_s0_0_cry_1                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_2                  MUXCY_L     CI            In      -         5.186       -         
p1_83_3_s0_0_cry_2                  MUXCY_L     LO            Out     0.025     5.211       -         
p1_83_3_s0_0_cry_2                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_3                  MUXCY_L     CI            In      -         5.211       -         
p1_83_3_s0_0_cry_3                  MUXCY_L     LO            Out     0.025     5.236       -         
p1_83_3_s0_0_cry_3                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_4                  MUXCY_L     CI            In      -         5.236       -         
p1_83_3_s0_0_cry_4                  MUXCY_L     LO            Out     0.025     5.261       -         
p1_83_3_s0_0_cry_4                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_5                  MUXCY_L     CI            In      -         5.261       -         
p1_83_3_s0_0_cry_5                  MUXCY_L     LO            Out     0.025     5.287       -         
p1_83_3_s0_0_cry_5                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_6                  MUXCY_L     CI            In      -         5.287       -         
p1_83_3_s0_0_cry_6                  MUXCY_L     LO            Out     0.025     5.312       -         
p1_83_3_s0_0_cry_6                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_7                  MUXCY_L     CI            In      -         5.312       -         
p1_83_3_s0_0_cry_7                  MUXCY_L     LO            Out     0.025     5.337       -         
p1_83_3_s0_0_cry_7                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_8                  MUXCY_L     CI            In      -         5.337       -         
p1_83_3_s0_0_cry_8                  MUXCY_L     LO            Out     0.025     5.363       -         
p1_83_3_s0_0_cry_8                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_9                  MUXCY_L     CI            In      -         5.363       -         
p1_83_3_s0_0_cry_9                  MUXCY_L     LO            Out     0.025     5.388       -         
p1_83_3_s0_0_cry_9                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_10                 MUXCY_L     CI            In      -         5.388       -         
p1_83_3_s0_0_cry_10                 MUXCY_L     LO            Out     0.025     5.413       -         
p1_83_3_s0_0_cry_10                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_11                 MUXCY_L     CI            In      -         5.413       -         
p1_83_3_s0_0_cry_11                 MUXCY_L     LO            Out     0.025     5.439       -         
p1_83_3_s0_0_cry_11                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_12                 MUXCY_L     CI            In      -         5.439       -         
p1_83_3_s0_0_cry_12                 MUXCY_L     LO            Out     0.025     5.464       -         
p1_83_3_s0_0_cry_12                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_13                 MUXCY_L     CI            In      -         5.464       -         
p1_83_3_s0_0_cry_13                 MUXCY_L     LO            Out     0.025     5.489       -         
p1_83_3_s0_0_cry_13                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_14                 MUXCY_L     CI            In      -         5.489       -         
p1_83_3_s0_0_cry_14                 MUXCY_L     LO            Out     0.025     5.515       -         
p1_83_3_s0_0_cry_14                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_15                 MUXCY_L     CI            In      -         5.515       -         
p1_83_3_s0_0_cry_15                 MUXCY_L     LO            Out     0.025     5.540       -         
p1_83_3_s0_0_cry_15                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_16                 MUXCY_L     CI            In      -         5.540       -         
p1_83_3_s0_0_cry_16                 MUXCY_L     LO            Out     0.025     5.565       -         
p1_83_3_s0_0_cry_16                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_17                 MUXCY_L     CI            In      -         5.565       -         
p1_83_3_s0_0_cry_17                 MUXCY_L     LO            Out     0.025     5.590       -         
p1_83_3_s0_0_cry_17                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_18                 MUXCY_L     CI            In      -         5.590       -         
p1_83_3_s0_0_cry_18                 MUXCY_L     LO            Out     0.025     5.616       -         
p1_83_3_s0_0_cry_18                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_19                 MUXCY_L     CI            In      -         5.616       -         
p1_83_3_s0_0_cry_19                 MUXCY_L     LO            Out     0.025     5.641       -         
p1_83_3_s0_0_cry_19                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_20                 MUXCY_L     CI            In      -         5.641       -         
p1_83_3_s0_0_cry_20                 MUXCY_L     LO            Out     0.025     5.666       -         
p1_83_3_s0_0_cry_20                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_21                 MUXCY_L     CI            In      -         5.666       -         
p1_83_3_s0_0_cry_21                 MUXCY_L     LO            Out     0.025     5.692       -         
p1_83_3_s0_0_cry_21                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_22                 MUXCY_L     CI            In      -         5.692       -         
p1_83_3_s0_0_cry_22                 MUXCY_L     LO            Out     0.025     5.717       -         
p1_83_3_s0_0_cry_22                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_23                 MUXCY_L     CI            In      -         5.717       -         
p1_83_3_s0_0_cry_23                 MUXCY_L     LO            Out     0.025     5.742       -         
p1_83_3_s0_0_cry_23                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_24                 MUXCY_L     CI            In      -         5.742       -         
p1_83_3_s0_0_cry_24                 MUXCY_L     LO            Out     0.025     5.768       -         
p1_83_3_s0_0_cry_24                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_25                 MUXCY_L     CI            In      -         5.768       -         
p1_83_3_s0_0_cry_25                 MUXCY_L     LO            Out     0.025     5.793       -         
p1_83_3_s0_0_cry_25                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_26                 MUXCY_L     CI            In      -         5.793       -         
p1_83_3_s0_0_cry_26                 MUXCY_L     LO            Out     0.025     5.818       -         
p1_83_3_s0_0_cry_26                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_27                 MUXCY_L     CI            In      -         5.818       -         
p1_83_3_s0_0_cry_27                 MUXCY_L     LO            Out     0.025     5.843       -         
p1_83_3_s0_0_cry_27                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_cry_28                 MUXCY_L     CI            In      -         5.843       -         
p1_83_3_s0_0_cry_28                 MUXCY_L     LO            Out     0.025     5.869       -         
p1_83_3_s0_0_cry_28                 Net         -             -       0.000     -           2         
p1_83_3_s0_0_s_29                   XORCY       CI            In      -         5.869       -         
p1_83_3_s0_0_s_29                   XORCY       O             Out     0.287     6.156       -         
p1_83_3_s0_0_s_29                   Net         -             -       0.504     -           2         
p1_83_2_d0_s_29_RNIQQC2             LUT4        I0            In      -         6.660       -         
p1_83_2_d0_s_29_RNIQQC2             LUT4        O             Out     0.094     6.754       -         
p1_88_3_s0_0_axb_30                 Net         -             -       0.000     -           2         
p1_88_3_s0_0_cry_30                 MUXCY_L     S             In      -         6.754       -         
p1_88_3_s0_0_cry_30                 MUXCY_L     LO            Out     0.305     7.059       -         
p1_88_3_s0_0_cry_30                 Net         -             -       0.000     -           1         
p1_88_3_s0_0_s_31                   XORCY       CI            In      -         7.059       -         
p1_88_3_s0_0_s_31                   XORCY       O             Out     0.287     7.346       -         
p1_88_3_s0_0_s_31                   Net         -             -       0.504     -           2         
p1_88_2_d0_s_31_RNIHUD4             LUT3        I1            In      -         7.850       -         
p1_88_2_d0_s_31_RNIHUD4             LUT3        O             Out     0.197     8.047       -         
p1_88_2[31]                         Net         -             -       0.969     -           65        
p1_93_3_s0_0_s_2_RNIRLG6            LUT4        I1            In      -         9.015       -         
p1_93_3_s0_0_s_2_RNIRLG6            LUT4        O             Out     0.209     9.224       -         
p1_98_3_s0_0_axb_3                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_3                  MUXCY_L     S             In      -         9.224       -         
p1_98_3_s0_0_cry_3                  MUXCY_L     LO            Out     0.305     9.530       -         
p1_98_3_s0_0_cry_3                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_4                  MUXCY_L     CI            In      -         9.530       -         
p1_98_3_s0_0_cry_4                  MUXCY_L     LO            Out     0.025     9.555       -         
p1_98_3_s0_0_cry_4                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_5                  MUXCY_L     CI            In      -         9.555       -         
p1_98_3_s0_0_cry_5                  MUXCY_L     LO            Out     0.025     9.580       -         
p1_98_3_s0_0_cry_5                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_6                  MUXCY_L     CI            In      -         9.580       -         
p1_98_3_s0_0_cry_6                  MUXCY_L     LO            Out     0.025     9.605       -         
p1_98_3_s0_0_cry_6                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_7                  MUXCY_L     CI            In      -         9.605       -         
p1_98_3_s0_0_cry_7                  MUXCY_L     LO            Out     0.025     9.631       -         
p1_98_3_s0_0_cry_7                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_8                  MUXCY_L     CI            In      -         9.631       -         
p1_98_3_s0_0_cry_8                  MUXCY_L     LO            Out     0.025     9.656       -         
p1_98_3_s0_0_cry_8                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_9                  MUXCY_L     CI            In      -         9.656       -         
p1_98_3_s0_0_cry_9                  MUXCY_L     LO            Out     0.025     9.681       -         
p1_98_3_s0_0_cry_9                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_10                 MUXCY_L     CI            In      -         9.681       -         
p1_98_3_s0_0_cry_10                 MUXCY_L     LO            Out     0.025     9.707       -         
p1_98_3_s0_0_cry_10                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_11                 MUXCY_L     CI            In      -         9.707       -         
p1_98_3_s0_0_cry_11                 MUXCY_L     LO            Out     0.025     9.732       -         
p1_98_3_s0_0_cry_11                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_12                 MUXCY_L     CI            In      -         9.732       -         
p1_98_3_s0_0_cry_12                 MUXCY_L     LO            Out     0.025     9.757       -         
p1_98_3_s0_0_cry_12                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_13                 MUXCY_L     CI            In      -         9.757       -         
p1_98_3_s0_0_cry_13                 MUXCY_L     LO            Out     0.025     9.783       -         
p1_98_3_s0_0_cry_13                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_14                 MUXCY_L     CI            In      -         9.783       -         
p1_98_3_s0_0_cry_14                 MUXCY_L     LO            Out     0.025     9.808       -         
p1_98_3_s0_0_cry_14                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_15                 MUXCY_L     CI            In      -         9.808       -         
p1_98_3_s0_0_cry_15                 MUXCY_L     LO            Out     0.025     9.833       -         
p1_98_3_s0_0_cry_15                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_16                 MUXCY_L     CI            In      -         9.833       -         
p1_98_3_s0_0_cry_16                 MUXCY_L     LO            Out     0.025     9.858       -         
p1_98_3_s0_0_cry_16                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_17                 MUXCY_L     CI            In      -         9.858       -         
p1_98_3_s0_0_cry_17                 MUXCY_L     LO            Out     0.025     9.884       -         
p1_98_3_s0_0_cry_17                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_18                 MUXCY_L     CI            In      -         9.884       -         
p1_98_3_s0_0_cry_18                 MUXCY_L     LO            Out     0.025     9.909       -         
p1_98_3_s0_0_cry_18                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_19                 MUXCY_L     CI            In      -         9.909       -         
p1_98_3_s0_0_cry_19                 MUXCY_L     LO            Out     0.025     9.934       -         
p1_98_3_s0_0_cry_19                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_20                 MUXCY_L     CI            In      -         9.934       -         
p1_98_3_s0_0_cry_20                 MUXCY_L     LO            Out     0.025     9.960       -         
p1_98_3_s0_0_cry_20                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_21                 MUXCY_L     CI            In      -         9.960       -         
p1_98_3_s0_0_cry_21                 MUXCY_L     LO            Out     0.025     9.985       -         
p1_98_3_s0_0_cry_21                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_22                 MUXCY_L     CI            In      -         9.985       -         
p1_98_3_s0_0_cry_22                 MUXCY_L     LO            Out     0.025     10.010      -         
p1_98_3_s0_0_cry_22                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_23                 MUXCY_L     CI            In      -         10.010      -         
p1_98_3_s0_0_cry_23                 MUXCY_L     LO            Out     0.025     10.036      -         
p1_98_3_s0_0_cry_23                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_24                 MUXCY_L     CI            In      -         10.036      -         
p1_98_3_s0_0_cry_24                 MUXCY_L     LO            Out     0.025     10.061      -         
p1_98_3_s0_0_cry_24                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_25                 MUXCY_L     CI            In      -         10.061      -         
p1_98_3_s0_0_cry_25                 MUXCY_L     LO            Out     0.025     10.086      -         
p1_98_3_s0_0_cry_25                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_26                 MUXCY_L     CI            In      -         10.086      -         
p1_98_3_s0_0_cry_26                 MUXCY_L     LO            Out     0.025     10.111      -         
p1_98_3_s0_0_cry_26                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_27                 MUXCY_L     CI            In      -         10.111      -         
p1_98_3_s0_0_cry_27                 MUXCY_L     LO            Out     0.025     10.137      -         
p1_98_3_s0_0_cry_27                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_28                 MUXCY_L     CI            In      -         10.137      -         
p1_98_3_s0_0_cry_28                 MUXCY_L     LO            Out     0.025     10.162      -         
p1_98_3_s0_0_cry_28                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_29                 MUXCY_L     CI            In      -         10.162      -         
p1_98_3_s0_0_cry_29                 MUXCY_L     LO            Out     0.025     10.187      -         
p1_98_3_s0_0_cry_29                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_30                 MUXCY_L     CI            In      -         10.187      -         
p1_98_3_s0_0_cry_30                 MUXCY_L     LO            Out     0.025     10.213      -         
p1_98_3_s0_0_cry_30                 Net         -             -       0.000     -           1         
p1_98_3_s0_0_s_31                   XORCY       CI            In      -         10.213      -         
p1_98_3_s0_0_s_31                   XORCY       O             Out     0.287     10.500      -         
p1_98_3_s0_0_s_31                   Net         -             -       0.504     -           2         
p1_98_2_d0_s_31_RNIN4S7             LUT3        I1            In      -         11.004      -         
p1_98_2_d0_s_31_RNIN4S7             LUT3        O             Out     0.113     11.117      -         
p1_98_2[31]                         Net         -             -       0.969     -           65        
p1_103_3_s0_0_s_2_RNIJK9B           LUT4        I1            In      -         12.085      -         
p1_103_3_s0_0_s_2_RNIJK9B           LUT4        O             Out     0.167     12.253      -         
p1_108_3_s0_0_axb_3                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_3                 MUXCY_L     S             In      -         12.253      -         
p1_108_3_s0_0_cry_3                 MUXCY_L     LO            Out     0.305     12.558      -         
p1_108_3_s0_0_cry_3                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_4                 MUXCY_L     CI            In      -         12.558      -         
p1_108_3_s0_0_cry_4                 MUXCY_L     LO            Out     0.025     12.583      -         
p1_108_3_s0_0_cry_4                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_5                 MUXCY_L     CI            In      -         12.583      -         
p1_108_3_s0_0_cry_5                 MUXCY_L     LO            Out     0.025     12.608      -         
p1_108_3_s0_0_cry_5                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_6                 MUXCY_L     CI            In      -         12.608      -         
p1_108_3_s0_0_cry_6                 MUXCY_L     LO            Out     0.025     12.634      -         
p1_108_3_s0_0_cry_6                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_7                 MUXCY_L     CI            In      -         12.634      -         
p1_108_3_s0_0_cry_7                 MUXCY_L     LO            Out     0.025     12.659      -         
p1_108_3_s0_0_cry_7                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_8                 MUXCY_L     CI            In      -         12.659      -         
p1_108_3_s0_0_cry_8                 MUXCY_L     LO            Out     0.025     12.684      -         
p1_108_3_s0_0_cry_8                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_9                 MUXCY_L     CI            In      -         12.684      -         
p1_108_3_s0_0_cry_9                 MUXCY_L     LO            Out     0.025     12.710      -         
p1_108_3_s0_0_cry_9                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_10                MUXCY_L     CI            In      -         12.710      -         
p1_108_3_s0_0_cry_10                MUXCY_L     LO            Out     0.025     12.735      -         
p1_108_3_s0_0_cry_10                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_11                MUXCY_L     CI            In      -         12.735      -         
p1_108_3_s0_0_cry_11                MUXCY_L     LO            Out     0.025     12.760      -         
p1_108_3_s0_0_cry_11                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_12                MUXCY_L     CI            In      -         12.760      -         
p1_108_3_s0_0_cry_12                MUXCY_L     LO            Out     0.025     12.786      -         
p1_108_3_s0_0_cry_12                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_13                MUXCY_L     CI            In      -         12.786      -         
p1_108_3_s0_0_cry_13                MUXCY_L     LO            Out     0.025     12.811      -         
p1_108_3_s0_0_cry_13                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_14                MUXCY_L     CI            In      -         12.811      -         
p1_108_3_s0_0_cry_14                MUXCY_L     LO            Out     0.025     12.836      -         
p1_108_3_s0_0_cry_14                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_15                MUXCY_L     CI            In      -         12.836      -         
p1_108_3_s0_0_cry_15                MUXCY_L     LO            Out     0.025     12.861      -         
p1_108_3_s0_0_cry_15                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_16                MUXCY_L     CI            In      -         12.861      -         
p1_108_3_s0_0_cry_16                MUXCY_L     LO            Out     0.025     12.887      -         
p1_108_3_s0_0_cry_16                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_17                MUXCY_L     CI            In      -         12.887      -         
p1_108_3_s0_0_cry_17                MUXCY_L     LO            Out     0.025     12.912      -         
p1_108_3_s0_0_cry_17                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_18                MUXCY_L     CI            In      -         12.912      -         
p1_108_3_s0_0_cry_18                MUXCY_L     LO            Out     0.025     12.937      -         
p1_108_3_s0_0_cry_18                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_19                MUXCY_L     CI            In      -         12.937      -         
p1_108_3_s0_0_cry_19                MUXCY_L     LO            Out     0.025     12.963      -         
p1_108_3_s0_0_cry_19                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_20                MUXCY_L     CI            In      -         12.963      -         
p1_108_3_s0_0_cry_20                MUXCY_L     LO            Out     0.025     12.988      -         
p1_108_3_s0_0_cry_20                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_21                MUXCY_L     CI            In      -         12.988      -         
p1_108_3_s0_0_cry_21                MUXCY_L     LO            Out     0.025     13.013      -         
p1_108_3_s0_0_cry_21                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_22                MUXCY_L     CI            In      -         13.013      -         
p1_108_3_s0_0_cry_22                MUXCY_L     LO            Out     0.025     13.039      -         
p1_108_3_s0_0_cry_22                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_23                MUXCY_L     CI            In      -         13.039      -         
p1_108_3_s0_0_cry_23                MUXCY_L     LO            Out     0.025     13.064      -         
p1_108_3_s0_0_cry_23                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_24                MUXCY_L     CI            In      -         13.064      -         
p1_108_3_s0_0_cry_24                MUXCY_L     LO            Out     0.025     13.089      -         
p1_108_3_s0_0_cry_24                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_25                MUXCY_L     CI            In      -         13.089      -         
p1_108_3_s0_0_cry_25                MUXCY_L     LO            Out     0.025     13.114      -         
p1_108_3_s0_0_cry_25                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_26                MUXCY_L     CI            In      -         13.114      -         
p1_108_3_s0_0_cry_26                MUXCY_L     LO            Out     0.025     13.140      -         
p1_108_3_s0_0_cry_26                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_27                MUXCY_L     CI            In      -         13.140      -         
p1_108_3_s0_0_cry_27                MUXCY_L     LO            Out     0.025     13.165      -         
p1_108_3_s0_0_cry_27                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_28                MUXCY_L     CI            In      -         13.165      -         
p1_108_3_s0_0_cry_28                MUXCY_L     LO            Out     0.025     13.190      -         
p1_108_3_s0_0_cry_28                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_29                MUXCY_L     CI            In      -         13.190      -         
p1_108_3_s0_0_cry_29                MUXCY_L     LO            Out     0.025     13.216      -         
p1_108_3_s0_0_cry_29                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_30                MUXCY_L     CI            In      -         13.216      -         
p1_108_3_s0_0_cry_30                MUXCY_L     LO            Out     0.025     13.241      -         
p1_108_3_s0_0_cry_30                Net         -             -       0.000     -           1         
p1_108_3_s0_0_s_31                  XORCY       CI            In      -         13.241      -         
p1_108_3_s0_0_s_31                  XORCY       O             Out     0.287     13.528      -         
p1_108_3_s0_0_s_31                  Net         -             -       0.504     -           2         
p1_108_3_s0_0_s_31_RNIFU6B          LUT3        I1            In      -         14.032      -         
p1_108_3_s0_0_s_31_RNIFU6B          LUT3        O             Out     0.094     14.126      -         
p1_108_2[31]                        Net         -             -       0.969     -           65        
p1_113_3_s0_0_s_2_RNIG70E           LUT4        I1            In      -         15.095      -         
p1_113_3_s0_0_s_2_RNIG70E           LUT4        O             Out     0.156     15.251      -         
p1_118_3_s0_0_axb_3                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_3                 MUXCY_L     S             In      -         15.251      -         
p1_118_3_s0_0_cry_3                 MUXCY_L     LO            Out     0.305     15.556      -         
p1_118_3_s0_0_cry_3                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_4                 MUXCY_L     CI            In      -         15.556      -         
p1_118_3_s0_0_cry_4                 MUXCY_L     LO            Out     0.025     15.581      -         
p1_118_3_s0_0_cry_4                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_5                 MUXCY_L     CI            In      -         15.581      -         
p1_118_3_s0_0_cry_5                 MUXCY_L     LO            Out     0.025     15.606      -         
p1_118_3_s0_0_cry_5                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_6                 MUXCY_L     CI            In      -         15.606      -         
p1_118_3_s0_0_cry_6                 MUXCY_L     LO            Out     0.025     15.632      -         
p1_118_3_s0_0_cry_6                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_7                 MUXCY_L     CI            In      -         15.632      -         
p1_118_3_s0_0_cry_7                 MUXCY_L     LO            Out     0.025     15.657      -         
p1_118_3_s0_0_cry_7                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_8                 MUXCY_L     CI            In      -         15.657      -         
p1_118_3_s0_0_cry_8                 MUXCY_L     LO            Out     0.025     15.682      -         
p1_118_3_s0_0_cry_8                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_9                 MUXCY_L     CI            In      -         15.682      -         
p1_118_3_s0_0_cry_9                 MUXCY_L     LO            Out     0.025     15.708      -         
p1_118_3_s0_0_cry_9                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_10                MUXCY_L     CI            In      -         15.708      -         
p1_118_3_s0_0_cry_10                MUXCY_L     LO            Out     0.025     15.733      -         
p1_118_3_s0_0_cry_10                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_11                MUXCY_L     CI            In      -         15.733      -         
p1_118_3_s0_0_cry_11                MUXCY_L     LO            Out     0.025     15.758      -         
p1_118_3_s0_0_cry_11                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_12                MUXCY_L     CI            In      -         15.758      -         
p1_118_3_s0_0_cry_12                MUXCY_L     LO            Out     0.025     15.784      -         
p1_118_3_s0_0_cry_12                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_13                MUXCY_L     CI            In      -         15.784      -         
p1_118_3_s0_0_cry_13                MUXCY_L     LO            Out     0.025     15.809      -         
p1_118_3_s0_0_cry_13                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_14                MUXCY_L     CI            In      -         15.809      -         
p1_118_3_s0_0_cry_14                MUXCY_L     LO            Out     0.025     15.834      -         
p1_118_3_s0_0_cry_14                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_15                MUXCY_L     CI            In      -         15.834      -         
p1_118_3_s0_0_cry_15                MUXCY_L     LO            Out     0.025     15.859      -         
p1_118_3_s0_0_cry_15                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_16                MUXCY_L     CI            In      -         15.859      -         
p1_118_3_s0_0_cry_16                MUXCY_L     LO            Out     0.025     15.885      -         
p1_118_3_s0_0_cry_16                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_17                MUXCY_L     CI            In      -         15.885      -         
p1_118_3_s0_0_cry_17                MUXCY_L     LO            Out     0.025     15.910      -         
p1_118_3_s0_0_cry_17                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_18                MUXCY_L     CI            In      -         15.910      -         
p1_118_3_s0_0_cry_18                MUXCY_L     LO            Out     0.025     15.935      -         
p1_118_3_s0_0_cry_18                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_19                MUXCY_L     CI            In      -         15.935      -         
p1_118_3_s0_0_cry_19                MUXCY_L     LO            Out     0.025     15.961      -         
p1_118_3_s0_0_cry_19                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_20                MUXCY_L     CI            In      -         15.961      -         
p1_118_3_s0_0_cry_20                MUXCY_L     LO            Out     0.025     15.986      -         
p1_118_3_s0_0_cry_20                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_21                MUXCY_L     CI            In      -         15.986      -         
p1_118_3_s0_0_cry_21                MUXCY_L     LO            Out     0.025     16.011      -         
p1_118_3_s0_0_cry_21                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_22                MUXCY_L     CI            In      -         16.011      -         
p1_118_3_s0_0_cry_22                MUXCY_L     LO            Out     0.025     16.037      -         
p1_118_3_s0_0_cry_22                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_23                MUXCY_L     CI            In      -         16.037      -         
p1_118_3_s0_0_cry_23                MUXCY_L     LO            Out     0.025     16.062      -         
p1_118_3_s0_0_cry_23                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_24                MUXCY_L     CI            In      -         16.062      -         
p1_118_3_s0_0_cry_24                MUXCY_L     LO            Out     0.025     16.087      -         
p1_118_3_s0_0_cry_24                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_25                MUXCY_L     CI            In      -         16.087      -         
p1_118_3_s0_0_cry_25                MUXCY_L     LO            Out     0.025     16.112      -         
p1_118_3_s0_0_cry_25                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_26                MUXCY_L     CI            In      -         16.112      -         
p1_118_3_s0_0_cry_26                MUXCY_L     LO            Out     0.025     16.138      -         
p1_118_3_s0_0_cry_26                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_27                MUXCY_L     CI            In      -         16.138      -         
p1_118_3_s0_0_cry_27                MUXCY_L     LO            Out     0.025     16.163      -         
p1_118_3_s0_0_cry_27                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_28                MUXCY_L     CI            In      -         16.163      -         
p1_118_3_s0_0_cry_28                MUXCY_L     LO            Out     0.025     16.188      -         
p1_118_3_s0_0_cry_28                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_29                MUXCY_L     CI            In      -         16.188      -         
p1_118_3_s0_0_cry_29                MUXCY_L     LO            Out     0.025     16.214      -         
p1_118_3_s0_0_cry_29                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_30                MUXCY_L     CI            In      -         16.214      -         
p1_118_3_s0_0_cry_30                MUXCY_L     LO            Out     0.025     16.239      -         
p1_118_3_s0_0_cry_30                Net         -             -       0.000     -           1         
p1_118_3_s0_0_s_31                  XORCY       CI            In      -         16.239      -         
p1_118_3_s0_0_s_31                  XORCY       O             Out     0.287     16.526      -         
p1_118_3_s0_0_s_31                  Net         -             -       0.504     -           2         
p1_118_3_s0_0_s_31_RNIVSVD          LUT3        I1            In      -         17.030      -         
p1_118_3_s0_0_s_31_RNIVSVD          LUT3        O             Out     0.094     17.124      -         
p1_118_2[31]                        Net         -             -       0.969     -           65        
p1_123_2_d0_s_2_RNI5V4G             LUT4        I1            In      -         18.093      -         
p1_123_2_d0_s_2_RNI5V4G             LUT4        O             Out     0.150     18.243      -         
p1_128_3_s0_0_axb_3                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_3                 MUXCY_L     S             In      -         18.243      -         
p1_128_3_s0_0_cry_3                 MUXCY_L     LO            Out     0.305     18.548      -         
p1_128_3_s0_0_cry_3                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_4                 MUXCY_L     CI            In      -         18.548      -         
p1_128_3_s0_0_cry_4                 MUXCY_L     LO            Out     0.025     18.573      -         
p1_128_3_s0_0_cry_4                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_5                 MUXCY_L     CI            In      -         18.573      -         
p1_128_3_s0_0_cry_5                 MUXCY_L     LO            Out     0.025     18.599      -         
p1_128_3_s0_0_cry_5                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_6                 MUXCY_L     CI            In      -         18.599      -         
p1_128_3_s0_0_cry_6                 MUXCY_L     LO            Out     0.025     18.624      -         
p1_128_3_s0_0_cry_6                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_7                 MUXCY_L     CI            In      -         18.624      -         
p1_128_3_s0_0_cry_7                 MUXCY_L     LO            Out     0.025     18.649      -         
p1_128_3_s0_0_cry_7                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_8                 MUXCY_L     CI            In      -         18.649      -         
p1_128_3_s0_0_cry_8                 MUXCY_L     LO            Out     0.025     18.675      -         
p1_128_3_s0_0_cry_8                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_9                 MUXCY_L     CI            In      -         18.675      -         
p1_128_3_s0_0_cry_9                 MUXCY_L     LO            Out     0.025     18.700      -         
p1_128_3_s0_0_cry_9                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_10                MUXCY_L     CI            In      -         18.700      -         
p1_128_3_s0_0_cry_10                MUXCY_L     LO            Out     0.025     18.725      -         
p1_128_3_s0_0_cry_10                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_11                MUXCY_L     CI            In      -         18.725      -         
p1_128_3_s0_0_cry_11                MUXCY_L     LO            Out     0.025     18.750      -         
p1_128_3_s0_0_cry_11                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_12                MUXCY_L     CI            In      -         18.750      -         
p1_128_3_s0_0_cry_12                MUXCY_L     LO            Out     0.025     18.776      -         
p1_128_3_s0_0_cry_12                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_13                MUXCY_L     CI            In      -         18.776      -         
p1_128_3_s0_0_cry_13                MUXCY_L     LO            Out     0.025     18.801      -         
p1_128_3_s0_0_cry_13                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_14                MUXCY_L     CI            In      -         18.801      -         
p1_128_3_s0_0_cry_14                MUXCY_L     LO            Out     0.025     18.826      -         
p1_128_3_s0_0_cry_14                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_15                MUXCY_L     CI            In      -         18.826      -         
p1_128_3_s0_0_cry_15                MUXCY_L     LO            Out     0.025     18.852      -         
p1_128_3_s0_0_cry_15                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_16                MUXCY_L     CI            In      -         18.852      -         
p1_128_3_s0_0_cry_16                MUXCY_L     LO            Out     0.025     18.877      -         
p1_128_3_s0_0_cry_16                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_17                MUXCY_L     CI            In      -         18.877      -         
p1_128_3_s0_0_cry_17                MUXCY_L     LO            Out     0.025     18.902      -         
p1_128_3_s0_0_cry_17                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_18                MUXCY_L     CI            In      -         18.902      -         
p1_128_3_s0_0_cry_18                MUXCY_L     LO            Out     0.025     18.928      -         
p1_128_3_s0_0_cry_18                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_19                MUXCY_L     CI            In      -         18.928      -         
p1_128_3_s0_0_cry_19                MUXCY_L     LO            Out     0.025     18.953      -         
p1_128_3_s0_0_cry_19                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_20                MUXCY_L     CI            In      -         18.953      -         
p1_128_3_s0_0_cry_20                MUXCY_L     LO            Out     0.025     18.978      -         
p1_128_3_s0_0_cry_20                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_21                MUXCY_L     CI            In      -         18.978      -         
p1_128_3_s0_0_cry_21                MUXCY_L     LO            Out     0.025     19.003      -         
p1_128_3_s0_0_cry_21                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_22                MUXCY_L     CI            In      -         19.003      -         
p1_128_3_s0_0_cry_22                MUXCY_L     LO            Out     0.025     19.029      -         
p1_128_3_s0_0_cry_22                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_23                MUXCY_L     CI            In      -         19.029      -         
p1_128_3_s0_0_cry_23                MUXCY_L     LO            Out     0.025     19.054      -         
p1_128_3_s0_0_cry_23                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_24                MUXCY_L     CI            In      -         19.054      -         
p1_128_3_s0_0_cry_24                MUXCY_L     LO            Out     0.025     19.079      -         
p1_128_3_s0_0_cry_24                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_25                MUXCY_L     CI            In      -         19.079      -         
p1_128_3_s0_0_cry_25                MUXCY_L     LO            Out     0.025     19.105      -         
p1_128_3_s0_0_cry_25                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_26                MUXCY_L     CI            In      -         19.105      -         
p1_128_3_s0_0_cry_26                MUXCY_L     LO            Out     0.025     19.130      -         
p1_128_3_s0_0_cry_26                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_27                MUXCY_L     CI            In      -         19.130      -         
p1_128_3_s0_0_cry_27                MUXCY_L     LO            Out     0.025     19.155      -         
p1_128_3_s0_0_cry_27                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_28                MUXCY_L     CI            In      -         19.155      -         
p1_128_3_s0_0_cry_28                MUXCY_L     LO            Out     0.025     19.181      -         
p1_128_3_s0_0_cry_28                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_29                MUXCY_L     CI            In      -         19.181      -         
p1_128_3_s0_0_cry_29                MUXCY_L     LO            Out     0.025     19.206      -         
p1_128_3_s0_0_cry_29                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_30                MUXCY_L     CI            In      -         19.206      -         
p1_128_3_s0_0_cry_30                MUXCY_L     LO            Out     0.025     19.231      -         
p1_128_3_s0_0_cry_30                Net         -             -       0.000     -           1         
p1_128_3_s0_0_s_31                  XORCY       CI            In      -         19.231      -         
p1_128_3_s0_0_s_31                  XORCY       O             Out     0.287     19.518      -         
p1_128_3_s0_0_s_31                  Net         -             -       0.504     -           2         
p1_128_2_d0_s_31_RNI707G            LUT3        I1            In      -         20.022      -         
p1_128_2_d0_s_31_RNI707G            LUT3        O             Out     0.094     20.116      -         
p1_128_2[31]                        Net         -             -       0.969     -           65        
p1_133_2_d0_s_2_RNIIRNJ             LUT4        I1            In      -         21.085      -         
p1_133_2_d0_s_2_RNIIRNJ             LUT4        O             Out     0.147     21.232      -         
p1_138_3_s0_0_axb_3                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_3                 MUXCY_L     S             In      -         21.232      -         
p1_138_3_s0_0_cry_3                 MUXCY_L     LO            Out     0.305     21.538      -         
p1_138_3_s0_0_cry_3                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_4                 MUXCY_L     CI            In      -         21.538      -         
p1_138_3_s0_0_cry_4                 MUXCY_L     LO            Out     0.025     21.563      -         
p1_138_3_s0_0_cry_4                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_5                 MUXCY_L     CI            In      -         21.563      -         
p1_138_3_s0_0_cry_5                 MUXCY_L     LO            Out     0.025     21.588      -         
p1_138_3_s0_0_cry_5                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_6                 MUXCY_L     CI            In      -         21.588      -         
p1_138_3_s0_0_cry_6                 MUXCY_L     LO            Out     0.025     21.613      -         
p1_138_3_s0_0_cry_6                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_7                 MUXCY_L     CI            In      -         21.613      -         
p1_138_3_s0_0_cry_7                 MUXCY_L     LO            Out     0.025     21.639      -         
p1_138_3_s0_0_cry_7                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_8                 MUXCY_L     CI            In      -         21.639      -         
p1_138_3_s0_0_cry_8                 MUXCY_L     LO            Out     0.025     21.664      -         
p1_138_3_s0_0_cry_8                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_9                 MUXCY_L     CI            In      -         21.664      -         
p1_138_3_s0_0_cry_9                 MUXCY_L     LO            Out     0.025     21.689      -         
p1_138_3_s0_0_cry_9                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_10                MUXCY_L     CI            In      -         21.689      -         
p1_138_3_s0_0_cry_10                MUXCY_L     LO            Out     0.025     21.715      -         
p1_138_3_s0_0_cry_10                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_11                MUXCY_L     CI            In      -         21.715      -         
p1_138_3_s0_0_cry_11                MUXCY_L     LO            Out     0.025     21.740      -         
p1_138_3_s0_0_cry_11                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_12                MUXCY_L     CI            In      -         21.740      -         
p1_138_3_s0_0_cry_12                MUXCY_L     LO            Out     0.025     21.765      -         
p1_138_3_s0_0_cry_12                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_13                MUXCY_L     CI            In      -         21.765      -         
p1_138_3_s0_0_cry_13                MUXCY_L     LO            Out     0.025     21.791      -         
p1_138_3_s0_0_cry_13                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_14                MUXCY_L     CI            In      -         21.791      -         
p1_138_3_s0_0_cry_14                MUXCY_L     LO            Out     0.025     21.816      -         
p1_138_3_s0_0_cry_14                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_15                MUXCY_L     CI            In      -         21.816      -         
p1_138_3_s0_0_cry_15                MUXCY_L     LO            Out     0.025     21.841      -         
p1_138_3_s0_0_cry_15                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_16                MUXCY_L     CI            In      -         21.841      -         
p1_138_3_s0_0_cry_16                MUXCY_L     LO            Out     0.025     21.866      -         
p1_138_3_s0_0_cry_16                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_17                MUXCY_L     CI            In      -         21.866      -         
p1_138_3_s0_0_cry_17                MUXCY_L     LO            Out     0.025     21.892      -         
p1_138_3_s0_0_cry_17                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_18                MUXCY_L     CI            In      -         21.892      -         
p1_138_3_s0_0_cry_18                MUXCY_L     LO            Out     0.025     21.917      -         
p1_138_3_s0_0_cry_18                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_19                MUXCY_L     CI            In      -         21.917      -         
p1_138_3_s0_0_cry_19                MUXCY_L     LO            Out     0.025     21.942      -         
p1_138_3_s0_0_cry_19                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_20                MUXCY_L     CI            In      -         21.942      -         
p1_138_3_s0_0_cry_20                MUXCY_L     LO            Out     0.025     21.968      -         
p1_138_3_s0_0_cry_20                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_21                MUXCY_L     CI            In      -         21.968      -         
p1_138_3_s0_0_cry_21                MUXCY_L     LO            Out     0.025     21.993      -         
p1_138_3_s0_0_cry_21                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_22                MUXCY_L     CI            In      -         21.993      -         
p1_138_3_s0_0_cry_22                MUXCY_L     LO            Out     0.025     22.018      -         
p1_138_3_s0_0_cry_22                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_23                MUXCY_L     CI            In      -         22.018      -         
p1_138_3_s0_0_cry_23                MUXCY_L     LO            Out     0.025     22.044      -         
p1_138_3_s0_0_cry_23                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_24                MUXCY_L     CI            In      -         22.044      -         
p1_138_3_s0_0_cry_24                MUXCY_L     LO            Out     0.025     22.069      -         
p1_138_3_s0_0_cry_24                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_25                MUXCY_L     CI            In      -         22.069      -         
p1_138_3_s0_0_cry_25                MUXCY_L     LO            Out     0.025     22.094      -         
p1_138_3_s0_0_cry_25                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_26                MUXCY_L     CI            In      -         22.094      -         
p1_138_3_s0_0_cry_26                MUXCY_L     LO            Out     0.025     22.119      -         
p1_138_3_s0_0_cry_26                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_27                MUXCY_L     CI            In      -         22.119      -         
p1_138_3_s0_0_cry_27                MUXCY_L     LO            Out     0.025     22.145      -         
p1_138_3_s0_0_cry_27                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_28                MUXCY_L     CI            In      -         22.145      -         
p1_138_3_s0_0_cry_28                MUXCY_L     LO            Out     0.025     22.170      -         
p1_138_3_s0_0_cry_28                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_29                MUXCY_L     CI            In      -         22.170      -         
p1_138_3_s0_0_cry_29                MUXCY_L     LO            Out     0.025     22.195      -         
p1_138_3_s0_0_cry_29                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_30                MUXCY_L     CI            In      -         22.195      -         
p1_138_3_s0_0_cry_30                MUXCY_L     LO            Out     0.025     22.221      -         
p1_138_3_s0_0_cry_30                Net         -             -       0.000     -           1         
p1_138_3_s0_0_s_31                  XORCY       CI            In      -         22.221      -         
p1_138_3_s0_0_s_31                  XORCY       O             Out     0.287     22.508      -         
p1_138_3_s0_0_s_31                  Net         -             -       0.504     -           2         
p1_138_3_s0_0_s_31_RNI78SL          LUT3        I1            In      -         23.012      -         
p1_138_3_s0_0_s_31_RNI78SL          LUT3        O             Out     0.094     23.106      -         
p1_138_2[31]                        Net         -             -       0.969     -           65        
p1_143_3_s0_0_s_2_RNINSOO           LUT4        I1            In      -         24.074      -         
p1_143_3_s0_0_s_2_RNINSOO           LUT4        O             Out     0.146     24.220      -         
p1_148_3_s0_0_axb_3                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_3                 MUXCY_L     S             In      -         24.220      -         
p1_148_3_s0_0_cry_3                 MUXCY_L     LO            Out     0.305     24.526      -         
p1_148_3_s0_0_cry_3                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_4                 MUXCY_L     CI            In      -         24.526      -         
p1_148_3_s0_0_cry_4                 MUXCY_L     LO            Out     0.025     24.551      -         
p1_148_3_s0_0_cry_4                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_5                 MUXCY_L     CI            In      -         24.551      -         
p1_148_3_s0_0_cry_5                 MUXCY_L     LO            Out     0.025     24.576      -         
p1_148_3_s0_0_cry_5                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_6                 MUXCY_L     CI            In      -         24.576      -         
p1_148_3_s0_0_cry_6                 MUXCY_L     LO            Out     0.025     24.601      -         
p1_148_3_s0_0_cry_6                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_7                 MUXCY_L     CI            In      -         24.601      -         
p1_148_3_s0_0_cry_7                 MUXCY_L     LO            Out     0.025     24.627      -         
p1_148_3_s0_0_cry_7                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_8                 MUXCY_L     CI            In      -         24.627      -         
p1_148_3_s0_0_cry_8                 MUXCY_L     LO            Out     0.025     24.652      -         
p1_148_3_s0_0_cry_8                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_9                 MUXCY_L     CI            In      -         24.652      -         
p1_148_3_s0_0_cry_9                 MUXCY_L     LO            Out     0.025     24.677      -         
p1_148_3_s0_0_cry_9                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_10                MUXCY_L     CI            In      -         24.677      -         
p1_148_3_s0_0_cry_10                MUXCY_L     LO            Out     0.025     24.703      -         
p1_148_3_s0_0_cry_10                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_11                MUXCY_L     CI            In      -         24.703      -         
p1_148_3_s0_0_cry_11                MUXCY_L     LO            Out     0.025     24.728      -         
p1_148_3_s0_0_cry_11                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_12                MUXCY_L     CI            In      -         24.728      -         
p1_148_3_s0_0_cry_12                MUXCY_L     LO            Out     0.025     24.753      -         
p1_148_3_s0_0_cry_12                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_13                MUXCY_L     CI            In      -         24.753      -         
p1_148_3_s0_0_cry_13                MUXCY_L     LO            Out     0.025     24.779      -         
p1_148_3_s0_0_cry_13                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_14                MUXCY_L     CI            In      -         24.779      -         
p1_148_3_s0_0_cry_14                MUXCY_L     LO            Out     0.025     24.804      -         
p1_148_3_s0_0_cry_14                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_15                MUXCY_L     CI            In      -         24.804      -         
p1_148_3_s0_0_cry_15                MUXCY_L     LO            Out     0.025     24.829      -         
p1_148_3_s0_0_cry_15                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_16                MUXCY_L     CI            In      -         24.829      -         
p1_148_3_s0_0_cry_16                MUXCY_L     LO            Out     0.025     24.854      -         
p1_148_3_s0_0_cry_16                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_17                MUXCY_L     CI            In      -         24.854      -         
p1_148_3_s0_0_cry_17                MUXCY_L     LO            Out     0.025     24.880      -         
p1_148_3_s0_0_cry_17                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_18                MUXCY_L     CI            In      -         24.880      -         
p1_148_3_s0_0_cry_18                MUXCY_L     LO            Out     0.025     24.905      -         
p1_148_3_s0_0_cry_18                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_19                MUXCY_L     CI            In      -         24.905      -         
p1_148_3_s0_0_cry_19                MUXCY_L     LO            Out     0.025     24.930      -         
p1_148_3_s0_0_cry_19                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_20                MUXCY_L     CI            In      -         24.930      -         
p1_148_3_s0_0_cry_20                MUXCY_L     LO            Out     0.025     24.956      -         
p1_148_3_s0_0_cry_20                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_21                MUXCY_L     CI            In      -         24.956      -         
p1_148_3_s0_0_cry_21                MUXCY_L     LO            Out     0.025     24.981      -         
p1_148_3_s0_0_cry_21                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_22                MUXCY_L     CI            In      -         24.981      -         
p1_148_3_s0_0_cry_22                MUXCY_L     LO            Out     0.025     25.006      -         
p1_148_3_s0_0_cry_22                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_23                MUXCY_L     CI            In      -         25.006      -         
p1_148_3_s0_0_cry_23                MUXCY_L     LO            Out     0.025     25.032      -         
p1_148_3_s0_0_cry_23                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_24                MUXCY_L     CI            In      -         25.032      -         
p1_148_3_s0_0_cry_24                MUXCY_L     LO            Out     0.025     25.057      -         
p1_148_3_s0_0_cry_24                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_25                MUXCY_L     CI            In      -         25.057      -         
p1_148_3_s0_0_cry_25                MUXCY_L     LO            Out     0.025     25.082      -         
p1_148_3_s0_0_cry_25                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_26                MUXCY_L     CI            In      -         25.082      -         
p1_148_3_s0_0_cry_26                MUXCY_L     LO            Out     0.025     25.107      -         
p1_148_3_s0_0_cry_26                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_27                MUXCY_L     CI            In      -         25.107      -         
p1_148_3_s0_0_cry_27                MUXCY_L     LO            Out     0.025     25.133      -         
p1_148_3_s0_0_cry_27                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_28                MUXCY_L     CI            In      -         25.133      -         
p1_148_3_s0_0_cry_28                MUXCY_L     LO            Out     0.025     25.158      -         
p1_148_3_s0_0_cry_28                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_29                MUXCY_L     CI            In      -         25.158      -         
p1_148_3_s0_0_cry_29                MUXCY_L     LO            Out     0.025     25.183      -         
p1_148_3_s0_0_cry_29                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_30                MUXCY_L     CI            In      -         25.183      -         
p1_148_3_s0_0_cry_30                MUXCY_L     LO            Out     0.025     25.209      -         
p1_148_3_s0_0_cry_30                Net         -             -       0.000     -           1         
p1_148_3_s0_0_s_31                  XORCY       CI            In      -         25.209      -         
p1_148_3_s0_0_s_31                  XORCY       O             Out     0.287     25.496      -         
p1_148_3_s0_0_s_31                  Net         -             -       0.504     -           2         
p1_148_2_d0_s_31_RNIVKVQ            LUT3        I1            In      -         26.000      -         
p1_148_2_d0_s_31_RNIVKVQ            LUT3        O             Out     0.094     26.094      -         
p1_148_2[31]                        Net         -             -       0.969     -           65        
p1_158_2_d0_axb_3                   LUT4        I1            In      -         27.062      -         
p1_158_2_d0_axb_3                   LUT4        O             Out     0.145     27.208      -         
p1_158_2_d0_axb_3                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_3                   MUXCY_L     S             In      -         27.208      -         
p1_158_2_d0_cry_3                   MUXCY_L     LO            Out     0.305     27.513      -         
p1_158_2_d0_cry_3                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_4                   MUXCY_L     CI            In      -         27.513      -         
p1_158_2_d0_cry_4                   MUXCY_L     LO            Out     0.025     27.538      -         
p1_158_2_d0_cry_4                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_5                   MUXCY_L     CI            In      -         27.538      -         
p1_158_2_d0_cry_5                   MUXCY_L     LO            Out     0.025     27.563      -         
p1_158_2_d0_cry_5                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_6                   MUXCY_L     CI            In      -         27.563      -         
p1_158_2_d0_cry_6                   MUXCY_L     LO            Out     0.025     27.589      -         
p1_158_2_d0_cry_6                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_7                   MUXCY_L     CI            In      -         27.589      -         
p1_158_2_d0_cry_7                   MUXCY_L     LO            Out     0.025     27.614      -         
p1_158_2_d0_cry_7                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_8                   MUXCY_L     CI            In      -         27.614      -         
p1_158_2_d0_cry_8                   MUXCY_L     LO            Out     0.025     27.639      -         
p1_158_2_d0_cry_8                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_9                   MUXCY_L     CI            In      -         27.639      -         
p1_158_2_d0_cry_9                   MUXCY_L     LO            Out     0.025     27.665      -         
p1_158_2_d0_cry_9                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_10                  MUXCY_L     CI            In      -         27.665      -         
p1_158_2_d0_cry_10                  MUXCY_L     LO            Out     0.025     27.690      -         
p1_158_2_d0_cry_10                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_11                  MUXCY_L     CI            In      -         27.690      -         
p1_158_2_d0_cry_11                  MUXCY_L     LO            Out     0.025     27.715      -         
p1_158_2_d0_cry_11                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_12                  MUXCY_L     CI            In      -         27.715      -         
p1_158_2_d0_cry_12                  MUXCY_L     LO            Out     0.025     27.741      -         
p1_158_2_d0_cry_12                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_13                  MUXCY_L     CI            In      -         27.741      -         
p1_158_2_d0_cry_13                  MUXCY_L     LO            Out     0.025     27.766      -         
p1_158_2_d0_cry_13                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_14                  MUXCY_L     CI            In      -         27.766      -         
p1_158_2_d0_cry_14                  MUXCY_L     LO            Out     0.025     27.791      -         
p1_158_2_d0_cry_14                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_15                  MUXCY_L     CI            In      -         27.791      -         
p1_158_2_d0_cry_15                  MUXCY_L     LO            Out     0.025     27.816      -         
p1_158_2_d0_cry_15                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_16                  MUXCY_L     CI            In      -         27.816      -         
p1_158_2_d0_cry_16                  MUXCY_L     LO            Out     0.025     27.842      -         
p1_158_2_d0_cry_16                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_17                  MUXCY_L     CI            In      -         27.842      -         
p1_158_2_d0_cry_17                  MUXCY_L     LO            Out     0.025     27.867      -         
p1_158_2_d0_cry_17                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_18                  MUXCY_L     CI            In      -         27.867      -         
p1_158_2_d0_cry_18                  MUXCY_L     LO            Out     0.025     27.892      -         
p1_158_2_d0_cry_18                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_19                  MUXCY_L     CI            In      -         27.892      -         
p1_158_2_d0_cry_19                  MUXCY_L     LO            Out     0.025     27.918      -         
p1_158_2_d0_cry_19                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_20                  MUXCY_L     CI            In      -         27.918      -         
p1_158_2_d0_cry_20                  MUXCY_L     LO            Out     0.025     27.943      -         
p1_158_2_d0_cry_20                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_21                  MUXCY_L     CI            In      -         27.943      -         
p1_158_2_d0_cry_21                  MUXCY_L     LO            Out     0.025     27.968      -         
p1_158_2_d0_cry_21                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_22                  MUXCY_L     CI            In      -         27.968      -         
p1_158_2_d0_cry_22                  MUXCY_L     LO            Out     0.025     27.994      -         
p1_158_2_d0_cry_22                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_23                  MUXCY_L     CI            In      -         27.994      -         
p1_158_2_d0_cry_23                  MUXCY_L     LO            Out     0.025     28.019      -         
p1_158_2_d0_cry_23                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_24                  MUXCY_L     CI            In      -         28.019      -         
p1_158_2_d0_cry_24                  MUXCY_L     LO            Out     0.025     28.044      -         
p1_158_2_d0_cry_24                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_25                  MUXCY_L     CI            In      -         28.044      -         
p1_158_2_d0_cry_25                  MUXCY_L     LO            Out     0.025     28.069      -         
p1_158_2_d0_cry_25                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_26                  MUXCY_L     CI            In      -         28.069      -         
p1_158_2_d0_cry_26                  MUXCY_L     LO            Out     0.025     28.095      -         
p1_158_2_d0_cry_26                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_27                  MUXCY_L     CI            In      -         28.095      -         
p1_158_2_d0_cry_27                  MUXCY_L     LO            Out     0.025     28.120      -         
p1_158_2_d0_cry_27                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_28                  MUXCY_L     CI            In      -         28.120      -         
p1_158_2_d0_cry_28                  MUXCY_L     LO            Out     0.025     28.145      -         
p1_158_2_d0_cry_28                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_29                  MUXCY_L     CI            In      -         28.145      -         
p1_158_2_d0_cry_29                  MUXCY_L     LO            Out     0.025     28.171      -         
p1_158_2_d0_cry_29                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_30                  MUXCY_L     CI            In      -         28.171      -         
p1_158_2_d0_cry_30                  MUXCY_L     LO            Out     0.025     28.196      -         
p1_158_2_d0_cry_30                  Net         -             -       0.000     -           1         
p1_158_2_d0_s_31                    XORCY       CI            In      -         28.196      -         
p1_158_2_d0_s_31                    XORCY       O             Out     0.287     28.483      -         
p1_158_3_s0[31]                     Net         -             -       0.552     -           3         
main\.between_cry_0_RNO_0           LUT4        I2            In      -         29.035      -         
main\.between_cry_0_RNO_0           LUT4        O             Out     0.094     29.129      -         
main\.between_axb_0                 Net         -             -       0.000     -           1         
main\.between_cry_0                 MUXCY_L     S             In      -         29.129      -         
main\.between_cry_0                 MUXCY_L     LO            Out     0.305     29.434      -         
main\.between_cry_0                 Net         -             -       0.000     -           2         
main\.between_cry_1                 MUXCY_L     CI            In      -         29.434      -         
main\.between_cry_1                 MUXCY_L     LO            Out     0.025     29.459      -         
main\.between_cry_1                 Net         -             -       0.000     -           2         
main\.between_cry_2                 MUXCY_L     CI            In      -         29.459      -         
main\.between_cry_2                 MUXCY_L     LO            Out     0.025     29.485      -         
main\.between_cry_2                 Net         -             -       0.000     -           2         
main\.between_cry_3                 MUXCY_L     CI            In      -         29.485      -         
main\.between_cry_3                 MUXCY_L     LO            Out     0.025     29.510      -         
main\.between_cry_3                 Net         -             -       0.000     -           2         
main\.between_cry_4                 MUXCY_L     CI            In      -         29.510      -         
main\.between_cry_4                 MUXCY_L     LO            Out     0.025     29.535      -         
main\.between_cry_4                 Net         -             -       0.000     -           2         
main\.between_cry_5                 MUXCY_L     CI            In      -         29.535      -         
main\.between_cry_5                 MUXCY_L     LO            Out     0.025     29.561      -         
main\.between_cry_5                 Net         -             -       0.000     -           2         
main\.between_cry_6                 MUXCY_L     CI            In      -         29.561      -         
main\.between_cry_6                 MUXCY_L     LO            Out     0.025     29.586      -         
main\.between_cry_6                 Net         -             -       0.000     -           2         
main\.between_cry_7                 MUXCY_L     CI            In      -         29.586      -         
main\.between_cry_7                 MUXCY_L     LO            Out     0.025     29.611      -         
main\.between_cry_7                 Net         -             -       0.000     -           2         
main\.between_cry_8                 MUXCY_L     CI            In      -         29.611      -         
main\.between_cry_8                 MUXCY_L     LO            Out     0.025     29.637      -         
main\.between_cry_8                 Net         -             -       0.000     -           2         
main\.between_cry_9                 MUXCY_L     CI            In      -         29.637      -         
main\.between_cry_9                 MUXCY_L     LO            Out     0.025     29.662      -         
main\.between_cry_9                 Net         -             -       0.000     -           2         
main\.between_cry_10                MUXCY_L     CI            In      -         29.662      -         
main\.between_cry_10                MUXCY_L     LO            Out     0.025     29.687      -         
main\.between_cry_10                Net         -             -       0.000     -           2         
main\.between_cry_11                MUXCY_L     CI            In      -         29.687      -         
main\.between_cry_11                MUXCY_L     LO            Out     0.025     29.712      -         
main\.between_cry_11                Net         -             -       0.000     -           2         
main\.between_cry_12                MUXCY_L     CI            In      -         29.712      -         
main\.between_cry_12                MUXCY_L     LO            Out     0.025     29.738      -         
main\.between_cry_12                Net         -             -       0.000     -           2         
main\.between_cry_13                MUXCY_L     CI            In      -         29.738      -         
main\.between_cry_13                MUXCY_L     LO            Out     0.025     29.763      -         
main\.between_cry_13                Net         -             -       0.000     -           2         
main\.between_s_14                  XORCY       CI            In      -         29.763      -         
main\.between_s_14                  XORCY       O             Out     0.287     30.050      -         
main\.between[14]                   Net         -             -       1.196     -           8         
main\.un5_between_4[47:0]           DSP48E      A[14]         In      -         31.246      -         
main\.un5_between_4[47:0]           DSP48E      PCOUT[14]     Out     3.646     34.892      -         
main\.un5_between_0[14]             Net         -             -       0.000     -           1         
main\.un5_between_5[47:0]           DSP48E      PCIN[14]      In      -         34.892      -         
main\.un5_between_5[47:0]           DSP48E      PCOUT[14]     Out     1.816     36.708      -         
main\.un5_between_5_0[14]           Net         -             -       0.000     -           1         
main\.un5_between_6[47:0]           DSP48E      PCIN[14]      In      -         36.708      -         
main\.un5_between_6[47:0]           DSP48E      P[14]         Out     1.816     38.524      -         
main\.un5_between[31]               Net         -             -       1.600     -           4         
main\.max_1_27[47:0]                DSP48E      B[14]         In      -         40.124      -         
main\.max_1_27[47:0]                DSP48E      P[14]         Out     3.646     43.769      -         
main\.max_1[31]                     Net         -             -       1.124     -           5         
internal_thres_ret_77               FD          D             In      -         44.893      -         
======================================================================================================
Total path delay (propagation time + setup) of 41.632 is 25.748(61.8%) logic and 15.884(38.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
    Requested Period:                        34.538
    - Setup time:                            0.004
    + Clock delay at ending point:           3.265
    = Required time:                         37.799

    - Propagation time:                      41.628
    - Clock delay at starting point:         3.265
    = Slack (critical) :                     -7.094

    Number of logic level(s):                271
    Starting point:                          hist_var_0_ret_fast[0] / Q
    Ending point:                            internal_thres_ret_77 / D
    The start point is clocked by            otsu|clk [rising] on pin C
    The end   point is clocked by            otsu|clk [rising] on pin C

Instance / Net                                  Pin           Pin               Arrival     No. of    
Name                                Type        Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
hist_var_0_ret_fast[0]              FD          Q             Out     0.450     3.715       -         
hist_var_0_ret_fast[0]              Net         -             -       0.600     -           2         
hist_var_0_ret_ret_fast_RNIO9S3     LUT5        I2            In      -         4.315       -         
hist_var_0_ret_ret_fast_RNIO9S3     LUT5        O             Out     0.540     4.855       -         
p1_83_3_s0_0_axb_0                  Net         -             -       0.000     -           3         
p1_83_3_s0_0_cry_0                  MUXCY_L     S             In      -         4.855       -         
p1_83_3_s0_0_cry_0                  MUXCY_L     LO            Out     0.305     5.160       -         
p1_83_3_s0_0_cry_0                  Net         -             -       0.000     -           2         
p1_83_3_s0_0_s_1                    XORCY       CI            In      -         5.160       -         
p1_83_3_s0_0_s_1                    XORCY       O             Out     0.287     5.447       -         
p1_83_3_s0_0_s_1                    Net         -             -       0.504     -           2         
p1_83_3_s0_0_s_1_RNIDH43            LUT4        I0            In      -         5.951       -         
p1_83_3_s0_0_s_1_RNIDH43            LUT4        O             Out     0.094     6.045       -         
p1_88_3_s0_0_axb_2                  Net         -             -       0.000     -           2         
p1_88_3_s0_0_cry_2                  MUXCY_L     S             In      -         6.045       -         
p1_88_3_s0_0_cry_2                  MUXCY_L     LO            Out     0.305     6.351       -         
p1_88_3_s0_0_cry_2                  Net         -             -       0.000     -           2         
p1_88_3_s0_0_cry_3                  MUXCY_L     CI            In      -         6.351       -         
p1_88_3_s0_0_cry_3                  MUXCY_L     LO            Out     0.025     6.376       -         
p1_88_3_s0_0_cry_3                  Net         -             -       0.000     -           2         
p1_88_3_s0_0_cry_4                  MUXCY_L     CI            In      -         6.376       -         
p1_88_3_s0_0_cry_4                  MUXCY_L     LO            Out     0.025     6.401       -         
p1_88_3_s0_0_cry_4                  Net         -             -       0.000     -           2         
p1_88_3_s0_0_cry_5                  MUXCY_L     CI            In      -         6.401       -         
p1_88_3_s0_0_cry_5                  MUXCY_L     LO            Out     0.025     6.426       -         
p1_88_3_s0_0_cry_5                  Net         -             -       0.000     -           2         
p1_88_3_s0_0_cry_6                  MUXCY_L     CI            In      -         6.426       -         
p1_88_3_s0_0_cry_6                  MUXCY_L     LO            Out     0.025     6.452       -         
p1_88_3_s0_0_cry_6                  Net         -             -       0.000     -           2         
p1_88_3_s0_0_cry_7                  MUXCY_L     CI            In      -         6.452       -         
p1_88_3_s0_0_cry_7                  MUXCY_L     LO            Out     0.025     6.477       -         
p1_88_3_s0_0_cry_7                  Net         -             -       0.000     -           2         
p1_88_3_s0_0_cry_8                  MUXCY_L     CI            In      -         6.477       -         
p1_88_3_s0_0_cry_8                  MUXCY_L     LO            Out     0.025     6.502       -         
p1_88_3_s0_0_cry_8                  Net         -             -       0.000     -           2         
p1_88_3_s0_0_cry_9                  MUXCY_L     CI            In      -         6.502       -         
p1_88_3_s0_0_cry_9                  MUXCY_L     LO            Out     0.025     6.528       -         
p1_88_3_s0_0_cry_9                  Net         -             -       0.000     -           2         
p1_88_3_s0_0_cry_10                 MUXCY_L     CI            In      -         6.528       -         
p1_88_3_s0_0_cry_10                 MUXCY_L     LO            Out     0.025     6.553       -         
p1_88_3_s0_0_cry_10                 Net         -             -       0.000     -           2         
p1_88_3_s0_0_cry_11                 MUXCY_L     CI            In      -         6.553       -         
p1_88_3_s0_0_cry_11                 MUXCY_L     LO            Out     0.025     6.578       -         
p1_88_3_s0_0_cry_11                 Net         -             -       0.000     -           2         
p1_88_3_s0_0_cry_12                 MUXCY_L     CI            In      -         6.578       -         
p1_88_3_s0_0_cry_12                 MUXCY_L     LO            Out     0.025     6.604       -         
p1_88_3_s0_0_cry_12                 Net         -             -       0.000     -           2         
p1_88_3_s0_0_cry_13                 MUXCY_L     CI            In      -         6.604       -         
p1_88_3_s0_0_cry_13                 MUXCY_L     LO            Out     0.025     6.629       -         
p1_88_3_s0_0_cry_13                 Net         -             -       0.000     -           2         
p1_88_3_s0_0_cry_14                 MUXCY_L     CI            In      -         6.629       -         
p1_88_3_s0_0_cry_14                 MUXCY_L     LO            Out     0.025     6.654       -         
p1_88_3_s0_0_cry_14                 Net         -             -       0.000     -           2         
p1_88_3_s0_0_cry_15                 MUXCY_L     CI            In      -         6.654       -         
p1_88_3_s0_0_cry_15                 MUXCY_L     LO            Out     0.025     6.680       -         
p1_88_3_s0_0_cry_15                 Net         -             -       0.000     -           2         
p1_88_3_s0_0_cry_16                 MUXCY_L     CI            In      -         6.680       -         
p1_88_3_s0_0_cry_16                 MUXCY_L     LO            Out     0.025     6.705       -         
p1_88_3_s0_0_cry_16                 Net         -             -       0.000     -           2         
p1_88_3_s0_0_cry_17                 MUXCY_L     CI            In      -         6.705       -         
p1_88_3_s0_0_cry_17                 MUXCY_L     LO            Out     0.025     6.730       -         
p1_88_3_s0_0_cry_17                 Net         -             -       0.000     -           2         
p1_88_3_s0_0_cry_18                 MUXCY_L     CI            In      -         6.730       -         
p1_88_3_s0_0_cry_18                 MUXCY_L     LO            Out     0.025     6.755       -         
p1_88_3_s0_0_cry_18                 Net         -             -       0.000     -           2         
p1_88_3_s0_0_cry_19                 MUXCY_L     CI            In      -         6.755       -         
p1_88_3_s0_0_cry_19                 MUXCY_L     LO            Out     0.025     6.781       -         
p1_88_3_s0_0_cry_19                 Net         -             -       0.000     -           2         
p1_88_3_s0_0_cry_20                 MUXCY_L     CI            In      -         6.781       -         
p1_88_3_s0_0_cry_20                 MUXCY_L     LO            Out     0.025     6.806       -         
p1_88_3_s0_0_cry_20                 Net         -             -       0.000     -           2         
p1_88_3_s0_0_cry_21                 MUXCY_L     CI            In      -         6.806       -         
p1_88_3_s0_0_cry_21                 MUXCY_L     LO            Out     0.025     6.831       -         
p1_88_3_s0_0_cry_21                 Net         -             -       0.000     -           2         
p1_88_3_s0_0_cry_22                 MUXCY_L     CI            In      -         6.831       -         
p1_88_3_s0_0_cry_22                 MUXCY_L     LO            Out     0.025     6.857       -         
p1_88_3_s0_0_cry_22                 Net         -             -       0.000     -           2         
p1_88_3_s0_0_cry_23                 MUXCY_L     CI            In      -         6.857       -         
p1_88_3_s0_0_cry_23                 MUXCY_L     LO            Out     0.025     6.882       -         
p1_88_3_s0_0_cry_23                 Net         -             -       0.000     -           2         
p1_88_3_s0_0_cry_24                 MUXCY_L     CI            In      -         6.882       -         
p1_88_3_s0_0_cry_24                 MUXCY_L     LO            Out     0.025     6.907       -         
p1_88_3_s0_0_cry_24                 Net         -             -       0.000     -           2         
p1_88_3_s0_0_cry_25                 MUXCY_L     CI            In      -         6.907       -         
p1_88_3_s0_0_cry_25                 MUXCY_L     LO            Out     0.025     6.933       -         
p1_88_3_s0_0_cry_25                 Net         -             -       0.000     -           2         
p1_88_3_s0_0_cry_26                 MUXCY_L     CI            In      -         6.933       -         
p1_88_3_s0_0_cry_26                 MUXCY_L     LO            Out     0.025     6.958       -         
p1_88_3_s0_0_cry_26                 Net         -             -       0.000     -           2         
p1_88_3_s0_0_cry_27                 MUXCY_L     CI            In      -         6.958       -         
p1_88_3_s0_0_cry_27                 MUXCY_L     LO            Out     0.025     6.983       -         
p1_88_3_s0_0_cry_27                 Net         -             -       0.000     -           2         
p1_88_3_s0_0_cry_28                 MUXCY_L     CI            In      -         6.983       -         
p1_88_3_s0_0_cry_28                 MUXCY_L     LO            Out     0.025     7.008       -         
p1_88_3_s0_0_cry_28                 Net         -             -       0.000     -           2         
p1_88_3_s0_0_cry_29                 MUXCY_L     CI            In      -         7.008       -         
p1_88_3_s0_0_cry_29                 MUXCY_L     LO            Out     0.025     7.034       -         
p1_88_3_s0_0_cry_29                 Net         -             -       0.000     -           2         
p1_88_3_s0_0_cry_30                 MUXCY_L     CI            In      -         7.034       -         
p1_88_3_s0_0_cry_30                 MUXCY_L     LO            Out     0.025     7.059       -         
p1_88_3_s0_0_cry_30                 Net         -             -       0.000     -           1         
p1_88_3_s0_0_s_31                   XORCY       CI            In      -         7.059       -         
p1_88_3_s0_0_s_31                   XORCY       O             Out     0.287     7.346       -         
p1_88_3_s0_0_s_31                   Net         -             -       0.504     -           2         
p1_88_2_d0_s_31_RNIHUD4             LUT3        I1            In      -         7.850       -         
p1_88_2_d0_s_31_RNIHUD4             LUT3        O             Out     0.197     8.047       -         
p1_88_2[31]                         Net         -             -       0.969     -           65        
p1_93_3_s0_0_s_2_RNIRLG6            LUT4        I1            In      -         9.015       -         
p1_93_3_s0_0_s_2_RNIRLG6            LUT4        O             Out     0.209     9.224       -         
p1_98_3_s0_0_axb_3                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_3                  MUXCY_L     S             In      -         9.224       -         
p1_98_3_s0_0_cry_3                  MUXCY_L     LO            Out     0.305     9.530       -         
p1_98_3_s0_0_cry_3                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_4                  MUXCY_L     CI            In      -         9.530       -         
p1_98_3_s0_0_cry_4                  MUXCY_L     LO            Out     0.025     9.555       -         
p1_98_3_s0_0_cry_4                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_5                  MUXCY_L     CI            In      -         9.555       -         
p1_98_3_s0_0_cry_5                  MUXCY_L     LO            Out     0.025     9.580       -         
p1_98_3_s0_0_cry_5                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_6                  MUXCY_L     CI            In      -         9.580       -         
p1_98_3_s0_0_cry_6                  MUXCY_L     LO            Out     0.025     9.605       -         
p1_98_3_s0_0_cry_6                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_7                  MUXCY_L     CI            In      -         9.605       -         
p1_98_3_s0_0_cry_7                  MUXCY_L     LO            Out     0.025     9.631       -         
p1_98_3_s0_0_cry_7                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_8                  MUXCY_L     CI            In      -         9.631       -         
p1_98_3_s0_0_cry_8                  MUXCY_L     LO            Out     0.025     9.656       -         
p1_98_3_s0_0_cry_8                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_9                  MUXCY_L     CI            In      -         9.656       -         
p1_98_3_s0_0_cry_9                  MUXCY_L     LO            Out     0.025     9.681       -         
p1_98_3_s0_0_cry_9                  Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_10                 MUXCY_L     CI            In      -         9.681       -         
p1_98_3_s0_0_cry_10                 MUXCY_L     LO            Out     0.025     9.707       -         
p1_98_3_s0_0_cry_10                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_11                 MUXCY_L     CI            In      -         9.707       -         
p1_98_3_s0_0_cry_11                 MUXCY_L     LO            Out     0.025     9.732       -         
p1_98_3_s0_0_cry_11                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_12                 MUXCY_L     CI            In      -         9.732       -         
p1_98_3_s0_0_cry_12                 MUXCY_L     LO            Out     0.025     9.757       -         
p1_98_3_s0_0_cry_12                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_13                 MUXCY_L     CI            In      -         9.757       -         
p1_98_3_s0_0_cry_13                 MUXCY_L     LO            Out     0.025     9.783       -         
p1_98_3_s0_0_cry_13                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_14                 MUXCY_L     CI            In      -         9.783       -         
p1_98_3_s0_0_cry_14                 MUXCY_L     LO            Out     0.025     9.808       -         
p1_98_3_s0_0_cry_14                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_15                 MUXCY_L     CI            In      -         9.808       -         
p1_98_3_s0_0_cry_15                 MUXCY_L     LO            Out     0.025     9.833       -         
p1_98_3_s0_0_cry_15                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_16                 MUXCY_L     CI            In      -         9.833       -         
p1_98_3_s0_0_cry_16                 MUXCY_L     LO            Out     0.025     9.858       -         
p1_98_3_s0_0_cry_16                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_17                 MUXCY_L     CI            In      -         9.858       -         
p1_98_3_s0_0_cry_17                 MUXCY_L     LO            Out     0.025     9.884       -         
p1_98_3_s0_0_cry_17                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_18                 MUXCY_L     CI            In      -         9.884       -         
p1_98_3_s0_0_cry_18                 MUXCY_L     LO            Out     0.025     9.909       -         
p1_98_3_s0_0_cry_18                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_19                 MUXCY_L     CI            In      -         9.909       -         
p1_98_3_s0_0_cry_19                 MUXCY_L     LO            Out     0.025     9.934       -         
p1_98_3_s0_0_cry_19                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_20                 MUXCY_L     CI            In      -         9.934       -         
p1_98_3_s0_0_cry_20                 MUXCY_L     LO            Out     0.025     9.960       -         
p1_98_3_s0_0_cry_20                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_21                 MUXCY_L     CI            In      -         9.960       -         
p1_98_3_s0_0_cry_21                 MUXCY_L     LO            Out     0.025     9.985       -         
p1_98_3_s0_0_cry_21                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_22                 MUXCY_L     CI            In      -         9.985       -         
p1_98_3_s0_0_cry_22                 MUXCY_L     LO            Out     0.025     10.010      -         
p1_98_3_s0_0_cry_22                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_23                 MUXCY_L     CI            In      -         10.010      -         
p1_98_3_s0_0_cry_23                 MUXCY_L     LO            Out     0.025     10.036      -         
p1_98_3_s0_0_cry_23                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_24                 MUXCY_L     CI            In      -         10.036      -         
p1_98_3_s0_0_cry_24                 MUXCY_L     LO            Out     0.025     10.061      -         
p1_98_3_s0_0_cry_24                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_25                 MUXCY_L     CI            In      -         10.061      -         
p1_98_3_s0_0_cry_25                 MUXCY_L     LO            Out     0.025     10.086      -         
p1_98_3_s0_0_cry_25                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_26                 MUXCY_L     CI            In      -         10.086      -         
p1_98_3_s0_0_cry_26                 MUXCY_L     LO            Out     0.025     10.111      -         
p1_98_3_s0_0_cry_26                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_27                 MUXCY_L     CI            In      -         10.111      -         
p1_98_3_s0_0_cry_27                 MUXCY_L     LO            Out     0.025     10.137      -         
p1_98_3_s0_0_cry_27                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_28                 MUXCY_L     CI            In      -         10.137      -         
p1_98_3_s0_0_cry_28                 MUXCY_L     LO            Out     0.025     10.162      -         
p1_98_3_s0_0_cry_28                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_29                 MUXCY_L     CI            In      -         10.162      -         
p1_98_3_s0_0_cry_29                 MUXCY_L     LO            Out     0.025     10.187      -         
p1_98_3_s0_0_cry_29                 Net         -             -       0.000     -           2         
p1_98_3_s0_0_cry_30                 MUXCY_L     CI            In      -         10.187      -         
p1_98_3_s0_0_cry_30                 MUXCY_L     LO            Out     0.025     10.213      -         
p1_98_3_s0_0_cry_30                 Net         -             -       0.000     -           1         
p1_98_3_s0_0_s_31                   XORCY       CI            In      -         10.213      -         
p1_98_3_s0_0_s_31                   XORCY       O             Out     0.287     10.500      -         
p1_98_3_s0_0_s_31                   Net         -             -       0.504     -           2         
p1_98_2_d0_s_31_RNIN4S7             LUT3        I1            In      -         11.004      -         
p1_98_2_d0_s_31_RNIN4S7             LUT3        O             Out     0.113     11.117      -         
p1_98_2[31]                         Net         -             -       0.969     -           65        
p1_103_3_s0_0_s_2_RNIJK9B           LUT4        I1            In      -         12.085      -         
p1_103_3_s0_0_s_2_RNIJK9B           LUT4        O             Out     0.167     12.253      -         
p1_108_3_s0_0_axb_3                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_3                 MUXCY_L     S             In      -         12.253      -         
p1_108_3_s0_0_cry_3                 MUXCY_L     LO            Out     0.305     12.558      -         
p1_108_3_s0_0_cry_3                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_4                 MUXCY_L     CI            In      -         12.558      -         
p1_108_3_s0_0_cry_4                 MUXCY_L     LO            Out     0.025     12.583      -         
p1_108_3_s0_0_cry_4                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_5                 MUXCY_L     CI            In      -         12.583      -         
p1_108_3_s0_0_cry_5                 MUXCY_L     LO            Out     0.025     12.608      -         
p1_108_3_s0_0_cry_5                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_6                 MUXCY_L     CI            In      -         12.608      -         
p1_108_3_s0_0_cry_6                 MUXCY_L     LO            Out     0.025     12.634      -         
p1_108_3_s0_0_cry_6                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_7                 MUXCY_L     CI            In      -         12.634      -         
p1_108_3_s0_0_cry_7                 MUXCY_L     LO            Out     0.025     12.659      -         
p1_108_3_s0_0_cry_7                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_8                 MUXCY_L     CI            In      -         12.659      -         
p1_108_3_s0_0_cry_8                 MUXCY_L     LO            Out     0.025     12.684      -         
p1_108_3_s0_0_cry_8                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_9                 MUXCY_L     CI            In      -         12.684      -         
p1_108_3_s0_0_cry_9                 MUXCY_L     LO            Out     0.025     12.710      -         
p1_108_3_s0_0_cry_9                 Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_10                MUXCY_L     CI            In      -         12.710      -         
p1_108_3_s0_0_cry_10                MUXCY_L     LO            Out     0.025     12.735      -         
p1_108_3_s0_0_cry_10                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_11                MUXCY_L     CI            In      -         12.735      -         
p1_108_3_s0_0_cry_11                MUXCY_L     LO            Out     0.025     12.760      -         
p1_108_3_s0_0_cry_11                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_12                MUXCY_L     CI            In      -         12.760      -         
p1_108_3_s0_0_cry_12                MUXCY_L     LO            Out     0.025     12.786      -         
p1_108_3_s0_0_cry_12                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_13                MUXCY_L     CI            In      -         12.786      -         
p1_108_3_s0_0_cry_13                MUXCY_L     LO            Out     0.025     12.811      -         
p1_108_3_s0_0_cry_13                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_14                MUXCY_L     CI            In      -         12.811      -         
p1_108_3_s0_0_cry_14                MUXCY_L     LO            Out     0.025     12.836      -         
p1_108_3_s0_0_cry_14                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_15                MUXCY_L     CI            In      -         12.836      -         
p1_108_3_s0_0_cry_15                MUXCY_L     LO            Out     0.025     12.861      -         
p1_108_3_s0_0_cry_15                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_16                MUXCY_L     CI            In      -         12.861      -         
p1_108_3_s0_0_cry_16                MUXCY_L     LO            Out     0.025     12.887      -         
p1_108_3_s0_0_cry_16                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_17                MUXCY_L     CI            In      -         12.887      -         
p1_108_3_s0_0_cry_17                MUXCY_L     LO            Out     0.025     12.912      -         
p1_108_3_s0_0_cry_17                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_18                MUXCY_L     CI            In      -         12.912      -         
p1_108_3_s0_0_cry_18                MUXCY_L     LO            Out     0.025     12.937      -         
p1_108_3_s0_0_cry_18                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_19                MUXCY_L     CI            In      -         12.937      -         
p1_108_3_s0_0_cry_19                MUXCY_L     LO            Out     0.025     12.963      -         
p1_108_3_s0_0_cry_19                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_20                MUXCY_L     CI            In      -         12.963      -         
p1_108_3_s0_0_cry_20                MUXCY_L     LO            Out     0.025     12.988      -         
p1_108_3_s0_0_cry_20                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_21                MUXCY_L     CI            In      -         12.988      -         
p1_108_3_s0_0_cry_21                MUXCY_L     LO            Out     0.025     13.013      -         
p1_108_3_s0_0_cry_21                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_22                MUXCY_L     CI            In      -         13.013      -         
p1_108_3_s0_0_cry_22                MUXCY_L     LO            Out     0.025     13.039      -         
p1_108_3_s0_0_cry_22                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_23                MUXCY_L     CI            In      -         13.039      -         
p1_108_3_s0_0_cry_23                MUXCY_L     LO            Out     0.025     13.064      -         
p1_108_3_s0_0_cry_23                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_24                MUXCY_L     CI            In      -         13.064      -         
p1_108_3_s0_0_cry_24                MUXCY_L     LO            Out     0.025     13.089      -         
p1_108_3_s0_0_cry_24                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_25                MUXCY_L     CI            In      -         13.089      -         
p1_108_3_s0_0_cry_25                MUXCY_L     LO            Out     0.025     13.114      -         
p1_108_3_s0_0_cry_25                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_26                MUXCY_L     CI            In      -         13.114      -         
p1_108_3_s0_0_cry_26                MUXCY_L     LO            Out     0.025     13.140      -         
p1_108_3_s0_0_cry_26                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_27                MUXCY_L     CI            In      -         13.140      -         
p1_108_3_s0_0_cry_27                MUXCY_L     LO            Out     0.025     13.165      -         
p1_108_3_s0_0_cry_27                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_28                MUXCY_L     CI            In      -         13.165      -         
p1_108_3_s0_0_cry_28                MUXCY_L     LO            Out     0.025     13.190      -         
p1_108_3_s0_0_cry_28                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_29                MUXCY_L     CI            In      -         13.190      -         
p1_108_3_s0_0_cry_29                MUXCY_L     LO            Out     0.025     13.216      -         
p1_108_3_s0_0_cry_29                Net         -             -       0.000     -           2         
p1_108_3_s0_0_cry_30                MUXCY_L     CI            In      -         13.216      -         
p1_108_3_s0_0_cry_30                MUXCY_L     LO            Out     0.025     13.241      -         
p1_108_3_s0_0_cry_30                Net         -             -       0.000     -           1         
p1_108_3_s0_0_s_31                  XORCY       CI            In      -         13.241      -         
p1_108_3_s0_0_s_31                  XORCY       O             Out     0.287     13.528      -         
p1_108_3_s0_0_s_31                  Net         -             -       0.504     -           2         
p1_108_3_s0_0_s_31_RNIFU6B          LUT3        I1            In      -         14.032      -         
p1_108_3_s0_0_s_31_RNIFU6B          LUT3        O             Out     0.094     14.126      -         
p1_108_2[31]                        Net         -             -       0.969     -           65        
p1_113_3_s0_0_s_2_RNIG70E           LUT4        I1            In      -         15.095      -         
p1_113_3_s0_0_s_2_RNIG70E           LUT4        O             Out     0.156     15.251      -         
p1_118_3_s0_0_axb_3                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_3                 MUXCY_L     S             In      -         15.251      -         
p1_118_3_s0_0_cry_3                 MUXCY_L     LO            Out     0.305     15.556      -         
p1_118_3_s0_0_cry_3                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_4                 MUXCY_L     CI            In      -         15.556      -         
p1_118_3_s0_0_cry_4                 MUXCY_L     LO            Out     0.025     15.581      -         
p1_118_3_s0_0_cry_4                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_5                 MUXCY_L     CI            In      -         15.581      -         
p1_118_3_s0_0_cry_5                 MUXCY_L     LO            Out     0.025     15.606      -         
p1_118_3_s0_0_cry_5                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_6                 MUXCY_L     CI            In      -         15.606      -         
p1_118_3_s0_0_cry_6                 MUXCY_L     LO            Out     0.025     15.632      -         
p1_118_3_s0_0_cry_6                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_7                 MUXCY_L     CI            In      -         15.632      -         
p1_118_3_s0_0_cry_7                 MUXCY_L     LO            Out     0.025     15.657      -         
p1_118_3_s0_0_cry_7                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_8                 MUXCY_L     CI            In      -         15.657      -         
p1_118_3_s0_0_cry_8                 MUXCY_L     LO            Out     0.025     15.682      -         
p1_118_3_s0_0_cry_8                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_9                 MUXCY_L     CI            In      -         15.682      -         
p1_118_3_s0_0_cry_9                 MUXCY_L     LO            Out     0.025     15.708      -         
p1_118_3_s0_0_cry_9                 Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_10                MUXCY_L     CI            In      -         15.708      -         
p1_118_3_s0_0_cry_10                MUXCY_L     LO            Out     0.025     15.733      -         
p1_118_3_s0_0_cry_10                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_11                MUXCY_L     CI            In      -         15.733      -         
p1_118_3_s0_0_cry_11                MUXCY_L     LO            Out     0.025     15.758      -         
p1_118_3_s0_0_cry_11                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_12                MUXCY_L     CI            In      -         15.758      -         
p1_118_3_s0_0_cry_12                MUXCY_L     LO            Out     0.025     15.784      -         
p1_118_3_s0_0_cry_12                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_13                MUXCY_L     CI            In      -         15.784      -         
p1_118_3_s0_0_cry_13                MUXCY_L     LO            Out     0.025     15.809      -         
p1_118_3_s0_0_cry_13                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_14                MUXCY_L     CI            In      -         15.809      -         
p1_118_3_s0_0_cry_14                MUXCY_L     LO            Out     0.025     15.834      -         
p1_118_3_s0_0_cry_14                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_15                MUXCY_L     CI            In      -         15.834      -         
p1_118_3_s0_0_cry_15                MUXCY_L     LO            Out     0.025     15.859      -         
p1_118_3_s0_0_cry_15                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_16                MUXCY_L     CI            In      -         15.859      -         
p1_118_3_s0_0_cry_16                MUXCY_L     LO            Out     0.025     15.885      -         
p1_118_3_s0_0_cry_16                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_17                MUXCY_L     CI            In      -         15.885      -         
p1_118_3_s0_0_cry_17                MUXCY_L     LO            Out     0.025     15.910      -         
p1_118_3_s0_0_cry_17                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_18                MUXCY_L     CI            In      -         15.910      -         
p1_118_3_s0_0_cry_18                MUXCY_L     LO            Out     0.025     15.935      -         
p1_118_3_s0_0_cry_18                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_19                MUXCY_L     CI            In      -         15.935      -         
p1_118_3_s0_0_cry_19                MUXCY_L     LO            Out     0.025     15.961      -         
p1_118_3_s0_0_cry_19                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_20                MUXCY_L     CI            In      -         15.961      -         
p1_118_3_s0_0_cry_20                MUXCY_L     LO            Out     0.025     15.986      -         
p1_118_3_s0_0_cry_20                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_21                MUXCY_L     CI            In      -         15.986      -         
p1_118_3_s0_0_cry_21                MUXCY_L     LO            Out     0.025     16.011      -         
p1_118_3_s0_0_cry_21                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_22                MUXCY_L     CI            In      -         16.011      -         
p1_118_3_s0_0_cry_22                MUXCY_L     LO            Out     0.025     16.037      -         
p1_118_3_s0_0_cry_22                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_23                MUXCY_L     CI            In      -         16.037      -         
p1_118_3_s0_0_cry_23                MUXCY_L     LO            Out     0.025     16.062      -         
p1_118_3_s0_0_cry_23                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_24                MUXCY_L     CI            In      -         16.062      -         
p1_118_3_s0_0_cry_24                MUXCY_L     LO            Out     0.025     16.087      -         
p1_118_3_s0_0_cry_24                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_25                MUXCY_L     CI            In      -         16.087      -         
p1_118_3_s0_0_cry_25                MUXCY_L     LO            Out     0.025     16.112      -         
p1_118_3_s0_0_cry_25                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_26                MUXCY_L     CI            In      -         16.112      -         
p1_118_3_s0_0_cry_26                MUXCY_L     LO            Out     0.025     16.138      -         
p1_118_3_s0_0_cry_26                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_27                MUXCY_L     CI            In      -         16.138      -         
p1_118_3_s0_0_cry_27                MUXCY_L     LO            Out     0.025     16.163      -         
p1_118_3_s0_0_cry_27                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_28                MUXCY_L     CI            In      -         16.163      -         
p1_118_3_s0_0_cry_28                MUXCY_L     LO            Out     0.025     16.188      -         
p1_118_3_s0_0_cry_28                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_29                MUXCY_L     CI            In      -         16.188      -         
p1_118_3_s0_0_cry_29                MUXCY_L     LO            Out     0.025     16.214      -         
p1_118_3_s0_0_cry_29                Net         -             -       0.000     -           2         
p1_118_3_s0_0_cry_30                MUXCY_L     CI            In      -         16.214      -         
p1_118_3_s0_0_cry_30                MUXCY_L     LO            Out     0.025     16.239      -         
p1_118_3_s0_0_cry_30                Net         -             -       0.000     -           1         
p1_118_3_s0_0_s_31                  XORCY       CI            In      -         16.239      -         
p1_118_3_s0_0_s_31                  XORCY       O             Out     0.287     16.526      -         
p1_118_3_s0_0_s_31                  Net         -             -       0.504     -           2         
p1_118_3_s0_0_s_31_RNIVSVD          LUT3        I1            In      -         17.030      -         
p1_118_3_s0_0_s_31_RNIVSVD          LUT3        O             Out     0.094     17.124      -         
p1_118_2[31]                        Net         -             -       0.969     -           65        
p1_123_2_d0_s_2_RNI5V4G             LUT4        I1            In      -         18.093      -         
p1_123_2_d0_s_2_RNI5V4G             LUT4        O             Out     0.150     18.243      -         
p1_128_3_s0_0_axb_3                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_3                 MUXCY_L     S             In      -         18.243      -         
p1_128_3_s0_0_cry_3                 MUXCY_L     LO            Out     0.305     18.548      -         
p1_128_3_s0_0_cry_3                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_4                 MUXCY_L     CI            In      -         18.548      -         
p1_128_3_s0_0_cry_4                 MUXCY_L     LO            Out     0.025     18.573      -         
p1_128_3_s0_0_cry_4                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_5                 MUXCY_L     CI            In      -         18.573      -         
p1_128_3_s0_0_cry_5                 MUXCY_L     LO            Out     0.025     18.599      -         
p1_128_3_s0_0_cry_5                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_6                 MUXCY_L     CI            In      -         18.599      -         
p1_128_3_s0_0_cry_6                 MUXCY_L     LO            Out     0.025     18.624      -         
p1_128_3_s0_0_cry_6                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_7                 MUXCY_L     CI            In      -         18.624      -         
p1_128_3_s0_0_cry_7                 MUXCY_L     LO            Out     0.025     18.649      -         
p1_128_3_s0_0_cry_7                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_8                 MUXCY_L     CI            In      -         18.649      -         
p1_128_3_s0_0_cry_8                 MUXCY_L     LO            Out     0.025     18.675      -         
p1_128_3_s0_0_cry_8                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_9                 MUXCY_L     CI            In      -         18.675      -         
p1_128_3_s0_0_cry_9                 MUXCY_L     LO            Out     0.025     18.700      -         
p1_128_3_s0_0_cry_9                 Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_10                MUXCY_L     CI            In      -         18.700      -         
p1_128_3_s0_0_cry_10                MUXCY_L     LO            Out     0.025     18.725      -         
p1_128_3_s0_0_cry_10                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_11                MUXCY_L     CI            In      -         18.725      -         
p1_128_3_s0_0_cry_11                MUXCY_L     LO            Out     0.025     18.750      -         
p1_128_3_s0_0_cry_11                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_12                MUXCY_L     CI            In      -         18.750      -         
p1_128_3_s0_0_cry_12                MUXCY_L     LO            Out     0.025     18.776      -         
p1_128_3_s0_0_cry_12                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_13                MUXCY_L     CI            In      -         18.776      -         
p1_128_3_s0_0_cry_13                MUXCY_L     LO            Out     0.025     18.801      -         
p1_128_3_s0_0_cry_13                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_14                MUXCY_L     CI            In      -         18.801      -         
p1_128_3_s0_0_cry_14                MUXCY_L     LO            Out     0.025     18.826      -         
p1_128_3_s0_0_cry_14                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_15                MUXCY_L     CI            In      -         18.826      -         
p1_128_3_s0_0_cry_15                MUXCY_L     LO            Out     0.025     18.852      -         
p1_128_3_s0_0_cry_15                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_16                MUXCY_L     CI            In      -         18.852      -         
p1_128_3_s0_0_cry_16                MUXCY_L     LO            Out     0.025     18.877      -         
p1_128_3_s0_0_cry_16                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_17                MUXCY_L     CI            In      -         18.877      -         
p1_128_3_s0_0_cry_17                MUXCY_L     LO            Out     0.025     18.902      -         
p1_128_3_s0_0_cry_17                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_18                MUXCY_L     CI            In      -         18.902      -         
p1_128_3_s0_0_cry_18                MUXCY_L     LO            Out     0.025     18.928      -         
p1_128_3_s0_0_cry_18                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_19                MUXCY_L     CI            In      -         18.928      -         
p1_128_3_s0_0_cry_19                MUXCY_L     LO            Out     0.025     18.953      -         
p1_128_3_s0_0_cry_19                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_20                MUXCY_L     CI            In      -         18.953      -         
p1_128_3_s0_0_cry_20                MUXCY_L     LO            Out     0.025     18.978      -         
p1_128_3_s0_0_cry_20                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_21                MUXCY_L     CI            In      -         18.978      -         
p1_128_3_s0_0_cry_21                MUXCY_L     LO            Out     0.025     19.003      -         
p1_128_3_s0_0_cry_21                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_22                MUXCY_L     CI            In      -         19.003      -         
p1_128_3_s0_0_cry_22                MUXCY_L     LO            Out     0.025     19.029      -         
p1_128_3_s0_0_cry_22                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_23                MUXCY_L     CI            In      -         19.029      -         
p1_128_3_s0_0_cry_23                MUXCY_L     LO            Out     0.025     19.054      -         
p1_128_3_s0_0_cry_23                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_24                MUXCY_L     CI            In      -         19.054      -         
p1_128_3_s0_0_cry_24                MUXCY_L     LO            Out     0.025     19.079      -         
p1_128_3_s0_0_cry_24                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_25                MUXCY_L     CI            In      -         19.079      -         
p1_128_3_s0_0_cry_25                MUXCY_L     LO            Out     0.025     19.105      -         
p1_128_3_s0_0_cry_25                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_26                MUXCY_L     CI            In      -         19.105      -         
p1_128_3_s0_0_cry_26                MUXCY_L     LO            Out     0.025     19.130      -         
p1_128_3_s0_0_cry_26                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_27                MUXCY_L     CI            In      -         19.130      -         
p1_128_3_s0_0_cry_27                MUXCY_L     LO            Out     0.025     19.155      -         
p1_128_3_s0_0_cry_27                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_28                MUXCY_L     CI            In      -         19.155      -         
p1_128_3_s0_0_cry_28                MUXCY_L     LO            Out     0.025     19.181      -         
p1_128_3_s0_0_cry_28                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_29                MUXCY_L     CI            In      -         19.181      -         
p1_128_3_s0_0_cry_29                MUXCY_L     LO            Out     0.025     19.206      -         
p1_128_3_s0_0_cry_29                Net         -             -       0.000     -           2         
p1_128_3_s0_0_cry_30                MUXCY_L     CI            In      -         19.206      -         
p1_128_3_s0_0_cry_30                MUXCY_L     LO            Out     0.025     19.231      -         
p1_128_3_s0_0_cry_30                Net         -             -       0.000     -           1         
p1_128_3_s0_0_s_31                  XORCY       CI            In      -         19.231      -         
p1_128_3_s0_0_s_31                  XORCY       O             Out     0.287     19.518      -         
p1_128_3_s0_0_s_31                  Net         -             -       0.504     -           2         
p1_128_2_d0_s_31_RNI707G            LUT3        I1            In      -         20.022      -         
p1_128_2_d0_s_31_RNI707G            LUT3        O             Out     0.094     20.116      -         
p1_128_2[31]                        Net         -             -       0.969     -           65        
p1_133_2_d0_s_2_RNIIRNJ             LUT4        I1            In      -         21.085      -         
p1_133_2_d0_s_2_RNIIRNJ             LUT4        O             Out     0.147     21.232      -         
p1_138_3_s0_0_axb_3                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_3                 MUXCY_L     S             In      -         21.232      -         
p1_138_3_s0_0_cry_3                 MUXCY_L     LO            Out     0.305     21.538      -         
p1_138_3_s0_0_cry_3                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_4                 MUXCY_L     CI            In      -         21.538      -         
p1_138_3_s0_0_cry_4                 MUXCY_L     LO            Out     0.025     21.563      -         
p1_138_3_s0_0_cry_4                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_5                 MUXCY_L     CI            In      -         21.563      -         
p1_138_3_s0_0_cry_5                 MUXCY_L     LO            Out     0.025     21.588      -         
p1_138_3_s0_0_cry_5                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_6                 MUXCY_L     CI            In      -         21.588      -         
p1_138_3_s0_0_cry_6                 MUXCY_L     LO            Out     0.025     21.613      -         
p1_138_3_s0_0_cry_6                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_7                 MUXCY_L     CI            In      -         21.613      -         
p1_138_3_s0_0_cry_7                 MUXCY_L     LO            Out     0.025     21.639      -         
p1_138_3_s0_0_cry_7                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_8                 MUXCY_L     CI            In      -         21.639      -         
p1_138_3_s0_0_cry_8                 MUXCY_L     LO            Out     0.025     21.664      -         
p1_138_3_s0_0_cry_8                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_9                 MUXCY_L     CI            In      -         21.664      -         
p1_138_3_s0_0_cry_9                 MUXCY_L     LO            Out     0.025     21.689      -         
p1_138_3_s0_0_cry_9                 Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_10                MUXCY_L     CI            In      -         21.689      -         
p1_138_3_s0_0_cry_10                MUXCY_L     LO            Out     0.025     21.715      -         
p1_138_3_s0_0_cry_10                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_11                MUXCY_L     CI            In      -         21.715      -         
p1_138_3_s0_0_cry_11                MUXCY_L     LO            Out     0.025     21.740      -         
p1_138_3_s0_0_cry_11                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_12                MUXCY_L     CI            In      -         21.740      -         
p1_138_3_s0_0_cry_12                MUXCY_L     LO            Out     0.025     21.765      -         
p1_138_3_s0_0_cry_12                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_13                MUXCY_L     CI            In      -         21.765      -         
p1_138_3_s0_0_cry_13                MUXCY_L     LO            Out     0.025     21.791      -         
p1_138_3_s0_0_cry_13                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_14                MUXCY_L     CI            In      -         21.791      -         
p1_138_3_s0_0_cry_14                MUXCY_L     LO            Out     0.025     21.816      -         
p1_138_3_s0_0_cry_14                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_15                MUXCY_L     CI            In      -         21.816      -         
p1_138_3_s0_0_cry_15                MUXCY_L     LO            Out     0.025     21.841      -         
p1_138_3_s0_0_cry_15                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_16                MUXCY_L     CI            In      -         21.841      -         
p1_138_3_s0_0_cry_16                MUXCY_L     LO            Out     0.025     21.866      -         
p1_138_3_s0_0_cry_16                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_17                MUXCY_L     CI            In      -         21.866      -         
p1_138_3_s0_0_cry_17                MUXCY_L     LO            Out     0.025     21.892      -         
p1_138_3_s0_0_cry_17                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_18                MUXCY_L     CI            In      -         21.892      -         
p1_138_3_s0_0_cry_18                MUXCY_L     LO            Out     0.025     21.917      -         
p1_138_3_s0_0_cry_18                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_19                MUXCY_L     CI            In      -         21.917      -         
p1_138_3_s0_0_cry_19                MUXCY_L     LO            Out     0.025     21.942      -         
p1_138_3_s0_0_cry_19                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_20                MUXCY_L     CI            In      -         21.942      -         
p1_138_3_s0_0_cry_20                MUXCY_L     LO            Out     0.025     21.968      -         
p1_138_3_s0_0_cry_20                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_21                MUXCY_L     CI            In      -         21.968      -         
p1_138_3_s0_0_cry_21                MUXCY_L     LO            Out     0.025     21.993      -         
p1_138_3_s0_0_cry_21                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_22                MUXCY_L     CI            In      -         21.993      -         
p1_138_3_s0_0_cry_22                MUXCY_L     LO            Out     0.025     22.018      -         
p1_138_3_s0_0_cry_22                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_23                MUXCY_L     CI            In      -         22.018      -         
p1_138_3_s0_0_cry_23                MUXCY_L     LO            Out     0.025     22.044      -         
p1_138_3_s0_0_cry_23                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_24                MUXCY_L     CI            In      -         22.044      -         
p1_138_3_s0_0_cry_24                MUXCY_L     LO            Out     0.025     22.069      -         
p1_138_3_s0_0_cry_24                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_25                MUXCY_L     CI            In      -         22.069      -         
p1_138_3_s0_0_cry_25                MUXCY_L     LO            Out     0.025     22.094      -         
p1_138_3_s0_0_cry_25                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_26                MUXCY_L     CI            In      -         22.094      -         
p1_138_3_s0_0_cry_26                MUXCY_L     LO            Out     0.025     22.119      -         
p1_138_3_s0_0_cry_26                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_27                MUXCY_L     CI            In      -         22.119      -         
p1_138_3_s0_0_cry_27                MUXCY_L     LO            Out     0.025     22.145      -         
p1_138_3_s0_0_cry_27                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_28                MUXCY_L     CI            In      -         22.145      -         
p1_138_3_s0_0_cry_28                MUXCY_L     LO            Out     0.025     22.170      -         
p1_138_3_s0_0_cry_28                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_29                MUXCY_L     CI            In      -         22.170      -         
p1_138_3_s0_0_cry_29                MUXCY_L     LO            Out     0.025     22.195      -         
p1_138_3_s0_0_cry_29                Net         -             -       0.000     -           2         
p1_138_3_s0_0_cry_30                MUXCY_L     CI            In      -         22.195      -         
p1_138_3_s0_0_cry_30                MUXCY_L     LO            Out     0.025     22.221      -         
p1_138_3_s0_0_cry_30                Net         -             -       0.000     -           1         
p1_138_3_s0_0_s_31                  XORCY       CI            In      -         22.221      -         
p1_138_3_s0_0_s_31                  XORCY       O             Out     0.287     22.508      -         
p1_138_3_s0_0_s_31                  Net         -             -       0.504     -           2         
p1_138_3_s0_0_s_31_RNI78SL          LUT3        I1            In      -         23.012      -         
p1_138_3_s0_0_s_31_RNI78SL          LUT3        O             Out     0.094     23.106      -         
p1_138_2[31]                        Net         -             -       0.969     -           65        
p1_143_3_s0_0_s_2_RNINSOO           LUT4        I1            In      -         24.074      -         
p1_143_3_s0_0_s_2_RNINSOO           LUT4        O             Out     0.146     24.220      -         
p1_148_3_s0_0_axb_3                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_3                 MUXCY_L     S             In      -         24.220      -         
p1_148_3_s0_0_cry_3                 MUXCY_L     LO            Out     0.305     24.526      -         
p1_148_3_s0_0_cry_3                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_4                 MUXCY_L     CI            In      -         24.526      -         
p1_148_3_s0_0_cry_4                 MUXCY_L     LO            Out     0.025     24.551      -         
p1_148_3_s0_0_cry_4                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_5                 MUXCY_L     CI            In      -         24.551      -         
p1_148_3_s0_0_cry_5                 MUXCY_L     LO            Out     0.025     24.576      -         
p1_148_3_s0_0_cry_5                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_6                 MUXCY_L     CI            In      -         24.576      -         
p1_148_3_s0_0_cry_6                 MUXCY_L     LO            Out     0.025     24.601      -         
p1_148_3_s0_0_cry_6                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_7                 MUXCY_L     CI            In      -         24.601      -         
p1_148_3_s0_0_cry_7                 MUXCY_L     LO            Out     0.025     24.627      -         
p1_148_3_s0_0_cry_7                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_8                 MUXCY_L     CI            In      -         24.627      -         
p1_148_3_s0_0_cry_8                 MUXCY_L     LO            Out     0.025     24.652      -         
p1_148_3_s0_0_cry_8                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_9                 MUXCY_L     CI            In      -         24.652      -         
p1_148_3_s0_0_cry_9                 MUXCY_L     LO            Out     0.025     24.677      -         
p1_148_3_s0_0_cry_9                 Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_10                MUXCY_L     CI            In      -         24.677      -         
p1_148_3_s0_0_cry_10                MUXCY_L     LO            Out     0.025     24.703      -         
p1_148_3_s0_0_cry_10                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_11                MUXCY_L     CI            In      -         24.703      -         
p1_148_3_s0_0_cry_11                MUXCY_L     LO            Out     0.025     24.728      -         
p1_148_3_s0_0_cry_11                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_12                MUXCY_L     CI            In      -         24.728      -         
p1_148_3_s0_0_cry_12                MUXCY_L     LO            Out     0.025     24.753      -         
p1_148_3_s0_0_cry_12                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_13                MUXCY_L     CI            In      -         24.753      -         
p1_148_3_s0_0_cry_13                MUXCY_L     LO            Out     0.025     24.779      -         
p1_148_3_s0_0_cry_13                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_14                MUXCY_L     CI            In      -         24.779      -         
p1_148_3_s0_0_cry_14                MUXCY_L     LO            Out     0.025     24.804      -         
p1_148_3_s0_0_cry_14                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_15                MUXCY_L     CI            In      -         24.804      -         
p1_148_3_s0_0_cry_15                MUXCY_L     LO            Out     0.025     24.829      -         
p1_148_3_s0_0_cry_15                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_16                MUXCY_L     CI            In      -         24.829      -         
p1_148_3_s0_0_cry_16                MUXCY_L     LO            Out     0.025     24.854      -         
p1_148_3_s0_0_cry_16                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_17                MUXCY_L     CI            In      -         24.854      -         
p1_148_3_s0_0_cry_17                MUXCY_L     LO            Out     0.025     24.880      -         
p1_148_3_s0_0_cry_17                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_18                MUXCY_L     CI            In      -         24.880      -         
p1_148_3_s0_0_cry_18                MUXCY_L     LO            Out     0.025     24.905      -         
p1_148_3_s0_0_cry_18                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_19                MUXCY_L     CI            In      -         24.905      -         
p1_148_3_s0_0_cry_19                MUXCY_L     LO            Out     0.025     24.930      -         
p1_148_3_s0_0_cry_19                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_20                MUXCY_L     CI            In      -         24.930      -         
p1_148_3_s0_0_cry_20                MUXCY_L     LO            Out     0.025     24.956      -         
p1_148_3_s0_0_cry_20                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_21                MUXCY_L     CI            In      -         24.956      -         
p1_148_3_s0_0_cry_21                MUXCY_L     LO            Out     0.025     24.981      -         
p1_148_3_s0_0_cry_21                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_22                MUXCY_L     CI            In      -         24.981      -         
p1_148_3_s0_0_cry_22                MUXCY_L     LO            Out     0.025     25.006      -         
p1_148_3_s0_0_cry_22                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_23                MUXCY_L     CI            In      -         25.006      -         
p1_148_3_s0_0_cry_23                MUXCY_L     LO            Out     0.025     25.032      -         
p1_148_3_s0_0_cry_23                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_24                MUXCY_L     CI            In      -         25.032      -         
p1_148_3_s0_0_cry_24                MUXCY_L     LO            Out     0.025     25.057      -         
p1_148_3_s0_0_cry_24                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_25                MUXCY_L     CI            In      -         25.057      -         
p1_148_3_s0_0_cry_25                MUXCY_L     LO            Out     0.025     25.082      -         
p1_148_3_s0_0_cry_25                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_26                MUXCY_L     CI            In      -         25.082      -         
p1_148_3_s0_0_cry_26                MUXCY_L     LO            Out     0.025     25.107      -         
p1_148_3_s0_0_cry_26                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_27                MUXCY_L     CI            In      -         25.107      -         
p1_148_3_s0_0_cry_27                MUXCY_L     LO            Out     0.025     25.133      -         
p1_148_3_s0_0_cry_27                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_28                MUXCY_L     CI            In      -         25.133      -         
p1_148_3_s0_0_cry_28                MUXCY_L     LO            Out     0.025     25.158      -         
p1_148_3_s0_0_cry_28                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_29                MUXCY_L     CI            In      -         25.158      -         
p1_148_3_s0_0_cry_29                MUXCY_L     LO            Out     0.025     25.183      -         
p1_148_3_s0_0_cry_29                Net         -             -       0.000     -           2         
p1_148_3_s0_0_cry_30                MUXCY_L     CI            In      -         25.183      -         
p1_148_3_s0_0_cry_30                MUXCY_L     LO            Out     0.025     25.209      -         
p1_148_3_s0_0_cry_30                Net         -             -       0.000     -           1         
p1_148_3_s0_0_s_31                  XORCY       CI            In      -         25.209      -         
p1_148_3_s0_0_s_31                  XORCY       O             Out     0.287     25.496      -         
p1_148_3_s0_0_s_31                  Net         -             -       0.504     -           2         
p1_148_2_d0_s_31_RNIVKVQ            LUT3        I1            In      -         26.000      -         
p1_148_2_d0_s_31_RNIVKVQ            LUT3        O             Out     0.094     26.094      -         
p1_148_2[31]                        Net         -             -       0.969     -           65        
p1_158_2_d0_axb_3                   LUT4        I1            In      -         27.062      -         
p1_158_2_d0_axb_3                   LUT4        O             Out     0.145     27.208      -         
p1_158_2_d0_axb_3                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_3                   MUXCY_L     S             In      -         27.208      -         
p1_158_2_d0_cry_3                   MUXCY_L     LO            Out     0.305     27.513      -         
p1_158_2_d0_cry_3                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_4                   MUXCY_L     CI            In      -         27.513      -         
p1_158_2_d0_cry_4                   MUXCY_L     LO            Out     0.025     27.538      -         
p1_158_2_d0_cry_4                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_5                   MUXCY_L     CI            In      -         27.538      -         
p1_158_2_d0_cry_5                   MUXCY_L     LO            Out     0.025     27.563      -         
p1_158_2_d0_cry_5                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_6                   MUXCY_L     CI            In      -         27.563      -         
p1_158_2_d0_cry_6                   MUXCY_L     LO            Out     0.025     27.589      -         
p1_158_2_d0_cry_6                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_7                   MUXCY_L     CI            In      -         27.589      -         
p1_158_2_d0_cry_7                   MUXCY_L     LO            Out     0.025     27.614      -         
p1_158_2_d0_cry_7                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_8                   MUXCY_L     CI            In      -         27.614      -         
p1_158_2_d0_cry_8                   MUXCY_L     LO            Out     0.025     27.639      -         
p1_158_2_d0_cry_8                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_9                   MUXCY_L     CI            In      -         27.639      -         
p1_158_2_d0_cry_9                   MUXCY_L     LO            Out     0.025     27.665      -         
p1_158_2_d0_cry_9                   Net         -             -       0.000     -           1         
p1_158_2_d0_cry_10                  MUXCY_L     CI            In      -         27.665      -         
p1_158_2_d0_cry_10                  MUXCY_L     LO            Out     0.025     27.690      -         
p1_158_2_d0_cry_10                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_11                  MUXCY_L     CI            In      -         27.690      -         
p1_158_2_d0_cry_11                  MUXCY_L     LO            Out     0.025     27.715      -         
p1_158_2_d0_cry_11                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_12                  MUXCY_L     CI            In      -         27.715      -         
p1_158_2_d0_cry_12                  MUXCY_L     LO            Out     0.025     27.741      -         
p1_158_2_d0_cry_12                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_13                  MUXCY_L     CI            In      -         27.741      -         
p1_158_2_d0_cry_13                  MUXCY_L     LO            Out     0.025     27.766      -         
p1_158_2_d0_cry_13                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_14                  MUXCY_L     CI            In      -         27.766      -         
p1_158_2_d0_cry_14                  MUXCY_L     LO            Out     0.025     27.791      -         
p1_158_2_d0_cry_14                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_15                  MUXCY_L     CI            In      -         27.791      -         
p1_158_2_d0_cry_15                  MUXCY_L     LO            Out     0.025     27.816      -         
p1_158_2_d0_cry_15                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_16                  MUXCY_L     CI            In      -         27.816      -         
p1_158_2_d0_cry_16                  MUXCY_L     LO            Out     0.025     27.842      -         
p1_158_2_d0_cry_16                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_17                  MUXCY_L     CI            In      -         27.842      -         
p1_158_2_d0_cry_17                  MUXCY_L     LO            Out     0.025     27.867      -         
p1_158_2_d0_cry_17                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_18                  MUXCY_L     CI            In      -         27.867      -         
p1_158_2_d0_cry_18                  MUXCY_L     LO            Out     0.025     27.892      -         
p1_158_2_d0_cry_18                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_19                  MUXCY_L     CI            In      -         27.892      -         
p1_158_2_d0_cry_19                  MUXCY_L     LO            Out     0.025     27.918      -         
p1_158_2_d0_cry_19                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_20                  MUXCY_L     CI            In      -         27.918      -         
p1_158_2_d0_cry_20                  MUXCY_L     LO            Out     0.025     27.943      -         
p1_158_2_d0_cry_20                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_21                  MUXCY_L     CI            In      -         27.943      -         
p1_158_2_d0_cry_21                  MUXCY_L     LO            Out     0.025     27.968      -         
p1_158_2_d0_cry_21                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_22                  MUXCY_L     CI            In      -         27.968      -         
p1_158_2_d0_cry_22                  MUXCY_L     LO            Out     0.025     27.994      -         
p1_158_2_d0_cry_22                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_23                  MUXCY_L     CI            In      -         27.994      -         
p1_158_2_d0_cry_23                  MUXCY_L     LO            Out     0.025     28.019      -         
p1_158_2_d0_cry_23                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_24                  MUXCY_L     CI            In      -         28.019      -         
p1_158_2_d0_cry_24                  MUXCY_L     LO            Out     0.025     28.044      -         
p1_158_2_d0_cry_24                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_25                  MUXCY_L     CI            In      -         28.044      -         
p1_158_2_d0_cry_25                  MUXCY_L     LO            Out     0.025     28.069      -         
p1_158_2_d0_cry_25                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_26                  MUXCY_L     CI            In      -         28.069      -         
p1_158_2_d0_cry_26                  MUXCY_L     LO            Out     0.025     28.095      -         
p1_158_2_d0_cry_26                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_27                  MUXCY_L     CI            In      -         28.095      -         
p1_158_2_d0_cry_27                  MUXCY_L     LO            Out     0.025     28.120      -         
p1_158_2_d0_cry_27                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_28                  MUXCY_L     CI            In      -         28.120      -         
p1_158_2_d0_cry_28                  MUXCY_L     LO            Out     0.025     28.145      -         
p1_158_2_d0_cry_28                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_29                  MUXCY_L     CI            In      -         28.145      -         
p1_158_2_d0_cry_29                  MUXCY_L     LO            Out     0.025     28.171      -         
p1_158_2_d0_cry_29                  Net         -             -       0.000     -           1         
p1_158_2_d0_cry_30                  MUXCY_L     CI            In      -         28.171      -         
p1_158_2_d0_cry_30                  MUXCY_L     LO            Out     0.025     28.196      -         
p1_158_2_d0_cry_30                  Net         -             -       0.000     -           1         
p1_158_2_d0_s_31                    XORCY       CI            In      -         28.196      -         
p1_158_2_d0_s_31                    XORCY       O             Out     0.287     28.483      -         
p1_158_3_s0[31]                     Net         -             -       0.552     -           3         
main\.between_cry_0_RNO_0           LUT4        I2            In      -         29.035      -         
main\.between_cry_0_RNO_0           LUT4        O             Out     0.094     29.129      -         
main\.between_axb_0                 Net         -             -       0.000     -           1         
main\.between_cry_0                 MUXCY_L     S             In      -         29.129      -         
main\.between_cry_0                 MUXCY_L     LO            Out     0.305     29.434      -         
main\.between_cry_0                 Net         -             -       0.000     -           2         
main\.between_cry_1                 MUXCY_L     CI            In      -         29.434      -         
main\.between_cry_1                 MUXCY_L     LO            Out     0.025     29.459      -         
main\.between_cry_1                 Net         -             -       0.000     -           2         
main\.between_cry_2                 MUXCY_L     CI            In      -         29.459      -         
main\.between_cry_2                 MUXCY_L     LO            Out     0.025     29.485      -         
main\.between_cry_2                 Net         -             -       0.000     -           2         
main\.between_cry_3                 MUXCY_L     CI            In      -         29.485      -         
main\.between_cry_3                 MUXCY_L     LO            Out     0.025     29.510      -         
main\.between_cry_3                 Net         -             -       0.000     -           2         
main\.between_cry_4                 MUXCY_L     CI            In      -         29.510      -         
main\.between_cry_4                 MUXCY_L     LO            Out     0.025     29.535      -         
main\.between_cry_4                 Net         -             -       0.000     -           2         
main\.between_cry_5                 MUXCY_L     CI            In      -         29.535      -         
main\.between_cry_5                 MUXCY_L     LO            Out     0.025     29.561      -         
main\.between_cry_5                 Net         -             -       0.000     -           2         
main\.between_cry_6                 MUXCY_L     CI            In      -         29.561      -         
main\.between_cry_6                 MUXCY_L     LO            Out     0.025     29.586      -         
main\.between_cry_6                 Net         -             -       0.000     -           2         
main\.between_cry_7                 MUXCY_L     CI            In      -         29.586      -         
main\.between_cry_7                 MUXCY_L     LO            Out     0.025     29.611      -         
main\.between_cry_7                 Net         -             -       0.000     -           2         
main\.between_cry_8                 MUXCY_L     CI            In      -         29.611      -         
main\.between_cry_8                 MUXCY_L     LO            Out     0.025     29.637      -         
main\.between_cry_8                 Net         -             -       0.000     -           2         
main\.between_cry_9                 MUXCY_L     CI            In      -         29.637      -         
main\.between_cry_9                 MUXCY_L     LO            Out     0.025     29.662      -         
main\.between_cry_9                 Net         -             -       0.000     -           2         
main\.between_cry_10                MUXCY_L     CI            In      -         29.662      -         
main\.between_cry_10                MUXCY_L     LO            Out     0.025     29.687      -         
main\.between_cry_10                Net         -             -       0.000     -           2         
main\.between_cry_11                MUXCY_L     CI            In      -         29.687      -         
main\.between_cry_11                MUXCY_L     LO            Out     0.025     29.712      -         
main\.between_cry_11                Net         -             -       0.000     -           2         
main\.between_cry_12                MUXCY_L     CI            In      -         29.712      -         
main\.between_cry_12                MUXCY_L     LO            Out     0.025     29.738      -         
main\.between_cry_12                Net         -             -       0.000     -           2         
main\.between_cry_13                MUXCY_L     CI            In      -         29.738      -         
main\.between_cry_13                MUXCY_L     LO            Out     0.025     29.763      -         
main\.between_cry_13                Net         -             -       0.000     -           2         
main\.between_s_14                  XORCY       CI            In      -         29.763      -         
main\.between_s_14                  XORCY       O             Out     0.287     30.050      -         
main\.between[14]                   Net         -             -       1.196     -           8         
main\.un5_between_4[47:0]           DSP48E      A[14]         In      -         31.246      -         
main\.un5_between_4[47:0]           DSP48E      PCOUT[14]     Out     3.646     34.892      -         
main\.un5_between_0[14]             Net         -             -       0.000     -           1         
main\.un5_between_5[47:0]           DSP48E      PCIN[14]      In      -         34.892      -         
main\.un5_between_5[47:0]           DSP48E      PCOUT[14]     Out     1.816     36.708      -         
main\.un5_between_5_0[14]           Net         -             -       0.000     -           1         
main\.un5_between_6[47:0]           DSP48E      PCIN[14]      In      -         36.708      -         
main\.un5_between_6[47:0]           DSP48E      P[14]         Out     1.816     38.524      -         
main\.un5_between[31]               Net         -             -       1.600     -           4         
main\.max_1_27[47:0]                DSP48E      B[14]         In      -         40.124      -         
main\.max_1_27[47:0]                DSP48E      P[14]         Out     3.646     43.769      -         
main\.max_1[31]                     Net         -             -       1.124     -           5         
internal_thres_ret_77               FD          D             In      -         44.893      -         
======================================================================================================
Total path delay (propagation time + setup) of 41.632 is 25.748(61.8%) logic and 15.884(38.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report for otsu 

Mapping to part: xc5vlx30ff324-1
Cell usage:
DSP48E          32 uses
FD              1294 uses
FDE             659 uses
GND             1 use
MUXCY           12 uses
MUXCY_L         7896 uses
MUXF7           28 uses
VCC             1 use
XORCY           7720 uses
LUT1            2035 uses
LUT2            2253 uses
LUT3            632 uses
LUT4            2477 uses
LUT5            211 uses
LUT6            1895 uses

I/O ports: 547
I/O primitives: 530
IBUF           497 uses
OBUF           33 uses

BUFGP          1 use

I/O Register bits:                  0
Register bits not including I/Os:   1953 (10%)

DSP48s: 32 of 32 (100%)

Global Clock Buffers: 1 of 32 (3%)


 Number of unique control sets:              4
 C(clk_c), CLR(GND), PRE(GND), CE(VCC)		: 1294
 C(clk_c), CLR(GND), PRE(GND), CE(en_c)		: 159
 C(clk_c), CLR(GND), PRE(GND), CE(hist_var_15ce[0])		: 496
 C(clk_c), CLR(GND), PRE(GND), CE(N_3814)		: 4

Total load per clock:
   otsu|clk: 1954

Mapping Summary:
Total  LUTs: 9503 (49%)

@N: MF234 |Hierarchical island-based critical path report is located in D:\My Projects\SoC\Simulation2\rev_1\otsu2.tah 

Mapper successful!
Process took 0h:03m:04s realtime, 0h:03m:04s cputime
# Fri Mar 07 21:44:04 2014

###########################################################]
