Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Apr 07 15:53:10 2018
| Host         : TerenceNeo-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 28 register/latch pins with no clock driven by root clock pin: button_left/readclk/SLOWCLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: button_left/writeclk/SLOWCLOCK_reg/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: button_right/readclk/SLOWCLOCK_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: button_right/writeclk/SLOWCLOCK_reg/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: clk20k/SLOWCLOCK_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk50M/SLOWCLOCK_reg/C (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: clkcounter/SLOWCLOCK_reg/C (HIGH)

 There are 6693 register/latch pins with no clock driven by root clock pin: delay1/writeclk/SLOWCLOCK_reg/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: delayedpitch1/clkx_adjuster/clk_read_reg/G (HIGH)

 There are 438 register/latch pins with no clock driven by root clock pin: delayedpitch1/clkx_adjuster/clk_write_reg/G (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: pitch_adjuster/led_reg[0]_rep/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: pitch_adjuster/led_reg[1]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: pitch_adjuster/led_reg[2]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: pitch_adjuster/led_reg[3]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: play/scm/SLOWCLOCK_reg/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: playback_left/clkx_adjuster/clk_read_reg/G (HIGH)

 There are 438 register/latch pins with no clock driven by root clock pin: playback_left/clkx_adjuster/clk_write_reg/G (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: playback_right/clkx_adjuster/clk_read_reg/G (HIGH)

 There are 438 register/latch pins with no clock driven by root clock pin: playback_right/clkx_adjuster/clk_write_reg/G (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: realtime1/clkx_adjuster/clk_read_reg/G (HIGH)

 There are 438 register/latch pins with no clock driven by root clock pin: realtime1/clkx_adjuster/clk_write_reg/G (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: segmentout/sclk/SLOWCLOCK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/C (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 53324 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.268      -19.794                    172                 5526        0.103        0.000                      0                 5526        4.500        0.000                       0                  2847  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.268      -19.794                    172                 5526        0.103        0.000                      0                 5526        4.500        0.000                       0                  2847  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          172  Failing Endpoints,  Worst Slack       -0.268ns,  Total Violation      -19.794ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.268ns  (required time - arrival time)
  Source:                 light1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1/led_mem_reg[15][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.987ns  (logic 3.176ns (31.802%)  route 6.811ns (68.198%))
  Logic Levels:           13  (CARRY4=2 LUT1=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        1.567     5.088    light1/CLK_IBUF_BUFG
    SLICE_X44Y6          FDRE                                         r  light1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDRE (Prop_fdre_C_Q)         0.456     5.544 f  light1/counter_reg[1]/Q
                         net (fo=3, routed)           0.495     6.040    light1/counter[1]
    SLICE_X44Y6          LUT1 (Prop_lut1_I0_O)        0.124     6.164 r  light1/led_mem[0][0]_i_86/O
                         net (fo=1, routed)           0.000     6.164    light1/led_mem[0][0]_i_86_n_1
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.714 r  light1/led_mem_reg[0][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     6.714    light1/led_mem_reg[0][0]_i_48_n_1
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.048 r  light1/led_mem_reg[0][0]_i_102/O[1]
                         net (fo=21, routed)          0.725     7.772    light1/led_mem_reg[0][0]_i_102_n_7
    SLICE_X43Y10         LUT5 (Prop_lut5_I3_O)        0.303     8.075 f  light1/led_mem[0][0]_i_104/O
                         net (fo=1, routed)           0.000     8.075    light1/led_mem[0][0]_i_104_n_1
    SLICE_X43Y10         MUXF7 (Prop_muxf7_I1_O)      0.245     8.320 f  light1/led_mem_reg[0][0]_i_88/O
                         net (fo=1, routed)           0.000     8.320    light1/led_mem_reg[0][0]_i_88_n_1
    SLICE_X43Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     8.424 f  light1/led_mem_reg[0][0]_i_49/O
                         net (fo=3, routed)           0.437     8.861    light1/led_mem_reg[0][0]_i_49_n_1
    SLICE_X43Y9          LUT5 (Prop_lut5_I4_O)        0.316     9.177 f  light1/led_mem[1][1]_i_8/O
                         net (fo=2, routed)           1.040    10.217    light1/led_mem[1][1]_i_8_n_1
    SLICE_X41Y14         LUT6 (Prop_lut6_I1_O)        0.124    10.341 r  light1/led_mem[1][1]_i_5/O
                         net (fo=37, routed)          0.644    10.985    light1/led_mem[1][1]_i_5_n_1
    SLICE_X41Y17         LUT6 (Prop_lut6_I1_O)        0.124    11.109 f  light1/led_mem[0][3]_i_7/O
                         net (fo=1, routed)           0.291    11.401    light1/led_mem[0][3]_i_7_n_1
    SLICE_X41Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.525 r  light1/led_mem[0][3]_i_3/O
                         net (fo=3, routed)           0.770    12.295    light1/led_mem[0][3]_i_3_n_1
    SLICE_X37Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  light1/led_mem[0][0]_i_14/O
                         net (fo=1, routed)           0.796    13.215    light1/led_mem[0][0]_i_14_n_1
    SLICE_X37Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.339 r  light1/led_mem[0][0]_i_5/O
                         net (fo=66, routed)          0.575    13.914    light1/led_mem[0][0]_i_5_n_1
    SLICE_X39Y11         LUT4 (Prop_lut4_I0_O)        0.124    14.038 r  light1/led_mem[0][15]_i_1/O
                         net (fo=240, routed)         1.037    15.075    light1/led_mem[0][15]_i_1_n_1
    SLICE_X36Y1          FDRE                                         r  light1/led_mem_reg[15][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        1.446    14.787    light1/CLK_IBUF_BUFG
    SLICE_X36Y1          FDRE                                         r  light1/led_mem_reg[15][5]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X36Y1          FDRE (Setup_fdre_C_CE)      -0.205    14.807    light1/led_mem_reg[15][5]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -15.075    
  -------------------------------------------------------------------
                         slack                                 -0.268    

Slack (VIOLATED) :        -0.231ns  (required time - arrival time)
  Source:                 light1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1/led_mem_reg[0][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.951ns  (logic 3.176ns (31.917%)  route 6.775ns (68.083%))
  Logic Levels:           13  (CARRY4=2 LUT1=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        1.567     5.088    light1/CLK_IBUF_BUFG
    SLICE_X44Y6          FDRE                                         r  light1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDRE (Prop_fdre_C_Q)         0.456     5.544 f  light1/counter_reg[1]/Q
                         net (fo=3, routed)           0.495     6.040    light1/counter[1]
    SLICE_X44Y6          LUT1 (Prop_lut1_I0_O)        0.124     6.164 r  light1/led_mem[0][0]_i_86/O
                         net (fo=1, routed)           0.000     6.164    light1/led_mem[0][0]_i_86_n_1
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.714 r  light1/led_mem_reg[0][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     6.714    light1/led_mem_reg[0][0]_i_48_n_1
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.048 r  light1/led_mem_reg[0][0]_i_102/O[1]
                         net (fo=21, routed)          0.725     7.772    light1/led_mem_reg[0][0]_i_102_n_7
    SLICE_X43Y10         LUT5 (Prop_lut5_I3_O)        0.303     8.075 f  light1/led_mem[0][0]_i_104/O
                         net (fo=1, routed)           0.000     8.075    light1/led_mem[0][0]_i_104_n_1
    SLICE_X43Y10         MUXF7 (Prop_muxf7_I1_O)      0.245     8.320 f  light1/led_mem_reg[0][0]_i_88/O
                         net (fo=1, routed)           0.000     8.320    light1/led_mem_reg[0][0]_i_88_n_1
    SLICE_X43Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     8.424 f  light1/led_mem_reg[0][0]_i_49/O
                         net (fo=3, routed)           0.437     8.861    light1/led_mem_reg[0][0]_i_49_n_1
    SLICE_X43Y9          LUT5 (Prop_lut5_I4_O)        0.316     9.177 f  light1/led_mem[1][1]_i_8/O
                         net (fo=2, routed)           1.040    10.217    light1/led_mem[1][1]_i_8_n_1
    SLICE_X41Y14         LUT6 (Prop_lut6_I1_O)        0.124    10.341 r  light1/led_mem[1][1]_i_5/O
                         net (fo=37, routed)          0.644    10.985    light1/led_mem[1][1]_i_5_n_1
    SLICE_X41Y17         LUT6 (Prop_lut6_I1_O)        0.124    11.109 f  light1/led_mem[0][3]_i_7/O
                         net (fo=1, routed)           0.291    11.401    light1/led_mem[0][3]_i_7_n_1
    SLICE_X41Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.525 r  light1/led_mem[0][3]_i_3/O
                         net (fo=3, routed)           0.770    12.295    light1/led_mem[0][3]_i_3_n_1
    SLICE_X37Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  light1/led_mem[0][0]_i_14/O
                         net (fo=1, routed)           0.796    13.215    light1/led_mem[0][0]_i_14_n_1
    SLICE_X37Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.339 r  light1/led_mem[0][0]_i_5/O
                         net (fo=66, routed)          0.575    13.914    light1/led_mem[0][0]_i_5_n_1
    SLICE_X39Y11         LUT4 (Prop_lut4_I0_O)        0.124    14.038 r  light1/led_mem[0][15]_i_1/O
                         net (fo=240, routed)         1.001    15.039    light1/led_mem[0][15]_i_1_n_1
    SLICE_X40Y4          FDRE                                         r  light1/led_mem_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        1.447    14.788    light1/CLK_IBUF_BUFG
    SLICE_X40Y4          FDRE                                         r  light1/led_mem_reg[0][5]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X40Y4          FDRE (Setup_fdre_C_CE)      -0.205    14.808    light1/led_mem_reg[0][5]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -15.039    
  -------------------------------------------------------------------
                         slack                                 -0.231    

Slack (VIOLATED) :        -0.231ns  (required time - arrival time)
  Source:                 light1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1/led_mem_reg[10][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.951ns  (logic 3.176ns (31.917%)  route 6.775ns (68.083%))
  Logic Levels:           13  (CARRY4=2 LUT1=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        1.567     5.088    light1/CLK_IBUF_BUFG
    SLICE_X44Y6          FDRE                                         r  light1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDRE (Prop_fdre_C_Q)         0.456     5.544 f  light1/counter_reg[1]/Q
                         net (fo=3, routed)           0.495     6.040    light1/counter[1]
    SLICE_X44Y6          LUT1 (Prop_lut1_I0_O)        0.124     6.164 r  light1/led_mem[0][0]_i_86/O
                         net (fo=1, routed)           0.000     6.164    light1/led_mem[0][0]_i_86_n_1
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.714 r  light1/led_mem_reg[0][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     6.714    light1/led_mem_reg[0][0]_i_48_n_1
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.048 r  light1/led_mem_reg[0][0]_i_102/O[1]
                         net (fo=21, routed)          0.725     7.772    light1/led_mem_reg[0][0]_i_102_n_7
    SLICE_X43Y10         LUT5 (Prop_lut5_I3_O)        0.303     8.075 f  light1/led_mem[0][0]_i_104/O
                         net (fo=1, routed)           0.000     8.075    light1/led_mem[0][0]_i_104_n_1
    SLICE_X43Y10         MUXF7 (Prop_muxf7_I1_O)      0.245     8.320 f  light1/led_mem_reg[0][0]_i_88/O
                         net (fo=1, routed)           0.000     8.320    light1/led_mem_reg[0][0]_i_88_n_1
    SLICE_X43Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     8.424 f  light1/led_mem_reg[0][0]_i_49/O
                         net (fo=3, routed)           0.437     8.861    light1/led_mem_reg[0][0]_i_49_n_1
    SLICE_X43Y9          LUT5 (Prop_lut5_I4_O)        0.316     9.177 f  light1/led_mem[1][1]_i_8/O
                         net (fo=2, routed)           1.040    10.217    light1/led_mem[1][1]_i_8_n_1
    SLICE_X41Y14         LUT6 (Prop_lut6_I1_O)        0.124    10.341 r  light1/led_mem[1][1]_i_5/O
                         net (fo=37, routed)          0.644    10.985    light1/led_mem[1][1]_i_5_n_1
    SLICE_X41Y17         LUT6 (Prop_lut6_I1_O)        0.124    11.109 f  light1/led_mem[0][3]_i_7/O
                         net (fo=1, routed)           0.291    11.401    light1/led_mem[0][3]_i_7_n_1
    SLICE_X41Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.525 r  light1/led_mem[0][3]_i_3/O
                         net (fo=3, routed)           0.770    12.295    light1/led_mem[0][3]_i_3_n_1
    SLICE_X37Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  light1/led_mem[0][0]_i_14/O
                         net (fo=1, routed)           0.796    13.215    light1/led_mem[0][0]_i_14_n_1
    SLICE_X37Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.339 r  light1/led_mem[0][0]_i_5/O
                         net (fo=66, routed)          0.575    13.914    light1/led_mem[0][0]_i_5_n_1
    SLICE_X39Y11         LUT4 (Prop_lut4_I0_O)        0.124    14.038 r  light1/led_mem[0][15]_i_1/O
                         net (fo=240, routed)         1.001    15.039    light1/led_mem[0][15]_i_1_n_1
    SLICE_X40Y4          FDRE                                         r  light1/led_mem_reg[10][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        1.447    14.788    light1/CLK_IBUF_BUFG
    SLICE_X40Y4          FDRE                                         r  light1/led_mem_reg[10][3]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X40Y4          FDRE (Setup_fdre_C_CE)      -0.205    14.808    light1/led_mem_reg[10][3]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -15.039    
  -------------------------------------------------------------------
                         slack                                 -0.231    

Slack (VIOLATED) :        -0.231ns  (required time - arrival time)
  Source:                 light1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1/led_mem_reg[15][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.951ns  (logic 3.176ns (31.917%)  route 6.775ns (68.083%))
  Logic Levels:           13  (CARRY4=2 LUT1=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        1.567     5.088    light1/CLK_IBUF_BUFG
    SLICE_X44Y6          FDRE                                         r  light1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDRE (Prop_fdre_C_Q)         0.456     5.544 f  light1/counter_reg[1]/Q
                         net (fo=3, routed)           0.495     6.040    light1/counter[1]
    SLICE_X44Y6          LUT1 (Prop_lut1_I0_O)        0.124     6.164 r  light1/led_mem[0][0]_i_86/O
                         net (fo=1, routed)           0.000     6.164    light1/led_mem[0][0]_i_86_n_1
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.714 r  light1/led_mem_reg[0][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     6.714    light1/led_mem_reg[0][0]_i_48_n_1
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.048 r  light1/led_mem_reg[0][0]_i_102/O[1]
                         net (fo=21, routed)          0.725     7.772    light1/led_mem_reg[0][0]_i_102_n_7
    SLICE_X43Y10         LUT5 (Prop_lut5_I3_O)        0.303     8.075 f  light1/led_mem[0][0]_i_104/O
                         net (fo=1, routed)           0.000     8.075    light1/led_mem[0][0]_i_104_n_1
    SLICE_X43Y10         MUXF7 (Prop_muxf7_I1_O)      0.245     8.320 f  light1/led_mem_reg[0][0]_i_88/O
                         net (fo=1, routed)           0.000     8.320    light1/led_mem_reg[0][0]_i_88_n_1
    SLICE_X43Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     8.424 f  light1/led_mem_reg[0][0]_i_49/O
                         net (fo=3, routed)           0.437     8.861    light1/led_mem_reg[0][0]_i_49_n_1
    SLICE_X43Y9          LUT5 (Prop_lut5_I4_O)        0.316     9.177 f  light1/led_mem[1][1]_i_8/O
                         net (fo=2, routed)           1.040    10.217    light1/led_mem[1][1]_i_8_n_1
    SLICE_X41Y14         LUT6 (Prop_lut6_I1_O)        0.124    10.341 r  light1/led_mem[1][1]_i_5/O
                         net (fo=37, routed)          0.644    10.985    light1/led_mem[1][1]_i_5_n_1
    SLICE_X41Y17         LUT6 (Prop_lut6_I1_O)        0.124    11.109 f  light1/led_mem[0][3]_i_7/O
                         net (fo=1, routed)           0.291    11.401    light1/led_mem[0][3]_i_7_n_1
    SLICE_X41Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.525 r  light1/led_mem[0][3]_i_3/O
                         net (fo=3, routed)           0.770    12.295    light1/led_mem[0][3]_i_3_n_1
    SLICE_X37Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  light1/led_mem[0][0]_i_14/O
                         net (fo=1, routed)           0.796    13.215    light1/led_mem[0][0]_i_14_n_1
    SLICE_X37Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.339 r  light1/led_mem[0][0]_i_5/O
                         net (fo=66, routed)          0.575    13.914    light1/led_mem[0][0]_i_5_n_1
    SLICE_X39Y11         LUT4 (Prop_lut4_I0_O)        0.124    14.038 r  light1/led_mem[0][15]_i_1/O
                         net (fo=240, routed)         1.001    15.039    light1/led_mem[0][15]_i_1_n_1
    SLICE_X40Y4          FDRE                                         r  light1/led_mem_reg[15][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        1.447    14.788    light1/CLK_IBUF_BUFG
    SLICE_X40Y4          FDRE                                         r  light1/led_mem_reg[15][4]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X40Y4          FDRE (Setup_fdre_C_CE)      -0.205    14.808    light1/led_mem_reg[15][4]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -15.039    
  -------------------------------------------------------------------
                         slack                                 -0.231    

Slack (VIOLATED) :        -0.231ns  (required time - arrival time)
  Source:                 light1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1/led_mem_reg[9][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.951ns  (logic 3.176ns (31.917%)  route 6.775ns (68.083%))
  Logic Levels:           13  (CARRY4=2 LUT1=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        1.567     5.088    light1/CLK_IBUF_BUFG
    SLICE_X44Y6          FDRE                                         r  light1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDRE (Prop_fdre_C_Q)         0.456     5.544 f  light1/counter_reg[1]/Q
                         net (fo=3, routed)           0.495     6.040    light1/counter[1]
    SLICE_X44Y6          LUT1 (Prop_lut1_I0_O)        0.124     6.164 r  light1/led_mem[0][0]_i_86/O
                         net (fo=1, routed)           0.000     6.164    light1/led_mem[0][0]_i_86_n_1
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.714 r  light1/led_mem_reg[0][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     6.714    light1/led_mem_reg[0][0]_i_48_n_1
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.048 r  light1/led_mem_reg[0][0]_i_102/O[1]
                         net (fo=21, routed)          0.725     7.772    light1/led_mem_reg[0][0]_i_102_n_7
    SLICE_X43Y10         LUT5 (Prop_lut5_I3_O)        0.303     8.075 f  light1/led_mem[0][0]_i_104/O
                         net (fo=1, routed)           0.000     8.075    light1/led_mem[0][0]_i_104_n_1
    SLICE_X43Y10         MUXF7 (Prop_muxf7_I1_O)      0.245     8.320 f  light1/led_mem_reg[0][0]_i_88/O
                         net (fo=1, routed)           0.000     8.320    light1/led_mem_reg[0][0]_i_88_n_1
    SLICE_X43Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     8.424 f  light1/led_mem_reg[0][0]_i_49/O
                         net (fo=3, routed)           0.437     8.861    light1/led_mem_reg[0][0]_i_49_n_1
    SLICE_X43Y9          LUT5 (Prop_lut5_I4_O)        0.316     9.177 f  light1/led_mem[1][1]_i_8/O
                         net (fo=2, routed)           1.040    10.217    light1/led_mem[1][1]_i_8_n_1
    SLICE_X41Y14         LUT6 (Prop_lut6_I1_O)        0.124    10.341 r  light1/led_mem[1][1]_i_5/O
                         net (fo=37, routed)          0.644    10.985    light1/led_mem[1][1]_i_5_n_1
    SLICE_X41Y17         LUT6 (Prop_lut6_I1_O)        0.124    11.109 f  light1/led_mem[0][3]_i_7/O
                         net (fo=1, routed)           0.291    11.401    light1/led_mem[0][3]_i_7_n_1
    SLICE_X41Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.525 r  light1/led_mem[0][3]_i_3/O
                         net (fo=3, routed)           0.770    12.295    light1/led_mem[0][3]_i_3_n_1
    SLICE_X37Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  light1/led_mem[0][0]_i_14/O
                         net (fo=1, routed)           0.796    13.215    light1/led_mem[0][0]_i_14_n_1
    SLICE_X37Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.339 r  light1/led_mem[0][0]_i_5/O
                         net (fo=66, routed)          0.575    13.914    light1/led_mem[0][0]_i_5_n_1
    SLICE_X39Y11         LUT4 (Prop_lut4_I0_O)        0.124    14.038 r  light1/led_mem[0][15]_i_1/O
                         net (fo=240, routed)         1.001    15.039    light1/led_mem[0][15]_i_1_n_1
    SLICE_X40Y4          FDRE                                         r  light1/led_mem_reg[9][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        1.447    14.788    light1/CLK_IBUF_BUFG
    SLICE_X40Y4          FDRE                                         r  light1/led_mem_reg[9][0]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X40Y4          FDRE (Setup_fdre_C_CE)      -0.205    14.808    light1/led_mem_reg[9][0]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -15.039    
  -------------------------------------------------------------------
                         slack                                 -0.231    

Slack (VIOLATED) :        -0.217ns  (required time - arrival time)
  Source:                 light1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1/led_mem_reg[13][12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.860ns  (logic 3.176ns (32.210%)  route 6.684ns (67.790%))
  Logic Levels:           13  (CARRY4=2 LUT1=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        1.567     5.088    light1/CLK_IBUF_BUFG
    SLICE_X44Y6          FDRE                                         r  light1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDRE (Prop_fdre_C_Q)         0.456     5.544 f  light1/counter_reg[1]/Q
                         net (fo=3, routed)           0.495     6.040    light1/counter[1]
    SLICE_X44Y6          LUT1 (Prop_lut1_I0_O)        0.124     6.164 r  light1/led_mem[0][0]_i_86/O
                         net (fo=1, routed)           0.000     6.164    light1/led_mem[0][0]_i_86_n_1
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.714 r  light1/led_mem_reg[0][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     6.714    light1/led_mem_reg[0][0]_i_48_n_1
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.048 r  light1/led_mem_reg[0][0]_i_102/O[1]
                         net (fo=21, routed)          0.725     7.772    light1/led_mem_reg[0][0]_i_102_n_7
    SLICE_X43Y10         LUT5 (Prop_lut5_I3_O)        0.303     8.075 f  light1/led_mem[0][0]_i_104/O
                         net (fo=1, routed)           0.000     8.075    light1/led_mem[0][0]_i_104_n_1
    SLICE_X43Y10         MUXF7 (Prop_muxf7_I1_O)      0.245     8.320 f  light1/led_mem_reg[0][0]_i_88/O
                         net (fo=1, routed)           0.000     8.320    light1/led_mem_reg[0][0]_i_88_n_1
    SLICE_X43Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     8.424 f  light1/led_mem_reg[0][0]_i_49/O
                         net (fo=3, routed)           0.437     8.861    light1/led_mem_reg[0][0]_i_49_n_1
    SLICE_X43Y9          LUT5 (Prop_lut5_I4_O)        0.316     9.177 f  light1/led_mem[1][1]_i_8/O
                         net (fo=2, routed)           1.040    10.217    light1/led_mem[1][1]_i_8_n_1
    SLICE_X41Y14         LUT6 (Prop_lut6_I1_O)        0.124    10.341 r  light1/led_mem[1][1]_i_5/O
                         net (fo=37, routed)          0.644    10.985    light1/led_mem[1][1]_i_5_n_1
    SLICE_X41Y17         LUT6 (Prop_lut6_I1_O)        0.124    11.109 f  light1/led_mem[0][3]_i_7/O
                         net (fo=1, routed)           0.291    11.401    light1/led_mem[0][3]_i_7_n_1
    SLICE_X41Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.525 r  light1/led_mem[0][3]_i_3/O
                         net (fo=3, routed)           0.770    12.295    light1/led_mem[0][3]_i_3_n_1
    SLICE_X37Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  light1/led_mem[0][0]_i_14/O
                         net (fo=1, routed)           0.796    13.215    light1/led_mem[0][0]_i_14_n_1
    SLICE_X37Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.339 r  light1/led_mem[0][0]_i_5/O
                         net (fo=66, routed)          0.575    13.914    light1/led_mem[0][0]_i_5_n_1
    SLICE_X39Y11         LUT4 (Prop_lut4_I0_O)        0.124    14.038 r  light1/led_mem[0][15]_i_1/O
                         net (fo=240, routed)         0.911    14.949    light1/led_mem[0][15]_i_1_n_1
    SLICE_X32Y9          FDRE                                         r  light1/led_mem_reg[13][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        1.443    14.784    light1/CLK_IBUF_BUFG
    SLICE_X32Y9          FDRE                                         r  light1/led_mem_reg[13][12]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X32Y9          FDRE (Setup_fdre_C_CE)      -0.205    14.732    light1/led_mem_reg[13][12]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -14.949    
  -------------------------------------------------------------------
                         slack                                 -0.217    

Slack (VIOLATED) :        -0.217ns  (required time - arrival time)
  Source:                 light1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1/led_mem_reg[1][12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.860ns  (logic 3.176ns (32.210%)  route 6.684ns (67.790%))
  Logic Levels:           13  (CARRY4=2 LUT1=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        1.567     5.088    light1/CLK_IBUF_BUFG
    SLICE_X44Y6          FDRE                                         r  light1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDRE (Prop_fdre_C_Q)         0.456     5.544 f  light1/counter_reg[1]/Q
                         net (fo=3, routed)           0.495     6.040    light1/counter[1]
    SLICE_X44Y6          LUT1 (Prop_lut1_I0_O)        0.124     6.164 r  light1/led_mem[0][0]_i_86/O
                         net (fo=1, routed)           0.000     6.164    light1/led_mem[0][0]_i_86_n_1
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.714 r  light1/led_mem_reg[0][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     6.714    light1/led_mem_reg[0][0]_i_48_n_1
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.048 r  light1/led_mem_reg[0][0]_i_102/O[1]
                         net (fo=21, routed)          0.725     7.772    light1/led_mem_reg[0][0]_i_102_n_7
    SLICE_X43Y10         LUT5 (Prop_lut5_I3_O)        0.303     8.075 f  light1/led_mem[0][0]_i_104/O
                         net (fo=1, routed)           0.000     8.075    light1/led_mem[0][0]_i_104_n_1
    SLICE_X43Y10         MUXF7 (Prop_muxf7_I1_O)      0.245     8.320 f  light1/led_mem_reg[0][0]_i_88/O
                         net (fo=1, routed)           0.000     8.320    light1/led_mem_reg[0][0]_i_88_n_1
    SLICE_X43Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     8.424 f  light1/led_mem_reg[0][0]_i_49/O
                         net (fo=3, routed)           0.437     8.861    light1/led_mem_reg[0][0]_i_49_n_1
    SLICE_X43Y9          LUT5 (Prop_lut5_I4_O)        0.316     9.177 f  light1/led_mem[1][1]_i_8/O
                         net (fo=2, routed)           1.040    10.217    light1/led_mem[1][1]_i_8_n_1
    SLICE_X41Y14         LUT6 (Prop_lut6_I1_O)        0.124    10.341 r  light1/led_mem[1][1]_i_5/O
                         net (fo=37, routed)          0.644    10.985    light1/led_mem[1][1]_i_5_n_1
    SLICE_X41Y17         LUT6 (Prop_lut6_I1_O)        0.124    11.109 f  light1/led_mem[0][3]_i_7/O
                         net (fo=1, routed)           0.291    11.401    light1/led_mem[0][3]_i_7_n_1
    SLICE_X41Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.525 r  light1/led_mem[0][3]_i_3/O
                         net (fo=3, routed)           0.770    12.295    light1/led_mem[0][3]_i_3_n_1
    SLICE_X37Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  light1/led_mem[0][0]_i_14/O
                         net (fo=1, routed)           0.796    13.215    light1/led_mem[0][0]_i_14_n_1
    SLICE_X37Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.339 r  light1/led_mem[0][0]_i_5/O
                         net (fo=66, routed)          0.575    13.914    light1/led_mem[0][0]_i_5_n_1
    SLICE_X39Y11         LUT4 (Prop_lut4_I0_O)        0.124    14.038 r  light1/led_mem[0][15]_i_1/O
                         net (fo=240, routed)         0.911    14.949    light1/led_mem[0][15]_i_1_n_1
    SLICE_X32Y9          FDRE                                         r  light1/led_mem_reg[1][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        1.443    14.784    light1/CLK_IBUF_BUFG
    SLICE_X32Y9          FDRE                                         r  light1/led_mem_reg[1][12]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X32Y9          FDRE (Setup_fdre_C_CE)      -0.205    14.732    light1/led_mem_reg[1][12]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -14.949    
  -------------------------------------------------------------------
                         slack                                 -0.217    

Slack (VIOLATED) :        -0.217ns  (required time - arrival time)
  Source:                 light1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1/led_mem_reg[4][9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.860ns  (logic 3.176ns (32.210%)  route 6.684ns (67.790%))
  Logic Levels:           13  (CARRY4=2 LUT1=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        1.567     5.088    light1/CLK_IBUF_BUFG
    SLICE_X44Y6          FDRE                                         r  light1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDRE (Prop_fdre_C_Q)         0.456     5.544 f  light1/counter_reg[1]/Q
                         net (fo=3, routed)           0.495     6.040    light1/counter[1]
    SLICE_X44Y6          LUT1 (Prop_lut1_I0_O)        0.124     6.164 r  light1/led_mem[0][0]_i_86/O
                         net (fo=1, routed)           0.000     6.164    light1/led_mem[0][0]_i_86_n_1
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.714 r  light1/led_mem_reg[0][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     6.714    light1/led_mem_reg[0][0]_i_48_n_1
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.048 r  light1/led_mem_reg[0][0]_i_102/O[1]
                         net (fo=21, routed)          0.725     7.772    light1/led_mem_reg[0][0]_i_102_n_7
    SLICE_X43Y10         LUT5 (Prop_lut5_I3_O)        0.303     8.075 f  light1/led_mem[0][0]_i_104/O
                         net (fo=1, routed)           0.000     8.075    light1/led_mem[0][0]_i_104_n_1
    SLICE_X43Y10         MUXF7 (Prop_muxf7_I1_O)      0.245     8.320 f  light1/led_mem_reg[0][0]_i_88/O
                         net (fo=1, routed)           0.000     8.320    light1/led_mem_reg[0][0]_i_88_n_1
    SLICE_X43Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     8.424 f  light1/led_mem_reg[0][0]_i_49/O
                         net (fo=3, routed)           0.437     8.861    light1/led_mem_reg[0][0]_i_49_n_1
    SLICE_X43Y9          LUT5 (Prop_lut5_I4_O)        0.316     9.177 f  light1/led_mem[1][1]_i_8/O
                         net (fo=2, routed)           1.040    10.217    light1/led_mem[1][1]_i_8_n_1
    SLICE_X41Y14         LUT6 (Prop_lut6_I1_O)        0.124    10.341 r  light1/led_mem[1][1]_i_5/O
                         net (fo=37, routed)          0.644    10.985    light1/led_mem[1][1]_i_5_n_1
    SLICE_X41Y17         LUT6 (Prop_lut6_I1_O)        0.124    11.109 f  light1/led_mem[0][3]_i_7/O
                         net (fo=1, routed)           0.291    11.401    light1/led_mem[0][3]_i_7_n_1
    SLICE_X41Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.525 r  light1/led_mem[0][3]_i_3/O
                         net (fo=3, routed)           0.770    12.295    light1/led_mem[0][3]_i_3_n_1
    SLICE_X37Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  light1/led_mem[0][0]_i_14/O
                         net (fo=1, routed)           0.796    13.215    light1/led_mem[0][0]_i_14_n_1
    SLICE_X37Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.339 r  light1/led_mem[0][0]_i_5/O
                         net (fo=66, routed)          0.575    13.914    light1/led_mem[0][0]_i_5_n_1
    SLICE_X39Y11         LUT4 (Prop_lut4_I0_O)        0.124    14.038 r  light1/led_mem[0][15]_i_1/O
                         net (fo=240, routed)         0.911    14.949    light1/led_mem[0][15]_i_1_n_1
    SLICE_X32Y9          FDRE                                         r  light1/led_mem_reg[4][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        1.443    14.784    light1/CLK_IBUF_BUFG
    SLICE_X32Y9          FDRE                                         r  light1/led_mem_reg[4][9]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X32Y9          FDRE (Setup_fdre_C_CE)      -0.205    14.732    light1/led_mem_reg[4][9]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -14.949    
  -------------------------------------------------------------------
                         slack                                 -0.217    

Slack (VIOLATED) :        -0.217ns  (required time - arrival time)
  Source:                 light1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1/led_mem_reg[9][14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.860ns  (logic 3.176ns (32.210%)  route 6.684ns (67.790%))
  Logic Levels:           13  (CARRY4=2 LUT1=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        1.567     5.088    light1/CLK_IBUF_BUFG
    SLICE_X44Y6          FDRE                                         r  light1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDRE (Prop_fdre_C_Q)         0.456     5.544 f  light1/counter_reg[1]/Q
                         net (fo=3, routed)           0.495     6.040    light1/counter[1]
    SLICE_X44Y6          LUT1 (Prop_lut1_I0_O)        0.124     6.164 r  light1/led_mem[0][0]_i_86/O
                         net (fo=1, routed)           0.000     6.164    light1/led_mem[0][0]_i_86_n_1
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.714 r  light1/led_mem_reg[0][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     6.714    light1/led_mem_reg[0][0]_i_48_n_1
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.048 r  light1/led_mem_reg[0][0]_i_102/O[1]
                         net (fo=21, routed)          0.725     7.772    light1/led_mem_reg[0][0]_i_102_n_7
    SLICE_X43Y10         LUT5 (Prop_lut5_I3_O)        0.303     8.075 f  light1/led_mem[0][0]_i_104/O
                         net (fo=1, routed)           0.000     8.075    light1/led_mem[0][0]_i_104_n_1
    SLICE_X43Y10         MUXF7 (Prop_muxf7_I1_O)      0.245     8.320 f  light1/led_mem_reg[0][0]_i_88/O
                         net (fo=1, routed)           0.000     8.320    light1/led_mem_reg[0][0]_i_88_n_1
    SLICE_X43Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     8.424 f  light1/led_mem_reg[0][0]_i_49/O
                         net (fo=3, routed)           0.437     8.861    light1/led_mem_reg[0][0]_i_49_n_1
    SLICE_X43Y9          LUT5 (Prop_lut5_I4_O)        0.316     9.177 f  light1/led_mem[1][1]_i_8/O
                         net (fo=2, routed)           1.040    10.217    light1/led_mem[1][1]_i_8_n_1
    SLICE_X41Y14         LUT6 (Prop_lut6_I1_O)        0.124    10.341 r  light1/led_mem[1][1]_i_5/O
                         net (fo=37, routed)          0.644    10.985    light1/led_mem[1][1]_i_5_n_1
    SLICE_X41Y17         LUT6 (Prop_lut6_I1_O)        0.124    11.109 f  light1/led_mem[0][3]_i_7/O
                         net (fo=1, routed)           0.291    11.401    light1/led_mem[0][3]_i_7_n_1
    SLICE_X41Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.525 r  light1/led_mem[0][3]_i_3/O
                         net (fo=3, routed)           0.770    12.295    light1/led_mem[0][3]_i_3_n_1
    SLICE_X37Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  light1/led_mem[0][0]_i_14/O
                         net (fo=1, routed)           0.796    13.215    light1/led_mem[0][0]_i_14_n_1
    SLICE_X37Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.339 r  light1/led_mem[0][0]_i_5/O
                         net (fo=66, routed)          0.575    13.914    light1/led_mem[0][0]_i_5_n_1
    SLICE_X39Y11         LUT4 (Prop_lut4_I0_O)        0.124    14.038 r  light1/led_mem[0][15]_i_1/O
                         net (fo=240, routed)         0.911    14.949    light1/led_mem[0][15]_i_1_n_1
    SLICE_X32Y9          FDRE                                         r  light1/led_mem_reg[9][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        1.443    14.784    light1/CLK_IBUF_BUFG
    SLICE_X32Y9          FDRE                                         r  light1/led_mem_reg[9][14]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X32Y9          FDRE (Setup_fdre_C_CE)      -0.205    14.732    light1/led_mem_reg[9][14]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -14.949    
  -------------------------------------------------------------------
                         slack                                 -0.217    

Slack (VIOLATED) :        -0.212ns  (required time - arrival time)
  Source:                 light1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1/led_mem_reg[13][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.856ns  (logic 3.176ns (32.223%)  route 6.680ns (67.777%))
  Logic Levels:           13  (CARRY4=2 LUT1=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        1.567     5.088    light1/CLK_IBUF_BUFG
    SLICE_X44Y6          FDRE                                         r  light1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDRE (Prop_fdre_C_Q)         0.456     5.544 f  light1/counter_reg[1]/Q
                         net (fo=3, routed)           0.495     6.040    light1/counter[1]
    SLICE_X44Y6          LUT1 (Prop_lut1_I0_O)        0.124     6.164 r  light1/led_mem[0][0]_i_86/O
                         net (fo=1, routed)           0.000     6.164    light1/led_mem[0][0]_i_86_n_1
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.714 r  light1/led_mem_reg[0][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     6.714    light1/led_mem_reg[0][0]_i_48_n_1
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.048 r  light1/led_mem_reg[0][0]_i_102/O[1]
                         net (fo=21, routed)          0.725     7.772    light1/led_mem_reg[0][0]_i_102_n_7
    SLICE_X43Y10         LUT5 (Prop_lut5_I3_O)        0.303     8.075 f  light1/led_mem[0][0]_i_104/O
                         net (fo=1, routed)           0.000     8.075    light1/led_mem[0][0]_i_104_n_1
    SLICE_X43Y10         MUXF7 (Prop_muxf7_I1_O)      0.245     8.320 f  light1/led_mem_reg[0][0]_i_88/O
                         net (fo=1, routed)           0.000     8.320    light1/led_mem_reg[0][0]_i_88_n_1
    SLICE_X43Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     8.424 f  light1/led_mem_reg[0][0]_i_49/O
                         net (fo=3, routed)           0.437     8.861    light1/led_mem_reg[0][0]_i_49_n_1
    SLICE_X43Y9          LUT5 (Prop_lut5_I4_O)        0.316     9.177 f  light1/led_mem[1][1]_i_8/O
                         net (fo=2, routed)           1.040    10.217    light1/led_mem[1][1]_i_8_n_1
    SLICE_X41Y14         LUT6 (Prop_lut6_I1_O)        0.124    10.341 r  light1/led_mem[1][1]_i_5/O
                         net (fo=37, routed)          0.644    10.985    light1/led_mem[1][1]_i_5_n_1
    SLICE_X41Y17         LUT6 (Prop_lut6_I1_O)        0.124    11.109 f  light1/led_mem[0][3]_i_7/O
                         net (fo=1, routed)           0.291    11.401    light1/led_mem[0][3]_i_7_n_1
    SLICE_X41Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.525 r  light1/led_mem[0][3]_i_3/O
                         net (fo=3, routed)           0.770    12.295    light1/led_mem[0][3]_i_3_n_1
    SLICE_X37Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.419 r  light1/led_mem[0][0]_i_14/O
                         net (fo=1, routed)           0.796    13.215    light1/led_mem[0][0]_i_14_n_1
    SLICE_X37Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.339 r  light1/led_mem[0][0]_i_5/O
                         net (fo=66, routed)          0.575    13.914    light1/led_mem[0][0]_i_5_n_1
    SLICE_X39Y11         LUT4 (Prop_lut4_I0_O)        0.124    14.038 r  light1/led_mem[0][15]_i_1/O
                         net (fo=240, routed)         0.907    14.945    light1/led_mem[0][15]_i_1_n_1
    SLICE_X35Y4          FDRE                                         r  light1/led_mem_reg[13][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        1.444    14.785    light1/CLK_IBUF_BUFG
    SLICE_X35Y4          FDRE                                         r  light1/led_mem_reg[13][1]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X35Y4          FDRE (Setup_fdre_C_CE)      -0.205    14.733    light1/led_mem_reg[13][1]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -14.945    
  -------------------------------------------------------------------
                         slack                                 -0.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 clkcounter/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkcounter/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        0.567     1.450    clkcounter/CLK_IBUF_BUFG
    SLICE_X11Y49         FDRE                                         r  clkcounter/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clkcounter/count_reg[27]/Q
                         net (fo=3, routed)           0.120     1.711    clkcounter/count_reg[27]
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  clkcounter/count_reg[24]_i_1__68/CO[3]
                         net (fo=1, routed)           0.001     1.872    clkcounter/count_reg[24]_i_1__68_n_1
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.926 r  clkcounter/count_reg[28]_i_1__68/O[0]
                         net (fo=1, routed)           0.000     1.926    clkcounter/count_reg[28]_i_1__68_n_8
    SLICE_X11Y50         FDRE                                         r  clkcounter/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        0.834     1.962    clkcounter/CLK_IBUF_BUFG
    SLICE_X11Y50         FDRE                                         r  clkcounter/count_reg[28]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    clkcounter/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 playback_right/clkx_adjuster/clk2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playback_right/clkx_adjuster/clk2/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        0.595     1.478    playback_right/clkx_adjuster/clk2/CLK_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  playback_right/clkx_adjuster/clk2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  playback_right/clkx_adjuster/clk2/count_reg[3]/Q
                         net (fo=4, routed)           0.120     1.739    playback_right/clkx_adjuster/clk2/count_reg[3]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.899 r  playback_right/clkx_adjuster/clk2/count_reg[0]_i_2__61/CO[3]
                         net (fo=1, routed)           0.001     1.900    playback_right/clkx_adjuster/clk2/count_reg[0]_i_2__61_n_1
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.954 r  playback_right/clkx_adjuster/clk2/count_reg[4]_i_1__61/O[0]
                         net (fo=1, routed)           0.000     1.954    playback_right/clkx_adjuster/clk2/count_reg[4]_i_1__61_n_8
    SLICE_X59Y50         FDRE                                         r  playback_right/clkx_adjuster/clk2/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        0.863     1.990    playback_right/clkx_adjuster/clk2/CLK_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  playback_right/clkx_adjuster/clk2/count_reg[4]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.851    playback_right/clkx_adjuster/clk2/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 light1/led_mem_reg[11][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1/led_mem_reg[11][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.091%)  route 0.278ns (59.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        0.561     1.444    light1/CLK_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  light1/led_mem_reg[11][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  light1/led_mem_reg[11][8]/Q
                         net (fo=5, routed)           0.278     1.863    light1/led_mem_reg_n_1_[11][8]
    SLICE_X35Y9          LUT6 (Prop_lut6_I1_O)        0.045     1.908 r  light1/led_mem[11][7]_i_1/O
                         net (fo=1, routed)           0.000     1.908    light1/led_mem[11][7]_i_1_n_1
    SLICE_X35Y9          FDRE                                         r  light1/led_mem_reg[11][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        0.830     1.957    light1/CLK_IBUF_BUFG
    SLICE_X35Y9          FDRE                                         r  light1/led_mem_reg[11][7]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X35Y9          FDRE (Hold_fdre_C_D)         0.091     1.799    light1/led_mem_reg[11][7]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 light1/led_mem_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1/led_mem_reg[4][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.624%)  route 0.283ns (60.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        0.562     1.445    light1/CLK_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  light1/led_mem_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  light1/led_mem_reg[4][11]/Q
                         net (fo=5, routed)           0.283     1.870    light1/led_mem_reg_n_1_[4][11]
    SLICE_X35Y6          LUT6 (Prop_lut6_I2_O)        0.045     1.915 r  light1/led_mem[4][12]_i_1/O
                         net (fo=1, routed)           0.000     1.915    light1/led_mem[4][12]_i_1_n_1
    SLICE_X35Y6          FDRE                                         r  light1/led_mem_reg[4][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        0.831     1.958    light1/CLK_IBUF_BUFG
    SLICE_X35Y6          FDRE                                         r  light1/led_mem_reg[4][12]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X35Y6          FDRE (Hold_fdre_C_D)         0.092     1.801    light1/led_mem_reg[4][12]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 clkcounter/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkcounter/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        0.567     1.450    clkcounter/CLK_IBUF_BUFG
    SLICE_X11Y49         FDRE                                         r  clkcounter/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clkcounter/count_reg[27]/Q
                         net (fo=3, routed)           0.120     1.711    clkcounter/count_reg[27]
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  clkcounter/count_reg[24]_i_1__68/CO[3]
                         net (fo=1, routed)           0.001     1.872    clkcounter/count_reg[24]_i_1__68_n_1
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.937 r  clkcounter/count_reg[28]_i_1__68/O[2]
                         net (fo=1, routed)           0.000     1.937    clkcounter/count_reg[28]_i_1__68_n_6
    SLICE_X11Y50         FDRE                                         r  clkcounter/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        0.834     1.962    clkcounter/CLK_IBUF_BUFG
    SLICE_X11Y50         FDRE                                         r  clkcounter/count_reg[30]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    clkcounter/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 playback_right/clkx_adjuster/clk2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playback_right/clkx_adjuster/clk2/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        0.595     1.478    playback_right/clkx_adjuster/clk2/CLK_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  playback_right/clkx_adjuster/clk2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  playback_right/clkx_adjuster/clk2/count_reg[3]/Q
                         net (fo=4, routed)           0.120     1.739    playback_right/clkx_adjuster/clk2/count_reg[3]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.899 r  playback_right/clkx_adjuster/clk2/count_reg[0]_i_2__61/CO[3]
                         net (fo=1, routed)           0.001     1.900    playback_right/clkx_adjuster/clk2/count_reg[0]_i_2__61_n_1
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.965 r  playback_right/clkx_adjuster/clk2/count_reg[4]_i_1__61/O[2]
                         net (fo=1, routed)           0.000     1.965    playback_right/clkx_adjuster/clk2/count_reg[4]_i_1__61_n_6
    SLICE_X59Y50         FDRE                                         r  playback_right/clkx_adjuster/clk2/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        0.863     1.990    playback_right/clkx_adjuster/clk2/CLK_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  playback_right/clkx_adjuster/clk2/count_reg[6]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.851    playback_right/clkx_adjuster/clk2/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 playback_right/clkx_adjuster/clk1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playback_right/clkx_adjuster/clk1/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.355ns (72.880%)  route 0.132ns (27.120%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        0.595     1.478    playback_right/clkx_adjuster/clk1/CLK_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  playback_right/clkx_adjuster/clk1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  playback_right/clkx_adjuster/clk1/count_reg[11]/Q
                         net (fo=4, routed)           0.131     1.751    playback_right/clkx_adjuster/clk1/count_reg[11]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.911 r  playback_right/clkx_adjuster/clk1/count_reg[8]_i_1__60/CO[3]
                         net (fo=1, routed)           0.001     1.911    playback_right/clkx_adjuster/clk1/count_reg[8]_i_1__60_n_1
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.965 r  playback_right/clkx_adjuster/clk1/count_reg[12]_i_1__60/O[0]
                         net (fo=1, routed)           0.000     1.965    playback_right/clkx_adjuster/clk1/count_reg[12]_i_1__60_n_8
    SLICE_X61Y50         FDRE                                         r  playback_right/clkx_adjuster/clk1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        0.863     1.990    playback_right/clkx_adjuster/clk1/CLK_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  playback_right/clkx_adjuster/clk1/count_reg[12]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.851    playback_right/clkx_adjuster/clk1/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 light1/led_mem_reg[8][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1/led_mem_reg[8][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.155%)  route 0.289ns (60.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        0.561     1.444    light1/CLK_IBUF_BUFG
    SLICE_X35Y7          FDRE                                         r  light1/led_mem_reg[8][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  light1/led_mem_reg[8][12]/Q
                         net (fo=5, routed)           0.289     1.874    light1/led_mem_reg_n_1_[8][12]
    SLICE_X41Y6          LUT6 (Prop_lut6_I2_O)        0.045     1.919 r  light1/led_mem[8][13]_i_1/O
                         net (fo=1, routed)           0.000     1.919    light1/led_mem[8][13]_i_1_n_1
    SLICE_X41Y6          FDRE                                         r  light1/led_mem_reg[8][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        0.833     1.960    light1/CLK_IBUF_BUFG
    SLICE_X41Y6          FDRE                                         r  light1/led_mem_reg[8][13]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X41Y6          FDRE (Hold_fdre_C_D)         0.092     1.803    light1/led_mem_reg[8][13]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 realtime1/clkx_adjuster/clk3/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            realtime1/clkx_adjuster/clk3/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.355ns (72.225%)  route 0.137ns (27.775%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        0.596     1.479    realtime1/clkx_adjuster/clk3/CLK_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  realtime1/clkx_adjuster/clk3/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  realtime1/clkx_adjuster/clk3/count_reg[6]/Q
                         net (fo=3, routed)           0.136     1.756    realtime1/clkx_adjuster/clk3/count_reg[6]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.916 r  realtime1/clkx_adjuster/clk3/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.917    realtime1/clkx_adjuster/clk3/count_reg[4]_i_1__2_n_1
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.971 r  realtime1/clkx_adjuster/clk3/count_reg[8]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.971    realtime1/clkx_adjuster/clk3/count_reg[8]_i_1__2_n_8
    SLICE_X0Y50          FDRE                                         r  realtime1/clkx_adjuster/clk3/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        0.864     1.992    realtime1/clkx_adjuster/clk3/CLK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  realtime1/clkx_adjuster/clk3/count_reg[8]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    realtime1/clkx_adjuster/clk3/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 light1/led_mem_reg[13][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light1/led_mem_reg[13][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.754%)  route 0.294ns (61.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        0.562     1.445    light1/CLK_IBUF_BUFG
    SLICE_X32Y9          FDRE                                         r  light1/led_mem_reg[13][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  light1/led_mem_reg[13][12]/Q
                         net (fo=5, routed)           0.294     1.880    light1/led_mem_reg_n_1_[13][12]
    SLICE_X37Y7          LUT6 (Prop_lut6_I2_O)        0.045     1.925 r  light1/led_mem[13][11]_i_1/O
                         net (fo=1, routed)           0.000     1.925    light1/led_mem[13][11]_i_1_n_1
    SLICE_X37Y7          FDRE                                         r  light1/led_mem_reg[13][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2846, routed)        0.831     1.958    light1/CLK_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  light1/led_mem_reg[13][11]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y7          FDRE (Hold_fdre_C_D)         0.092     1.801    light1/led_mem_reg[13][11]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y23   piano/D5/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y23   piano/D5/count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y23   piano/D5/count_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y24   piano/D5/count_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y24   piano/D5/count_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y27   piano/D6/SLOWCLOCK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y48    realtime1/clkx_adjuster/clk4/count_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y48    realtime1/clkx_adjuster/clk4/count_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y48    realtime1/clkx_adjuster/clk4/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24   piano/D6/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24   piano/D6/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24   piano/D6/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24   piano/D6/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y25   piano/D6/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y25   piano/D6/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y25   piano/D6/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y25   piano/D6/count_reg[23]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X13Y12   piano/E4/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y14   piano/E4/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y24   piano/D5/count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y24   piano/D5/count_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y27   piano/D6/SLOWCLOCK_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y50    realtime1/clkx_adjuster/clk4/count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y50    realtime1/clkx_adjuster/clk4/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y50    realtime1/clkx_adjuster/clk4/count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y50    realtime1/clkx_adjuster/clk4/count_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y21   piano/D6/count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y21   piano/D6/count_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y21   piano/D6/count_reg[6]/C



