# Reading C:/altera/14.0/modelsim_ase/tcl/vsim/pref.tcl 
do runadder.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps adder_testbench 
# Loading sv_std.std
# Loading work.adder_testbench
# Loading work.addSub64
# Loading work.not64
# Loading work.mux_2to1
# Loading work.addSub
# Loading work.adder
# ** Error: (vsim-3009) [TSCALE] - Module 'adder' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /adder_testbench/add/eachAdder[1]/addSub
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runadder.do PAUSED at line 12
do runadder.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps adder_testbench 
# Loading sv_std.std
# Loading work.adder_testbench
# Loading work.addSub64
# Loading work.not64
# ** Error: (vsim-3009) [TSCALE] - Module 'addSub64' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /adder_testbench/add/invert
# ** Error: (vsim-3009) [TSCALE] - Module 'adder_testbench' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /adder_testbench/add/invert
# Loading work.mux_2to1
# Loading work.addSub
# ** Error: (vsim-3009) [TSCALE] - Module 'addSub' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /adder_testbench/add/add0
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runadder.do PAUSED at line 12
do runadder.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps adder_testbench 
# Loading sv_std.std
# Loading work.adder_testbench
# Loading work.addSub64
# Loading work.not64
# ** Error: (vsim-3009) [TSCALE] - Module 'addSub64' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /adder_testbench/add/invert
# Loading work.mux_2to1
# Loading work.addSub
# ** Error: (vsim-3009) [TSCALE] - Module 'addSub' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /adder_testbench/add/add0
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runadder.do PAUSED at line 12
do runadder.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps adder_testbench 
# Loading sv_std.std
# Loading work.adder_testbench
# Loading work.addSub64
# Loading work.not64
# ** Error: (vsim-3009) [TSCALE] - Module 'addSub64' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /adder_testbench/add/invert
# ** Error: (vsim-3009) [TSCALE] - Module 'adder_testbench' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /adder_testbench/add/invert
# Loading work.mux_2to1
# Loading work.addSub
# ** Error: (vsim-3009) [TSCALE] - Module 'addSub' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /adder_testbench/add/add0
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runadder.do PAUSED at line 12
do runadder.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps adder_testbench 
# Loading sv_std.std
# Loading work.adder_testbench
# Loading work.addSub64
# Loading work.not64
# ** Error: (vsim-3009) [TSCALE] - Module 'addSub64' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /adder_testbench/add/invert
# ** Error: (vsim-3009) [TSCALE] - Module 'adder_testbench' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /adder_testbench/add/invert
# Loading work.mux_2to1
# Loading work.addSub
# ** Error: (vsim-3009) [TSCALE] - Module 'addSub' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /adder_testbench/add/add0
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runadder.do PAUSED at line 12
do runadder.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_8to1
# 	mux_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps adder_testbench 
# Loading sv_std.std
# Loading work.adder_testbench
# Loading work.addSub64
# Loading work.not64
# ** Error: (vsim-3009) [TSCALE] - Module 'addSub64' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /adder_testbench/add/invert
# ** Error: (vsim-3009) [TSCALE] - Module 'adder_testbench' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /adder_testbench/add/invert
# Loading work.mux_2to1
# ** Error: (vsim-3009) [TSCALE] - Module 'mux_2to1' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /adder_testbench/add/m0
# Loading work.addSub
# ** Error: (vsim-3009) [TSCALE] - Module 'addSub' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /adder_testbench/add/add0
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runadder.do PAUSED at line 13
do runadder.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_8to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	not64
# 	nor_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps adder_testbench 
# Loading sv_std.std
# Loading work.adder_testbench
# Loading work.addSub64
# Loading work.not64
# Loading work.mux_2to1
# Loading work.addSub
# Loading work.adder
# ** Error: (vsim-3906) ./adder.sv(14): Connection type 'reg[127:0]' is incompatible with 'reg[63:0]$[1:0]' for  port (in):  Can't mix packed and unpacked types.
# 
#         Region: /adder_testbench/add/m0
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runadder.do PAUSED at line 14
do runadder.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_8to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	not64
# 	nor_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps adder_testbench 
# Loading sv_std.std
# Loading work.adder_testbench
# Loading work.addSub64
# Loading work.not64
# Loading work.mux_2to1
# Loading work.addSub
# Loading work.adder
# ** Error: (vish-4014) No objects found matching '/adder_testbench/sum'.
# Executing ONERROR command at macro ./adder_wave.do line 5
# ** Error: (vish-4014) No objects found matching '/adder_testbench/cO'.
# Executing ONERROR command at macro ./adder_wave.do line 6
# ** Error: (vish-4014) No objects found matching '/adder_testbench/difference'.
# Executing ONERROR command at macro ./adder_wave.do line 7
# ** Error: (vish-4014) No objects found matching '/adder_testbench/cO2'.
# Executing ONERROR command at macro ./adder_wave.do line 8
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position end  sim:/adder_testbench/carryOut
add wave -position end  sim:/adder_testbench/overflow
add wave -position end  sim:/adder_testbench/result
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/EE 469/Processor Lab/adder_wave.do}
add wave -position end  sim:/adder_testbench/result
do runadder.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_8to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	not64
# 	nor_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps adder_testbench 
# Loading sv_std.std
# Loading work.adder_testbench
# Loading work.addSub64
# Loading work.not64
# Loading work.mux_2to1
# Loading work.addSub
# Loading work.adder
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runadder.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_8to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	not64
# 	nor_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps adder_testbench 
# Loading sv_std.std
# Loading work.adder_testbench
# Loading work.addSub64
# Loading work.not64
# Loading work.mux_2to1
# Loading work.addSub
# Loading work.adder
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/EE 469/Processor Lab/adder_wave.do}
do runadder.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_8to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	not64
# 	nor_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps adder_testbench 
# Loading sv_std.std
# Loading work.adder_testbench
# Loading work.addSub64
# Loading work.not64
# Loading work.mux_2to1
# Loading work.addSub
# Loading work.adder
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runadder.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_8to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	not64
# 	nor_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps adder_testbench 
# Loading sv_std.std
# Loading work.adder_testbench
# Loading work.addSub64
# Loading work.not64
# Loading work.mux_2to1
# Loading work.addSub
# Loading work.adder
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runadder.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_4to1
# -- Compiling module mux_8to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_8to1
# 	mux_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module and64
# -- Compiling module or64
# -- Compiling module not64
# -- Compiling module nor64
# -- Compiling module or_multi
# -- Compiling module nor_testbench
# 
# Top level modules:
# 	and64
# 	or64
# 	not64
# 	nor_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps adder_testbench 
# Loading sv_std.std
# Loading work.adder_testbench
# Loading work.addSub64
# Loading work.not64
# Loading work.mux_2to1
# Loading work.addSub
# Loading work.adder
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
