

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_14d9385a2a2e35e16810522966ce41de.html">cfg</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">cfg_ser.h File Reference</div>  </div>
</div>
<div class="contents">

<p>Configuration file for serial module.  
<a href="#details">More...</a></p>

<p><a href="cfg__ser_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cfg__ser_8h.html#abc9defd898f2f23417cae36986fd96e1">CONFIG_UART0_TXBUFSIZE</a>&#160;&#160;&#160;32</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Example of setting for serial port and spi port.  <a href="#abc9defd898f2f23417cae36986fd96e1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a07465e5745cc0f2cc915375b249f2f5f"></a><!-- doxytag: member="cfg_ser.h::CONFIG_UART0_RXBUFSIZE" ref="a07465e5745cc0f2cc915375b249f2f5f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cfg__ser_8h.html#a07465e5745cc0f2cc915375b249f2f5f">CONFIG_UART0_RXBUFSIZE</a>&#160;&#160;&#160;32</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of the inbound FIFO buffer for port 0 [bytes]. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad14cffec94db74c46b62c19ac0dfbe91"></a><!-- doxytag: member="cfg_ser.h::CONFIG_UART1_TXBUFSIZE" ref="ad14cffec94db74c46b62c19ac0dfbe91" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cfg__ser_8h.html#ad14cffec94db74c46b62c19ac0dfbe91">CONFIG_UART1_TXBUFSIZE</a>&#160;&#160;&#160;32</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of the outbound FIFO buffer for port 1 [bytes]. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abde8d19489454dc50291bd61aab68c43"></a><!-- doxytag: member="cfg_ser.h::CONFIG_UART1_RXBUFSIZE" ref="abde8d19489454dc50291bd61aab68c43" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cfg__ser_8h.html#abde8d19489454dc50291bd61aab68c43">CONFIG_UART1_RXBUFSIZE</a>&#160;&#160;&#160;32</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of the inbound FIFO buffer for port 1 [bytes]. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa49eb257785980f61d7686eb8419c03f"></a><!-- doxytag: member="cfg_ser.h::CONFIG_UART2_TXBUFSIZE" ref="aa49eb257785980f61d7686eb8419c03f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cfg__ser_8h.html#aa49eb257785980f61d7686eb8419c03f">CONFIG_UART2_TXBUFSIZE</a>&#160;&#160;&#160;32</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of the outbound FIFO buffer for port 2 [bytes]. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a02fd88bca000a6df9b6b94ffbc551fe7"></a><!-- doxytag: member="cfg_ser.h::CONFIG_UART2_RXBUFSIZE" ref="a02fd88bca000a6df9b6b94ffbc551fe7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cfg__ser_8h.html#a02fd88bca000a6df9b6b94ffbc551fe7">CONFIG_UART2_RXBUFSIZE</a>&#160;&#160;&#160;32</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of the inbound FIFO buffer for port 2 [bytes]. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afd3d934a07207d5d1f3ac0d2f9bb2fd3"></a><!-- doxytag: member="cfg_ser.h::CONFIG_UART3_TXBUFSIZE" ref="afd3d934a07207d5d1f3ac0d2f9bb2fd3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cfg__ser_8h.html#afd3d934a07207d5d1f3ac0d2f9bb2fd3">CONFIG_UART3_TXBUFSIZE</a>&#160;&#160;&#160;32</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of the outbound FIFO buffer for port 3 [bytes]. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a72db8fd01559a3d8cf59b091475f6127"></a><!-- doxytag: member="cfg_ser.h::CONFIG_UART3_RXBUFSIZE" ref="a72db8fd01559a3d8cf59b091475f6127" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cfg__ser_8h.html#a72db8fd01559a3d8cf59b091475f6127">CONFIG_UART3_RXBUFSIZE</a>&#160;&#160;&#160;32</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of the inbound FIFO buffer for port 3 [bytes]. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc8225396f8eec5d1bebbeb0c38c5cd1"></a><!-- doxytag: member="cfg_ser.h::CONFIG_SPI_TXBUFSIZE" ref="acc8225396f8eec5d1bebbeb0c38c5cd1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cfg__ser_8h.html#acc8225396f8eec5d1bebbeb0c38c5cd1">CONFIG_SPI_TXBUFSIZE</a>&#160;&#160;&#160;32</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of the outbound FIFO buffer for SPI port [bytes]. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad2fb4ef8e085712923994240b689eecb"></a><!-- doxytag: member="cfg_ser.h::CONFIG_SPI_RXBUFSIZE" ref="ad2fb4ef8e085712923994240b689eecb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cfg__ser_8h.html#ad2fb4ef8e085712923994240b689eecb">CONFIG_SPI_RXBUFSIZE</a>&#160;&#160;&#160;32</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of the inbound FIFO buffer for SPI port [bytes]. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa753481bc5e47f462e7aa8fa504d80c6"></a><!-- doxytag: member="cfg_ser.h::CONFIG_SPI0_TXBUFSIZE" ref="aa753481bc5e47f462e7aa8fa504d80c6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cfg__ser_8h.html#aa753481bc5e47f462e7aa8fa504d80c6">CONFIG_SPI0_TXBUFSIZE</a>&#160;&#160;&#160;32</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of the outbound FIFO buffer for SPI port 0 [bytes]. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a62355beb01c6e948d4d15e6643c8ae50"></a><!-- doxytag: member="cfg_ser.h::CONFIG_SPI0_RXBUFSIZE" ref="a62355beb01c6e948d4d15e6643c8ae50" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cfg__ser_8h.html#a62355beb01c6e948d4d15e6643c8ae50">CONFIG_SPI0_RXBUFSIZE</a>&#160;&#160;&#160;32</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of the inbound FIFO buffer for SPI port 0 [bytes]. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3537722641c90e3f16d5cfd07b7d8d2b"></a><!-- doxytag: member="cfg_ser.h::CONFIG_SPI1_TXBUFSIZE" ref="a3537722641c90e3f16d5cfd07b7d8d2b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cfg__ser_8h.html#a3537722641c90e3f16d5cfd07b7d8d2b">CONFIG_SPI1_TXBUFSIZE</a>&#160;&#160;&#160;32</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of the outbound FIFO buffer for SPI port 1 [bytes]. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abcd8be500388aa8d193201f40c8b1aa6"></a><!-- doxytag: member="cfg_ser.h::CONFIG_SPI1_RXBUFSIZE" ref="abcd8be500388aa8d193201f40c8b1aa6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cfg__ser_8h.html#abcd8be500388aa8d193201f40c8b1aa6">CONFIG_SPI1_RXBUFSIZE</a>&#160;&#160;&#160;32</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of the inbound FIFO buffer for SPI port 1 [bytes]. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1bfb2c6eec56a01a9b5d3ff9d2ccac91"></a><!-- doxytag: member="cfg_ser.h::CONFIG_SPI_DATA_ORDER" ref="a1bfb2c6eec56a01a9b5d3ff9d2ccac91" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cfg__ser_8h.html#a1bfb2c6eec56a01a9b5d3ff9d2ccac91">CONFIG_SPI_DATA_ORDER</a>&#160;&#160;&#160;SER_MSB_FIRST</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI data order. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d94c5214ff089e224353be46fcaf8e9"></a><!-- doxytag: member="cfg_ser.h::CONFIG_SPI_CLOCK_DIV" ref="a6d94c5214ff089e224353be46fcaf8e9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cfg__ser_8h.html#a6d94c5214ff089e224353be46fcaf8e9">CONFIG_SPI_CLOCK_DIV</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI clock division factor. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8e2c66f28ec70fbecd9c5759a5f38296"></a><!-- doxytag: member="cfg_ser.h::CONFIG_SPI_CLOCK_POL" ref="a8e2c66f28ec70fbecd9c5759a5f38296" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cfg__ser_8h.html#a8e2c66f28ec70fbecd9c5759a5f38296">CONFIG_SPI_CLOCK_POL</a>&#160;&#160;&#160;SPI_NORMAL_LOW</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI clock polarity: normal low or normal high. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94be4b1ed7a6351828dfdbc84807bef0"></a><!-- doxytag: member="cfg_ser.h::CONFIG_SPI_CLOCK_PHASE" ref="a94be4b1ed7a6351828dfdbc84807bef0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cfg__ser_8h.html#a94be4b1ed7a6351828dfdbc84807bef0">CONFIG_SPI_CLOCK_PHASE</a>&#160;&#160;&#160;SPI_SAMPLE_ON_FIRST_EDGE</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI clock phase you can choose sample on first edge or sample on second clock edge. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cfg__ser_8h.html#afd773784f0df2cace471f82182e7d360">CONFIG_SER_TXTIMEOUT</a>&#160;&#160;&#160;-1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Default transmit timeout (ms).  <a href="#afd773784f0df2cace471f82182e7d360"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cfg__ser_8h.html#a510664100ac677d5cf23fed82fbdfd75">CONFIG_SER_RXTIMEOUT</a>&#160;&#160;&#160;-1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Default receive timeout (ms).  <a href="#a510664100ac677d5cf23fed82fbdfd75"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01adfcd637ed8ccd304f94c5b6979e1d"></a><!-- doxytag: member="cfg_ser.h::CONFIG_SER_HWHANDSHAKE" ref="a01adfcd637ed8ccd304f94c5b6979e1d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cfg__ser_8h.html#a01adfcd637ed8ccd304f94c5b6979e1d">CONFIG_SER_HWHANDSHAKE</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Use RTS/CTS handshake. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8340e3acd0c1237d1431fd9b9501dffe"></a><!-- doxytag: member="cfg_ser.h::CONFIG_SER_DEFBAUDRATE" ref="a8340e3acd0c1237d1431fd9b9501dffe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cfg__ser_8h.html#a8340e3acd0c1237d1431fd9b9501dffe">CONFIG_SER_DEFBAUDRATE</a>&#160;&#160;&#160;0UL</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Default baudrate for all serial ports (set to 0 to disable). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cfg__ser_8h.html#ac0429f6e49a7c7c0efd95d271fba920c">CONFIG_SER_STROBE</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable strobe pin for debugging serial interrupt.  <a href="#ac0429f6e49a7c7c0efd95d271fba920c"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>Configuration file for serial module. </p>
<dl class="author"><dt><b>Author:</b></dt><dd>Daniele Basile &lt;<a href="mailto:asterix@develer.com">asterix@develer.com</a>&gt; </dd></dl>

<p>Definition in file <a class="el" href="cfg__ser_8h_source.html">cfg_ser.h</a>.</p>
</div><hr/><h2>Define Documentation</h2>
<a class="anchor" id="a510664100ac677d5cf23fed82fbdfd75"></a><!-- doxytag: member="cfg_ser.h::CONFIG_SER_RXTIMEOUT" ref="a510664100ac677d5cf23fed82fbdfd75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CONFIG_SER_RXTIMEOUT&#160;&#160;&#160;-1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Default receive timeout (ms). </p>
<p>Set to -1 to disable timeout support. </p>

<p>Definition at line <a class="el" href="cfg__ser_8h_source.html#l00203">203</a> of file <a class="el" href="cfg__ser_8h_source.html">cfg_ser.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac0429f6e49a7c7c0efd95d271fba920c"></a><!-- doxytag: member="cfg_ser.h::CONFIG_SER_STROBE" ref="ac0429f6e49a7c7c0efd95d271fba920c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CONFIG_SER_STROBE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Enable strobe pin for debugging serial interrupt. </p>
<p>This is a debug facility that can be used to monitor SER interrupt activity on an external pin.</p>
<p>To use strobes, redefine the macros SER_STROBE_ON, SER_STROBE_OFF and SER_STROBE_INIT and set CONFIG_SER_STROBE to 1. </p>

</div>
</div>
<a class="anchor" id="afd773784f0df2cace471f82182e7d360"></a><!-- doxytag: member="cfg_ser.h::CONFIG_SER_TXTIMEOUT" ref="afd773784f0df2cace471f82182e7d360" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CONFIG_SER_TXTIMEOUT&#160;&#160;&#160;-1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Default transmit timeout (ms). </p>
<p>Set to -1 to disable timeout support. </p>

<p>Definition at line <a class="el" href="cfg__ser_8h_source.html#l00196">196</a> of file <a class="el" href="cfg__ser_8h_source.html">cfg_ser.h</a>.</p>

</div>
</div>
<a class="anchor" id="abc9defd898f2f23417cae36986fd96e1"></a><!-- doxytag: member="cfg_ser.h::CONFIG_UART0_TXBUFSIZE" ref="abc9defd898f2f23417cae36986fd96e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CONFIG_UART0_TXBUFSIZE&#160;&#160;&#160;32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Example of setting for serial port and spi port. </p>
<p>Edit these define for your project. Size of the outbound FIFO buffer for port 0 [bytes]. </p>

<p>Definition at line <a class="el" href="cfg__ser_8h_source.html#l00052">52</a> of file <a class="el" href="cfg__ser_8h_source.html">cfg_ser.h</a>.</p>

</div>
</div>
</div>


