#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000226fe855940 .scope module, "tb_fpu_add" "tb_fpu_add" 2 3;
 .timescale -9 -12;
v00000226fe8b1730_0 .var "a", 63 0;
v00000226fe8b1410_0 .var "b", 63 0;
v00000226fe8b1cd0_0 .net "result", 63 0, L_00000226fe8b0bf0;  1 drivers
S_00000226fe855ad0 .scope module, "dut" "fpu_add" 2 13, 3 1 0, S_00000226fe855940;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /OUTPUT 64 "result";
P_00000226fe855c60 .param/l "double" 0 3 2, +C4<00000000000000000000000000000001>;
P_00000226fe855c98 .param/l "exponent" 1 3 9, +C4<00000000000000000000000000001011>;
P_00000226fe855cd0 .param/l "mantissa" 1 3 10, +C4<00000000000000000000000000110100>;
P_00000226fe855d08 .param/l "size" 1 3 8, +C4<00000000000000000000000001000000>;
L_00000226fe8575a0 .functor AND 1, L_00000226fe8b0510, L_00000226fe8b1870, C4<1>, C4<1>;
L_00000226fe857220 .functor AND 1, L_00000226fe8b0470, L_00000226fe8b1230, C4<1>, C4<1>;
L_00000226fe8b3128 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000226fe83cf40_0 .net *"_ivl_11", 20 0, L_00000226fe8b3128;  1 drivers
L_00000226fe8b3170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000226fe83c680_0 .net/2u *"_ivl_12", 31 0, L_00000226fe8b3170;  1 drivers
v00000226fe83c720_0 .net *"_ivl_14", 0 0, L_00000226fe8b0510;  1 drivers
L_00000226fe8b31b8 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000226fe83cea0_0 .net/2u *"_ivl_16", 52 0, L_00000226fe8b31b8;  1 drivers
v00000226fe83d080_0 .net *"_ivl_18", 0 0, L_00000226fe8b1870;  1 drivers
v00000226fe83cae0_0 .net *"_ivl_21", 0 0, L_00000226fe8575a0;  1 drivers
L_00000226fe8b3200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000226fe83cc20_0 .net/2u *"_ivl_22", 0 0, L_00000226fe8b3200;  1 drivers
v00000226fe83d1c0_0 .net *"_ivl_25", 51 0, L_00000226fe8b0a10;  1 drivers
v00000226fe83d120_0 .net *"_ivl_26", 52 0, L_00000226fe8b0f10;  1 drivers
L_00000226fe8b3248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000226fe83cd60_0 .net/2u *"_ivl_28", 0 0, L_00000226fe8b3248;  1 drivers
v00000226fe83ccc0_0 .net *"_ivl_31", 51 0, L_00000226fe8b1550;  1 drivers
v00000226fe83c400_0 .net *"_ivl_32", 52 0, L_00000226fe8b1a50;  1 drivers
v00000226fe83cfe0_0 .net *"_ivl_36", 31 0, L_00000226fe8b1d70;  1 drivers
L_00000226fe8b3290 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000226fe83c4a0_0 .net *"_ivl_39", 20 0, L_00000226fe8b3290;  1 drivers
L_00000226fe8b32d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000226fe83c7c0_0 .net/2u *"_ivl_40", 31 0, L_00000226fe8b32d8;  1 drivers
v00000226fe83c540_0 .net *"_ivl_42", 0 0, L_00000226fe8b0470;  1 drivers
L_00000226fe8b3320 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000226fe83c860_0 .net/2u *"_ivl_44", 52 0, L_00000226fe8b3320;  1 drivers
v00000226fe8af3c0_0 .net *"_ivl_46", 0 0, L_00000226fe8b1230;  1 drivers
v00000226fe8affa0_0 .net *"_ivl_49", 0 0, L_00000226fe857220;  1 drivers
L_00000226fe8b3368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000226fe8afa00_0 .net/2u *"_ivl_50", 0 0, L_00000226fe8b3368;  1 drivers
v00000226fe8afaa0_0 .net *"_ivl_53", 51 0, L_00000226fe8b1e10;  1 drivers
v00000226fe8afc80_0 .net *"_ivl_54", 52 0, L_00000226fe8b0ab0;  1 drivers
L_00000226fe8b33b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000226fe8af780_0 .net/2u *"_ivl_56", 0 0, L_00000226fe8b33b0;  1 drivers
v00000226fe8af960_0 .net *"_ivl_59", 51 0, L_00000226fe8b15f0;  1 drivers
v00000226fe8afd20_0 .net *"_ivl_60", 52 0, L_00000226fe8b0970;  1 drivers
v00000226fe8b0040_0 .net *"_ivl_67", 51 0, L_00000226fe8b05b0;  1 drivers
v00000226fe8af460_0 .net *"_ivl_8", 31 0, L_00000226fe8b0830;  1 drivers
v00000226fe8aff00_0 .net "a", 63 0, v00000226fe8b1730_0;  1 drivers
v00000226fe8afb40_0 .var "aligned_frac_a", 53 0;
v00000226fe8afbe0_0 .var "aligned_frac_b", 53 0;
v00000226fe8afdc0_0 .net "b", 63 0, v00000226fe8b1410_0;  1 drivers
v00000226fe8afe60_0 .var "diff_mantissa", 53 0;
v00000226fe8af140_0 .net "exp_a", 10 0, L_00000226fe8b14b0;  1 drivers
v00000226fe8af820_0 .net "exp_a_gt_exp_b", 0 0, L_00000226fe8b06f0;  1 drivers
v00000226fe8af1e0_0 .net "exp_b", 10 0, L_00000226fe8b1190;  1 drivers
v00000226fe8af6e0_0 .var "exp_diff", 10 0;
v00000226fe8af8c0_0 .var "found", 0 0;
v00000226fe8af280_0 .net "frac_a", 52 0, L_00000226fe8b0dd0;  1 drivers
v00000226fe8af320_0 .net "frac_b", 52 0, L_00000226fe8b0fb0;  1 drivers
v00000226fe8af500_0 .var "new_exp", 10 0;
v00000226fe8af5a0_0 .var "new_sign_bit", 0 0;
v00000226fe8af640_0 .net "result", 63 0, L_00000226fe8b0bf0;  alias, 1 drivers
v00000226fe8b1ff0_0 .net "sign_a", 0 0, L_00000226fe8b0650;  1 drivers
v00000226fe8b10f0_0 .net "sign_b", 0 0, L_00000226fe8b0e70;  1 drivers
E_00000226fe83f2c0/0 .event anyedge, v00000226fe8af820_0, v00000226fe8af140_0, v00000226fe8af1e0_0, v00000226fe8af280_0;
E_00000226fe83f2c0/1 .event anyedge, v00000226fe8af6e0_0, v00000226fe8af320_0, v00000226fe8b1ff0_0, v00000226fe8b10f0_0;
E_00000226fe83f2c0/2 .event anyedge, v00000226fe8afb40_0, v00000226fe8afbe0_0, v00000226fe8afe60_0, v00000226fe8af500_0;
E_00000226fe83f2c0/3 .event anyedge, v00000226fe8af8c0_0;
E_00000226fe83f2c0 .event/or E_00000226fe83f2c0/0, E_00000226fe83f2c0/1, E_00000226fe83f2c0/2, E_00000226fe83f2c0/3;
L_00000226fe8b0650 .part v00000226fe8b1730_0, 63, 1;
L_00000226fe8b0e70 .part v00000226fe8b1410_0, 63, 1;
L_00000226fe8b14b0 .part v00000226fe8b1730_0, 52, 11;
L_00000226fe8b1190 .part v00000226fe8b1410_0, 52, 11;
L_00000226fe8b0830 .concat [ 11 21 0 0], L_00000226fe8b14b0, L_00000226fe8b3128;
L_00000226fe8b0510 .cmp/eq 32, L_00000226fe8b0830, L_00000226fe8b3170;
L_00000226fe8b1870 .cmp/eq 53, L_00000226fe8b0dd0, L_00000226fe8b31b8;
L_00000226fe8b0a10 .part v00000226fe8b1730_0, 0, 52;
L_00000226fe8b0f10 .concat [ 52 1 0 0], L_00000226fe8b0a10, L_00000226fe8b3200;
L_00000226fe8b1550 .part v00000226fe8b1730_0, 0, 52;
L_00000226fe8b1a50 .concat [ 52 1 0 0], L_00000226fe8b1550, L_00000226fe8b3248;
L_00000226fe8b0dd0 .functor MUXZ 53, L_00000226fe8b1a50, L_00000226fe8b0f10, L_00000226fe8575a0, C4<>;
L_00000226fe8b1d70 .concat [ 11 21 0 0], L_00000226fe8b1190, L_00000226fe8b3290;
L_00000226fe8b0470 .cmp/eq 32, L_00000226fe8b1d70, L_00000226fe8b32d8;
L_00000226fe8b1230 .cmp/eq 53, L_00000226fe8b0fb0, L_00000226fe8b3320;
L_00000226fe8b1e10 .part v00000226fe8b1410_0, 0, 52;
L_00000226fe8b0ab0 .concat [ 52 1 0 0], L_00000226fe8b1e10, L_00000226fe8b3368;
L_00000226fe8b15f0 .part v00000226fe8b1410_0, 0, 52;
L_00000226fe8b0970 .concat [ 52 1 0 0], L_00000226fe8b15f0, L_00000226fe8b33b0;
L_00000226fe8b0fb0 .functor MUXZ 53, L_00000226fe8b0970, L_00000226fe8b0ab0, L_00000226fe857220, C4<>;
L_00000226fe8b06f0 .cmp/gt 11, L_00000226fe8b14b0, L_00000226fe8b1190;
L_00000226fe8b05b0 .part v00000226fe8afe60_0, 0, 52;
L_00000226fe8b0bf0 .concat [ 52 11 1 0], L_00000226fe8b05b0, v00000226fe8af500_0, v00000226fe8af5a0_0;
S_00000226fe812ce0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_00000226fe855ad0;
 .timescale 0 0;
v00000226fe83ca40_0 .var/i "i", 31 0;
    .scope S_00000226fe855ad0;
T_0 ;
    %wait E_00000226fe83f2c0;
    %load/vec4 v00000226fe8af820_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v00000226fe8af140_0;
    %load/vec4 v00000226fe8af1e0_0;
    %sub;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v00000226fe8af1e0_0;
    %load/vec4 v00000226fe8af140_0;
    %sub;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v00000226fe8af6e0_0, 0, 11;
    %load/vec4 v00000226fe8af820_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000226fe8af280_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000226fe8af280_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v00000226fe8af6e0_0;
    %shiftr 4;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %store/vec4 v00000226fe8afb40_0, 0, 54;
    %load/vec4 v00000226fe8af820_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000226fe8af320_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v00000226fe8af6e0_0;
    %shiftr 4;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000226fe8af320_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %store/vec4 v00000226fe8afbe0_0, 0, 54;
    %load/vec4 v00000226fe8b1ff0_0;
    %load/vec4 v00000226fe8b10f0_0;
    %cmp/e;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v00000226fe8afb40_0;
    %load/vec4 v00000226fe8afbe0_0;
    %add;
    %store/vec4 v00000226fe8afe60_0, 0, 54;
    %load/vec4 v00000226fe8b1ff0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %pad/s 1;
    %store/vec4 v00000226fe8af5a0_0, 0, 1;
    %load/vec4 v00000226fe8af820_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.10, 8;
    %load/vec4 v00000226fe8af140_0;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %load/vec4 v00000226fe8af1e0_0;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %store/vec4 v00000226fe8af500_0, 0, 11;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v00000226fe8afbe0_0;
    %load/vec4 v00000226fe8afb40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.12, 8;
    %load/vec4 v00000226fe8afb40_0;
    %load/vec4 v00000226fe8afbe0_0;
    %sub;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %load/vec4 v00000226fe8afbe0_0;
    %load/vec4 v00000226fe8afb40_0;
    %sub;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %store/vec4 v00000226fe8afe60_0, 0, 54;
    %load/vec4 v00000226fe8afbe0_0;
    %load/vec4 v00000226fe8afb40_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v00000226fe8b1ff0_0;
    %and;
    %load/vec4 v00000226fe8afb40_0;
    %load/vec4 v00000226fe8afbe0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v00000226fe8b10f0_0;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_0.14, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.15, 8;
T_0.14 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.15, 8;
 ; End of false expr.
    %blend;
T_0.15;
    %pad/s 1;
    %store/vec4 v00000226fe8af5a0_0, 0, 1;
    %load/vec4 v00000226fe8af820_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.16, 8;
    %load/vec4 v00000226fe8af140_0;
    %jmp/1 T_0.17, 8;
T_0.16 ; End of true expr.
    %load/vec4 v00000226fe8af1e0_0;
    %jmp/0 T_0.17, 8;
 ; End of false expr.
    %blend;
T_0.17;
    %store/vec4 v00000226fe8af500_0, 0, 11;
    %load/vec4 v00000226fe8afe60_0;
    %cmpi/e 0, 0, 54;
    %jmp/0xz  T_0.18, 4;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v00000226fe8af500_0, 0, 11;
T_0.18 ;
T_0.7 ;
    %load/vec4 v00000226fe8afe60_0;
    %cmpi/ne 0, 0, 54;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226fe8af8c0_0, 0, 1;
    %load/vec4 v00000226fe8afe60_0;
    %parti/s 1, 53, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.22, 8;
    %load/vec4 v00000226fe8afe60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000226fe8afe60_0, 0, 54;
    %load/vec4 v00000226fe8af500_0;
    %addi 1, 0, 11;
    %store/vec4 v00000226fe8af500_0, 0, 11;
    %jmp T_0.23;
T_0.22 ;
    %fork t_1, S_00000226fe812ce0;
    %jmp t_0;
    .scope S_00000226fe812ce0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000226fe83ca40_0, 0, 32;
T_0.24 ;
    %load/vec4 v00000226fe83ca40_0;
    %cmpi/s 52, 0, 32;
    %jmp/0xz T_0.25, 5;
    %load/vec4 v00000226fe8af8c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.26, 8;
    %load/vec4 v00000226fe8afe60_0;
    %parti/s 1, 52, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.28, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000226fe8af8c0_0, 0, 1;
    %jmp T_0.29;
T_0.28 ;
    %load/vec4 v00000226fe8afe60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000226fe8afe60_0, 0, 54;
    %load/vec4 v00000226fe8af500_0;
    %subi 1, 0, 11;
    %store/vec4 v00000226fe8af500_0, 0, 11;
T_0.29 ;
T_0.26 ;
    %load/vec4 v00000226fe83ca40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000226fe83ca40_0, 0, 32;
    %jmp T_0.24;
T_0.25 ;
    %end;
    .scope S_00000226fe855ad0;
t_0 %join;
T_0.23 ;
T_0.20 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000226fe855940;
T_1 ;
    %vpi_call 2 21 "$dumpfile", "fpu_add.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000226fe855940 {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 4290772992, 0, 34;
    %concati/vec4 0, 0, 30;
    %store/vec4 v00000226fe8b1730_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000226fe8b1410_0, 0, 64;
    %delay 10000, 0;
    %pushi/vec4 2147483648, 0, 33;
    %concati/vec4 0, 0, 31;
    %store/vec4 v00000226fe8b1730_0, 0, 64;
    %pushi/vec4 2148532224, 0, 33;
    %concati/vec4 0, 0, 31;
    %store/vec4 v00000226fe8b1410_0, 0, 64;
    %delay 10000, 0;
    %pushi/vec4 3220176896, 0, 32;
    %concati/vec4 0, 0, 32;
    %store/vec4 v00000226fe8b1730_0, 0, 64;
    %pushi/vec4 4290772992, 0, 34;
    %concati/vec4 0, 0, 30;
    %store/vec4 v00000226fe8b1410_0, 0, 64;
    %delay 10000, 0;
    %vpi_call 2 47 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_fpu_add.v";
    "fpu_add.v";
