INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_3/project_3.srcs/sources_1/imports/sources_1/imports/projects/advanced_practice4/project_1/project_1.srcs/sources_1/new/Dequantize.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dequantize
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_3/project_3.srcs/sources_1/imports/sources_1/imports/projects/advanced_practice3/project_3/project_3.srcs/sources_1/imports/sources_1/imports/new/MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_3/project_3.srcs/sources_1/imports/sources_1/imports/projects/advanced_practice4/project_1/project_1.srcs/sources_1/new/Quantize.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Quantize
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_3/project_3.srcs/sources_1/imports/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice4/project_3/project_3.srcs/sim_1/imports/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
