# Reading C:/altera/14.0/modelsim_ase/tcl/vsim/pref.tcl 
# do DownCounterSchematic_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\14.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\14.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/zachn/Documents/nightmares/Lab1/DownCounterSchematic {C:/Users/zachn/Documents/nightmares/Lab1/DownCounterSchematic/flipflop.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFlipFlop
# 
# Top level modules:
# 	DFlipFlop
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/Lab1/DownCounterSchematic/output_files {C:/Users/zachn/Documents/nightmares/Lab1/DownCounterSchematic/output_files/ClockDivider.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ClockDivider
# 
# Top level modules:
# 	ClockDivider
# 
