Classic Timing Analyzer report for cpu
Sat May 18 22:23:03 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                 ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------+---------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                    ; To                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------+---------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 11.512 ns                        ; reset                   ; div:DIV|high[30]          ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 15.816 ns                        ; control:ctrl|iord[0]    ; mem_adress_in[9]          ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -2.746 ns                        ; reset                   ; mult:MULT|add[55]         ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 40.74 MHz ( period = 24.546 ns ) ; control:ctrl|alusrcb[2] ; control:ctrl|nextState[5] ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; control:ctrl|state[4]   ; control:ctrl|nextState[4] ; clk        ; clk      ; 794          ;
; Total number of failed paths ;                                          ;               ;                                  ;                         ;                           ;            ;          ; 794          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------+---------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                    ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 40.74 MHz ( period = 24.546 ns )                    ; control:ctrl|alusrcb[2] ; control:ctrl|nextState[5]   ; clk        ; clk      ; None                        ; None                      ; 9.392 ns                ;
; N/A                                     ; 41.50 MHz ( period = 24.098 ns )                    ; control:ctrl|alusrcb[1] ; control:ctrl|nextState[5]   ; clk        ; clk      ; None                        ; None                      ; 9.169 ns                ;
; N/A                                     ; 41.72 MHz ( period = 23.972 ns )                    ; control:ctrl|alusrca[0] ; control:ctrl|nextState[5]   ; clk        ; clk      ; None                        ; None                      ; 9.086 ns                ;
; N/A                                     ; 41.79 MHz ( period = 23.930 ns )                    ; control:ctrl|alusrcb[0] ; control:ctrl|nextState[5]   ; clk        ; clk      ; None                        ; None                      ; 9.075 ns                ;
; N/A                                     ; 42.84 MHz ( period = 23.342 ns )                    ; control:ctrl|alusrca[1] ; control:ctrl|nextState[5]   ; clk        ; clk      ; None                        ; None                      ; 8.774 ns                ;
; N/A                                     ; 43.44 MHz ( period = 23.022 ns )                    ; control:ctrl|aluop[1]   ; control:ctrl|nextState[5]   ; clk        ; clk      ; None                        ; None                      ; 8.613 ns                ;
; N/A                                     ; 43.69 MHz ( period = 22.886 ns )                    ; control:ctrl|aluop[2]   ; control:ctrl|nextState[5]   ; clk        ; clk      ; None                        ; None                      ; 8.550 ns                ;
; N/A                                     ; 43.96 MHz ( period = 22.750 ns )                    ; control:ctrl|alusrcb[2] ; control:ctrl|nextState[0]   ; clk        ; clk      ; None                        ; None                      ; 9.766 ns                ;
; N/A                                     ; 44.14 MHz ( period = 22.656 ns )                    ; control:ctrl|alusrcb[2] ; control:ctrl|nextState[4]   ; clk        ; clk      ; None                        ; None                      ; 9.803 ns                ;
; N/A                                     ; 44.35 MHz ( period = 22.548 ns )                    ; control:ctrl|aluop[0]   ; control:ctrl|nextState[5]   ; clk        ; clk      ; None                        ; None                      ; 8.383 ns                ;
; N/A                                     ; 44.47 MHz ( period = 22.488 ns )                    ; control:ctrl|alusrcb[2] ; control:ctrl|nextState[2]   ; clk        ; clk      ; None                        ; None                      ; 9.781 ns                ;
; N/A                                     ; 44.84 MHz ( period = 22.302 ns )                    ; control:ctrl|alusrcb[1] ; control:ctrl|nextState[0]   ; clk        ; clk      ; None                        ; None                      ; 9.543 ns                ;
; N/A                                     ; 45.03 MHz ( period = 22.208 ns )                    ; control:ctrl|alusrcb[1] ; control:ctrl|nextState[4]   ; clk        ; clk      ; None                        ; None                      ; 9.580 ns                ;
; N/A                                     ; 45.09 MHz ( period = 22.176 ns )                    ; control:ctrl|alusrca[0] ; control:ctrl|nextState[0]   ; clk        ; clk      ; None                        ; None                      ; 9.460 ns                ;
; N/A                                     ; 45.18 MHz ( period = 22.134 ns )                    ; control:ctrl|alusrcb[0] ; control:ctrl|nextState[0]   ; clk        ; clk      ; None                        ; None                      ; 9.449 ns                ;
; N/A                                     ; 45.29 MHz ( period = 22.082 ns )                    ; control:ctrl|alusrca[0] ; control:ctrl|nextState[4]   ; clk        ; clk      ; None                        ; None                      ; 9.497 ns                ;
; N/A                                     ; 45.37 MHz ( period = 22.040 ns )                    ; control:ctrl|alusrcb[0] ; control:ctrl|nextState[4]   ; clk        ; clk      ; None                        ; None                      ; 9.486 ns                ;
; N/A                                     ; 45.37 MHz ( period = 22.040 ns )                    ; control:ctrl|alusrcb[1] ; control:ctrl|nextState[2]   ; clk        ; clk      ; None                        ; None                      ; 9.558 ns                ;
; N/A                                     ; 45.63 MHz ( period = 21.914 ns )                    ; control:ctrl|alusrca[0] ; control:ctrl|nextState[2]   ; clk        ; clk      ; None                        ; None                      ; 9.475 ns                ;
; N/A                                     ; 45.72 MHz ( period = 21.872 ns )                    ; control:ctrl|alusrcb[0] ; control:ctrl|nextState[2]   ; clk        ; clk      ; None                        ; None                      ; 9.464 ns                ;
; N/A                                     ; 46.41 MHz ( period = 21.546 ns )                    ; control:ctrl|alusrca[1] ; control:ctrl|nextState[0]   ; clk        ; clk      ; None                        ; None                      ; 9.148 ns                ;
; N/A                                     ; 46.62 MHz ( period = 21.452 ns )                    ; control:ctrl|alusrca[1] ; control:ctrl|nextState[4]   ; clk        ; clk      ; None                        ; None                      ; 9.185 ns                ;
; N/A                                     ; 46.98 MHz ( period = 21.284 ns )                    ; control:ctrl|alusrca[1] ; control:ctrl|nextState[2]   ; clk        ; clk      ; None                        ; None                      ; 9.163 ns                ;
; N/A                                     ; 47.11 MHz ( period = 21.226 ns )                    ; control:ctrl|aluop[1]   ; control:ctrl|nextState[0]   ; clk        ; clk      ; None                        ; None                      ; 8.987 ns                ;
; N/A                                     ; 47.32 MHz ( period = 21.132 ns )                    ; control:ctrl|aluop[1]   ; control:ctrl|nextState[4]   ; clk        ; clk      ; None                        ; None                      ; 9.024 ns                ;
; N/A                                     ; 47.42 MHz ( period = 21.090 ns )                    ; control:ctrl|aluop[2]   ; control:ctrl|nextState[0]   ; clk        ; clk      ; None                        ; None                      ; 8.924 ns                ;
; N/A                                     ; 47.63 MHz ( period = 20.996 ns )                    ; control:ctrl|aluop[2]   ; control:ctrl|nextState[4]   ; clk        ; clk      ; None                        ; None                      ; 8.961 ns                ;
; N/A                                     ; 47.70 MHz ( period = 20.964 ns )                    ; control:ctrl|aluop[1]   ; control:ctrl|nextState[2]   ; clk        ; clk      ; None                        ; None                      ; 9.002 ns                ;
; N/A                                     ; 48.01 MHz ( period = 20.828 ns )                    ; control:ctrl|aluop[2]   ; control:ctrl|nextState[2]   ; clk        ; clk      ; None                        ; None                      ; 8.939 ns                ;
; N/A                                     ; 48.19 MHz ( period = 20.752 ns )                    ; control:ctrl|aluop[0]   ; control:ctrl|nextState[0]   ; clk        ; clk      ; None                        ; None                      ; 8.757 ns                ;
; N/A                                     ; 48.41 MHz ( period = 20.658 ns )                    ; control:ctrl|aluop[0]   ; control:ctrl|nextState[4]   ; clk        ; clk      ; None                        ; None                      ; 8.794 ns                ;
; N/A                                     ; 48.80 MHz ( period = 20.490 ns )                    ; control:ctrl|aluop[0]   ; control:ctrl|nextState[2]   ; clk        ; clk      ; None                        ; None                      ; 8.772 ns                ;
; N/A                                     ; 56.27 MHz ( period = 17.771 ns )                    ; control:ctrl|alusrcb[2] ; Registrador:pc|Saida[22]    ; clk        ; clk      ; None                        ; None                      ; 12.968 ns               ;
; N/A                                     ; 56.30 MHz ( period = 17.761 ns )                    ; control:ctrl|alusrcb[2] ; Registrador:pc|Saida[10]    ; clk        ; clk      ; None                        ; None                      ; 12.958 ns               ;
; N/A                                     ; 56.41 MHz ( period = 17.727 ns )                    ; control:ctrl|alusrcb[2] ; Registrador:pc|Saida[18]    ; clk        ; clk      ; None                        ; None                      ; 12.924 ns               ;
; N/A                                     ; 56.87 MHz ( period = 17.584 ns )                    ; control:ctrl|alusrcb[2] ; Registrador:pc|Saida[23]    ; clk        ; clk      ; None                        ; None                      ; 12.779 ns               ;
; N/A                                     ; 56.90 MHz ( period = 17.574 ns )                    ; control:ctrl|alusrcb[2] ; Registrador:pc|Saida[21]    ; clk        ; clk      ; None                        ; None                      ; 12.766 ns               ;
; N/A                                     ; 56.99 MHz ( period = 17.547 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[22]    ; clk        ; clk      ; None                        ; None                      ; 12.745 ns               ;
; N/A                                     ; 57.02 MHz ( period = 17.537 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[10]    ; clk        ; clk      ; None                        ; None                      ; 12.735 ns               ;
; N/A                                     ; 57.13 MHz ( period = 17.503 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[18]    ; clk        ; clk      ; None                        ; None                      ; 12.701 ns               ;
; N/A                                     ; 57.20 MHz ( period = 17.484 ns )                    ; control:ctrl|alusrca[0] ; Registrador:pc|Saida[22]    ; clk        ; clk      ; None                        ; None                      ; 12.662 ns               ;
; N/A                                     ; 57.23 MHz ( period = 17.474 ns )                    ; control:ctrl|alusrca[0] ; Registrador:pc|Saida[10]    ; clk        ; clk      ; None                        ; None                      ; 12.652 ns               ;
; N/A                                     ; 57.26 MHz ( period = 17.463 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[22]    ; clk        ; clk      ; None                        ; None                      ; 12.651 ns               ;
; N/A                                     ; 57.30 MHz ( period = 17.453 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[10]    ; clk        ; clk      ; None                        ; None                      ; 12.641 ns               ;
; N/A                                     ; 57.34 MHz ( period = 17.440 ns )                    ; control:ctrl|alusrca[0] ; Registrador:pc|Saida[18]    ; clk        ; clk      ; None                        ; None                      ; 12.618 ns               ;
; N/A                                     ; 57.36 MHz ( period = 17.435 ns )                    ; control:ctrl|alusrcb[2] ; Registrador:pc|Saida[7]     ; clk        ; clk      ; None                        ; None                      ; 12.642 ns               ;
; N/A                                     ; 57.36 MHz ( period = 17.435 ns )                    ; control:ctrl|alusrcb[2] ; Registrador:pc|Saida[11]    ; clk        ; clk      ; None                        ; None                      ; 12.642 ns               ;
; N/A                                     ; 57.36 MHz ( period = 17.433 ns )                    ; control:ctrl|alusrcb[2] ; Registrador:pc|Saida[19]    ; clk        ; clk      ; None                        ; None                      ; 12.633 ns               ;
; N/A                                     ; 57.41 MHz ( period = 17.419 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[18]    ; clk        ; clk      ; None                        ; None                      ; 12.607 ns               ;
; N/A                                     ; 57.60 MHz ( period = 17.360 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[23]    ; clk        ; clk      ; None                        ; None                      ; 12.556 ns               ;
; N/A                                     ; 57.64 MHz ( period = 17.350 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[21]    ; clk        ; clk      ; None                        ; None                      ; 12.543 ns               ;
; N/A                                     ; 57.81 MHz ( period = 17.297 ns )                    ; control:ctrl|alusrca[0] ; Registrador:pc|Saida[23]    ; clk        ; clk      ; None                        ; None                      ; 12.473 ns               ;
; N/A                                     ; 57.85 MHz ( period = 17.287 ns )                    ; control:ctrl|alusrca[0] ; Registrador:pc|Saida[21]    ; clk        ; clk      ; None                        ; None                      ; 12.460 ns               ;
; N/A                                     ; 57.88 MHz ( period = 17.276 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[23]    ; clk        ; clk      ; None                        ; None                      ; 12.462 ns               ;
; N/A                                     ; 57.92 MHz ( period = 17.266 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[21]    ; clk        ; clk      ; None                        ; None                      ; 12.449 ns               ;
; N/A                                     ; 57.92 MHz ( period = 17.264 ns )                    ; control:ctrl|alusrcb[2] ; Registrador:pc|Saida[2]     ; clk        ; clk      ; None                        ; None                      ; 12.467 ns               ;
; N/A                                     ; 57.92 MHz ( period = 17.264 ns )                    ; control:ctrl|alusrcb[2] ; Registrador:pc|Saida[3]     ; clk        ; clk      ; None                        ; None                      ; 12.467 ns               ;
; N/A                                     ; 57.92 MHz ( period = 17.264 ns )                    ; control:ctrl|alusrcb[2] ; Registrador:pc|Saida[4]     ; clk        ; clk      ; None                        ; None                      ; 12.467 ns               ;
; N/A                                     ; 57.92 MHz ( period = 17.264 ns )                    ; control:ctrl|alusrcb[2] ; Registrador:pc|Saida[5]     ; clk        ; clk      ; None                        ; None                      ; 12.467 ns               ;
; N/A                                     ; 57.92 MHz ( period = 17.264 ns )                    ; control:ctrl|alusrcb[2] ; Registrador:pc|Saida[6]     ; clk        ; clk      ; None                        ; None                      ; 12.467 ns               ;
; N/A                                     ; 58.01 MHz ( period = 17.239 ns )                    ; control:ctrl|alusrcb[2] ; Registrador:pc|Saida[25]    ; clk        ; clk      ; None                        ; None                      ; 12.443 ns               ;
; N/A                                     ; 58.01 MHz ( period = 17.239 ns )                    ; control:ctrl|alusrcb[2] ; Registrador:pc|Saida[8]     ; clk        ; clk      ; None                        ; None                      ; 12.443 ns               ;
; N/A                                     ; 58.01 MHz ( period = 17.238 ns )                    ; control:ctrl|alusrcb[2] ; Registrador:pc|Saida[12]    ; clk        ; clk      ; None                        ; None                      ; 12.457 ns               ;
; N/A                                     ; 58.10 MHz ( period = 17.211 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[7]     ; clk        ; clk      ; None                        ; None                      ; 12.419 ns               ;
; N/A                                     ; 58.10 MHz ( period = 17.211 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[11]    ; clk        ; clk      ; None                        ; None                      ; 12.419 ns               ;
; N/A                                     ; 58.11 MHz ( period = 17.209 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[19]    ; clk        ; clk      ; None                        ; None                      ; 12.410 ns               ;
; N/A                                     ; 58.24 MHz ( period = 17.169 ns )                    ; control:ctrl|alusrca[1] ; Registrador:pc|Saida[22]    ; clk        ; clk      ; None                        ; None                      ; 12.350 ns               ;
; N/A                                     ; 58.28 MHz ( period = 17.159 ns )                    ; control:ctrl|alusrca[1] ; Registrador:pc|Saida[10]    ; clk        ; clk      ; None                        ; None                      ; 12.340 ns               ;
; N/A                                     ; 58.32 MHz ( period = 17.148 ns )                    ; control:ctrl|alusrca[0] ; Registrador:pc|Saida[7]     ; clk        ; clk      ; None                        ; None                      ; 12.336 ns               ;
; N/A                                     ; 58.32 MHz ( period = 17.148 ns )                    ; control:ctrl|alusrca[0] ; Registrador:pc|Saida[11]    ; clk        ; clk      ; None                        ; None                      ; 12.336 ns               ;
; N/A                                     ; 58.32 MHz ( period = 17.146 ns )                    ; control:ctrl|alusrca[0] ; Registrador:pc|Saida[19]    ; clk        ; clk      ; None                        ; None                      ; 12.327 ns               ;
; N/A                                     ; 58.39 MHz ( period = 17.127 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[7]     ; clk        ; clk      ; None                        ; None                      ; 12.325 ns               ;
; N/A                                     ; 58.39 MHz ( period = 17.127 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[11]    ; clk        ; clk      ; None                        ; None                      ; 12.325 ns               ;
; N/A                                     ; 58.39 MHz ( period = 17.125 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[19]    ; clk        ; clk      ; None                        ; None                      ; 12.316 ns               ;
; N/A                                     ; 58.39 MHz ( period = 17.125 ns )                    ; control:ctrl|alusrca[1] ; Registrador:pc|Saida[18]    ; clk        ; clk      ; None                        ; None                      ; 12.306 ns               ;
; N/A                                     ; 58.69 MHz ( period = 17.040 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[2]     ; clk        ; clk      ; None                        ; None                      ; 12.244 ns               ;
; N/A                                     ; 58.69 MHz ( period = 17.040 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[3]     ; clk        ; clk      ; None                        ; None                      ; 12.244 ns               ;
; N/A                                     ; 58.69 MHz ( period = 17.040 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[4]     ; clk        ; clk      ; None                        ; None                      ; 12.244 ns               ;
; N/A                                     ; 58.69 MHz ( period = 17.040 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[5]     ; clk        ; clk      ; None                        ; None                      ; 12.244 ns               ;
; N/A                                     ; 58.69 MHz ( period = 17.040 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[6]     ; clk        ; clk      ; None                        ; None                      ; 12.244 ns               ;
; N/A                                     ; 58.73 MHz ( period = 17.027 ns )                    ; control:ctrl|alusrcb[2] ; Registrador:pc|Saida[20]    ; clk        ; clk      ; None                        ; None                      ; 12.249 ns               ;
; N/A                                     ; 58.77 MHz ( period = 17.015 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[25]    ; clk        ; clk      ; None                        ; None                      ; 12.220 ns               ;
; N/A                                     ; 58.77 MHz ( period = 17.015 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[8]     ; clk        ; clk      ; None                        ; None                      ; 12.220 ns               ;
; N/A                                     ; 58.78 MHz ( period = 17.014 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[12]    ; clk        ; clk      ; None                        ; None                      ; 12.234 ns               ;
; N/A                                     ; 58.78 MHz ( period = 17.012 ns )                    ; control:ctrl|alusrcb[2] ; Registrador:pc|Saida[1]     ; clk        ; clk      ; None                        ; None                      ; 12.233 ns               ;
; N/A                                     ; 58.79 MHz ( period = 17.009 ns )                    ; control:ctrl|aluop[1]   ; Registrador:pc|Saida[22]    ; clk        ; clk      ; None                        ; None                      ; 12.189 ns               ;
; N/A                                     ; 58.80 MHz ( period = 17.007 ns )                    ; control:ctrl|alusrcb[2] ; Registrador:pc|Saida[29]    ; clk        ; clk      ; None                        ; None                      ; 12.239 ns               ;
; N/A                                     ; 58.82 MHz ( period = 17.001 ns )                    ; control:ctrl|alusrcb[2] ; Registrador:pc|Saida[0]     ; clk        ; clk      ; None                        ; None                      ; 12.233 ns               ;
; N/A                                     ; 58.82 MHz ( period = 17.001 ns )                    ; control:ctrl|alusrcb[2] ; Registrador:pc|Saida[27]    ; clk        ; clk      ; None                        ; None                      ; 12.233 ns               ;
; N/A                                     ; 58.83 MHz ( period = 16.999 ns )                    ; control:ctrl|aluop[1]   ; Registrador:pc|Saida[10]    ; clk        ; clk      ; None                        ; None                      ; 12.179 ns               ;
; N/A                                     ; 58.86 MHz ( period = 16.989 ns )                    ; control:ctrl|alusrcb[2] ; Registrador:pc|Saida[24]    ; clk        ; clk      ; None                        ; None                      ; 12.191 ns               ;
; N/A                                     ; 58.86 MHz ( period = 16.989 ns )                    ; control:ctrl|alusrcb[2] ; Registrador:pc|Saida[9]     ; clk        ; clk      ; None                        ; None                      ; 12.191 ns               ;
; N/A                                     ; 58.88 MHz ( period = 16.983 ns )                    ; control:ctrl|alusrcb[2] ; Registrador:pc|Saida[15]    ; clk        ; clk      ; None                        ; None                      ; 12.187 ns               ;
; N/A                                     ; 58.88 MHz ( period = 16.983 ns )                    ; control:ctrl|alusrcb[2] ; Registrador:pc|Saida[14]    ; clk        ; clk      ; None                        ; None                      ; 12.187 ns               ;
; N/A                                     ; 58.88 MHz ( period = 16.983 ns )                    ; control:ctrl|alusrcb[2] ; Registrador:pc|Saida[13]    ; clk        ; clk      ; None                        ; None                      ; 12.187 ns               ;
; N/A                                     ; 58.89 MHz ( period = 16.982 ns )                    ; control:ctrl|alusrca[1] ; Registrador:pc|Saida[23]    ; clk        ; clk      ; None                        ; None                      ; 12.161 ns               ;
; N/A                                     ; 58.90 MHz ( period = 16.977 ns )                    ; control:ctrl|alusrca[0] ; Registrador:pc|Saida[2]     ; clk        ; clk      ; None                        ; None                      ; 12.161 ns               ;
; N/A                                     ; 58.90 MHz ( period = 16.977 ns )                    ; control:ctrl|alusrca[0] ; Registrador:pc|Saida[3]     ; clk        ; clk      ; None                        ; None                      ; 12.161 ns               ;
; N/A                                     ; 58.90 MHz ( period = 16.977 ns )                    ; control:ctrl|alusrca[0] ; Registrador:pc|Saida[4]     ; clk        ; clk      ; None                        ; None                      ; 12.161 ns               ;
; N/A                                     ; 58.90 MHz ( period = 16.977 ns )                    ; control:ctrl|alusrca[0] ; Registrador:pc|Saida[5]     ; clk        ; clk      ; None                        ; None                      ; 12.161 ns               ;
; N/A                                     ; 58.90 MHz ( period = 16.977 ns )                    ; control:ctrl|alusrca[0] ; Registrador:pc|Saida[6]     ; clk        ; clk      ; None                        ; None                      ; 12.161 ns               ;
; N/A                                     ; 58.92 MHz ( period = 16.972 ns )                    ; control:ctrl|alusrca[1] ; Registrador:pc|Saida[21]    ; clk        ; clk      ; None                        ; None                      ; 12.148 ns               ;
; N/A                                     ; 58.94 MHz ( period = 16.965 ns )                    ; control:ctrl|aluop[1]   ; Registrador:pc|Saida[18]    ; clk        ; clk      ; None                        ; None                      ; 12.145 ns               ;
; N/A                                     ; 58.98 MHz ( period = 16.956 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[2]     ; clk        ; clk      ; None                        ; None                      ; 12.150 ns               ;
; N/A                                     ; 58.98 MHz ( period = 16.956 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[3]     ; clk        ; clk      ; None                        ; None                      ; 12.150 ns               ;
; N/A                                     ; 58.98 MHz ( period = 16.956 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[4]     ; clk        ; clk      ; None                        ; None                      ; 12.150 ns               ;
; N/A                                     ; 58.98 MHz ( period = 16.956 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[5]     ; clk        ; clk      ; None                        ; None                      ; 12.150 ns               ;
; N/A                                     ; 58.98 MHz ( period = 16.956 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[6]     ; clk        ; clk      ; None                        ; None                      ; 12.150 ns               ;
; N/A                                     ; 58.99 MHz ( period = 16.952 ns )                    ; control:ctrl|alusrca[0] ; Registrador:pc|Saida[25]    ; clk        ; clk      ; None                        ; None                      ; 12.137 ns               ;
; N/A                                     ; 58.99 MHz ( period = 16.952 ns )                    ; control:ctrl|alusrca[0] ; Registrador:pc|Saida[8]     ; clk        ; clk      ; None                        ; None                      ; 12.137 ns               ;
; N/A                                     ; 58.99 MHz ( period = 16.951 ns )                    ; control:ctrl|alusrca[0] ; Registrador:pc|Saida[12]    ; clk        ; clk      ; None                        ; None                      ; 12.151 ns               ;
; N/A                                     ; 59.03 MHz ( period = 16.941 ns )                    ; control:ctrl|aluop[2]   ; Registrador:pc|Saida[22]    ; clk        ; clk      ; None                        ; None                      ; 12.126 ns               ;
; N/A                                     ; 59.03 MHz ( period = 16.941 ns )                    ; control:ctrl|alusrcb[2] ; Banco_reg:bancoreg|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 12.152 ns               ;
; N/A                                     ; 59.06 MHz ( period = 16.933 ns )                    ; control:ctrl|alusrcb[2] ; Banco_reg:bancoreg|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 12.144 ns               ;
; N/A                                     ; 59.06 MHz ( period = 16.932 ns )                    ; control:ctrl|alusrcb[2] ; Banco_reg:bancoreg|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 12.143 ns               ;
; N/A                                     ; 59.06 MHz ( period = 16.931 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[25]    ; clk        ; clk      ; None                        ; None                      ; 12.126 ns               ;
; N/A                                     ; 59.06 MHz ( period = 16.931 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[8]     ; clk        ; clk      ; None                        ; None                      ; 12.126 ns               ;
; N/A                                     ; 59.06 MHz ( period = 16.931 ns )                    ; control:ctrl|aluop[2]   ; Registrador:pc|Saida[10]    ; clk        ; clk      ; None                        ; None                      ; 12.116 ns               ;
; N/A                                     ; 59.07 MHz ( period = 16.930 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[12]    ; clk        ; clk      ; None                        ; None                      ; 12.140 ns               ;
; N/A                                     ; 59.18 MHz ( period = 16.897 ns )                    ; control:ctrl|aluop[2]   ; Registrador:pc|Saida[18]    ; clk        ; clk      ; None                        ; None                      ; 12.082 ns               ;
; N/A                                     ; 59.25 MHz ( period = 16.877 ns )                    ; control:ctrl|alusrcb[2] ; Banco_reg:bancoreg|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 12.086 ns               ;
; N/A                                     ; 59.27 MHz ( period = 16.873 ns )                    ; control:ctrl|alusrcb[2] ; Banco_reg:bancoreg|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 12.082 ns               ;
; N/A                                     ; 59.38 MHz ( period = 16.841 ns )                    ; control:ctrl|alusrcb[2] ; Registrador:pc|Saida[26]    ; clk        ; clk      ; None                        ; None                      ; 12.054 ns               ;
; N/A                                     ; 59.40 MHz ( period = 16.836 ns )                    ; control:ctrl|alusrcb[2] ; Banco_reg:bancoreg|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 12.044 ns               ;
; N/A                                     ; 59.41 MHz ( period = 16.833 ns )                    ; control:ctrl|alusrca[1] ; Registrador:pc|Saida[7]     ; clk        ; clk      ; None                        ; None                      ; 12.024 ns               ;
; N/A                                     ; 59.41 MHz ( period = 16.833 ns )                    ; control:ctrl|alusrcb[2] ; Banco_reg:bancoreg|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 12.041 ns               ;
; N/A                                     ; 59.41 MHz ( period = 16.833 ns )                    ; control:ctrl|alusrca[1] ; Registrador:pc|Saida[11]    ; clk        ; clk      ; None                        ; None                      ; 12.024 ns               ;
; N/A                                     ; 59.41 MHz ( period = 16.831 ns )                    ; control:ctrl|alusrca[1] ; Registrador:pc|Saida[19]    ; clk        ; clk      ; None                        ; None                      ; 12.015 ns               ;
; N/A                                     ; 59.41 MHz ( period = 16.831 ns )                    ; control:ctrl|alusrcb[2] ; Banco_reg:bancoreg|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 12.040 ns               ;
; N/A                                     ; 59.45 MHz ( period = 16.822 ns )                    ; control:ctrl|aluop[1]   ; Registrador:pc|Saida[23]    ; clk        ; clk      ; None                        ; None                      ; 12.000 ns               ;
; N/A                                     ; 59.47 MHz ( period = 16.816 ns )                    ; control:ctrl|alusrcb[2] ; Registrador:pc|Saida[30]    ; clk        ; clk      ; None                        ; None                      ; 12.031 ns               ;
; N/A                                     ; 59.48 MHz ( period = 16.812 ns )                    ; control:ctrl|aluop[1]   ; Registrador:pc|Saida[21]    ; clk        ; clk      ; None                        ; None                      ; 11.987 ns               ;
; N/A                                     ; 59.51 MHz ( period = 16.803 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[20]    ; clk        ; clk      ; None                        ; None                      ; 12.026 ns               ;
; N/A                                     ; 59.56 MHz ( period = 16.791 ns )                    ; control:ctrl|alusrcb[2] ; Registrador:pc|Saida[17]    ; clk        ; clk      ; None                        ; None                      ; 12.017 ns               ;
; N/A                                     ; 59.56 MHz ( period = 16.791 ns )                    ; control:ctrl|alusrcb[2] ; Registrador:pc|Saida[16]    ; clk        ; clk      ; None                        ; None                      ; 12.017 ns               ;
; N/A                                     ; 59.57 MHz ( period = 16.788 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[1]     ; clk        ; clk      ; None                        ; None                      ; 12.010 ns               ;
; N/A                                     ; 59.58 MHz ( period = 16.783 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[29]    ; clk        ; clk      ; None                        ; None                      ; 12.016 ns               ;
; N/A                                     ; 59.61 MHz ( period = 16.777 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[0]     ; clk        ; clk      ; None                        ; None                      ; 12.010 ns               ;
; N/A                                     ; 59.61 MHz ( period = 16.777 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[27]    ; clk        ; clk      ; None                        ; None                      ; 12.010 ns               ;
; N/A                                     ; 59.62 MHz ( period = 16.772 ns )                    ; control:ctrl|aluop[0]   ; Registrador:pc|Saida[22]    ; clk        ; clk      ; None                        ; None                      ; 11.959 ns               ;
; N/A                                     ; 59.65 MHz ( period = 16.765 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[24]    ; clk        ; clk      ; None                        ; None                      ; 11.968 ns               ;
; N/A                                     ; 59.65 MHz ( period = 16.765 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[9]     ; clk        ; clk      ; None                        ; None                      ; 11.968 ns               ;
; N/A                                     ; 59.66 MHz ( period = 16.762 ns )                    ; control:ctrl|aluop[0]   ; Registrador:pc|Saida[10]    ; clk        ; clk      ; None                        ; None                      ; 11.949 ns               ;
; N/A                                     ; 59.67 MHz ( period = 16.759 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[15]    ; clk        ; clk      ; None                        ; None                      ; 11.964 ns               ;
; N/A                                     ; 59.67 MHz ( period = 16.759 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[14]    ; clk        ; clk      ; None                        ; None                      ; 11.964 ns               ;
; N/A                                     ; 59.67 MHz ( period = 16.759 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[13]    ; clk        ; clk      ; None                        ; None                      ; 11.964 ns               ;
; N/A                                     ; 59.69 MHz ( period = 16.754 ns )                    ; control:ctrl|aluop[2]   ; Registrador:pc|Saida[23]    ; clk        ; clk      ; None                        ; None                      ; 11.937 ns               ;
; N/A                                     ; 59.72 MHz ( period = 16.744 ns )                    ; control:ctrl|aluop[2]   ; Registrador:pc|Saida[21]    ; clk        ; clk      ; None                        ; None                      ; 11.924 ns               ;
; N/A                                     ; 59.74 MHz ( period = 16.740 ns )                    ; control:ctrl|alusrca[0] ; Registrador:pc|Saida[20]    ; clk        ; clk      ; None                        ; None                      ; 11.943 ns               ;
; N/A                                     ; 59.78 MHz ( period = 16.728 ns )                    ; control:ctrl|aluop[0]   ; Registrador:pc|Saida[18]    ; clk        ; clk      ; None                        ; None                      ; 11.915 ns               ;
; N/A                                     ; 59.79 MHz ( period = 16.725 ns )                    ; control:ctrl|alusrca[0] ; Registrador:pc|Saida[1]     ; clk        ; clk      ; None                        ; None                      ; 11.927 ns               ;
; N/A                                     ; 59.81 MHz ( period = 16.720 ns )                    ; control:ctrl|alusrca[0] ; Registrador:pc|Saida[29]    ; clk        ; clk      ; None                        ; None                      ; 11.933 ns               ;
; N/A                                     ; 59.81 MHz ( period = 16.719 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[20]    ; clk        ; clk      ; None                        ; None                      ; 11.932 ns               ;
; N/A                                     ; 59.82 MHz ( period = 16.717 ns )                    ; control:ctrl|alusrcb[1] ; Banco_reg:bancoreg|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 11.929 ns               ;
; N/A                                     ; 59.83 MHz ( period = 16.714 ns )                    ; control:ctrl|alusrca[0] ; Registrador:pc|Saida[0]     ; clk        ; clk      ; None                        ; None                      ; 11.927 ns               ;
; N/A                                     ; 59.83 MHz ( period = 16.714 ns )                    ; control:ctrl|alusrca[0] ; Registrador:pc|Saida[27]    ; clk        ; clk      ; None                        ; None                      ; 11.927 ns               ;
; N/A                                     ; 59.85 MHz ( period = 16.709 ns )                    ; control:ctrl|alusrcb[1] ; Banco_reg:bancoreg|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 11.921 ns               ;
; N/A                                     ; 59.85 MHz ( period = 16.708 ns )                    ; control:ctrl|alusrcb[1] ; Banco_reg:bancoreg|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 11.920 ns               ;
; N/A                                     ; 59.87 MHz ( period = 16.704 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[1]     ; clk        ; clk      ; None                        ; None                      ; 11.916 ns               ;
; N/A                                     ; 59.87 MHz ( period = 16.702 ns )                    ; control:ctrl|alusrca[0] ; Registrador:pc|Saida[24]    ; clk        ; clk      ; None                        ; None                      ; 11.885 ns               ;
; N/A                                     ; 59.87 MHz ( period = 16.702 ns )                    ; control:ctrl|alusrca[0] ; Registrador:pc|Saida[9]     ; clk        ; clk      ; None                        ; None                      ; 11.885 ns               ;
; N/A                                     ; 59.88 MHz ( period = 16.699 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[29]    ; clk        ; clk      ; None                        ; None                      ; 11.922 ns               ;
; N/A                                     ; 59.89 MHz ( period = 16.696 ns )                    ; control:ctrl|alusrca[0] ; Registrador:pc|Saida[15]    ; clk        ; clk      ; None                        ; None                      ; 11.881 ns               ;
; N/A                                     ; 59.89 MHz ( period = 16.696 ns )                    ; control:ctrl|alusrca[0] ; Registrador:pc|Saida[14]    ; clk        ; clk      ; None                        ; None                      ; 11.881 ns               ;
; N/A                                     ; 59.89 MHz ( period = 16.696 ns )                    ; control:ctrl|alusrca[0] ; Registrador:pc|Saida[13]    ; clk        ; clk      ; None                        ; None                      ; 11.881 ns               ;
; N/A                                     ; 59.91 MHz ( period = 16.693 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[0]     ; clk        ; clk      ; None                        ; None                      ; 11.916 ns               ;
; N/A                                     ; 59.91 MHz ( period = 16.693 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[27]    ; clk        ; clk      ; None                        ; None                      ; 11.916 ns               ;
; N/A                                     ; 59.95 MHz ( period = 16.681 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[24]    ; clk        ; clk      ; None                        ; None                      ; 11.874 ns               ;
; N/A                                     ; 59.95 MHz ( period = 16.681 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[9]     ; clk        ; clk      ; None                        ; None                      ; 11.874 ns               ;
; N/A                                     ; 59.97 MHz ( period = 16.675 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[15]    ; clk        ; clk      ; None                        ; None                      ; 11.870 ns               ;
; N/A                                     ; 59.97 MHz ( period = 16.675 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[14]    ; clk        ; clk      ; None                        ; None                      ; 11.870 ns               ;
; N/A                                     ; 59.97 MHz ( period = 16.675 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[13]    ; clk        ; clk      ; None                        ; None                      ; 11.870 ns               ;
; N/A                                     ; 59.98 MHz ( period = 16.673 ns )                    ; control:ctrl|aluop[1]   ; Registrador:pc|Saida[7]     ; clk        ; clk      ; None                        ; None                      ; 11.863 ns               ;
; N/A                                     ; 59.98 MHz ( period = 16.673 ns )                    ; control:ctrl|aluop[1]   ; Registrador:pc|Saida[11]    ; clk        ; clk      ; None                        ; None                      ; 11.863 ns               ;
; N/A                                     ; 59.98 MHz ( period = 16.671 ns )                    ; control:ctrl|aluop[1]   ; Registrador:pc|Saida[19]    ; clk        ; clk      ; None                        ; None                      ; 11.854 ns               ;
; N/A                                     ; 60.02 MHz ( period = 16.662 ns )                    ; control:ctrl|alusrca[1] ; Registrador:pc|Saida[2]     ; clk        ; clk      ; None                        ; None                      ; 11.849 ns               ;
; N/A                                     ; 60.02 MHz ( period = 16.662 ns )                    ; control:ctrl|alusrca[1] ; Registrador:pc|Saida[3]     ; clk        ; clk      ; None                        ; None                      ; 11.849 ns               ;
; N/A                                     ; 60.02 MHz ( period = 16.662 ns )                    ; control:ctrl|alusrca[1] ; Registrador:pc|Saida[4]     ; clk        ; clk      ; None                        ; None                      ; 11.849 ns               ;
; N/A                                     ; 60.02 MHz ( period = 16.662 ns )                    ; control:ctrl|alusrca[1] ; Registrador:pc|Saida[5]     ; clk        ; clk      ; None                        ; None                      ; 11.849 ns               ;
; N/A                                     ; 60.02 MHz ( period = 16.662 ns )                    ; control:ctrl|alusrca[1] ; Registrador:pc|Saida[6]     ; clk        ; clk      ; None                        ; None                      ; 11.849 ns               ;
; N/A                                     ; 60.05 MHz ( period = 16.654 ns )                    ; control:ctrl|alusrca[0] ; Banco_reg:bancoreg|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 11.846 ns               ;
; N/A                                     ; 60.05 MHz ( period = 16.653 ns )                    ; control:ctrl|alusrcb[1] ; Banco_reg:bancoreg|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 11.863 ns               ;
; N/A                                     ; 60.05 MHz ( period = 16.652 ns )                    ; control:ctrl|alusrcb[2] ; Banco_reg:bancoreg|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 11.859 ns               ;
; N/A                                     ; 60.06 MHz ( period = 16.651 ns )                    ; control:ctrl|alusrcb[2] ; Banco_reg:bancoreg|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 11.858 ns               ;
; N/A                                     ; 60.06 MHz ( period = 16.649 ns )                    ; control:ctrl|alusrcb[1] ; Banco_reg:bancoreg|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 11.859 ns               ;
; N/A                                     ; 60.07 MHz ( period = 16.646 ns )                    ; control:ctrl|alusrca[0] ; Banco_reg:bancoreg|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 11.838 ns               ;
; N/A                                     ; 60.08 MHz ( period = 16.645 ns )                    ; control:ctrl|alusrca[0] ; Banco_reg:bancoreg|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 11.837 ns               ;
; N/A                                     ; 60.08 MHz ( period = 16.644 ns )                    ; control:ctrl|alusrcb[2] ; Banco_reg:bancoreg|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 11.851 ns               ;
; N/A                                     ; 60.10 MHz ( period = 16.640 ns )                    ; control:ctrl|alusrcb[2] ; Banco_reg:bancoreg|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 11.836 ns               ;
; N/A                                     ; 60.11 MHz ( period = 16.637 ns )                    ; control:ctrl|alusrca[1] ; Registrador:pc|Saida[25]    ; clk        ; clk      ; None                        ; None                      ; 11.825 ns               ;
; N/A                                     ; 60.11 MHz ( period = 16.637 ns )                    ; control:ctrl|alusrca[1] ; Registrador:pc|Saida[8]     ; clk        ; clk      ; None                        ; None                      ; 11.825 ns               ;
; N/A                                     ; 60.11 MHz ( period = 16.636 ns )                    ; control:ctrl|alusrca[1] ; Registrador:pc|Saida[12]    ; clk        ; clk      ; None                        ; None                      ; 11.839 ns               ;
; N/A                                     ; 60.12 MHz ( period = 16.634 ns )                    ; control:ctrl|alusrcb[2] ; Banco_reg:bancoreg|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 11.830 ns               ;
; N/A                                     ; 60.12 MHz ( period = 16.634 ns )                    ; control:ctrl|alusrcb[2] ; Banco_reg:bancoreg|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 11.830 ns               ;
; N/A                                     ; 60.12 MHz ( period = 16.633 ns )                    ; control:ctrl|alusrcb[0] ; Banco_reg:bancoreg|Reg30[0] ; clk        ; clk      ; None                        ; None                      ; 11.835 ns               ;
; N/A                                     ; 60.13 MHz ( period = 16.631 ns )                    ; control:ctrl|alusrcb[2] ; Banco_reg:bancoreg|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 11.839 ns               ;
; N/A                                     ; 60.15 MHz ( period = 16.625 ns )                    ; control:ctrl|alusrcb[0] ; Banco_reg:bancoreg|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 11.827 ns               ;
; N/A                                     ; 60.15 MHz ( period = 16.624 ns )                    ; control:ctrl|alusrcb[0] ; Banco_reg:bancoreg|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 11.826 ns               ;
; N/A                                     ; 60.17 MHz ( period = 16.620 ns )                    ; control:ctrl|alusrcb[2] ; Banco_reg:bancoreg|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 11.814 ns               ;
; N/A                                     ; 60.18 MHz ( period = 16.617 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[26]    ; clk        ; clk      ; None                        ; None                      ; 11.831 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                         ;                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                          ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 1.175 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 1.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 1.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 1.365 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[2]                          ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 1.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 1.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]                          ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 2.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]                          ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 2.101 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 1.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 1.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 2.072 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 1.744 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]                          ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[2]                          ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 2.472 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 2.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.362 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 2.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]                          ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[0]                           ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 2.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.446 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 2.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; mult:MULT|mult_end                                  ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 2.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 2.299 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 0.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]                          ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 2.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 1.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.246 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 2.250 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[1]                           ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 2.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[7]                           ; dsr:DSR|out[7]               ; clk        ; clk      ; None                       ; None                       ; 0.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[0]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[1]                           ; dsr:DSR|out[1]               ; clk        ; clk      ; None                       ; None                       ; 0.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[3]                           ; dsr:DSR|out[3]               ; clk        ; clk      ; None                       ; None                       ; 0.538 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[5]                           ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 2.665 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 2.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[5]                          ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[5]                           ; dsr:DSR|out[5]               ; clk        ; clk      ; None                       ; None                       ; 0.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[4]                           ; dsr:DSR|out[4]               ; clk        ; clk      ; None                       ; None                       ; 0.617 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[6]                           ; dsr:DSR|out[6]               ; clk        ; clk      ; None                       ; None                       ; 0.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[31]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 2.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[2]                           ; dsr:DSR|out[2]               ; clk        ; clk      ; None                       ; None                       ; 0.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]                          ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 2.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; div:DIV|div_zero                                    ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 2.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[6]                            ; dlr:DLR|out[6]               ; clk        ; clk      ; None                       ; None                       ; 0.441 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[28]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.821 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[30]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.833 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[30]                           ; dsr:DSR|out[30]              ; clk        ; clk      ; None                       ; None                       ; 0.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 2.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 2.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[15]                           ; dsr:DSR|out[15]              ; clk        ; clk      ; None                       ; None                       ; 0.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[18]                           ; dsr:DSR|out[18]              ; clk        ; clk      ; None                       ; None                       ; 0.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[19]                           ; dsr:DSR|out[19]              ; clk        ; clk      ; None                       ; None                       ; 0.753 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]                          ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 3.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[31]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.673 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 2.536 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[21]                           ; dsr:DSR|out[21]              ; clk        ; clk      ; None                       ; None                       ; 0.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 3.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; div:DIV|div_zero                                    ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[3]                           ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 2.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[28]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[30]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[2]                           ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 2.923 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[17]                           ; dsr:DSR|out[17]              ; clk        ; clk      ; None                       ; None                       ; 0.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[17]                           ; dlr:DLR|out[17]              ; clk        ; clk      ; None                       ; None                       ; 0.640 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 3.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[29]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.023 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[2]                          ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 3.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 1.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[2]                          ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 3.209 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[27]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 3.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 1.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[18]                           ; dlr:DLR|out[18]              ; clk        ; clk      ; None                       ; None                       ; 0.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[4]                           ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 3.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[26]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[15]                           ; dlr:DLR|out[15]              ; clk        ; clk      ; None                       ; None                       ; 0.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[29]                           ; dsr:DSR|out[29]              ; clk        ; clk      ; None                       ; None                       ; 0.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[16]                           ; dsr:DSR|out[16]              ; clk        ; clk      ; None                       ; None                       ; 0.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[30]                           ; dlr:DLR|out[30]              ; clk        ; clk      ; None                       ; None                       ; 0.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[10]                           ; dsr:DSR|out[10]              ; clk        ; clk      ; None                       ; None                       ; 0.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[31]                           ; dsr:DSR|out[31]              ; clk        ; clk      ; None                       ; None                       ; 0.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[30]                            ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.115 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[28]                            ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.141 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[29]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.926 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[23]                           ; dsr:DSR|out[23]              ; clk        ; clk      ; None                       ; None                       ; 1.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[28]                           ; dsr:DSR|out[28]              ; clk        ; clk      ; None                       ; None                       ; 1.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[5]                            ; dlr:DLR|out[5]               ; clk        ; clk      ; None                       ; None                       ; 0.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[3]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.419 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[27]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[31]                           ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 2.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[26]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[14]                           ; dsr:DSR|out[14]              ; clk        ; clk      ; None                       ; None                       ; 1.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[22]                           ; dlr:DLR|out[22]              ; clk        ; clk      ; None                       ; None                       ; 0.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[30]                            ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.018 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[8]                            ; dsr:DSR|out[8]               ; clk        ; clk      ; None                       ; None                       ; 1.110 ns                 ;
; Not operational: Clock Skew > Data Delay ; mult:MULT|mult_end                                  ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[0]                            ; dlr:DLR|out[0]               ; clk        ; clk      ; None                       ; None                       ; 0.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[28]                           ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 3.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[30]                           ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 3.055 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]                          ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 3.428 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[5]                          ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 3.455 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[28]                            ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; div:DIV|div_end                                     ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[4]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[0]                           ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 3.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[24]                           ; dlr:DLR|out[24]              ; clk        ; clk      ; None                       ; None                       ; 0.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[14]                           ; dlr:DLR|out[14]              ; clk        ; clk      ; None                       ; None                       ; 0.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[2]                           ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 3.305 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[13]                           ; dsr:DSR|out[13]              ; clk        ; clk      ; None                       ; None                       ; 1.235 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[20]                           ; dsr:DSR|out[20]              ; clk        ; clk      ; None                       ; None                       ; 1.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[12]                           ; dsr:DSR|out[12]              ; clk        ; clk      ; None                       ; None                       ; 1.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[1]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|iord[0]         ; clk        ; clk      ; None                       ; None                       ; 1.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[1]                            ; dlr:DLR|out[1]               ; clk        ; clk      ; None                       ; None                       ; 1.050 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[24]                           ; dsr:DSR|out[24]              ; clk        ; clk      ; None                       ; None                       ; 1.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[16]                           ; dlr:DLR|out[16]              ; clk        ; clk      ; None                       ; None                       ; 1.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[7]                            ; dlr:DLR|out[7]               ; clk        ; clk      ; None                       ; None                       ; 1.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[5]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.435 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[31]                            ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[29]                           ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 3.245 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|pcsrc[2]        ; clk        ; clk      ; None                       ; None                       ; 1.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[28]                           ; dlr:DLR|out[28]              ; clk        ; clk      ; None                       ; None                       ; 1.116 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[27]                           ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 3.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|shiftcontrol[2] ; clk        ; clk      ; None                       ; None                       ; 1.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[5]                          ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 3.669 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|shiftcontrol[2] ; clk        ; clk      ; None                       ; None                       ; 1.250 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]                          ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[26]                           ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 3.293 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[4]                           ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 3.514 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[9]                            ; dsr:DSR|out[9]               ; clk        ; clk      ; None                       ; None                       ; 1.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|iord[0]         ; clk        ; clk      ; None                       ; None                       ; 1.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[29]                          ; dsr:DSR|out[29]              ; clk        ; clk      ; None                       ; None                       ; 1.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[23]                           ; dlr:DLR|out[23]              ; clk        ; clk      ; None                       ; None                       ; 1.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[19]                           ; dlr:DLR|out[19]              ; clk        ; clk      ; None                       ; None                       ; 1.157 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|iord[0]         ; clk        ; clk      ; None                       ; None                       ; 1.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[0]                           ; dsr:DSR|out[0]               ; clk        ; clk      ; None                       ; None                       ; 1.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 2.164 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[25]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.560 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[30]                            ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 3.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[31]                            ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.346 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[2]                          ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.753 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[28]                            ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 3.363 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[13]                           ; dlr:DLR|out[13]              ; clk        ; clk      ; None                       ; None                       ; 1.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[26]                          ; dsr:DSR|out[26]              ; clk        ; clk      ; None                       ; None                       ; 1.449 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 3.366 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 3.440 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]                          ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.816 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]                          ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.821 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[4]                            ; dlr:DLR|out[4]               ; clk        ; clk      ; None                       ; None                       ; 1.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[15]                          ; dsr:DSR|out[15]              ; clk        ; clk      ; None                       ; None                       ; 1.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[1]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.925 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[25]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[2]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[3]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]                          ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 2.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:rega|Saida[28]                          ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[2]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.693 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|mdrwrite        ; clk        ; clk      ; None                       ; None                       ; 1.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[24]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|inccontrol      ; clk        ; clk      ; None                       ; None                       ; 1.646 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[20]                           ; dlr:DLR|out[20]              ; clk        ; clk      ; None                       ; None                       ; 1.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[30]                          ; dsr:DSR|out[30]              ; clk        ; clk      ; None                       ; None                       ; 1.625 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[9]                           ; dsr:DSR|out[9]               ; clk        ; clk      ; None                       ; None                       ; 1.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|inccontrol      ; clk        ; clk      ; None                       ; None                       ; 1.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[25]                          ; dsr:DSR|out[25]              ; clk        ; clk      ; None                       ; None                       ; 1.676 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[3]                            ; dlr:DLR|out[3]               ; clk        ; clk      ; None                       ; None                       ; 1.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|inccontrol      ; clk        ; clk      ; None                       ; None                       ; 1.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[4]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[23]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[28]                          ; dsr:DSR|out[28]              ; clk        ; clk      ; None                       ; None                       ; 1.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[25]                           ; dsr:DSR|out[25]              ; clk        ; clk      ; None                       ; None                       ; 1.682 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[29]                            ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[5]                           ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 3.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|muxhigh         ; clk        ; clk      ; None                       ; None                       ; 1.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[3]                           ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 3.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[10]                           ; dlr:DLR|out[10]              ; clk        ; clk      ; None                       ; None                       ; 1.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:rega|Saida[28]                          ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]                          ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 2.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[24]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.630 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|epcwrite        ; clk        ; clk      ; None                       ; None                       ; 1.608 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[31]                           ; dlr:DLR|out[31]              ; clk        ; clk      ; None                       ; None                       ; 1.520 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[31]                            ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 3.665 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[8]                            ; dlr:DLR|out[8]               ; clk        ; clk      ; None                       ; None                       ; 1.527 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|pcwritecond     ; clk        ; clk      ; None                       ; None                       ; 1.466 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|epcwrite        ; clk        ; clk      ; None                       ; None                       ; 1.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|mdrwrite        ; clk        ; clk      ; None                       ; None                       ; 1.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|inccontrol      ; clk        ; clk      ; None                       ; None                       ; 1.634 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|epcwrite        ; clk        ; clk      ; None                       ; None                       ; 1.292 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|memrw           ; clk        ; clk      ; None                       ; None                       ; 1.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[26]                           ; dsr:DSR|out[26]              ; clk        ; clk      ; None                       ; None                       ; 1.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[23]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.702 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                              ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+--------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From  ; To                 ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+--------------------+----------+
; N/A                                     ; None                                                ; 11.512 ns  ; reset ; div:DIV|high[30]   ; clk      ;
; N/A                                     ; None                                                ; 11.178 ns  ; reset ; mult:MULT|prod[61] ; clk      ;
; N/A                                     ; None                                                ; 11.178 ns  ; reset ; mult:MULT|prod[60] ; clk      ;
; N/A                                     ; None                                                ; 11.178 ns  ; reset ; mult:MULT|prod[54] ; clk      ;
; N/A                                     ; None                                                ; 11.178 ns  ; reset ; mult:MULT|prod[57] ; clk      ;
; N/A                                     ; None                                                ; 11.178 ns  ; reset ; mult:MULT|prod[50] ; clk      ;
; N/A                                     ; None                                                ; 11.178 ns  ; reset ; mult:MULT|prod[53] ; clk      ;
; N/A                                     ; None                                                ; 11.178 ns  ; reset ; mult:MULT|prod[49] ; clk      ;
; N/A                                     ; None                                                ; 11.120 ns  ; reset ; mult:MULT|prod[28] ; clk      ;
; N/A                                     ; None                                                ; 11.120 ns  ; reset ; mult:MULT|prod[29] ; clk      ;
; N/A                                     ; None                                                ; 11.120 ns  ; reset ; mult:MULT|prod[26] ; clk      ;
; N/A                                     ; None                                                ; 11.120 ns  ; reset ; mult:MULT|prod[24] ; clk      ;
; N/A                                     ; None                                                ; 11.120 ns  ; reset ; mult:MULT|add[64]  ; clk      ;
; N/A                                     ; None                                                ; 11.120 ns  ; reset ; mult:MULT|prod[27] ; clk      ;
; N/A                                     ; None                                                ; 11.120 ns  ; reset ; mult:MULT|prod[25] ; clk      ;
; N/A                                     ; None                                                ; 11.120 ns  ; reset ; mult:MULT|sub[61]  ; clk      ;
; N/A                                     ; None                                                ; 11.120 ns  ; reset ; mult:MULT|add[61]  ; clk      ;
; N/A                                     ; None                                                ; 11.120 ns  ; reset ; mult:MULT|add[60]  ; clk      ;
; N/A                                     ; None                                                ; 11.120 ns  ; reset ; mult:MULT|sub[60]  ; clk      ;
; N/A                                     ; None                                                ; 11.120 ns  ; reset ; mult:MULT|sub[59]  ; clk      ;
; N/A                                     ; None                                                ; 11.120 ns  ; reset ; mult:MULT|add[59]  ; clk      ;
; N/A                                     ; None                                                ; 11.118 ns  ; reset ; mult:MULT|low[27]  ; clk      ;
; N/A                                     ; None                                                ; 11.104 ns  ; reset ; mult:MULT|low[24]  ; clk      ;
; N/A                                     ; None                                                ; 11.104 ns  ; reset ; mult:MULT|high[24] ; clk      ;
; N/A                                     ; None                                                ; 11.104 ns  ; reset ; mult:MULT|high[25] ; clk      ;
; N/A                                     ; None                                                ; 11.104 ns  ; reset ; mult:MULT|low[23]  ; clk      ;
; N/A                                     ; None                                                ; 11.090 ns  ; reset ; div:DIV|high[31]   ; clk      ;
; N/A                                     ; None                                                ; 11.079 ns  ; reset ; mult:MULT|high[0]  ; clk      ;
; N/A                                     ; None                                                ; 10.962 ns  ; reset ; div:DIV|high[27]   ; clk      ;
; N/A                                     ; None                                                ; 10.958 ns  ; reset ; div:DIV|high[26]   ; clk      ;
; N/A                                     ; None                                                ; 10.942 ns  ; reset ; div:DIV|low[31]    ; clk      ;
; N/A                                     ; None                                                ; 10.938 ns  ; reset ; mult:MULT|high[2]  ; clk      ;
; N/A                                     ; None                                                ; 10.938 ns  ; reset ; mult:MULT|low[1]   ; clk      ;
; N/A                                     ; None                                                ; 10.921 ns  ; reset ; mult:MULT|low[31]  ; clk      ;
; N/A                                     ; None                                                ; 10.921 ns  ; reset ; mult:MULT|high[30] ; clk      ;
; N/A                                     ; None                                                ; 10.921 ns  ; reset ; mult:MULT|low[30]  ; clk      ;
; N/A                                     ; None                                                ; 10.921 ns  ; reset ; mult:MULT|high[29] ; clk      ;
; N/A                                     ; None                                                ; 10.921 ns  ; reset ; mult:MULT|low[29]  ; clk      ;
; N/A                                     ; None                                                ; 10.921 ns  ; reset ; mult:MULT|low[28]  ; clk      ;
; N/A                                     ; None                                                ; 10.911 ns  ; reset ; div:DIV|high[28]   ; clk      ;
; N/A                                     ; None                                                ; 10.907 ns  ; reset ; div:DIV|low[30]    ; clk      ;
; N/A                                     ; None                                                ; 10.904 ns  ; reset ; mult:MULT|prod[16] ; clk      ;
; N/A                                     ; None                                                ; 10.904 ns  ; reset ; mult:MULT|sub[54]  ; clk      ;
; N/A                                     ; None                                                ; 10.904 ns  ; reset ; mult:MULT|add[54]  ; clk      ;
; N/A                                     ; None                                                ; 10.904 ns  ; reset ; mult:MULT|sub[55]  ; clk      ;
; N/A                                     ; None                                                ; 10.904 ns  ; reset ; mult:MULT|add[55]  ; clk      ;
; N/A                                     ; None                                                ; 10.904 ns  ; reset ; mult:MULT|add[53]  ; clk      ;
; N/A                                     ; None                                                ; 10.904 ns  ; reset ; mult:MULT|sub[53]  ; clk      ;
; N/A                                     ; None                                                ; 10.904 ns  ; reset ; mult:MULT|add[50]  ; clk      ;
; N/A                                     ; None                                                ; 10.904 ns  ; reset ; mult:MULT|sub[50]  ; clk      ;
; N/A                                     ; None                                                ; 10.904 ns  ; reset ; mult:MULT|sub[51]  ; clk      ;
; N/A                                     ; None                                                ; 10.904 ns  ; reset ; mult:MULT|add[51]  ; clk      ;
; N/A                                     ; None                                                ; 10.904 ns  ; reset ; mult:MULT|add[52]  ; clk      ;
; N/A                                     ; None                                                ; 10.904 ns  ; reset ; mult:MULT|sub[52]  ; clk      ;
; N/A                                     ; None                                                ; 10.904 ns  ; reset ; mult:MULT|sub[49]  ; clk      ;
; N/A                                     ; None                                                ; 10.904 ns  ; reset ; mult:MULT|add[49]  ; clk      ;
; N/A                                     ; None                                                ; 10.872 ns  ; reset ; div:DIV|low[29]    ; clk      ;
; N/A                                     ; None                                                ; 10.837 ns  ; reset ; div:DIV|low[28]    ; clk      ;
; N/A                                     ; None                                                ; 10.835 ns  ; reset ; div:DIV|high[25]   ; clk      ;
; N/A                                     ; None                                                ; 10.802 ns  ; reset ; div:DIV|low[27]    ; clk      ;
; N/A                                     ; None                                                ; 10.784 ns  ; reset ; div:DIV|high[29]   ; clk      ;
; N/A                                     ; None                                                ; 10.767 ns  ; reset ; div:DIV|low[26]    ; clk      ;
; N/A                                     ; None                                                ; 10.742 ns  ; reset ; mult:MULT|low[18]  ; clk      ;
; N/A                                     ; None                                                ; 10.742 ns  ; reset ; mult:MULT|high[18] ; clk      ;
; N/A                                     ; None                                                ; 10.736 ns  ; reset ; mult:MULT|low[17]  ; clk      ;
; N/A                                     ; None                                                ; 10.736 ns  ; reset ; mult:MULT|low[10]  ; clk      ;
; N/A                                     ; None                                                ; 10.736 ns  ; reset ; mult:MULT|high[8]  ; clk      ;
; N/A                                     ; None                                                ; 10.736 ns  ; reset ; mult:MULT|high[10] ; clk      ;
; N/A                                     ; None                                                ; 10.736 ns  ; reset ; mult:MULT|high[13] ; clk      ;
; N/A                                     ; None                                                ; 10.736 ns  ; reset ; mult:MULT|high[14] ; clk      ;
; N/A                                     ; None                                                ; 10.732 ns  ; reset ; div:DIV|low[25]    ; clk      ;
; N/A                                     ; None                                                ; 10.708 ns  ; reset ; mult:MULT|high[22] ; clk      ;
; N/A                                     ; None                                                ; 10.708 ns  ; reset ; mult:MULT|high[19] ; clk      ;
; N/A                                     ; None                                                ; 10.708 ns  ; reset ; mult:MULT|low[19]  ; clk      ;
; N/A                                     ; None                                                ; 10.697 ns  ; reset ; div:DIV|low[24]    ; clk      ;
; N/A                                     ; None                                                ; 10.680 ns  ; reset ; div:DIV|high[22]   ; clk      ;
; N/A                                     ; None                                                ; 10.679 ns  ; reset ; mult:MULT|prod[1]  ; clk      ;
; N/A                                     ; None                                                ; 10.679 ns  ; reset ; mult:MULT|prod[3]  ; clk      ;
; N/A                                     ; None                                                ; 10.677 ns  ; reset ; mult:MULT|prod[0]  ; clk      ;
; N/A                                     ; None                                                ; 10.677 ns  ; reset ; mult:MULT|prod[36] ; clk      ;
; N/A                                     ; None                                                ; 10.677 ns  ; reset ; mult:MULT|prod[35] ; clk      ;
; N/A                                     ; None                                                ; 10.677 ns  ; reset ; mult:MULT|prod[37] ; clk      ;
; N/A                                     ; None                                                ; 10.677 ns  ; reset ; mult:MULT|prod[34] ; clk      ;
; N/A                                     ; None                                                ; 10.677 ns  ; reset ; mult:MULT|prod[33] ; clk      ;
; N/A                                     ; None                                                ; 10.677 ns  ; reset ; mult:MULT|prod[38] ; clk      ;
; N/A                                     ; None                                                ; 10.677 ns  ; reset ; mult:MULT|prod[58] ; clk      ;
; N/A                                     ; None                                                ; 10.677 ns  ; reset ; mult:MULT|prod[40] ; clk      ;
; N/A                                     ; None                                                ; 10.677 ns  ; reset ; mult:MULT|prod[41] ; clk      ;
; N/A                                     ; None                                                ; 10.677 ns  ; reset ; mult:MULT|prod[55] ; clk      ;
; N/A                                     ; None                                                ; 10.677 ns  ; reset ; mult:MULT|prod[56] ; clk      ;
; N/A                                     ; None                                                ; 10.677 ns  ; reset ; mult:MULT|prod[39] ; clk      ;
; N/A                                     ; None                                                ; 10.677 ns  ; reset ; mult:MULT|prod[59] ; clk      ;
; N/A                                     ; None                                                ; 10.677 ns  ; reset ; mult:MULT|prod[42] ; clk      ;
; N/A                                     ; None                                                ; 10.677 ns  ; reset ; mult:MULT|prod[51] ; clk      ;
; N/A                                     ; None                                                ; 10.677 ns  ; reset ; mult:MULT|prod[52] ; clk      ;
; N/A                                     ; None                                                ; 10.677 ns  ; reset ; mult:MULT|prod[43] ; clk      ;
; N/A                                     ; None                                                ; 10.677 ns  ; reset ; mult:MULT|prod[45] ; clk      ;
; N/A                                     ; None                                                ; 10.677 ns  ; reset ; mult:MULT|prod[46] ; clk      ;
; N/A                                     ; None                                                ; 10.677 ns  ; reset ; mult:MULT|prod[44] ; clk      ;
; N/A                                     ; None                                                ; 10.677 ns  ; reset ; mult:MULT|prod[47] ; clk      ;
; N/A                                     ; None                                                ; 10.677 ns  ; reset ; mult:MULT|prod[48] ; clk      ;
; N/A                                     ; None                                                ; 10.645 ns  ; reset ; div:DIV|high[21]   ; clk      ;
; N/A                                     ; None                                                ; 10.640 ns  ; reset ; mult:MULT|prod[2]  ; clk      ;
; N/A                                     ; None                                                ; 10.640 ns  ; reset ; mult:MULT|prod[8]  ; clk      ;
; N/A                                     ; None                                                ; 10.640 ns  ; reset ; mult:MULT|add[33]  ; clk      ;
; N/A                                     ; None                                                ; 10.640 ns  ; reset ; mult:MULT|sub[33]  ; clk      ;
; N/A                                     ; None                                                ; 10.640 ns  ; reset ; mult:MULT|prod[9]  ; clk      ;
; N/A                                     ; None                                                ; 10.601 ns  ; reset ; div:DIV|low[23]    ; clk      ;
; N/A                                     ; None                                                ; 10.593 ns  ; reset ; div:DIV|high[24]   ; clk      ;
; N/A                                     ; None                                                ; 10.582 ns  ; reset ; div:DIV|high[19]   ; clk      ;
; N/A                                     ; None                                                ; 10.580 ns  ; reset ; mult:MULT|low[2]   ; clk      ;
; N/A                                     ; None                                                ; 10.580 ns  ; reset ; mult:MULT|low[0]   ; clk      ;
; N/A                                     ; None                                                ; 10.580 ns  ; reset ; mult:MULT|high[1]  ; clk      ;
; N/A                                     ; None                                                ; 10.580 ns  ; reset ; mult:MULT|high[4]  ; clk      ;
; N/A                                     ; None                                                ; 10.580 ns  ; reset ; mult:MULT|high[6]  ; clk      ;
; N/A                                     ; None                                                ; 10.580 ns  ; reset ; mult:MULT|high[7]  ; clk      ;
; N/A                                     ; None                                                ; 10.580 ns  ; reset ; mult:MULT|high[20] ; clk      ;
; N/A                                     ; None                                                ; 10.580 ns  ; reset ; mult:MULT|high[21] ; clk      ;
; N/A                                     ; None                                                ; 10.580 ns  ; reset ; div:DIV|high[20]   ; clk      ;
; N/A                                     ; None                                                ; 10.580 ns  ; reset ; mult:MULT|high[16] ; clk      ;
; N/A                                     ; None                                                ; 10.580 ns  ; reset ; mult:MULT|high[17] ; clk      ;
; N/A                                     ; None                                                ; 10.580 ns  ; reset ; mult:MULT|high[9]  ; clk      ;
; N/A                                     ; None                                                ; 10.580 ns  ; reset ; mult:MULT|high[11] ; clk      ;
; N/A                                     ; None                                                ; 10.580 ns  ; reset ; mult:MULT|high[12] ; clk      ;
; N/A                                     ; None                                                ; 10.580 ns  ; reset ; mult:MULT|high[15] ; clk      ;
; N/A                                     ; None                                                ; 10.572 ns  ; reset ; div:DIV|high[15]   ; clk      ;
; N/A                                     ; None                                                ; 10.566 ns  ; reset ; div:DIV|low[22]    ; clk      ;
; N/A                                     ; None                                                ; 10.531 ns  ; reset ; div:DIV|low[21]    ; clk      ;
; N/A                                     ; None                                                ; 10.529 ns  ; reset ; mult:MULT|high[28] ; clk      ;
; N/A                                     ; None                                                ; 10.529 ns  ; reset ; mult:MULT|high[26] ; clk      ;
; N/A                                     ; None                                                ; 10.529 ns  ; reset ; mult:MULT|high[27] ; clk      ;
; N/A                                     ; None                                                ; 10.529 ns  ; reset ; mult:MULT|low[25]  ; clk      ;
; N/A                                     ; None                                                ; 10.522 ns  ; reset ; div:DIV|high[17]   ; clk      ;
; N/A                                     ; None                                                ; 10.502 ns  ; reset ; div:DIV|high[23]   ; clk      ;
; N/A                                     ; None                                                ; 10.496 ns  ; reset ; div:DIV|low[20]    ; clk      ;
; N/A                                     ; None                                                ; 10.489 ns  ; reset ; div:DIV|high[14]   ; clk      ;
; N/A                                     ; None                                                ; 10.488 ns  ; reset ; div:DIV|high[16]   ; clk      ;
; N/A                                     ; None                                                ; 10.461 ns  ; reset ; div:DIV|low[19]    ; clk      ;
; N/A                                     ; None                                                ; 10.446 ns  ; reset ; mult:MULT|prod[4]  ; clk      ;
; N/A                                     ; None                                                ; 10.446 ns  ; reset ; mult:MULT|add[37]  ; clk      ;
; N/A                                     ; None                                                ; 10.446 ns  ; reset ; mult:MULT|sub[37]  ; clk      ;
; N/A                                     ; None                                                ; 10.446 ns  ; reset ; mult:MULT|sub[38]  ; clk      ;
; N/A                                     ; None                                                ; 10.446 ns  ; reset ; mult:MULT|add[38]  ; clk      ;
; N/A                                     ; None                                                ; 10.446 ns  ; reset ; mult:MULT|sub[40]  ; clk      ;
; N/A                                     ; None                                                ; 10.446 ns  ; reset ; mult:MULT|add[40]  ; clk      ;
; N/A                                     ; None                                                ; 10.446 ns  ; reset ; mult:MULT|add[41]  ; clk      ;
; N/A                                     ; None                                                ; 10.446 ns  ; reset ; mult:MULT|sub[41]  ; clk      ;
; N/A                                     ; None                                                ; 10.446 ns  ; reset ; mult:MULT|add[39]  ; clk      ;
; N/A                                     ; None                                                ; 10.446 ns  ; reset ; mult:MULT|sub[39]  ; clk      ;
; N/A                                     ; None                                                ; 10.446 ns  ; reset ; mult:MULT|sub[42]  ; clk      ;
; N/A                                     ; None                                                ; 10.446 ns  ; reset ; mult:MULT|add[42]  ; clk      ;
; N/A                                     ; None                                                ; 10.446 ns  ; reset ; mult:MULT|add[43]  ; clk      ;
; N/A                                     ; None                                                ; 10.446 ns  ; reset ; mult:MULT|sub[43]  ; clk      ;
; N/A                                     ; None                                                ; 10.446 ns  ; reset ; mult:MULT|sub[44]  ; clk      ;
; N/A                                     ; None                                                ; 10.426 ns  ; reset ; div:DIV|low[18]    ; clk      ;
; N/A                                     ; None                                                ; 10.391 ns  ; reset ; div:DIV|low[17]    ; clk      ;
; N/A                                     ; None                                                ; 10.357 ns  ; reset ; mult:MULT|add[36]  ; clk      ;
; N/A                                     ; None                                                ; 10.357 ns  ; reset ; mult:MULT|sub[36]  ; clk      ;
; N/A                                     ; None                                                ; 10.357 ns  ; reset ; mult:MULT|prod[64] ; clk      ;
; N/A                                     ; None                                                ; 10.357 ns  ; reset ; mult:MULT|prod[30] ; clk      ;
; N/A                                     ; None                                                ; 10.357 ns  ; reset ; mult:MULT|prod[62] ; clk      ;
; N/A                                     ; None                                                ; 10.357 ns  ; reset ; mult:MULT|prod[32] ; clk      ;
; N/A                                     ; None                                                ; 10.357 ns  ; reset ; mult:MULT|prod[31] ; clk      ;
; N/A                                     ; None                                                ; 10.357 ns  ; reset ; mult:MULT|sub[64]  ; clk      ;
; N/A                                     ; None                                                ; 10.357 ns  ; reset ; mult:MULT|add[62]  ; clk      ;
; N/A                                     ; None                                                ; 10.357 ns  ; reset ; mult:MULT|sub[62]  ; clk      ;
; N/A                                     ; None                                                ; 10.357 ns  ; reset ; mult:MULT|sub[63]  ; clk      ;
; N/A                                     ; None                                                ; 10.357 ns  ; reset ; mult:MULT|add[63]  ; clk      ;
; N/A                                     ; None                                                ; 10.356 ns  ; reset ; div:DIV|low[16]    ; clk      ;
; N/A                                     ; None                                                ; 10.329 ns  ; reset ; div:DIV|high[18]   ; clk      ;
; N/A                                     ; None                                                ; 10.324 ns  ; reset ; mult:MULT|low[26]  ; clk      ;
; N/A                                     ; None                                                ; 10.324 ns  ; reset ; mult:MULT|low[22]  ; clk      ;
; N/A                                     ; None                                                ; 10.324 ns  ; reset ; mult:MULT|high[23] ; clk      ;
; N/A                                     ; None                                                ; 10.324 ns  ; reset ; mult:MULT|low[20]  ; clk      ;
; N/A                                     ; None                                                ; 10.324 ns  ; reset ; mult:MULT|low[21]  ; clk      ;
; N/A                                     ; None                                                ; 10.320 ns  ; reset ; mult:MULT|prod[5]  ; clk      ;
; N/A                                     ; None                                                ; 10.320 ns  ; reset ; mult:MULT|prod[6]  ; clk      ;
; N/A                                     ; None                                                ; 10.320 ns  ; reset ; mult:MULT|prod[7]  ; clk      ;
; N/A                                     ; None                                                ; 10.320 ns  ; reset ; mult:MULT|prod[10] ; clk      ;
; N/A                                     ; None                                                ; 10.320 ns  ; reset ; mult:MULT|prod[13] ; clk      ;
; N/A                                     ; None                                                ; 10.320 ns  ; reset ; mult:MULT|prod[14] ; clk      ;
; N/A                                     ; None                                                ; 10.320 ns  ; reset ; mult:MULT|prod[15] ; clk      ;
; N/A                                     ; None                                                ; 10.320 ns  ; reset ; mult:MULT|add[45]  ; clk      ;
; N/A                                     ; None                                                ; 10.320 ns  ; reset ; mult:MULT|sub[45]  ; clk      ;
; N/A                                     ; None                                                ; 10.320 ns  ; reset ; mult:MULT|add[46]  ; clk      ;
; N/A                                     ; None                                                ; 10.320 ns  ; reset ; mult:MULT|sub[46]  ; clk      ;
; N/A                                     ; None                                                ; 10.320 ns  ; reset ; mult:MULT|add[48]  ; clk      ;
; N/A                                     ; None                                                ; 10.320 ns  ; reset ; mult:MULT|sub[48]  ; clk      ;
; N/A                                     ; None                                                ; 10.320 ns  ; reset ; mult:MULT|add[44]  ; clk      ;
; N/A                                     ; None                                                ; 10.320 ns  ; reset ; mult:MULT|add[47]  ; clk      ;
; N/A                                     ; None                                                ; 10.320 ns  ; reset ; mult:MULT|sub[47]  ; clk      ;
; N/A                                     ; None                                                ; 10.288 ns  ; reset ; div:DIV|high[13]   ; clk      ;
; N/A                                     ; None                                                ; 10.266 ns  ; reset ; mult:MULT|add[35]  ; clk      ;
; N/A                                     ; None                                                ; 10.266 ns  ; reset ; mult:MULT|sub[35]  ; clk      ;
; N/A                                     ; None                                                ; 10.266 ns  ; reset ; mult:MULT|prod[11] ; clk      ;
; N/A                                     ; None                                                ; 10.266 ns  ; reset ; mult:MULT|prod[12] ; clk      ;
; N/A                                     ; None                                                ; 10.251 ns  ; reset ; div:DIV|high[12]   ; clk      ;
; N/A                                     ; None                                                ; 10.160 ns  ; reset ; mult:MULT|prod[22] ; clk      ;
; N/A                                     ; None                                                ; 10.160 ns  ; reset ; mult:MULT|prod[23] ; clk      ;
; N/A                                     ; None                                                ; 10.160 ns  ; reset ; mult:MULT|sub[58]  ; clk      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;       ;                    ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+--------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------+-------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                 ; To                ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------+-------------------+------------+
; N/A                                     ; None                                                ; 15.816 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[9]  ; clk        ;
; N/A                                     ; None                                                ; 15.790 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[11] ; clk        ;
; N/A                                     ; None                                                ; 15.665 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[29] ; clk        ;
; N/A                                     ; None                                                ; 15.527 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[29] ; clk        ;
; N/A                                     ; None                                                ; 15.428 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[29] ; clk        ;
; N/A                                     ; None                                                ; 15.283 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[20] ; clk        ;
; N/A                                     ; None                                                ; 15.100 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[24] ; clk        ;
; N/A                                     ; None                                                ; 14.958 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[15] ; clk        ;
; N/A                                     ; None                                                ; 14.914 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[9]  ; clk        ;
; N/A                                     ; None                                                ; 14.890 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[21] ; clk        ;
; N/A                                     ; None                                                ; 14.888 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[11] ; clk        ;
; N/A                                     ; None                                                ; 14.721 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[19] ; clk        ;
; N/A                                     ; None                                                ; 14.683 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[18] ; clk        ;
; N/A                                     ; None                                                ; 14.636 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[12] ; clk        ;
; N/A                                     ; None                                                ; 14.628 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[22] ; clk        ;
; N/A                                     ; None                                                ; 14.607 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[17] ; clk        ;
; N/A                                     ; None                                                ; 14.475 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[27] ; clk        ;
; N/A                                     ; None                                                ; 14.472 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[9]  ; clk        ;
; N/A                                     ; None                                                ; 14.469 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[11] ; clk        ;
; N/A                                     ; None                                                ; 14.411 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[12] ; clk        ;
; N/A                                     ; None                                                ; 14.381 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[20] ; clk        ;
; N/A                                     ; None                                                ; 14.347 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[25] ; clk        ;
; N/A                                     ; None                                                ; 14.337 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[27] ; clk        ;
; N/A                                     ; None                                                ; 14.273 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[12] ; clk        ;
; N/A                                     ; None                                                ; 14.247 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[15] ; clk        ;
; N/A                                     ; None                                                ; 14.238 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[27] ; clk        ;
; N/A                                     ; None                                                ; 14.233 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[20] ; clk        ;
; N/A                                     ; None                                                ; 14.209 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[25] ; clk        ;
; N/A                                     ; None                                                ; 14.198 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[24] ; clk        ;
; N/A                                     ; None                                                ; 14.195 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[16] ; clk        ;
; N/A                                     ; None                                                ; 14.169 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[14] ; clk        ;
; N/A                                     ; None                                                ; 14.110 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[25] ; clk        ;
; N/A                                     ; None                                                ; 14.109 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[15] ; clk        ;
; N/A                                     ; None                                                ; 14.100 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[19] ; clk        ;
; N/A                                     ; None                                                ; 13.988 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[21] ; clk        ;
; N/A                                     ; None                                                ; 13.969 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[23] ; clk        ;
; N/A                                     ; None                                                ; 13.962 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[19] ; clk        ;
; N/A                                     ; None                                                ; 13.942 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[13] ; clk        ;
; N/A                                     ; None                                                ; 13.913 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[28] ; clk        ;
; N/A                                     ; None                                                ; 13.817 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[31] ; clk        ;
; N/A                                     ; None                                                ; 13.804 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[13] ; clk        ;
; N/A                                     ; None                                                ; 13.781 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[18] ; clk        ;
; N/A                                     ; None                                                ; 13.775 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[28] ; clk        ;
; N/A                                     ; None                                                ; 13.750 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[24] ; clk        ;
; N/A                                     ; None                                                ; 13.746 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[10] ; clk        ;
; N/A                                     ; None                                                ; 13.726 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[22] ; clk        ;
; N/A                                     ; None                                                ; 13.705 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[17] ; clk        ;
; N/A                                     ; None                                                ; 13.705 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[13] ; clk        ;
; N/A                                     ; None                                                ; 13.679 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[31] ; clk        ;
; N/A                                     ; None                                                ; 13.676 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[28] ; clk        ;
; N/A                                     ; None                                                ; 13.580 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[31] ; clk        ;
; N/A                                     ; None                                                ; 13.392 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[23] ; clk        ;
; N/A                                     ; None                                                ; 13.338 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[1]  ; clk        ;
; N/A                                     ; None                                                ; 13.305 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[1]  ; clk        ;
; N/A                                     ; None                                                ; 13.294 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[17] ; clk        ;
; N/A                                     ; None                                                ; 13.293 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[16] ; clk        ;
; N/A                                     ; None                                                ; 13.287 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[22] ; clk        ;
; N/A                                     ; None                                                ; 13.269 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[21] ; clk        ;
; N/A                                     ; None                                                ; 13.268 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[18] ; clk        ;
; N/A                                     ; None                                                ; 13.267 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[14] ; clk        ;
; N/A                                     ; None                                                ; 13.254 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[23] ; clk        ;
; N/A                                     ; None                                                ; 13.235 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[10] ; clk        ;
; N/A                                     ; None                                                ; 13.117 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[26] ; clk        ;
; N/A                                     ; None                                                ; 13.107 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[3]  ; clk        ;
; N/A                                     ; None                                                ; 13.097 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[10] ; clk        ;
; N/A                                     ; None                                                ; 13.064 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[1]  ; clk        ;
; N/A                                     ; None                                                ; 12.979 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[26] ; clk        ;
; N/A                                     ; None                                                ; 12.973 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[30] ; clk        ;
; N/A                                     ; None                                                ; 12.939 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[14] ; clk        ;
; N/A                                     ; None                                                ; 12.911 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[3]  ; clk        ;
; N/A                                     ; None                                                ; 12.880 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[26] ; clk        ;
; N/A                                     ; None                                                ; 12.835 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[30] ; clk        ;
; N/A                                     ; None                                                ; 12.760 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[16] ; clk        ;
; N/A                                     ; None                                                ; 12.736 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[30] ; clk        ;
; N/A                                     ; None                                                ; 12.639 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[7]  ; clk        ;
; N/A                                     ; None                                                ; 12.554 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[0]  ; clk        ;
; N/A                                     ; None                                                ; 12.552 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[5]  ; clk        ;
; N/A                                     ; None                                                ; 12.546 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[0]  ; clk        ;
; N/A                                     ; None                                                ; 12.531 ns  ; dsr:DSR|out[13]                      ; dsr_out[13]       ; clk        ;
; N/A                                     ; None                                                ; 12.529 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[5]  ; clk        ;
; N/A                                     ; None                                                ; 12.516 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[3]  ; clk        ;
; N/A                                     ; None                                                ; 12.474 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[6]  ; clk        ;
; N/A                                     ; None                                                ; 12.456 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[4]  ; clk        ;
; N/A                                     ; None                                                ; 12.455 ns  ; dsr:DSR|out[15]                      ; dsr_out[15]       ; clk        ;
; N/A                                     ; None                                                ; 12.446 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[2]  ; clk        ;
; N/A                                     ; None                                                ; 12.432 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[0]  ; clk        ;
; N/A                                     ; None                                                ; 12.429 ns  ; dsr:DSR|out[23]                      ; dsr_out[23]       ; clk        ;
; N/A                                     ; None                                                ; 12.400 ns  ; dlr:DLR|out[20]                      ; dlr_out[20]       ; clk        ;
; N/A                                     ; None                                                ; 12.370 ns  ; dsr:DSR|out[19]                      ; dsr_out[19]       ; clk        ;
; N/A                                     ; None                                                ; 12.368 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[5]  ; clk        ;
; N/A                                     ; None                                                ; 12.279 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[8]  ; clk        ;
; N/A                                     ; None                                                ; 12.265 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[2]  ; clk        ;
; N/A                                     ; None                                                ; 12.172 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[2]  ; clk        ;
; N/A                                     ; None                                                ; 12.114 ns  ; dsr:DSR|out[12]                      ; dsr_out[12]       ; clk        ;
; N/A                                     ; None                                                ; 12.052 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[4]  ; clk        ;
; N/A                                     ; None                                                ; 12.044 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[8]  ; clk        ;
; N/A                                     ; None                                                ; 12.043 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[8]  ; clk        ;
; N/A                                     ; None                                                ; 11.910 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[4]  ; clk        ;
; N/A                                     ; None                                                ; 11.879 ns  ; dsr:DSR|out[4]                       ; dsr_out[4]        ; clk        ;
; N/A                                     ; None                                                ; 11.879 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[7]  ; clk        ;
; N/A                                     ; None                                                ; 11.811 ns  ; dlr:DLR|out[8]                       ; dlr_out[8]        ; clk        ;
; N/A                                     ; None                                                ; 11.793 ns  ; dlr:DLR|out[19]                      ; dlr_out[19]       ; clk        ;
; N/A                                     ; None                                                ; 11.760 ns  ; dsr:DSR|out[16]                      ; dsr_out[16]       ; clk        ;
; N/A                                     ; None                                                ; 11.725 ns  ; dlr:DLR|out[15]                      ; dlr_out[15]       ; clk        ;
; N/A                                     ; None                                                ; 11.716 ns  ; dsr:DSR|out[24]                      ; dsr_out[24]       ; clk        ;
; N/A                                     ; None                                                ; 11.713 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[6]  ; clk        ;
; N/A                                     ; None                                                ; 11.696 ns  ; dlr:DLR|out[13]                      ; dlr_out[13]       ; clk        ;
; N/A                                     ; None                                                ; 11.688 ns  ; dsr:DSR|out[11]                      ; dsr_out[11]       ; clk        ;
; N/A                                     ; None                                                ; 11.666 ns  ; dsr:DSR|out[7]                       ; dsr_out[7]        ; clk        ;
; N/A                                     ; None                                                ; 11.643 ns  ; dlr:DLR|out[24]                      ; dlr_out[24]       ; clk        ;
; N/A                                     ; None                                                ; 11.607 ns  ; dlr:DLR|out[18]                      ; dlr_out[18]       ; clk        ;
; N/A                                     ; None                                                ; 11.590 ns  ; dsr:DSR|out[27]                      ; dsr_out[27]       ; clk        ;
; N/A                                     ; None                                                ; 11.572 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[7]  ; clk        ;
; N/A                                     ; None                                                ; 11.533 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[6]  ; clk        ;
; N/A                                     ; None                                                ; 11.514 ns  ; dlr:DLR|out[6]                       ; dlr_out[6]        ; clk        ;
; N/A                                     ; None                                                ; 11.477 ns  ; dsr:DSR|out[8]                       ; dsr_out[8]        ; clk        ;
; N/A                                     ; None                                                ; 11.430 ns  ; dlr:DLR|out[17]                      ; dlr_out[17]       ; clk        ;
; N/A                                     ; None                                                ; 11.427 ns  ; dlr:DLR|out[22]                      ; dlr_out[22]       ; clk        ;
; N/A                                     ; None                                                ; 11.398 ns  ; dlr:DLR|out[2]                       ; dlr_out[2]        ; clk        ;
; N/A                                     ; None                                                ; 11.320 ns  ; dlr:DLR|out[5]                       ; dlr_out[5]        ; clk        ;
; N/A                                     ; None                                                ; 11.304 ns  ; dlr:DLR|out[10]                      ; dlr_out[10]       ; clk        ;
; N/A                                     ; None                                                ; 11.269 ns  ; dlr:DLR|out[4]                       ; dlr_out[4]        ; clk        ;
; N/A                                     ; None                                                ; 11.253 ns  ; dlr:DLR|out[27]                      ; dlr_out[27]       ; clk        ;
; N/A                                     ; None                                                ; 11.242 ns  ; dlr:DLR|out[0]                       ; dlr_out[0]        ; clk        ;
; N/A                                     ; None                                                ; 11.240 ns  ; dsr:DSR|out[6]                       ; dsr_out[6]        ; clk        ;
; N/A                                     ; None                                                ; 11.183 ns  ; dsr:DSR|out[20]                      ; dsr_out[20]       ; clk        ;
; N/A                                     ; None                                                ; 11.182 ns  ; dlr:DLR|out[11]                      ; dlr_out[11]       ; clk        ;
; N/A                                     ; None                                                ; 11.146 ns  ; dsr:DSR|out[30]                      ; dsr_out[30]       ; clk        ;
; N/A                                     ; None                                                ; 11.137 ns  ; dsr:DSR|out[1]                       ; dsr_out[1]        ; clk        ;
; N/A                                     ; None                                                ; 11.093 ns  ; dlr:DLR|out[7]                       ; dlr_out[7]        ; clk        ;
; N/A                                     ; None                                                ; 11.085 ns  ; dlr:DLR|out[26]                      ; dlr_out[26]       ; clk        ;
; N/A                                     ; None                                                ; 11.083 ns  ; dlr:DLR|out[21]                      ; dlr_out[21]       ; clk        ;
; N/A                                     ; None                                                ; 11.077 ns  ; dsr:DSR|out[25]                      ; dsr_out[25]       ; clk        ;
; N/A                                     ; None                                                ; 11.075 ns  ; dlr:DLR|out[30]                      ; dlr_out[30]       ; clk        ;
; N/A                                     ; None                                                ; 11.063 ns  ; dsr:DSR|out[3]                       ; dsr_out[3]        ; clk        ;
; N/A                                     ; None                                                ; 11.032 ns  ; dsr:DSR|out[28]                      ; dsr_out[28]       ; clk        ;
; N/A                                     ; None                                                ; 11.014 ns  ; dsr:DSR|out[5]                       ; dsr_out[5]        ; clk        ;
; N/A                                     ; None                                                ; 10.998 ns  ; dlr:DLR|out[31]                      ; dlr_out[31]       ; clk        ;
; N/A                                     ; None                                                ; 10.989 ns  ; dsr:DSR|out[21]                      ; dsr_out[21]       ; clk        ;
; N/A                                     ; None                                                ; 10.984 ns  ; dlr:DLR|out[28]                      ; dlr_out[28]       ; clk        ;
; N/A                                     ; None                                                ; 10.981 ns  ; dsr:DSR|out[0]                       ; dsr_out[0]        ; clk        ;
; N/A                                     ; None                                                ; 10.978 ns  ; dlr:DLR|out[1]                       ; dlr_out[1]        ; clk        ;
; N/A                                     ; None                                                ; 10.967 ns  ; dlr:DLR|out[23]                      ; dlr_out[23]       ; clk        ;
; N/A                                     ; None                                                ; 10.946 ns  ; dsr:DSR|out[14]                      ; dsr_out[14]       ; clk        ;
; N/A                                     ; None                                                ; 10.938 ns  ; dsr:DSR|out[31]                      ; dsr_out[31]       ; clk        ;
; N/A                                     ; None                                                ; 10.925 ns  ; dsr:DSR|out[17]                      ; dsr_out[17]       ; clk        ;
; N/A                                     ; None                                                ; 10.920 ns  ; dsr:DSR|out[18]                      ; dsr_out[18]       ; clk        ;
; N/A                                     ; None                                                ; 10.842 ns  ; dsr:DSR|out[9]                       ; dsr_out[9]        ; clk        ;
; N/A                                     ; None                                                ; 10.819 ns  ; dsr:DSR|out[10]                      ; dsr_out[10]       ; clk        ;
; N/A                                     ; None                                                ; 10.752 ns  ; dlr:DLR|out[16]                      ; dlr_out[16]       ; clk        ;
; N/A                                     ; None                                                ; 10.719 ns  ; dlr:DLR|out[25]                      ; dlr_out[25]       ; clk        ;
; N/A                                     ; None                                                ; 10.712 ns  ; dsr:DSR|out[22]                      ; dsr_out[22]       ; clk        ;
; N/A                                     ; None                                                ; 10.684 ns  ; dsr:DSR|out[26]                      ; dsr_out[26]       ; clk        ;
; N/A                                     ; None                                                ; 10.632 ns  ; dsr:DSR|out[2]                       ; dsr_out[2]        ; clk        ;
; N/A                                     ; None                                                ; 10.560 ns  ; dsr:DSR|out[29]                      ; dsr_out[29]       ; clk        ;
; N/A                                     ; None                                                ; 10.524 ns  ; dlr:DLR|out[3]                       ; dlr_out[3]        ; clk        ;
; N/A                                     ; None                                                ; 10.475 ns  ; dlr:DLR|out[29]                      ; dlr_out[29]       ; clk        ;
; N/A                                     ; None                                                ; 10.464 ns  ; dlr:DLR|out[14]                      ; dlr_out[14]       ; clk        ;
; N/A                                     ; None                                                ; 10.347 ns  ; dlr:DLR|out[12]                      ; dlr_out[12]       ; clk        ;
; N/A                                     ; None                                                ; 10.177 ns  ; dlr:DLR|out[9]                       ; dlr_out[9]        ; clk        ;
; N/A                                     ; None                                                ; 9.360 ns   ; Instr_Reg:ir|Instr25_21[1]           ; mem_adress_in[22] ; clk        ;
; N/A                                     ; None                                                ; 8.754 ns   ; Registrador:aluout|Saida[25]         ; mem_adress_in[25] ; clk        ;
; N/A                                     ; None                                                ; 8.707 ns   ; Registrador:aluout|Saida[17]         ; reg_alu_out[17]   ; clk        ;
; N/A                                     ; None                                                ; 8.651 ns   ; Registrador:aluout|Saida[9]          ; mem_adress_in[9]  ; clk        ;
; N/A                                     ; None                                                ; 8.516 ns   ; Registrador:pc|Saida[11]             ; mem_adress_in[11] ; clk        ;
; N/A                                     ; None                                                ; 8.513 ns   ; Instr_Reg:ir|Instr20_16[4]           ; mem_adress_in[20] ; clk        ;
; N/A                                     ; None                                                ; 8.507 ns   ; Registrador:aluout|Saida[17]         ; mem_adress_in[17] ; clk        ;
; N/A                                     ; None                                                ; 8.493 ns   ; Instr_Reg:ir|Instr15_0[5]            ; imediate[5]       ; clk        ;
; N/A                                     ; None                                                ; 8.445 ns   ; Instr_Reg:ir|Instr15_0[1]            ; mem_adress_in[1]  ; clk        ;
; N/A                                     ; None                                                ; 8.414 ns   ; Instr_Reg:ir|Instr15_0[2]            ; mem_adress_in[2]  ; clk        ;
; N/A                                     ; None                                                ; 8.370 ns   ; Registrador:pc|Saida[1]              ; mem_adress_in[1]  ; clk        ;
; N/A                                     ; None                                                ; 8.247 ns   ; Registrador:pc|Saida[12]             ; mem_adress_in[12] ; clk        ;
; N/A                                     ; None                                                ; 8.205 ns   ; Registrador:aluout|Saida[27]         ; mem_adress_in[27] ; clk        ;
; N/A                                     ; None                                                ; 8.189 ns   ; Instr_Reg:ir|Instr25_21[1]           ; rs[1]             ; clk        ;
; N/A                                     ; None                                                ; 8.177 ns   ; Instr_Reg:ir|Instr15_0[9]~DUPLICATE  ; mem_adress_in[9]  ; clk        ;
; N/A                                     ; None                                                ; 8.156 ns   ; Registrador:aluout|Saida[1]          ; mem_adress_in[1]  ; clk        ;
; N/A                                     ; None                                                ; 8.139 ns   ; Registrador:aluout|Saida[11]         ; mem_adress_in[11] ; clk        ;
; N/A                                     ; None                                                ; 8.103 ns   ; Instr_Reg:ir|Instr20_16[3]           ; mem_adress_in[19] ; clk        ;
; N/A                                     ; None                                                ; 8.064 ns   ; Registrador:aluout|Saida[15]         ; mem_adress_in[15] ; clk        ;
; N/A                                     ; None                                                ; 8.029 ns   ; Instr_Reg:ir|Instr15_0[3]            ; mem_adress_in[3]  ; clk        ;
; N/A                                     ; None                                                ; 8.021 ns   ; Instr_Reg:ir|Instr15_0[7]            ; mem_adress_in[7]  ; clk        ;
; N/A                                     ; None                                                ; 8.010 ns   ; Registrador:pc|Saida[15]             ; mem_adress_in[15] ; clk        ;
; N/A                                     ; None                                                ; 8.010 ns   ; Instr_Reg:ir|Instr15_0[0]            ; mem_adress_in[0]  ; clk        ;
; N/A                                     ; None                                                ; 8.000 ns   ; Registrador:pc|Saida[3]              ; mem_adress_in[3]  ; clk        ;
; N/A                                     ; None                                                ; 7.993 ns   ; Instr_Reg:ir|Instr15_0[11]           ; mem_adress_in[11] ; clk        ;
; N/A                                     ; None                                                ; 7.920 ns   ; Registrador:aluout|Saida[19]         ; mem_adress_in[19] ; clk        ;
; N/A                                     ; None                                                ; 7.912 ns   ; Registrador:pc|Saida[23]             ; mem_adress_in[23] ; clk        ;
; N/A                                     ; None                                                ; 7.894 ns   ; Registrador:aluout|Saida[29]         ; mem_adress_in[29] ; clk        ;
; N/A                                     ; None                                                ; 7.875 ns   ; Registrador:pc|Saida[18]             ; mem_adress_in[18] ; clk        ;
; N/A                                     ; None                                                ; 7.846 ns   ; Registrador:aluout|Saida[12]         ; mem_adress_in[12] ; clk        ;
; N/A                                     ; None                                                ; 7.825 ns   ; Instr_Reg:ir|Instr25_21[3]           ; mem_adress_in[24] ; clk        ;
; N/A                                     ; None                                                ; 7.780 ns   ; Instr_Reg:ir|Instr15_0[14]           ; rd[3]             ; clk        ;
; N/A                                     ; None                                                ; 7.773 ns   ; Instr_Reg:ir|Instr25_21[2]           ; mem_adress_in[23] ; clk        ;
; N/A                                     ; None                                                ; 7.750 ns   ; Instr_Reg:ir|Instr15_0[14]           ; imediate[14]      ; clk        ;
; N/A                                     ; None                                                ; 7.722 ns   ; Instr_Reg:ir|Instr15_0[12]~DUPLICATE ; imediate[12]      ; clk        ;
; N/A                                     ; None                                                ; 7.712 ns   ; Instr_Reg:ir|Instr15_0[5]            ; mem_adress_in[5]  ; clk        ;
; N/A                                     ; None                                                ; 7.702 ns   ; Registrador:pc|Saida[27]             ; mem_adress_in[27] ; clk        ;
; N/A                                     ; None                                                ; 7.698 ns   ; Registrador:mdr|Saida[27]            ; mdr_out[27]       ; clk        ;
; N/A                                     ; None                                                ; 7.688 ns   ; Registrador:aluout|Saida[20]         ; mem_adress_in[20] ; clk        ;
; N/A                                     ; None                                                ; 7.681 ns   ; Registrador:aluout|Saida[28]         ; mem_adress_in[28] ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                      ;                   ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------+-------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------+----------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From  ; To                   ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------+----------------------+----------+
; N/A                                     ; None                                                ; -2.746 ns ; reset ; mult:MULT|add[55]    ; clk      ;
; N/A                                     ; None                                                ; -2.749 ns ; reset ; mult:MULT|sub[49]    ; clk      ;
; N/A                                     ; None                                                ; -2.768 ns ; reset ; mult:MULT|prod[11]   ; clk      ;
; N/A                                     ; None                                                ; -2.774 ns ; reset ; mult:MULT|low[25]    ; clk      ;
; N/A                                     ; None                                                ; -2.785 ns ; reset ; mult:MULT|add[43]    ; clk      ;
; N/A                                     ; None                                                ; -2.790 ns ; reset ; mult:MULT|add[40]    ; clk      ;
; N/A                                     ; None                                                ; -2.804 ns ; reset ; mult:MULT|add[62]    ; clk      ;
; N/A                                     ; None                                                ; -2.805 ns ; reset ; mult:MULT|sub[64]    ; clk      ;
; N/A                                     ; None                                                ; -2.805 ns ; reset ; mult:MULT|sub[62]    ; clk      ;
; N/A                                     ; None                                                ; -2.815 ns ; reset ; mult:MULT|sub[61]    ; clk      ;
; N/A                                     ; None                                                ; -2.821 ns ; reset ; mult:MULT|add[45]    ; clk      ;
; N/A                                     ; None                                                ; -2.824 ns ; reset ; mult:MULT|sub[60]    ; clk      ;
; N/A                                     ; None                                                ; -2.824 ns ; reset ; mult:MULT|sub[47]    ; clk      ;
; N/A                                     ; None                                                ; -2.826 ns ; reset ; mult:MULT|add[61]    ; clk      ;
; N/A                                     ; None                                                ; -2.834 ns ; reset ; mult:MULT|low[20]    ; clk      ;
; N/A                                     ; None                                                ; -2.861 ns ; reset ; mult:MULT|prod[2]    ; clk      ;
; N/A                                     ; None                                                ; -2.861 ns ; reset ; mult:MULT|prod[8]    ; clk      ;
; N/A                                     ; None                                                ; -2.864 ns ; reset ; mult:MULT|add[33]    ; clk      ;
; N/A                                     ; None                                                ; -2.864 ns ; reset ; mult:MULT|sub[33]    ; clk      ;
; N/A                                     ; None                                                ; -2.866 ns ; reset ; mult:MULT|low[18]    ; clk      ;
; N/A                                     ; None                                                ; -2.873 ns ; reset ; mult:MULT|add[51]    ; clk      ;
; N/A                                     ; None                                                ; -2.873 ns ; reset ; mult:MULT|sub[52]    ; clk      ;
; N/A                                     ; None                                                ; -2.875 ns ; reset ; mult:MULT|add[54]    ; clk      ;
; N/A                                     ; None                                                ; -2.875 ns ; reset ; mult:MULT|sub[55]    ; clk      ;
; N/A                                     ; None                                                ; -2.876 ns ; reset ; mult:MULT|sub[54]    ; clk      ;
; N/A                                     ; None                                                ; -2.876 ns ; reset ; mult:MULT|add[53]    ; clk      ;
; N/A                                     ; None                                                ; -2.877 ns ; reset ; mult:MULT|sub[53]    ; clk      ;
; N/A                                     ; None                                                ; -2.877 ns ; reset ; mult:MULT|add[52]    ; clk      ;
; N/A                                     ; None                                                ; -2.879 ns ; reset ; mult:MULT|add[50]    ; clk      ;
; N/A                                     ; None                                                ; -2.879 ns ; reset ; mult:MULT|sub[51]    ; clk      ;
; N/A                                     ; None                                                ; -2.880 ns ; reset ; mult:MULT|sub[50]    ; clk      ;
; N/A                                     ; None                                                ; -2.880 ns ; reset ; mult:MULT|add[49]    ; clk      ;
; N/A                                     ; None                                                ; -2.886 ns ; reset ; mult:MULT|add[56]    ; clk      ;
; N/A                                     ; None                                                ; -2.897 ns ; reset ; mult:MULT|sub[57]    ; clk      ;
; N/A                                     ; None                                                ; -2.919 ns ; reset ; mult:MULT|low[27]    ; clk      ;
; N/A                                     ; None                                                ; -2.943 ns ; reset ; mult:MULT|sub[44]    ; clk      ;
; N/A                                     ; None                                                ; -2.945 ns ; reset ; mult:MULT|add[38]    ; clk      ;
; N/A                                     ; None                                                ; -2.945 ns ; reset ; mult:MULT|sub[39]    ; clk      ;
; N/A                                     ; None                                                ; -2.946 ns ; reset ; mult:MULT|add[37]    ; clk      ;
; N/A                                     ; None                                                ; -2.946 ns ; reset ; mult:MULT|sub[38]    ; clk      ;
; N/A                                     ; None                                                ; -2.947 ns ; reset ; mult:MULT|sub[40]    ; clk      ;
; N/A                                     ; None                                                ; -2.947 ns ; reset ; mult:MULT|add[39]    ; clk      ;
; N/A                                     ; None                                                ; -2.948 ns ; reset ; mult:MULT|sub[41]    ; clk      ;
; N/A                                     ; None                                                ; -2.949 ns ; reset ; mult:MULT|add[42]    ; clk      ;
; N/A                                     ; None                                                ; -2.949 ns ; reset ; mult:MULT|sub[43]    ; clk      ;
; N/A                                     ; None                                                ; -2.951 ns ; reset ; mult:MULT|sub[37]    ; clk      ;
; N/A                                     ; None                                                ; -2.951 ns ; reset ; mult:MULT|add[41]    ; clk      ;
; N/A                                     ; None                                                ; -2.951 ns ; reset ; mult:MULT|sub[42]    ; clk      ;
; N/A                                     ; None                                                ; -2.962 ns ; reset ; mult:MULT|add[35]    ; clk      ;
; N/A                                     ; None                                                ; -2.962 ns ; reset ; mult:MULT|sub[35]    ; clk      ;
; N/A                                     ; None                                                ; -2.972 ns ; reset ; mult:MULT|low[24]    ; clk      ;
; N/A                                     ; None                                                ; -2.973 ns ; reset ; mult:MULT|sub[59]    ; clk      ;
; N/A                                     ; None                                                ; -2.975 ns ; reset ; mult:MULT|low[23]    ; clk      ;
; N/A                                     ; None                                                ; -2.976 ns ; reset ; mult:MULT|add[47]    ; clk      ;
; N/A                                     ; None                                                ; -2.980 ns ; reset ; mult:MULT|add[48]    ; clk      ;
; N/A                                     ; None                                                ; -2.980 ns ; reset ; mult:MULT|sub[48]    ; clk      ;
; N/A                                     ; None                                                ; -2.982 ns ; reset ; mult:MULT|sub[45]    ; clk      ;
; N/A                                     ; None                                                ; -2.982 ns ; reset ; mult:MULT|add[44]    ; clk      ;
; N/A                                     ; None                                                ; -2.983 ns ; reset ; mult:MULT|add[60]    ; clk      ;
; N/A                                     ; None                                                ; -2.983 ns ; reset ; mult:MULT|add[46]    ; clk      ;
; N/A                                     ; None                                                ; -2.983 ns ; reset ; mult:MULT|sub[46]    ; clk      ;
; N/A                                     ; None                                                ; -2.984 ns ; reset ; mult:MULT|add[59]    ; clk      ;
; N/A                                     ; None                                                ; -2.989 ns ; reset ; mult:MULT|add[64]    ; clk      ;
; N/A                                     ; None                                                ; -3.020 ns ; reset ; mult:MULT|low[26]    ; clk      ;
; N/A                                     ; None                                                ; -3.020 ns ; reset ; mult:MULT|low[22]    ; clk      ;
; N/A                                     ; None                                                ; -3.065 ns ; reset ; mult:MULT|add[57]    ; clk      ;
; N/A                                     ; None                                                ; -3.077 ns ; reset ; mult:MULT|prod[0]    ; clk      ;
; N/A                                     ; None                                                ; -3.101 ns ; reset ; mult:MULT|sub[56]    ; clk      ;
; N/A                                     ; None                                                ; -3.139 ns ; reset ; mult:MULT|add[36]    ; clk      ;
; N/A                                     ; None                                                ; -3.139 ns ; reset ; mult:MULT|sub[36]    ; clk      ;
; N/A                                     ; None                                                ; -3.141 ns ; reset ; mult:MULT|sub[63]    ; clk      ;
; N/A                                     ; None                                                ; -3.141 ns ; reset ; mult:MULT|add[63]    ; clk      ;
; N/A                                     ; None                                                ; -3.147 ns ; reset ; mult:MULT|prod[30]   ; clk      ;
; N/A                                     ; None                                                ; -3.147 ns ; reset ; mult:MULT|prod[31]   ; clk      ;
; N/A                                     ; None                                                ; -3.178 ns ; reset ; mult:MULT|low[16]    ; clk      ;
; N/A                                     ; None                                                ; -3.183 ns ; reset ; mult:MULT|prod[21]   ; clk      ;
; N/A                                     ; None                                                ; -3.198 ns ; reset ; mult:MULT|low[19]    ; clk      ;
; N/A                                     ; None                                                ; -3.217 ns ; reset ; mult:MULT|low[4]     ; clk      ;
; N/A                                     ; None                                                ; -3.229 ns ; reset ; mult:MULT|sub[58]    ; clk      ;
; N/A                                     ; None                                                ; -3.229 ns ; reset ; mult:MULT|add[58]    ; clk      ;
; N/A                                     ; None                                                ; -3.258 ns ; reset ; mult:MULT|low[21]    ; clk      ;
; N/A                                     ; None                                                ; -3.270 ns ; reset ; mult:MULT|high[4]    ; clk      ;
; N/A                                     ; None                                                ; -3.270 ns ; reset ; mult:MULT|high[20]   ; clk      ;
; N/A                                     ; None                                                ; -3.271 ns ; reset ; mult:MULT|high[1]    ; clk      ;
; N/A                                     ; None                                                ; -3.272 ns ; reset ; mult:MULT|prod[28]   ; clk      ;
; N/A                                     ; None                                                ; -3.273 ns ; reset ; mult:MULT|high[11]   ; clk      ;
; N/A                                     ; None                                                ; -3.277 ns ; reset ; mult:MULT|high[21]   ; clk      ;
; N/A                                     ; None                                                ; -3.280 ns ; reset ; mult:MULT|high[15]   ; clk      ;
; N/A                                     ; None                                                ; -3.294 ns ; reset ; mult:MULT|low[2]     ; clk      ;
; N/A                                     ; None                                                ; -3.294 ns ; reset ; mult:MULT|low[0]     ; clk      ;
; N/A                                     ; None                                                ; -3.331 ns ; reset ; mult:MULT|prod[26]   ; clk      ;
; N/A                                     ; None                                                ; -3.335 ns ; reset ; div:DIV|dividend[25] ; clk      ;
; N/A                                     ; None                                                ; -3.338 ns ; reset ; div:DIV|dividend[20] ; clk      ;
; N/A                                     ; None                                                ; -3.350 ns ; reset ; div:DIV|dividend[24] ; clk      ;
; N/A                                     ; None                                                ; -3.351 ns ; reset ; div:DIV|dividend[21] ; clk      ;
; N/A                                     ; None                                                ; -3.355 ns ; reset ; mult:MULT|low[8]     ; clk      ;
; N/A                                     ; None                                                ; -3.359 ns ; reset ; mult:MULT|low[9]     ; clk      ;
; N/A                                     ; None                                                ; -3.359 ns ; reset ; mult:MULT|low[11]    ; clk      ;
; N/A                                     ; None                                                ; -3.364 ns ; reset ; mult:MULT|low[12]    ; clk      ;
; N/A                                     ; None                                                ; -3.364 ns ; reset ; mult:MULT|low[13]    ; clk      ;
; N/A                                     ; None                                                ; -3.368 ns ; reset ; mult:MULT|low[14]    ; clk      ;
; N/A                                     ; None                                                ; -3.368 ns ; reset ; mult:MULT|low[15]    ; clk      ;
; N/A                                     ; None                                                ; -3.375 ns ; reset ; mult:MULT|low[5]     ; clk      ;
; N/A                                     ; None                                                ; -3.375 ns ; reset ; mult:MULT|low[6]     ; clk      ;
; N/A                                     ; None                                                ; -3.376 ns ; reset ; mult:MULT|low[3]     ; clk      ;
; N/A                                     ; None                                                ; -3.385 ns ; reset ; mult:MULT|prod[23]   ; clk      ;
; N/A                                     ; None                                                ; -3.461 ns ; reset ; div:DIV|dividend[47] ; clk      ;
; N/A                                     ; None                                                ; -3.461 ns ; reset ; div:DIV|dividend[46] ; clk      ;
; N/A                                     ; None                                                ; -3.465 ns ; reset ; div:DIV|dividend[45] ; clk      ;
; N/A                                     ; None                                                ; -3.465 ns ; reset ; div:DIV|dividend[44] ; clk      ;
; N/A                                     ; None                                                ; -3.467 ns ; reset ; div:DIV|quotient[22] ; clk      ;
; N/A                                     ; None                                                ; -3.467 ns ; reset ; div:DIV|quotient[17] ; clk      ;
; N/A                                     ; None                                                ; -3.467 ns ; reset ; div:DIV|quotient[15] ; clk      ;
; N/A                                     ; None                                                ; -3.467 ns ; reset ; div:DIV|quotient[16] ; clk      ;
; N/A                                     ; None                                                ; -3.470 ns ; reset ; mult:MULT|low[7]     ; clk      ;
; N/A                                     ; None                                                ; -3.470 ns ; reset ; div:DIV|dividend[43] ; clk      ;
; N/A                                     ; None                                                ; -3.470 ns ; reset ; div:DIV|dividend[42] ; clk      ;
; N/A                                     ; None                                                ; -3.471 ns ; reset ; div:DIV|dividend[22] ; clk      ;
; N/A                                     ; None                                                ; -3.472 ns ; reset ; div:DIV|quotient[23] ; clk      ;
; N/A                                     ; None                                                ; -3.472 ns ; reset ; div:DIV|quotient[12] ; clk      ;
; N/A                                     ; None                                                ; -3.474 ns ; reset ; div:DIV|quotient[13] ; clk      ;
; N/A                                     ; None                                                ; -3.474 ns ; reset ; div:DIV|quotient[14] ; clk      ;
; N/A                                     ; None                                                ; -3.474 ns ; reset ; div:DIV|dividend[49] ; clk      ;
; N/A                                     ; None                                                ; -3.474 ns ; reset ; div:DIV|dividend[48] ; clk      ;
; N/A                                     ; None                                                ; -3.476 ns ; reset ; div:DIV|dividend[7]  ; clk      ;
; N/A                                     ; None                                                ; -3.477 ns ; reset ; div:DIV|quotient[21] ; clk      ;
; N/A                                     ; None                                                ; -3.477 ns ; reset ; div:DIV|quotient[20] ; clk      ;
; N/A                                     ; None                                                ; -3.478 ns ; reset ; div:DIV|dividend[41] ; clk      ;
; N/A                                     ; None                                                ; -3.478 ns ; reset ; div:DIV|dividend[40] ; clk      ;
; N/A                                     ; None                                                ; -3.480 ns ; reset ; div:DIV|quotient[19] ; clk      ;
; N/A                                     ; None                                                ; -3.480 ns ; reset ; div:DIV|quotient[18] ; clk      ;
; N/A                                     ; None                                                ; -3.480 ns ; reset ; div:DIV|quotient[10] ; clk      ;
; N/A                                     ; None                                                ; -3.480 ns ; reset ; div:DIV|quotient[11] ; clk      ;
; N/A                                     ; None                                                ; -3.480 ns ; reset ; div:DIV|dividend[51] ; clk      ;
; N/A                                     ; None                                                ; -3.480 ns ; reset ; div:DIV|dividend[50] ; clk      ;
; N/A                                     ; None                                                ; -3.481 ns ; reset ; div:DIV|quotient[8]  ; clk      ;
; N/A                                     ; None                                                ; -3.481 ns ; reset ; div:DIV|quotient[9]  ; clk      ;
; N/A                                     ; None                                                ; -3.481 ns ; reset ; div:DIV|dividend[53] ; clk      ;
; N/A                                     ; None                                                ; -3.481 ns ; reset ; div:DIV|dividend[52] ; clk      ;
; N/A                                     ; None                                                ; -3.482 ns ; reset ; div:DIV|dividend[62] ; clk      ;
; N/A                                     ; None                                                ; -3.482 ns ; reset ; div:DIV|dividend[54] ; clk      ;
; N/A                                     ; None                                                ; -3.492 ns ; reset ; mult:MULT|high[12]   ; clk      ;
; N/A                                     ; None                                                ; -3.539 ns ; reset ; div:DIV|divisor[37]  ; clk      ;
; N/A                                     ; None                                                ; -3.541 ns ; reset ; div:DIV|divisor[36]  ; clk      ;
; N/A                                     ; None                                                ; -3.547 ns ; reset ; div:DIV|divisor[38]  ; clk      ;
; N/A                                     ; None                                                ; -3.571 ns ; reset ; mult:MULT|prod[5]    ; clk      ;
; N/A                                     ; None                                                ; -3.585 ns ; reset ; mult:MULT|prod[46]   ; clk      ;
; N/A                                     ; None                                                ; -3.591 ns ; reset ; mult:MULT|prod[43]   ; clk      ;
; N/A                                     ; None                                                ; -3.605 ns ; reset ; div:DIV|dividend[1]  ; clk      ;
; N/A                                     ; None                                                ; -3.608 ns ; reset ; div:DIV|dividend[19] ; clk      ;
; N/A                                     ; None                                                ; -3.617 ns ; reset ; div:DIV|dividend[4]  ; clk      ;
; N/A                                     ; None                                                ; -3.617 ns ; reset ; div:DIV|dividend[5]  ; clk      ;
; N/A                                     ; None                                                ; -3.622 ns ; reset ; div:DIV|dividend[17] ; clk      ;
; N/A                                     ; None                                                ; -3.623 ns ; reset ; div:DIV|dividend[14] ; clk      ;
; N/A                                     ; None                                                ; -3.624 ns ; reset ; div:DIV|dividend[15] ; clk      ;
; N/A                                     ; None                                                ; -3.637 ns ; reset ; div:DIV|dividend[13] ; clk      ;
; N/A                                     ; None                                                ; -3.640 ns ; reset ; div:DIV|dividend[6]  ; clk      ;
; N/A                                     ; None                                                ; -3.643 ns ; reset ; div:DIV|dividend[11] ; clk      ;
; N/A                                     ; None                                                ; -3.648 ns ; reset ; mult:MULT|low[10]    ; clk      ;
; N/A                                     ; None                                                ; -3.649 ns ; reset ; div:DIV|dividend[10] ; clk      ;
; N/A                                     ; None                                                ; -3.650 ns ; reset ; mult:MULT|high[16]   ; clk      ;
; N/A                                     ; None                                                ; -3.650 ns ; reset ; mult:MULT|high[17]   ; clk      ;
; N/A                                     ; None                                                ; -3.651 ns ; reset ; div:DIV|dividend[9]  ; clk      ;
; N/A                                     ; None                                                ; -3.709 ns ; reset ; div:DIV|dividend[58] ; clk      ;
; N/A                                     ; None                                                ; -3.709 ns ; reset ; div:DIV|dividend[57] ; clk      ;
; N/A                                     ; None                                                ; -3.710 ns ; reset ; mult:MULT|low[17]    ; clk      ;
; N/A                                     ; None                                                ; -3.710 ns ; reset ; mult:MULT|prod[13]   ; clk      ;
; N/A                                     ; None                                                ; -3.711 ns ; reset ; div:DIV|dividend[61] ; clk      ;
; N/A                                     ; None                                                ; -3.711 ns ; reset ; div:DIV|dividend[60] ; clk      ;
; N/A                                     ; None                                                ; -3.711 ns ; reset ; div:DIV|dividend[59] ; clk      ;
; N/A                                     ; None                                                ; -3.711 ns ; reset ; mult:MULT|prod[14]   ; clk      ;
; N/A                                     ; None                                                ; -3.711 ns ; reset ; div:DIV|dividend[56] ; clk      ;
; N/A                                     ; None                                                ; -3.712 ns ; reset ; div:DIV|dividend[55] ; clk      ;
; N/A                                     ; None                                                ; -3.717 ns ; reset ; mult:MULT|prod[19]   ; clk      ;
; N/A                                     ; None                                                ; -3.726 ns ; reset ; mult:MULT|high[7]    ; clk      ;
; N/A                                     ; None                                                ; -3.729 ns ; reset ; mult:MULT|high[9]    ; clk      ;
; N/A                                     ; None                                                ; -3.730 ns ; reset ; mult:MULT|prod[7]    ; clk      ;
; N/A                                     ; None                                                ; -3.733 ns ; reset ; mult:MULT|prod[37]   ; clk      ;
; N/A                                     ; None                                                ; -3.733 ns ; reset ; mult:MULT|prod[44]   ; clk      ;
; N/A                                     ; None                                                ; -3.738 ns ; reset ; div:DIV|dividend[18] ; clk      ;
; N/A                                     ; None                                                ; -3.743 ns ; reset ; mult:MULT|prod[51]   ; clk      ;
; N/A                                     ; None                                                ; -3.743 ns ; reset ; mult:MULT|prod[52]   ; clk      ;
; N/A                                     ; None                                                ; -3.744 ns ; reset ; div:DIV|dividend[16] ; clk      ;
; N/A                                     ; None                                                ; -3.746 ns ; reset ; mult:MULT|prod[48]   ; clk      ;
; N/A                                     ; None                                                ; -3.747 ns ; reset ; mult:MULT|prod[55]   ; clk      ;
; N/A                                     ; None                                                ; -3.747 ns ; reset ; mult:MULT|prod[56]   ; clk      ;
; N/A                                     ; None                                                ; -3.750 ns ; reset ; mult:MULT|prod[41]   ; clk      ;
; N/A                                     ; None                                                ; -3.754 ns ; reset ; mult:MULT|prod[58]   ; clk      ;
; N/A                                     ; None                                                ; -3.754 ns ; reset ; mult:MULT|prod[59]   ; clk      ;
; N/A                                     ; None                                                ; -3.755 ns ; reset ; mult:MULT|high[6]    ; clk      ;
; N/A                                     ; None                                                ; -3.756 ns ; reset ; mult:MULT|prod[36]   ; clk      ;
; N/A                                     ; None                                                ; -3.756 ns ; reset ; mult:MULT|prod[38]   ; clk      ;
; N/A                                     ; None                                                ; -3.757 ns ; reset ; mult:MULT|prod[35]   ; clk      ;
; N/A                                     ; None                                                ; -3.757 ns ; reset ; mult:MULT|prod[33]   ; clk      ;
; N/A                                     ; None                                                ; -3.758 ns ; reset ; mult:MULT|prod[47]   ; clk      ;
; N/A                                     ; None                                                ; -3.761 ns ; reset ; mult:MULT|prod[24]   ; clk      ;
; N/A                                     ; None                                                ; -3.774 ns ; reset ; mult:MULT|prod[17]   ; clk      ;
; N/A                                     ; None                                                ; -3.777 ns ; reset ; div:DIV|dividend[12] ; clk      ;
; N/A                                     ; None                                                ; -3.786 ns ; reset ; mult:MULT|prod[22]   ; clk      ;
; N/A                                     ; None                                                ; -3.793 ns ; reset ; mult:MULT|prod[20]   ; clk      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;       ;                      ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------+----------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat May 18 22:23:02 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "control:ctrl|pcsrc[2]" is a latch
    Warning: Node "control:ctrl|pcsrc[0]" is a latch
    Warning: Node "control:ctrl|pcsrc[1]" is a latch
    Warning: Node "control:ctrl|alulogic[0]" is a latch
    Warning: Node "control:ctrl|pcwritecond" is a latch
    Warning: Node "control:ctrl|alulogic[1]" is a latch
    Warning: Node "control:ctrl|pcwrite" is a latch
    Warning: Node "control:ctrl|aluoutwrite" is a latch
    Warning: Node "dlr:DLR|out[2]" is a latch
    Warning: Node "control:ctrl|alusrcb[2]" is a latch
    Warning: Node "control:ctrl|aluop[2]" is a latch
    Warning: Node "control:ctrl|aluop[0]" is a latch
    Warning: Node "control:ctrl|aluop[1]" is a latch
    Warning: Node "control:ctrl|irwrite" is a latch
    Warning: Node "control:ctrl|epcwrite" is a latch
    Warning: Node "control:ctrl|alusrca[0]" is a latch
    Warning: Node "control:ctrl|alusrca[1]" is a latch
    Warning: Node "control:ctrl|nextState[5]" is a latch
    Warning: Node "control:ctrl|nextState[4]" is a latch
    Warning: Node "control:ctrl|nextState[0]" is a latch
    Warning: Node "control:ctrl|nextState[2]" is a latch
    Warning: Node "control:ctrl|nextState[1]" is a latch
    Warning: Node "control:ctrl|nextState[3]" is a latch
    Warning: Node "control:ctrl|alusrcb[0]" is a latch
    Warning: Node "control:ctrl|alusrcb[1]" is a latch
    Warning: Node "control:ctrl|memrw" is a latch
    Warning: Node "control:ctrl|mdrwrite" is a latch
    Warning: Node "dsr:DSR|out[0]" is a latch
    Warning: Node "control:ctrl|inccontrol" is a latch
    Warning: Node "control:ctrl|iord[0]" is a latch
    Warning: Node "control:ctrl|iord[2]" is a latch
    Warning: Node "control:ctrl|iord[1]" is a latch
    Warning: Node "dsr:DSR|out[1]" is a latch
    Warning: Node "dsr:DSR|out[2]" is a latch
    Warning: Node "dsr:DSR|out[3]" is a latch
    Warning: Node "dsr:DSR|out[4]" is a latch
    Warning: Node "dsr:DSR|out[5]" is a latch
    Warning: Node "dsr:DSR|out[6]" is a latch
    Warning: Node "dsr:DSR|out[7]" is a latch
    Warning: Node "control:ctrl|dlrcontrol[0]" is a latch
    Warning: Node "control:ctrl|dlrcontrol[1]" is a latch
    Warning: Node "dsr:DSR|out[16]" is a latch
    Warning: Node "dsr:DSR|out[17]" is a latch
    Warning: Node "dsr:DSR|out[18]" is a latch
    Warning: Node "dsr:DSR|out[19]" is a latch
    Warning: Node "dsr:DSR|out[20]" is a latch
    Warning: Node "dsr:DSR|out[21]" is a latch
    Warning: Node "dsr:DSR|out[22]" is a latch
    Warning: Node "dsr:DSR|out[23]" is a latch
    Warning: Node "dlr:DLR|out[31]" is a latch
    Warning: Node "dsr:DSR|out[24]" is a latch
    Warning: Node "dsr:DSR|out[25]" is a latch
    Warning: Node "dsr:DSR|out[26]" is a latch
    Warning: Node "dsr:DSR|out[27]" is a latch
    Warning: Node "dsr:DSR|out[28]" is a latch
    Warning: Node "dsr:DSR|out[29]" is a latch
    Warning: Node "dsr:DSR|out[30]" is a latch
    Warning: Node "dsr:DSR|out[31]" is a latch
    Warning: Node "dlr:DLR|out[30]" is a latch
    Warning: Node "control:ctrl|regwrite" is a latch
    Warning: Node "dlr:DLR|out[29]" is a latch
    Warning: Node "dlr:DLR|out[28]" is a latch
    Warning: Node "dsr:DSR|out[8]" is a latch
    Warning: Node "dsr:DSR|out[9]" is a latch
    Warning: Node "dsr:DSR|out[10]" is a latch
    Warning: Node "dsr:DSR|out[11]" is a latch
    Warning: Node "dsr:DSR|out[12]" is a latch
    Warning: Node "dsr:DSR|out[13]" is a latch
    Warning: Node "dsr:DSR|out[14]" is a latch
    Warning: Node "dsr:DSR|out[15]" is a latch
    Warning: Node "dlr:DLR|out[0]" is a latch
    Warning: Node "dlr:DLR|out[1]" is a latch
    Warning: Node "control:ctrl|dsrcontrol[0]" is a latch
    Warning: Node "control:ctrl|dsrcontrol[1]" is a latch
    Warning: Node "dlr:DLR|out[3]" is a latch
    Warning: Node "dlr:DLR|out[4]" is a latch
    Warning: Node "dlr:DLR|out[5]" is a latch
    Warning: Node "dlr:DLR|out[6]" is a latch
    Warning: Node "dlr:DLR|out[7]" is a latch
    Warning: Node "control:ctrl|memtoreg[0]" is a latch
    Warning: Node "control:ctrl|memtoreg[2]" is a latch
    Warning: Node "control:ctrl|memtoreg[1]" is a latch
    Warning: Node "control:ctrl|muxhigh" is a latch
    Warning: Node "control:ctrl|highwrite" is a latch
    Warning: Node "control:ctrl|regdest[0]" is a latch
    Warning: Node "control:ctrl|regdest[1]" is a latch
    Warning: Node "dlr:DLR|out[26]" is a latch
    Warning: Node "dlr:DLR|out[27]" is a latch
    Warning: Node "dlr:DLR|out[24]" is a latch
    Warning: Node "dlr:DLR|out[22]" is a latch
    Warning: Node "control:ctrl|dloadab" is a latch
    Warning: Node "control:ctrl|mloadab" is a latch
    Warning: Node "dlr:DLR|out[25]" is a latch
    Warning: Node "dlr:DLR|out[23]" is a latch
    Warning: Node "dlr:DLR|out[20]" is a latch
    Warning: Node "dlr:DLR|out[21]" is a latch
    Warning: Node "control:ctrl|shiftcontrol[0]" is a latch
    Warning: Node "control:ctrl|shiftcontrol[2]" is a latch
    Warning: Node "control:ctrl|shiftcontrol[1]" is a latch
    Warning: Node "dlr:DLR|out[19]" is a latch
    Warning: Node "dlr:DLR|out[18]" is a latch
    Warning: Node "control:ctrl|shamtcontrol" is a latch
    Warning: Node "dlr:DLR|out[17]" is a latch
    Warning: Node "dlr:DLR|out[16]" is a latch
    Warning: Node "dlr:DLR|out[15]" is a latch
    Warning: Node "dlr:DLR|out[14]" is a latch
    Warning: Node "dlr:DLR|out[12]" is a latch
    Warning: Node "dlr:DLR|out[8]" is a latch
    Warning: Node "dlr:DLR|out[10]" is a latch
    Warning: Node "dlr:DLR|out[13]" is a latch
    Warning: Node "dlr:DLR|out[11]" is a latch
    Warning: Node "dlr:DLR|out[9]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 47 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "control:ctrl|dsrcontrol[1]" as buffer
    Info: Detected ripple clock "control:ctrl|dsrcontrol[0]" as buffer
    Info: Detected ripple clock "control:ctrl|dlrcontrol[1]" as buffer
    Info: Detected ripple clock "control:ctrl|dlrcontrol[0]" as buffer
    Info: Detected gated clock "control:ctrl|Equal1~0" as buffer
    Info: Detected gated clock "control:ctrl|WideOr26~0" as buffer
    Info: Detected gated clock "control:ctrl|Mux5~4" as buffer
    Info: Detected gated clock "control:ctrl|Equal1~1" as buffer
    Info: Detected gated clock "control:ctrl|Mux5~5" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr31_26[5]" as buffer
    Info: Detected gated clock "control:ctrl|WideOr28~0" as buffer
    Info: Detected gated clock "dsr:DSR|Mux24~0" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr31_26[3]" as buffer
    Info: Detected gated clock "control:ctrl|Mux5~6" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr31_26[0]" as buffer
    Info: Detected gated clock "control:ctrl|Mux6~2" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr31_26[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr31_26[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr31_26[2]" as buffer
    Info: Detected gated clock "control:ctrl|Mux5~3" as buffer
    Info: Detected gated clock "control:ctrl|Mux5~2" as buffer
    Info: Detected gated clock "control:ctrl|Mux5~8" as buffer
    Info: Detected gated clock "control:ctrl|Mux5~7" as buffer
    Info: Detected gated clock "control:ctrl|WideOr7~0" as buffer
    Info: Detected gated clock "control:ctrl|Decoder1~0" as buffer
    Info: Detected gated clock "control:ctrl|Mux11~0" as buffer
    Info: Detected gated clock "control:ctrl|Mux5~1" as buffer
    Info: Detected gated clock "control:ctrl|Mux5~0" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr15_0[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr15_0[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr15_0[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr15_0[1]" as buffer
    Info: Detected gated clock "control:ctrl|WideOr84~1" as buffer
    Info: Detected gated clock "control:ctrl|Mux11~1" as buffer
    Info: Detected gated clock "control:ctrl|Decoder2~4" as buffer
    Info: Detected gated clock "dlr:DLR|Mux24~0" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr15_0[2]" as buffer
    Info: Detected gated clock "control:ctrl|WideOr84~0" as buffer
    Info: Detected ripple clock "control:ctrl|state[3]" as buffer
    Info: Detected ripple clock "control:ctrl|state[1]" as buffer
    Info: Detected ripple clock "control:ctrl|state[2]" as buffer
    Info: Detected ripple clock "control:ctrl|state[0]" as buffer
    Info: Detected ripple clock "control:ctrl|state[4]" as buffer
    Info: Detected gated clock "control:ctrl|Mux6~0" as buffer
    Info: Detected ripple clock "control:ctrl|state[5]" as buffer
    Info: Detected gated clock "control:ctrl|Decoder2~1" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr15_0[0]" as buffer
Info: Clock "clk" has Internal fmax of 40.74 MHz between source register "control:ctrl|alusrcb[2]" and destination register "control:ctrl|nextState[5]" (period= 24.546 ns)
    Info: + Longest register to register delay is 9.392 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X13_Y8_N12; Fanout = 99; REG Node = 'control:ctrl|alusrcb[2]'
        Info: 2: + IC(0.704 ns) + CELL(0.366 ns) = 1.070 ns; Loc. = LCCOMB_X14_Y9_N18; Fanout = 3; COMB Node = 'mux32_8x1:mux_alusrcb|out[0]~0'
        Info: 3: + IC(0.382 ns) + CELL(0.053 ns) = 1.505 ns; Loc. = LCCOMB_X14_Y9_N6; Fanout = 2; COMB Node = 'Ula32:alu|carry_temp[0]~1'
        Info: 4: + IC(0.371 ns) + CELL(0.346 ns) = 2.222 ns; Loc. = LCCOMB_X14_Y9_N24; Fanout = 5; COMB Node = 'Ula32:alu|carry_temp[1]~2'
        Info: 5: + IC(0.314 ns) + CELL(0.053 ns) = 2.589 ns; Loc. = LCCOMB_X14_Y9_N30; Fanout = 1; COMB Node = 'Ula32:alu|carry_temp[3]~23'
        Info: 6: + IC(0.244 ns) + CELL(0.228 ns) = 3.061 ns; Loc. = LCCOMB_X14_Y9_N16; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[3]~3'
        Info: 7: + IC(0.214 ns) + CELL(0.053 ns) = 3.328 ns; Loc. = LCCOMB_X14_Y9_N20; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[5]~4'
        Info: 8: + IC(0.220 ns) + CELL(0.053 ns) = 3.601 ns; Loc. = LCCOMB_X14_Y9_N0; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[7]~5'
        Info: 9: + IC(0.211 ns) + CELL(0.053 ns) = 3.865 ns; Loc. = LCCOMB_X14_Y9_N4; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[9]~39'
        Info: 10: + IC(0.208 ns) + CELL(0.053 ns) = 4.126 ns; Loc. = LCCOMB_X14_Y9_N10; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[11]~6'
        Info: 11: + IC(0.779 ns) + CELL(0.053 ns) = 4.958 ns; Loc. = LCCOMB_X9_Y11_N20; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[13]~7'
        Info: 12: + IC(0.217 ns) + CELL(0.053 ns) = 5.228 ns; Loc. = LCCOMB_X9_Y11_N26; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[15]~8'
        Info: 13: + IC(0.219 ns) + CELL(0.053 ns) = 5.500 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[17]~9'
        Info: 14: + IC(0.223 ns) + CELL(0.053 ns) = 5.776 ns; Loc. = LCCOMB_X9_Y11_N28; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[19]~10'
        Info: 15: + IC(0.261 ns) + CELL(0.346 ns) = 6.383 ns; Loc. = LCCOMB_X9_Y11_N6; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[21]~11'
        Info: 16: + IC(0.507 ns) + CELL(0.053 ns) = 6.943 ns; Loc. = LCCOMB_X6_Y11_N16; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[23]~12'
        Info: 17: + IC(0.211 ns) + CELL(0.053 ns) = 7.207 ns; Loc. = LCCOMB_X6_Y11_N30; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[25]~13'
        Info: 18: + IC(0.209 ns) + CELL(0.053 ns) = 7.469 ns; Loc. = LCCOMB_X6_Y11_N10; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[27]~14'
        Info: 19: + IC(0.226 ns) + CELL(0.053 ns) = 7.748 ns; Loc. = LCCOMB_X6_Y11_N4; Fanout = 7; COMB Node = 'Ula32:alu|carry_temp[29]~15'
        Info: 20: + IC(0.249 ns) + CELL(0.053 ns) = 8.050 ns; Loc. = LCCOMB_X6_Y11_N8; Fanout = 3; COMB Node = 'Ula32:alu|carry_temp[30]~16'
        Info: 21: + IC(0.252 ns) + CELL(0.228 ns) = 8.530 ns; Loc. = LCCOMB_X6_Y11_N24; Fanout = 2; COMB Node = 'control:ctrl|Mux6~41'
        Info: 22: + IC(0.300 ns) + CELL(0.053 ns) = 8.883 ns; Loc. = LCCOMB_X6_Y11_N0; Fanout = 1; COMB Node = 'control:ctrl|Mux0~0'
        Info: 23: + IC(0.206 ns) + CELL(0.053 ns) = 9.142 ns; Loc. = LCCOMB_X6_Y11_N20; Fanout = 1; COMB Node = 'control:ctrl|Mux0~4'
        Info: 24: + IC(0.197 ns) + CELL(0.053 ns) = 9.392 ns; Loc. = LCCOMB_X6_Y11_N18; Fanout = 1; REG Node = 'control:ctrl|nextState[5]'
        Info: Total cell delay = 2.468 ns ( 26.28 % )
        Info: Total interconnect delay = 6.924 ns ( 73.72 % )
    Info: - Smallest clock skew is -2.208 ns
        Info: + Shortest clock path from clock "clk" to destination register is 4.963 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'
            Info: 2: + IC(0.609 ns) + CELL(0.712 ns) = 2.175 ns; Loc. = LCFF_X1_Y10_N1; Fanout = 17; REG Node = 'Instr_Reg:ir|Instr31_26[0]'
            Info: 3: + IC(0.234 ns) + CELL(0.053 ns) = 2.462 ns; Loc. = LCCOMB_X1_Y10_N8; Fanout = 2; COMB Node = 'control:ctrl|Decoder1~0'
            Info: 4: + IC(0.567 ns) + CELL(0.272 ns) = 3.301 ns; Loc. = LCCOMB_X5_Y10_N22; Fanout = 1; COMB Node = 'control:ctrl|Mux11~1'
            Info: 5: + IC(1.434 ns) + CELL(0.228 ns) = 4.963 ns; Loc. = LCCOMB_X6_Y11_N18; Fanout = 1; REG Node = 'control:ctrl|nextState[5]'
            Info: Total cell delay = 2.119 ns ( 42.70 % )
            Info: Total interconnect delay = 2.844 ns ( 57.30 % )
        Info: - Longest clock path from clock "clk" to source register is 7.171 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'
            Info: 2: + IC(0.998 ns) + CELL(0.712 ns) = 2.564 ns; Loc. = LCFF_X5_Y11_N31; Fanout = 77; REG Node = 'control:ctrl|state[0]'
            Info: 3: + IC(0.591 ns) + CELL(0.225 ns) = 3.380 ns; Loc. = LCCOMB_X5_Y10_N8; Fanout = 6; COMB Node = 'control:ctrl|Mux6~0'
            Info: 4: + IC(0.529 ns) + CELL(0.225 ns) = 4.134 ns; Loc. = LCCOMB_X7_Y10_N24; Fanout = 5; COMB Node = 'control:ctrl|Decoder2~0'
            Info: 5: + IC(2.115 ns) + CELL(0.000 ns) = 6.249 ns; Loc. = CLKCTRL_G6; Fanout = 38; COMB Node = 'control:ctrl|Decoder2~0clkctrl'
            Info: 6: + IC(0.869 ns) + CELL(0.053 ns) = 7.171 ns; Loc. = LCCOMB_X13_Y8_N12; Fanout = 99; REG Node = 'control:ctrl|alusrcb[2]'
            Info: Total cell delay = 2.069 ns ( 28.85 % )
            Info: Total interconnect delay = 5.102 ns ( 71.15 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.673 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "control:ctrl|state[4]" and destination pin or register "control:ctrl|nextState[4]" for clock "clk" (Hold time is 6.048 ns)
    Info: + Largest clock skew is 7.317 ns
        Info: + Longest clock path from clock "clk" to destination register is 9.734 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'
            Info: 2: + IC(1.050 ns) + CELL(0.712 ns) = 2.616 ns; Loc. = LCFF_X5_Y12_N15; Fanout = 17; REG Node = 'Instr_Reg:ir|Instr31_26[1]'
            Info: 3: + IC(0.840 ns) + CELL(0.366 ns) = 3.822 ns; Loc. = LCCOMB_X1_Y10_N24; Fanout = 1; COMB Node = 'control:ctrl|WideOr28~0'
            Info: 4: + IC(0.220 ns) + CELL(0.225 ns) = 4.267 ns; Loc. = LCCOMB_X1_Y10_N26; Fanout = 1; COMB Node = 'control:ctrl|Mux5~2'
            Info: 5: + IC(0.264 ns) + CELL(0.378 ns) = 4.909 ns; Loc. = LCCOMB_X1_Y10_N12; Fanout = 2; COMB Node = 'control:ctrl|Mux11~0'
            Info: 6: + IC(1.423 ns) + CELL(0.272 ns) = 6.604 ns; Loc. = LCCOMB_X5_Y10_N20; Fanout = 1; COMB Node = 'control:ctrl|Mux5~8'
            Info: 7: + IC(1.945 ns) + CELL(0.000 ns) = 8.549 ns; Loc. = CLKCTRL_G4; Fanout = 5; COMB Node = 'control:ctrl|Mux5~8clkctrl'
            Info: 8: + IC(0.957 ns) + CELL(0.228 ns) = 9.734 ns; Loc. = LCCOMB_X6_Y10_N26; Fanout = 1; REG Node = 'control:ctrl|nextState[4]'
            Info: Total cell delay = 3.035 ns ( 31.18 % )
            Info: Total interconnect delay = 6.699 ns ( 68.82 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.417 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'
            Info: 2: + IC(0.945 ns) + CELL(0.618 ns) = 2.417 ns; Loc. = LCFF_X6_Y10_N13; Fanout = 55; REG Node = 'control:ctrl|state[4]'
            Info: Total cell delay = 1.472 ns ( 60.90 % )
            Info: Total interconnect delay = 0.945 ns ( 39.10 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 1.175 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y10_N13; Fanout = 55; REG Node = 'control:ctrl|state[4]'
        Info: 2: + IC(0.767 ns) + CELL(0.154 ns) = 0.921 ns; Loc. = LCCOMB_X6_Y10_N4; Fanout = 1; COMB Node = 'control:ctrl|Mux1~4'
        Info: 3: + IC(0.201 ns) + CELL(0.053 ns) = 1.175 ns; Loc. = LCCOMB_X6_Y10_N26; Fanout = 1; REG Node = 'control:ctrl|nextState[4]'
        Info: Total cell delay = 0.207 ns ( 17.62 % )
        Info: Total interconnect delay = 0.968 ns ( 82.38 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "div:DIV|high[30]" (data pin = "reset", clock pin = "clk") is 11.512 ns
    Info: + Longest pin to register delay is 13.910 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 704; PIN Node = 'reset'
        Info: 2: + IC(5.475 ns) + CELL(0.545 ns) = 6.884 ns; Loc. = LCCOMB_X29_Y18_N18; Fanout = 2; COMB Node = 'div:DIV|Add2~6'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 6.919 ns; Loc. = LCCOMB_X29_Y18_N20; Fanout = 2; COMB Node = 'div:DIV|Add2~10'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 6.954 ns; Loc. = LCCOMB_X29_Y18_N22; Fanout = 2; COMB Node = 'div:DIV|Add2~14'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 6.989 ns; Loc. = LCCOMB_X29_Y18_N24; Fanout = 2; COMB Node = 'div:DIV|Add2~18'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 7.024 ns; Loc. = LCCOMB_X29_Y18_N26; Fanout = 2; COMB Node = 'div:DIV|Add2~22'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 7.059 ns; Loc. = LCCOMB_X29_Y18_N28; Fanout = 2; COMB Node = 'div:DIV|Add2~26'
        Info: 8: + IC(0.000 ns) + CELL(0.168 ns) = 7.227 ns; Loc. = LCCOMB_X29_Y18_N30; Fanout = 2; COMB Node = 'div:DIV|Add2~30'
        Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 7.262 ns; Loc. = LCCOMB_X29_Y17_N0; Fanout = 2; COMB Node = 'div:DIV|Add2~34'
        Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 7.297 ns; Loc. = LCCOMB_X29_Y17_N2; Fanout = 2; COMB Node = 'div:DIV|Add2~38'
        Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 7.332 ns; Loc. = LCCOMB_X29_Y17_N4; Fanout = 2; COMB Node = 'div:DIV|Add2~42'
        Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 7.367 ns; Loc. = LCCOMB_X29_Y17_N6; Fanout = 2; COMB Node = 'div:DIV|Add2~46'
        Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 7.402 ns; Loc. = LCCOMB_X29_Y17_N8; Fanout = 2; COMB Node = 'div:DIV|Add2~50'
        Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 7.437 ns; Loc. = LCCOMB_X29_Y17_N10; Fanout = 2; COMB Node = 'div:DIV|Add2~54'
        Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 7.472 ns; Loc. = LCCOMB_X29_Y17_N12; Fanout = 2; COMB Node = 'div:DIV|Add2~58'
        Info: 16: + IC(0.000 ns) + CELL(0.124 ns) = 7.596 ns; Loc. = LCCOMB_X29_Y17_N14; Fanout = 2; COMB Node = 'div:DIV|Add2~62'
        Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 7.631 ns; Loc. = LCCOMB_X29_Y17_N16; Fanout = 2; COMB Node = 'div:DIV|Add2~66'
        Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 7.666 ns; Loc. = LCCOMB_X29_Y17_N18; Fanout = 2; COMB Node = 'div:DIV|Add2~70'
        Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 7.701 ns; Loc. = LCCOMB_X29_Y17_N20; Fanout = 2; COMB Node = 'div:DIV|Add2~74'
        Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 7.736 ns; Loc. = LCCOMB_X29_Y17_N22; Fanout = 2; COMB Node = 'div:DIV|Add2~78'
        Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 7.771 ns; Loc. = LCCOMB_X29_Y17_N24; Fanout = 2; COMB Node = 'div:DIV|Add2~82'
        Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 7.806 ns; Loc. = LCCOMB_X29_Y17_N26; Fanout = 2; COMB Node = 'div:DIV|Add2~86'
        Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 7.841 ns; Loc. = LCCOMB_X29_Y17_N28; Fanout = 2; COMB Node = 'div:DIV|Add2~90'
        Info: 24: + IC(0.000 ns) + CELL(0.168 ns) = 8.009 ns; Loc. = LCCOMB_X29_Y17_N30; Fanout = 2; COMB Node = 'div:DIV|Add2~94'
        Info: 25: + IC(0.000 ns) + CELL(0.035 ns) = 8.044 ns; Loc. = LCCOMB_X29_Y16_N0; Fanout = 2; COMB Node = 'div:DIV|Add2~98'
        Info: 26: + IC(0.000 ns) + CELL(0.035 ns) = 8.079 ns; Loc. = LCCOMB_X29_Y16_N2; Fanout = 2; COMB Node = 'div:DIV|Add2~102'
        Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 8.114 ns; Loc. = LCCOMB_X29_Y16_N4; Fanout = 2; COMB Node = 'div:DIV|Add2~106'
        Info: 28: + IC(0.000 ns) + CELL(0.035 ns) = 8.149 ns; Loc. = LCCOMB_X29_Y16_N6; Fanout = 2; COMB Node = 'div:DIV|Add2~110'
        Info: 29: + IC(0.000 ns) + CELL(0.035 ns) = 8.184 ns; Loc. = LCCOMB_X29_Y16_N8; Fanout = 2; COMB Node = 'div:DIV|Add2~114'
        Info: 30: + IC(0.000 ns) + CELL(0.035 ns) = 8.219 ns; Loc. = LCCOMB_X29_Y16_N10; Fanout = 2; COMB Node = 'div:DIV|Add2~118'
        Info: 31: + IC(0.000 ns) + CELL(0.035 ns) = 8.254 ns; Loc. = LCCOMB_X29_Y16_N12; Fanout = 2; COMB Node = 'div:DIV|Add2~122'
        Info: 32: + IC(0.000 ns) + CELL(0.124 ns) = 8.378 ns; Loc. = LCCOMB_X29_Y16_N14; Fanout = 2; COMB Node = 'div:DIV|Add2~126'
        Info: 33: + IC(0.000 ns) + CELL(0.035 ns) = 8.413 ns; Loc. = LCCOMB_X29_Y16_N16; Fanout = 2; COMB Node = 'div:DIV|Add2~130'
        Info: 34: + IC(0.000 ns) + CELL(0.035 ns) = 8.448 ns; Loc. = LCCOMB_X29_Y16_N18; Fanout = 2; COMB Node = 'div:DIV|Add2~134'
        Info: 35: + IC(0.000 ns) + CELL(0.035 ns) = 8.483 ns; Loc. = LCCOMB_X29_Y16_N20; Fanout = 2; COMB Node = 'div:DIV|Add2~138'
        Info: 36: + IC(0.000 ns) + CELL(0.035 ns) = 8.518 ns; Loc. = LCCOMB_X29_Y16_N22; Fanout = 2; COMB Node = 'div:DIV|Add2~142'
        Info: 37: + IC(0.000 ns) + CELL(0.035 ns) = 8.553 ns; Loc. = LCCOMB_X29_Y16_N24; Fanout = 2; COMB Node = 'div:DIV|Add2~146'
        Info: 38: + IC(0.000 ns) + CELL(0.035 ns) = 8.588 ns; Loc. = LCCOMB_X29_Y16_N26; Fanout = 2; COMB Node = 'div:DIV|Add2~150'
        Info: 39: + IC(0.000 ns) + CELL(0.035 ns) = 8.623 ns; Loc. = LCCOMB_X29_Y16_N28; Fanout = 2; COMB Node = 'div:DIV|Add2~154'
        Info: 40: + IC(0.000 ns) + CELL(0.168 ns) = 8.791 ns; Loc. = LCCOMB_X29_Y16_N30; Fanout = 2; COMB Node = 'div:DIV|Add2~158'
        Info: 41: + IC(0.000 ns) + CELL(0.035 ns) = 8.826 ns; Loc. = LCCOMB_X29_Y15_N0; Fanout = 2; COMB Node = 'div:DIV|Add2~162'
        Info: 42: + IC(0.000 ns) + CELL(0.035 ns) = 8.861 ns; Loc. = LCCOMB_X29_Y15_N2; Fanout = 2; COMB Node = 'div:DIV|Add2~166'
        Info: 43: + IC(0.000 ns) + CELL(0.035 ns) = 8.896 ns; Loc. = LCCOMB_X29_Y15_N4; Fanout = 2; COMB Node = 'div:DIV|Add2~170'
        Info: 44: + IC(0.000 ns) + CELL(0.035 ns) = 8.931 ns; Loc. = LCCOMB_X29_Y15_N6; Fanout = 2; COMB Node = 'div:DIV|Add2~174'
        Info: 45: + IC(0.000 ns) + CELL(0.035 ns) = 8.966 ns; Loc. = LCCOMB_X29_Y15_N8; Fanout = 2; COMB Node = 'div:DIV|Add2~178'
        Info: 46: + IC(0.000 ns) + CELL(0.035 ns) = 9.001 ns; Loc. = LCCOMB_X29_Y15_N10; Fanout = 2; COMB Node = 'div:DIV|Add2~182'
        Info: 47: + IC(0.000 ns) + CELL(0.035 ns) = 9.036 ns; Loc. = LCCOMB_X29_Y15_N12; Fanout = 2; COMB Node = 'div:DIV|Add2~186'
        Info: 48: + IC(0.000 ns) + CELL(0.124 ns) = 9.160 ns; Loc. = LCCOMB_X29_Y15_N14; Fanout = 2; COMB Node = 'div:DIV|Add2~190'
        Info: 49: + IC(0.000 ns) + CELL(0.035 ns) = 9.195 ns; Loc. = LCCOMB_X29_Y15_N16; Fanout = 2; COMB Node = 'div:DIV|Add2~194'
        Info: 50: + IC(0.000 ns) + CELL(0.035 ns) = 9.230 ns; Loc. = LCCOMB_X29_Y15_N18; Fanout = 2; COMB Node = 'div:DIV|Add2~198'
        Info: 51: + IC(0.000 ns) + CELL(0.035 ns) = 9.265 ns; Loc. = LCCOMB_X29_Y15_N20; Fanout = 2; COMB Node = 'div:DIV|Add2~202'
        Info: 52: + IC(0.000 ns) + CELL(0.035 ns) = 9.300 ns; Loc. = LCCOMB_X29_Y15_N22; Fanout = 2; COMB Node = 'div:DIV|Add2~206'
        Info: 53: + IC(0.000 ns) + CELL(0.035 ns) = 9.335 ns; Loc. = LCCOMB_X29_Y15_N24; Fanout = 2; COMB Node = 'div:DIV|Add2~210'
        Info: 54: + IC(0.000 ns) + CELL(0.035 ns) = 9.370 ns; Loc. = LCCOMB_X29_Y15_N26; Fanout = 2; COMB Node = 'div:DIV|Add2~214'
        Info: 55: + IC(0.000 ns) + CELL(0.035 ns) = 9.405 ns; Loc. = LCCOMB_X29_Y15_N28; Fanout = 2; COMB Node = 'div:DIV|Add2~218'
        Info: 56: + IC(0.000 ns) + CELL(0.168 ns) = 9.573 ns; Loc. = LCCOMB_X29_Y15_N30; Fanout = 2; COMB Node = 'div:DIV|Add2~222'
        Info: 57: + IC(0.000 ns) + CELL(0.035 ns) = 9.608 ns; Loc. = LCCOMB_X29_Y14_N0; Fanout = 2; COMB Node = 'div:DIV|Add2~226'
        Info: 58: + IC(0.000 ns) + CELL(0.035 ns) = 9.643 ns; Loc. = LCCOMB_X29_Y14_N2; Fanout = 2; COMB Node = 'div:DIV|Add2~230'
        Info: 59: + IC(0.000 ns) + CELL(0.035 ns) = 9.678 ns; Loc. = LCCOMB_X29_Y14_N4; Fanout = 2; COMB Node = 'div:DIV|Add2~234'
        Info: 60: + IC(0.000 ns) + CELL(0.035 ns) = 9.713 ns; Loc. = LCCOMB_X29_Y14_N6; Fanout = 2; COMB Node = 'div:DIV|Add2~238'
        Info: 61: + IC(0.000 ns) + CELL(0.035 ns) = 9.748 ns; Loc. = LCCOMB_X29_Y14_N8; Fanout = 2; COMB Node = 'div:DIV|Add2~242'
        Info: 62: + IC(0.000 ns) + CELL(0.035 ns) = 9.783 ns; Loc. = LCCOMB_X29_Y14_N10; Fanout = 2; COMB Node = 'div:DIV|Add2~246'
        Info: 63: + IC(0.000 ns) + CELL(0.035 ns) = 9.818 ns; Loc. = LCCOMB_X29_Y14_N12; Fanout = 2; COMB Node = 'div:DIV|Add2~250'
        Info: 64: + IC(0.000 ns) + CELL(0.124 ns) = 9.942 ns; Loc. = LCCOMB_X29_Y14_N14; Fanout = 1; COMB Node = 'div:DIV|Add2~254'
        Info: 65: + IC(0.000 ns) + CELL(0.125 ns) = 10.067 ns; Loc. = LCCOMB_X29_Y14_N16; Fanout = 161; COMB Node = 'div:DIV|Add2~257'
        Info: 66: + IC(0.661 ns) + CELL(0.516 ns) = 11.244 ns; Loc. = LCCOMB_X30_Y14_N0; Fanout = 2; COMB Node = 'div:DIV|Add5~2'
        Info: 67: + IC(0.000 ns) + CELL(0.035 ns) = 11.279 ns; Loc. = LCCOMB_X30_Y14_N2; Fanout = 2; COMB Node = 'div:DIV|Add5~6'
        Info: 68: + IC(0.000 ns) + CELL(0.035 ns) = 11.314 ns; Loc. = LCCOMB_X30_Y14_N4; Fanout = 2; COMB Node = 'div:DIV|Add5~10'
        Info: 69: + IC(0.000 ns) + CELL(0.035 ns) = 11.349 ns; Loc. = LCCOMB_X30_Y14_N6; Fanout = 2; COMB Node = 'div:DIV|Add5~14'
        Info: 70: + IC(0.000 ns) + CELL(0.035 ns) = 11.384 ns; Loc. = LCCOMB_X30_Y14_N8; Fanout = 2; COMB Node = 'div:DIV|Add5~18'
        Info: 71: + IC(0.000 ns) + CELL(0.035 ns) = 11.419 ns; Loc. = LCCOMB_X30_Y14_N10; Fanout = 2; COMB Node = 'div:DIV|Add5~22'
        Info: 72: + IC(0.000 ns) + CELL(0.035 ns) = 11.454 ns; Loc. = LCCOMB_X30_Y14_N12; Fanout = 2; COMB Node = 'div:DIV|Add5~26'
        Info: 73: + IC(0.000 ns) + CELL(0.096 ns) = 11.550 ns; Loc. = LCCOMB_X30_Y14_N14; Fanout = 2; COMB Node = 'div:DIV|Add5~30'
        Info: 74: + IC(0.000 ns) + CELL(0.035 ns) = 11.585 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 2; COMB Node = 'div:DIV|Add5~34'
        Info: 75: + IC(0.000 ns) + CELL(0.035 ns) = 11.620 ns; Loc. = LCCOMB_X30_Y14_N18; Fanout = 2; COMB Node = 'div:DIV|Add5~38'
        Info: 76: + IC(0.000 ns) + CELL(0.035 ns) = 11.655 ns; Loc. = LCCOMB_X30_Y14_N20; Fanout = 2; COMB Node = 'div:DIV|Add5~42'
        Info: 77: + IC(0.000 ns) + CELL(0.035 ns) = 11.690 ns; Loc. = LCCOMB_X30_Y14_N22; Fanout = 2; COMB Node = 'div:DIV|Add5~46'
        Info: 78: + IC(0.000 ns) + CELL(0.035 ns) = 11.725 ns; Loc. = LCCOMB_X30_Y14_N24; Fanout = 2; COMB Node = 'div:DIV|Add5~50'
        Info: 79: + IC(0.000 ns) + CELL(0.035 ns) = 11.760 ns; Loc. = LCCOMB_X30_Y14_N26; Fanout = 2; COMB Node = 'div:DIV|Add5~54'
        Info: 80: + IC(0.000 ns) + CELL(0.035 ns) = 11.795 ns; Loc. = LCCOMB_X30_Y14_N28; Fanout = 2; COMB Node = 'div:DIV|Add5~58'
        Info: 81: + IC(0.000 ns) + CELL(0.200 ns) = 11.995 ns; Loc. = LCCOMB_X30_Y14_N30; Fanout = 2; COMB Node = 'div:DIV|Add5~62'
        Info: 82: + IC(0.000 ns) + CELL(0.035 ns) = 12.030 ns; Loc. = LCCOMB_X30_Y13_N0; Fanout = 2; COMB Node = 'div:DIV|Add5~66'
        Info: 83: + IC(0.000 ns) + CELL(0.035 ns) = 12.065 ns; Loc. = LCCOMB_X30_Y13_N2; Fanout = 2; COMB Node = 'div:DIV|Add5~70'
        Info: 84: + IC(0.000 ns) + CELL(0.035 ns) = 12.100 ns; Loc. = LCCOMB_X30_Y13_N4; Fanout = 2; COMB Node = 'div:DIV|Add5~74'
        Info: 85: + IC(0.000 ns) + CELL(0.035 ns) = 12.135 ns; Loc. = LCCOMB_X30_Y13_N6; Fanout = 2; COMB Node = 'div:DIV|Add5~78'
        Info: 86: + IC(0.000 ns) + CELL(0.035 ns) = 12.170 ns; Loc. = LCCOMB_X30_Y13_N8; Fanout = 2; COMB Node = 'div:DIV|Add5~82'
        Info: 87: + IC(0.000 ns) + CELL(0.035 ns) = 12.205 ns; Loc. = LCCOMB_X30_Y13_N10; Fanout = 2; COMB Node = 'div:DIV|Add5~86'
        Info: 88: + IC(0.000 ns) + CELL(0.035 ns) = 12.240 ns; Loc. = LCCOMB_X30_Y13_N12; Fanout = 2; COMB Node = 'div:DIV|Add5~90'
        Info: 89: + IC(0.000 ns) + CELL(0.096 ns) = 12.336 ns; Loc. = LCCOMB_X30_Y13_N14; Fanout = 2; COMB Node = 'div:DIV|Add5~94'
        Info: 90: + IC(0.000 ns) + CELL(0.035 ns) = 12.371 ns; Loc. = LCCOMB_X30_Y13_N16; Fanout = 2; COMB Node = 'div:DIV|Add5~98'
        Info: 91: + IC(0.000 ns) + CELL(0.035 ns) = 12.406 ns; Loc. = LCCOMB_X30_Y13_N18; Fanout = 2; COMB Node = 'div:DIV|Add5~102'
        Info: 92: + IC(0.000 ns) + CELL(0.035 ns) = 12.441 ns; Loc. = LCCOMB_X30_Y13_N20; Fanout = 2; COMB Node = 'div:DIV|Add5~106'
        Info: 93: + IC(0.000 ns) + CELL(0.035 ns) = 12.476 ns; Loc. = LCCOMB_X30_Y13_N22; Fanout = 2; COMB Node = 'div:DIV|Add5~110'
        Info: 94: + IC(0.000 ns) + CELL(0.035 ns) = 12.511 ns; Loc. = LCCOMB_X30_Y13_N24; Fanout = 2; COMB Node = 'div:DIV|Add5~114'
        Info: 95: + IC(0.000 ns) + CELL(0.035 ns) = 12.546 ns; Loc. = LCCOMB_X30_Y13_N26; Fanout = 2; COMB Node = 'div:DIV|Add5~118'
        Info: 96: + IC(0.000 ns) + CELL(0.125 ns) = 12.671 ns; Loc. = LCCOMB_X30_Y13_N28; Fanout = 1; COMB Node = 'div:DIV|Add5~121'
        Info: 97: + IC(0.856 ns) + CELL(0.228 ns) = 13.755 ns; Loc. = LCCOMB_X27_Y14_N14; Fanout = 1; COMB Node = 'div:DIV|high[30]~feeder'
        Info: 98: + IC(0.000 ns) + CELL(0.155 ns) = 13.910 ns; Loc. = LCFF_X27_Y14_N15; Fanout = 1; REG Node = 'div:DIV|high[30]'
        Info: Total cell delay = 6.918 ns ( 49.73 % )
        Info: Total interconnect delay = 6.992 ns ( 50.27 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1951; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X27_Y14_N15; Fanout = 1; REG Node = 'div:DIV|high[30]'
        Info: Total cell delay = 1.472 ns ( 59.16 % )
        Info: Total interconnect delay = 1.016 ns ( 40.84 % )
Info: tco from clock "clk" to destination pin "mem_adress_in[9]" through register "control:ctrl|iord[0]" is 15.816 ns
    Info: + Longest clock path from clock "clk" to source register is 7.375 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'
        Info: 2: + IC(0.998 ns) + CELL(0.712 ns) = 2.564 ns; Loc. = LCFF_X5_Y11_N31; Fanout = 77; REG Node = 'control:ctrl|state[0]'
        Info: 3: + IC(0.591 ns) + CELL(0.225 ns) = 3.380 ns; Loc. = LCCOMB_X5_Y10_N8; Fanout = 6; COMB Node = 'control:ctrl|Mux6~0'
        Info: 4: + IC(0.529 ns) + CELL(0.225 ns) = 4.134 ns; Loc. = LCCOMB_X7_Y10_N24; Fanout = 5; COMB Node = 'control:ctrl|Decoder2~0'
        Info: 5: + IC(2.115 ns) + CELL(0.000 ns) = 6.249 ns; Loc. = CLKCTRL_G6; Fanout = 38; COMB Node = 'control:ctrl|Decoder2~0clkctrl'
        Info: 6: + IC(0.901 ns) + CELL(0.225 ns) = 7.375 ns; Loc. = LCCOMB_X5_Y10_N26; Fanout = 11; REG Node = 'control:ctrl|iord[0]'
        Info: Total cell delay = 2.241 ns ( 30.39 % )
        Info: Total interconnect delay = 5.134 ns ( 69.61 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 8.441 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X5_Y10_N26; Fanout = 11; REG Node = 'control:ctrl|iord[0]'
        Info: 2: + IC(1.752 ns) + CELL(0.053 ns) = 1.805 ns; Loc. = LCCOMB_X14_Y10_N26; Fanout = 17; COMB Node = 'mux32_8x1:mux_iord|out[25]~10'
        Info: 3: + IC(1.854 ns) + CELL(0.346 ns) = 4.005 ns; Loc. = LCCOMB_X14_Y14_N24; Fanout = 1; COMB Node = 'mux32_8x1:mux_iord|out[9]~11'
        Info: 4: + IC(2.504 ns) + CELL(1.932 ns) = 8.441 ns; Loc. = PIN_H9; Fanout = 0; PIN Node = 'mem_adress_in[9]'
        Info: Total cell delay = 2.331 ns ( 27.62 % )
        Info: Total interconnect delay = 6.110 ns ( 72.38 % )
Info: th for register "mult:MULT|add[55]" (data pin = "reset", clock pin = "clk") is -2.746 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.483 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1951; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X11_Y16_N31; Fanout = 2; REG Node = 'mult:MULT|add[55]'
        Info: Total cell delay = 1.472 ns ( 59.28 % )
        Info: Total interconnect delay = 1.011 ns ( 40.72 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.378 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 704; PIN Node = 'reset'
        Info: 2: + IC(4.131 ns) + CELL(0.228 ns) = 5.223 ns; Loc. = LCCOMB_X11_Y16_N30; Fanout = 1; COMB Node = 'mult:MULT|add~22'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.378 ns; Loc. = LCFF_X11_Y16_N31; Fanout = 2; REG Node = 'mult:MULT|add[55]'
        Info: Total cell delay = 1.247 ns ( 23.19 % )
        Info: Total interconnect delay = 4.131 ns ( 76.81 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 116 warnings
    Info: Peak virtual memory: 239 megabytes
    Info: Processing ended: Sat May 18 22:23:04 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


