static void __init timer_get_base_and_rate(struct device_node *np,\r\nvoid __iomem **base, u32 *rate)\r\n{\r\nstruct clk *timer_clk;\r\nstruct clk *pclk;\r\n*base = of_iomap(np, 0);\r\nif (!*base)\r\npanic("Unable to map regs for %s", np->name);\r\npclk = of_clk_get_by_name(np, "pclk");\r\nif (!IS_ERR(pclk))\r\nif (clk_prepare_enable(pclk))\r\npr_warn("pclk for %s is present, but could not be activated\n",\r\nnp->name);\r\ntimer_clk = of_clk_get_by_name(np, "timer");\r\nif (IS_ERR(timer_clk))\r\ngoto try_clock_freq;\r\nif (!clk_prepare_enable(timer_clk)) {\r\n*rate = clk_get_rate(timer_clk);\r\nreturn;\r\n}\r\ntry_clock_freq:\r\nif (of_property_read_u32(np, "clock-freq", rate) &&\r\nof_property_read_u32(np, "clock-frequency", rate))\r\npanic("No clock nor clock-frequency property for %s", np->name);\r\n}\r\nstatic void __init add_clockevent(struct device_node *event_timer)\r\n{\r\nvoid __iomem *iobase;\r\nstruct dw_apb_clock_event_device *ced;\r\nu32 irq, rate;\r\nirq = irq_of_parse_and_map(event_timer, 0);\r\nif (irq == 0)\r\npanic("No IRQ for clock event timer");\r\ntimer_get_base_and_rate(event_timer, &iobase, &rate);\r\nced = dw_apb_clockevent_init(0, event_timer->name, 300, iobase, irq,\r\nrate);\r\nif (!ced)\r\npanic("Unable to initialise clockevent device");\r\ndw_apb_clockevent_register(ced);\r\n}\r\nstatic void __init add_clocksource(struct device_node *source_timer)\r\n{\r\nvoid __iomem *iobase;\r\nstruct dw_apb_clocksource *cs;\r\nu32 rate;\r\ntimer_get_base_and_rate(source_timer, &iobase, &rate);\r\ncs = dw_apb_clocksource_init(300, source_timer->name, iobase, rate);\r\nif (!cs)\r\npanic("Unable to initialise clocksource device");\r\ndw_apb_clocksource_start(cs);\r\ndw_apb_clocksource_register(cs);\r\nsched_io_base = iobase + 0x04;\r\nsched_rate = rate;\r\n}\r\nstatic u64 notrace read_sched_clock(void)\r\n{\r\nreturn ~readl_relaxed(sched_io_base);\r\n}\r\nstatic void __init init_sched_clock(void)\r\n{\r\nstruct device_node *sched_timer;\r\nsched_timer = of_find_matching_node(NULL, sptimer_ids);\r\nif (sched_timer) {\r\ntimer_get_base_and_rate(sched_timer, &sched_io_base,\r\n&sched_rate);\r\nof_node_put(sched_timer);\r\n}\r\nsched_clock_register(read_sched_clock, 32, sched_rate);\r\n}\r\nstatic unsigned long dw_apb_delay_timer_read(void)\r\n{\r\nreturn ~readl_relaxed(sched_io_base);\r\n}\r\nstatic void __init dw_apb_timer_init(struct device_node *timer)\r\n{\r\nswitch (num_called) {\r\ncase 0:\r\npr_debug("%s: found clockevent timer\n", __func__);\r\nadd_clockevent(timer);\r\nbreak;\r\ncase 1:\r\npr_debug("%s: found clocksource timer\n", __func__);\r\nadd_clocksource(timer);\r\ninit_sched_clock();\r\n#ifdef CONFIG_ARM\r\ndw_apb_delay_timer.freq = sched_rate;\r\nregister_current_timer_delay(&dw_apb_delay_timer);\r\n#endif\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nnum_called++;\r\n}
