<div align="center" style="margin-bottom:20px;">
  <h1 style="font-size:32px; color:#4B0082; font-weight:bold; text-shadow: 2px 2px 4px #aaa;">
    üåü Day 4 ‚Äî GLS, Blocking vs Non-Blocking & Simulation Mismatch
  </h1>
  <hr style="width:200px; border:2px solid #FF69B4; margin-top:-10px;">
  <p style="font-size:16px; color:#555;">
    Dive into <b>Gate-Level Simulation (GLS)</b>, understand <b>blocking vs non-blocking assignments</b>, and explore <b>synthesis-simulation mismatches</b> with practical examples in Verilog. ‚ö°
  </p>
</div>

---

## üìë Table of Contents

| No. | Main Topic | Subtopics |
|-----|------------|-----------|
| 1 | [GLS Concept and Flow using Icarus Verilog](#1-gls-concept-and-flow-using-icarus-verilog) | Why GLS, GLS with Verilog, simulation flow |
| 2 | [Synthesis-Simulation Mismatch](#2-synthesis-simulation-mismatch) | Missing sensitivity list, Blocking vs Non-Blocking, Non-standard Verilog coding |

---

## 1. GLS Concept and Flow using Icarus Verilog

### üîπ What is GLS?
- **Gate-Level Simulation (GLS)** is the process of simulating the **post-synthesis netlist** instead of RTL code.  
- It verifies whether the synthesized netlist still behaves the same as the RTL design.  

### üîπ Why GLS?
- To ensure **functional equivalence** between RTL and gate-level netlist.  
- To catch issues like **uninitialized signals**, **timing behavior**, or **synthesis mismatches** that don‚Äôt appear in RTL simulation.  

### üîπ GLS using Verilog
- With tools like **Icarus Verilog (iverilog)**, we can simulate the synthesized **netlist (.v file)** along with the testbench.  
- Flow:  
  1. Write RTL design and testbench.  
  2. Synthesize design using Yosys ‚Üí get **netlist.v**.  
  3. Simulate netlist with **iverilog** + testbench.  
  4. Compare results with RTL simulation.  

üìå **Visualization:**  
<p align="center"> 
  <img src="https://github.com/your-repo-name/path-to-images/gls_verilog.png?raw=true" alt="GLS using Verilog" width="600"/> 
</p>

---

## 2. Synthesis-Simulation Mismatch

A **synthesis-simulation mismatch** occurs when the behavior of the design in simulation does not match the behavior of the synthesized hardware.  

### Common Causes:
- **Missing sensitivity list** ‚Üí Incomplete combinational logic triggers.  
- **Blocking vs Non-blocking assignment** ‚Üí Misuse inside sequential logic.  
- **Non-standard Verilog coding** ‚Üí Constructs not supported or misinterpreted by synthesis tools.  

---

### 2.1 Missing Sensitivity List  

If sensitivity list is incomplete, simulation may not update outputs properly even though synthesis will infer correct logic.  

#### ‚ö†Ô∏è Example with Incorrect Sensitivity List
```verilog
// 2:1 MUX with incomplete sensitivity list
module mux_incomplete (input a, input b, input sel, output reg y);
  always @(sel) begin
    if (sel)
      y = a;
    else
      y = b;
  end
endmodule
```

#### üî¥ Problem:
Here, always @(sel) only triggers when sel changes, but ignores changes in a and b. Simulation mismatch occurs because in real hardware, output depends on all inputs.

#### ‚úÖ Corrected Code using (*)

// 2:1 MUX with complete sensitivity list
```verilog
module mux_correct (input a, input b, input sel, output reg y);
  always @(*) begin
    if (sel)
      y = a;
    else
      y = b;
  end
endmodule
```
‚úîÔ∏è Using @(*) ensures that all inputs are automatically included in the sensitivity list, avoiding mismatches.

### 2.2 Blocking vs Non-Blocking Assignment

#### üîπ Blocking (`=`)
- Executes immediately, in sequential order.  
- Suitable for **combinational logic**.  
- Misuse in sequential (`always @(posedge clk)`) can cause mismatches.  

#### üîπ Non-Blocking (`<=`)
- Executes in parallel, values update at the end of the time step.  
- Suitable for **sequential logic**.  

---

#### ‚ö†Ô∏è Caveat: Blocking vs Non-Blocking in Sequential Logic  

Blocking assignments (`=`) can cause **simulation vs synthesis mismatch** because:  

- In **RTL simulation**, statements execute **line by line** ‚Üí later logic may use an "old" value.  
- In **synthesis**, hardware updates **in parallel** ‚Üí mismatch occurs.  

---

#### üî¥ Problematic Blocking Example  

```verilog
module blocking_caveat (input clk, input a, input b, output reg y);
  reg temp;
  always @(posedge clk) begin
    y = temp & b;   // uses OLD value of temp
    temp = a;       // temp updated afterwards
  end
endmodule
```
Here, y is calculated using the old value of temp during simulation.

But in actual hardware, temp and y would update together, causing mismatch.

### ‚úÖ Corrected Using Non-Blocking

```verilog
module nonblocking_fix (input clk, input a, input b, output reg y);
  reg temp;
  always @(posedge clk) begin
    temp <= a;           // scheduled update
    y <= temp & b;       // now uses updated value correctly
  end
endmodule
```

‚úîÔ∏è Using non-blocking (<=) ensures hardware behavior matches simulation.


# 3. üß™ Labs on GLS and Synthesis Simulation Mismatch

In this lab, we explore **Gate-Level Simulation (GLS)** and the issues of **synthesis vs simulation mismatch** using a simple **2:1 MUX** design written with a ternary operator.

---

## üìå Example: `ternary_operator_mux.v`

```verilog
// 2:1 MUX using ternary operator
module ternary_operator_mux (
  input a, b, sel,
  output y
);
  assign y = sel ? b : a;
endmodule
```

### üñºÔ∏è Code Visualization:

<p align="center"> <img src="Images/ctom.png?raw=true" alt="ternary_operator_mux Verilog code" width="600"/> </p>

### ‚ñ∂Ô∏è RTL Simulation with Icarus Verilog + GTKWave

```bash 
# Compile design and testbench
iverilog ternary_operator_mux.v tb_ternary_operator_mux.v

# Run simulation
./a.out

# View waveforms
gtkwave tb_ternary_operator_mux.vcd
```
### üñºÔ∏è RTL Simulation Output:

<p align="center"> <img src="wtom.png?raw=true" alt="RTL Simulation output in GTKWave" width="600"/> </p>


### üñ•Ô∏è Synthesis and Netlist Generation with Yosys

```bash
# 1. Start Yosys
yosys
```
```bash
# 2. Read Liberty timing file
read_liberty -lib ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
```
```bash
# 3. Read Verilog design files
read_verilog ternary_operator_mux.v
```
```bash
# 4. Synthesize the design 
synth -top ternary_operator_mux
```
```bash
# 5. Technology mapping
abc -liberty ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
```
```bash
# 6. Write the synthesized netlist
write_verilog -noattr ternary_operator_mux_net.v
```
```bash
# 7. Visualize the netlist
show
```
### üñºÔ∏è Synthesized Netlist Visualization (Yosys):

<p align="center"> <img src="Images/ntom.png?raw=true" alt="Yosys netlist of ternary_operator_mux" width="600"/> </p>

### ‚ö° Gate-Level Simulation (GLS)

Now, simulate the **gate-level** netlist to verify functionality matches RTL.

```bash 
# Compile GLS with standard cell models + netlist + testbench
iverilog ../my_lib/verilog_model/primitives.v \
         ../my_lib/verilog_model/sky130_fd_sc_hd.v \
         ternary_operator_mux_net.v tb_ternary_operator_mux.v
```
```bash
# Run simulation
./a.out
```
```bash

# View waveforms
gtkwave tb_ternary_operator_mux.vcd
```

## üñºÔ∏è GLS Output in GTKWave

<p align="center">
  <img src="Images/gtom.png?raw=true" 
       alt="GLS Simulation Output in GTKWave" 
       width="800"/>
</p>


## üìå Example: `bad_mux.v`

```verilog
// 2:1 MUX with incomplete sensitivity list
module bad_mux (
  input a, b, sel,
  output reg y
);
  always @(sel) begin
    if (sel)
      y = b;
    else
      y = a;
  end
endmodule
```

## üñºÔ∏è Code Visualization:
<p align="center"> <img src="Images/cbm.png?raw=true" alt="bad_mux Verilog code" width="600"/> </p>

### ‚ñ∂Ô∏è RTL Simulation with Icarus Verilog + GTKWave

```bash 
# Compile design and testbench
iverilog bad_mux.v tb_bad_mux.v

# Run simulation
./a.out

# View waveforms
gtkwave tb_bad_mux.vcd
```
## üñºÔ∏è RTL Simulation Output:
<p align="center"> <img src="Images/wbm.png?raw=true" alt="RTL Simulation Output in GTKWave" width="600"/> </p>

## Explanation:

-Here, the always @(sel) sensitivity list only triggers when sel changes.

-If a or b changes while sel remains the same, y does **not update correctly.**

-‚úÖ This demonstrates a **simulation mismatch** due to an incomplete sensitivity list.


### üñ•Ô∏è Synthesis and Netlist Generation with Yosys

```bash
# 1. Start Yosys
yosys
```
```bash
# 2. Read Liberty timing file
read_liberty -lib ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
```
```bash
# 3. Read Verilog design files
read_verilog bad_mux.v
```
```bash
# 4. Synthesize the design
synth -top bad_mux
```
```bash
# 5. Technology mapping
abc -liberty ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
```
```bash
# 6. Write the synthesized netlist
write_verilog -noattr bad_mux_net.v
```
```bash
# 7. Visualize the netlist
show
```
### üñºÔ∏è Synthesized Netlist Visualization (Yosys):
<p align="center"> <img src="Images/sbm.png?raw=true" alt="Yosys netlist of bad_mux" width="600"/> </p>

## ‚ö° Gate-Level Simulation (GLS)

Now, simulate the **gate-level** netlist to verify functionality.

### ‚ö° Gate-Level Simulation (GLS)

Now, simulate the **gate-level** netlist to verify functionality matches RTL.

```bash 
# Compile GLS with standard cell models + netlist + testbench
iverilog ../my_lib/verilog_model/primitives.v \
         ../my_lib/verilog_model/sky130_fd_sc_hd.v \
         bad_mux_net.v tb_bad_mux.v
```
```bash
# Run simulation
./a.out
```

```bash
# View waveforms
gtkwave tb_bad_mux.vcd
```

## üñºÔ∏è GLS Output in GTKWave (Initial)
<p align="center"> <img src="Images/gbm.png?raw=true" alt="GLS Simulation Output - Initial" width="800"/> </p>

## Explanation:

-The output y does **not reflect changes** in a or b when sel remains constant.

-‚úÖ This mismatch occurs because the sensitivity list only includes sel, missing the **combinational dependencies.**
