// Seed: 576591626
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = -1;
endmodule
module module_1;
  wire id_1;
  wire id_2, id_3, id_4, id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
endmodule
program module_2 ();
  wire id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_3 (
    input  tri0  id_0,
    output logic id_1
);
  assign id_1 = -1;
  initial @(posedge -1) id_1 <= 1;
  not primCall (id_1, id_3);
  assign id_1 = id_0 | -1;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  wire id_4;
  supply0 id_5 = 'b0 == -1;
endmodule
