// Seed: 1392007472
module module_0;
  wire id_1;
  ;
  id_2 :
  assert property (@(negedge 1'b0) -1)
  else $unsigned(60);
  ;
  assign module_2.id_14 = 0;
endmodule
module module_0 (
    output uwire module_1,
    input wand id_1,
    output wand id_2,
    input wand id_3,
    output supply1 id_4,
    input uwire id_5,
    input uwire id_6
);
  logic id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2 #(
    parameter id_2 = 32'd69
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output tri id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire _id_2;
  inout wire id_1;
  wire [id_2 : id_2] id_8;
  logic [-1 'b0 -  id_2 : id_2] id_9 = -1, id_10, id_11;
  uwire  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ;
  wire  id_35;
  logic id_36;
  wire  id_37;
  parameter id_38 = 1;
  assign id_6 = -1;
  module_0 modCall_1 ();
  assign id_22 = ~id_28;
  assign id_13 = 1;
endmodule
