# [doc = "Register `ATTR` reader"] pub type R = crate :: R < AttrSpec > ; # [doc = "Register `ATTR` writer"] pub type W = crate :: W < AttrSpec > ; # [doc = "Destination Data Transfer Size\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] # [repr (u8)] pub enum Dsize { # [doc = "0: 8-bit"] Bits8 = 0 , # [doc = "1: 16-bit"] Bits16 = 1 , # [doc = "2: 32-bit"] Bits32 = 2 , # [doc = "4: 16-byte burst"] Burst16 = 4 , } impl From < Dsize > for u8 { # [inline (always)] fn from (variant : Dsize) -> Self { variant as _ } } impl crate :: FieldSpec for Dsize { type Ux = u8 ; } impl crate :: IsEnum for Dsize { } # [doc = "Field `DSIZE` reader - Destination Data Transfer Size"] pub type DsizeR = crate :: FieldReader < Dsize > ; impl DsizeR { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> Option < Dsize > { match self . bits { 0 => Some (Dsize :: Bits8) , 1 => Some (Dsize :: Bits16) , 2 => Some (Dsize :: Bits32) , 4 => Some (Dsize :: Burst16) , _ => None , } } # [doc = "8-bit"] # [inline (always)] pub fn is_bits8 (& self) -> bool { * self == Dsize :: Bits8 } # [doc = "16-bit"] # [inline (always)] pub fn is_bits16 (& self) -> bool { * self == Dsize :: Bits16 } # [doc = "32-bit"] # [inline (always)] pub fn is_bits32 (& self) -> bool { * self == Dsize :: Bits32 } # [doc = "16-byte burst"] # [inline (always)] pub fn is_burst16 (& self) -> bool { * self == Dsize :: Burst16 } } # [doc = "Field `DSIZE` writer - Destination Data Transfer Size"] pub type DsizeW < 'a , REG > = crate :: FieldWriter < 'a , REG , 3 , Dsize > ; impl < 'a , REG > DsizeW < 'a , REG > where REG : crate :: Writable + crate :: RegisterSpec , REG :: Ux : From < u8 > { # [doc = "8-bit"] # [inline (always)] pub fn bits8 (self) -> & 'a mut crate :: W < REG > { self . variant (Dsize :: Bits8) } # [doc = "16-bit"] # [inline (always)] pub fn bits16 (self) -> & 'a mut crate :: W < REG > { self . variant (Dsize :: Bits16) } # [doc = "32-bit"] # [inline (always)] pub fn bits32 (self) -> & 'a mut crate :: W < REG > { self . variant (Dsize :: Bits32) } # [doc = "16-byte burst"] # [inline (always)] pub fn burst16 (self) -> & 'a mut crate :: W < REG > { self . variant (Dsize :: Burst16) } } # [doc = "Field `DMOD` reader - Destination Address Modulo"] pub type DmodR = crate :: FieldReader ; # [doc = "Field `DMOD` writer - Destination Address Modulo"] pub type DmodW < 'a , REG > = crate :: FieldWriter < 'a , REG , 5 > ; # [doc = "Source data transfer size\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] # [repr (u8)] pub enum Ssize { # [doc = "0: 8-bit"] Bits8 = 0 , # [doc = "1: 16-bit"] Bits16 = 1 , # [doc = "2: 32-bit"] Bits32 = 2 , # [doc = "4: 16-byte burst"] Burst16 = 4 , } impl From < Ssize > for u8 { # [inline (always)] fn from (variant : Ssize) -> Self { variant as _ } } impl crate :: FieldSpec for Ssize { type Ux = u8 ; } impl crate :: IsEnum for Ssize { } # [doc = "Field `SSIZE` reader - Source data transfer size"] pub type SsizeR = crate :: FieldReader < Ssize > ; impl SsizeR { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> Option < Ssize > { match self . bits { 0 => Some (Ssize :: Bits8) , 1 => Some (Ssize :: Bits16) , 2 => Some (Ssize :: Bits32) , 4 => Some (Ssize :: Burst16) , _ => None , } } # [doc = "8-bit"] # [inline (always)] pub fn is_bits8 (& self) -> bool { * self == Ssize :: Bits8 } # [doc = "16-bit"] # [inline (always)] pub fn is_bits16 (& self) -> bool { * self == Ssize :: Bits16 } # [doc = "32-bit"] # [inline (always)] pub fn is_bits32 (& self) -> bool { * self == Ssize :: Bits32 } # [doc = "16-byte burst"] # [inline (always)] pub fn is_burst16 (& self) -> bool { * self == Ssize :: Burst16 } } # [doc = "Field `SSIZE` writer - Source data transfer size"] pub type SsizeW < 'a , REG > = crate :: FieldWriter < 'a , REG , 3 , Ssize > ; impl < 'a , REG > SsizeW < 'a , REG > where REG : crate :: Writable + crate :: RegisterSpec , REG :: Ux : From < u8 > { # [doc = "8-bit"] # [inline (always)] pub fn bits8 (self) -> & 'a mut crate :: W < REG > { self . variant (Ssize :: Bits8) } # [doc = "16-bit"] # [inline (always)] pub fn bits16 (self) -> & 'a mut crate :: W < REG > { self . variant (Ssize :: Bits16) } # [doc = "32-bit"] # [inline (always)] pub fn bits32 (self) -> & 'a mut crate :: W < REG > { self . variant (Ssize :: Bits32) } # [doc = "16-byte burst"] # [inline (always)] pub fn burst16 (self) -> & 'a mut crate :: W < REG > { self . variant (Ssize :: Burst16) } } # [doc = "Source Address Modulo.\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] # [repr (u8)] pub enum Smod { # [doc = "0: Source address modulo feature is disabled"] _0 = 0 , } impl From < Smod > for u8 { # [inline (always)] fn from (variant : Smod) -> Self { variant as _ } } impl crate :: FieldSpec for Smod { type Ux = u8 ; } impl crate :: IsEnum for Smod { } # [doc = "Field `SMOD` reader - Source Address Modulo."] pub type SmodR = crate :: FieldReader < Smod > ; impl SmodR { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> Option < Smod > { match self . bits { 0 => Some (Smod :: _0) , _ => None , } } # [doc = "Source address modulo feature is disabled"] # [inline (always)] pub fn is_0 (& self) -> bool { * self == Smod :: _0 } } # [doc = "Field `SMOD` writer - Source Address Modulo."] pub type SmodW < 'a , REG > = crate :: FieldWriter < 'a , REG , 5 , Smod > ; impl < 'a , REG > SmodW < 'a , REG > where REG : crate :: Writable + crate :: RegisterSpec , REG :: Ux : From < u8 > { # [doc = "Source address modulo feature is disabled"] # [inline (always)] pub fn _0 (self) -> & 'a mut crate :: W < REG > { self . variant (Smod :: _0) } } impl R { # [doc = "Bits 0:2 - Destination Data Transfer Size"] # [inline (always)] pub fn dsize (& self) -> DsizeR { DsizeR :: new ((self . bits & 7) as u8) } # [doc = "Bits 3:7 - Destination Address Modulo"] # [inline (always)] pub fn dmod (& self) -> DmodR { DmodR :: new (((self . bits >> 3) & 0x1f) as u8) } # [doc = "Bits 8:10 - Source data transfer size"] # [inline (always)] pub fn ssize (& self) -> SsizeR { SsizeR :: new (((self . bits >> 8) & 7) as u8) } # [doc = "Bits 11:15 - Source Address Modulo."] # [inline (always)] pub fn smod (& self) -> SmodR { SmodR :: new (((self . bits >> 11) & 0x1f) as u8) } } impl W { # [doc = "Bits 0:2 - Destination Data Transfer Size"] # [inline (always)] # [must_use] pub fn dsize (& mut self) -> DsizeW < AttrSpec > { DsizeW :: new (self , 0) } # [doc = "Bits 3:7 - Destination Address Modulo"] # [inline (always)] # [must_use] pub fn dmod (& mut self) -> DmodW < AttrSpec > { DmodW :: new (self , 3) } # [doc = "Bits 8:10 - Source data transfer size"] # [inline (always)] # [must_use] pub fn ssize (& mut self) -> SsizeW < AttrSpec > { SsizeW :: new (self , 8) } # [doc = "Bits 11:15 - Source Address Modulo."] # [inline (always)] # [must_use] pub fn smod (& mut self) -> SmodW < AttrSpec > { SmodW :: new (self , 11) } } # [doc = "TCD Transfer Attributes\n\nYou can [`read`](crate::Reg::read) this register and get [`attr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`attr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."] pub struct AttrSpec ; impl crate :: RegisterSpec for AttrSpec { type Ux = u16 ; } # [doc = "`read()` method returns [`attr::R`](R) reader structure"] impl crate :: Readable for AttrSpec { } # [doc = "`write(|w| ..)` method takes [`attr::W`](W) writer structure"] impl crate :: Writable for AttrSpec { type Safety = crate :: Unsafe ; const ZERO_TO_MODIFY_FIELDS_BITMAP : u16 = 0 ; const ONE_TO_MODIFY_FIELDS_BITMAP : u16 = 0 ; } # [doc = "`reset()` method sets ATTR to value 0"] impl crate :: Resettable for AttrSpec { const RESET_VALUE : u16 = 0 ; }