INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_3/project_3.srcs/sources_1/new/full_subber.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_subber
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/project_3/project_3.srcs/sim_1/new/full_subber_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_subber_bench
