

================================================================
== Vitis HLS Report for 'rdc_mont_138_Pipeline_VITIS_LOOP_185_3'
================================================================
* Date:           Tue May 20 14:36:28 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        2|       17|  20.000 ns|  0.170 us|    1|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_185_3  |        0|       15|        10|          1|          1|  0 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1440|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      64|      8|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|    1310|    192|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1374|   1703|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                             Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p503p1_1_U  |rdc_mont_14183_Pipeline_VITIS_LOOP_185_3_p503p1_1_ROM_AUTO_1R  |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                               |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln123_fu_396_p2      |         +|   0|  0|  40|          33|          33|
    |add_ln130_38_fu_444_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln130_fu_432_p2      |         +|   0|  0|  40|          33|          33|
    |add_ln185_6_fu_240_p2    |         +|   0|  0|  11|           3|           1|
    |add_ln189_fu_494_p2      |         +|   0|  0|  71|          64|          64|
    |t_31_fu_680_p2           |         +|   0|  0|  71|          64|          64|
    |tempReg_22_fu_564_p2     |         +|   0|  0|  71|          64|          64|
    |temp_22_fu_453_p2        |         +|   0|  0|  41|          34|          34|
    |temp_fu_406_p2           |         +|   0|  0|  41|          34|          34|
    |u_fu_584_p2              |         +|   0|  0|  71|          64|          64|
    |v_85_fu_522_p2           |         +|   0|  0|  71|          64|          64|
    |sub_ln187_fu_267_p2      |         -|   0|  0|  11|           3|           3|
    |and_ln105_fu_658_p2      |       and|   0|  0|  64|          64|          64|
    |icmp_ln185_fu_234_p2     |      icmp|   0|  0|  11|           3|           3|
    |icmp_ln186_fu_246_p2     |      icmp|   0|  0|  13|           4|           4|
    |carry_46_fu_671_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln105_28_fu_599_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln105_fu_540_p2       |        or|   0|  0|  64|          64|          64|
    |t_2_fu_686_p3            |    select|   0|  0|  64|           1|          64|
    |u_2_fu_619_p3            |    select|   0|  0|  64|           1|          64|
    |v_2_fu_569_p3            |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_159_fu_534_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_160_fu_546_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_161_fu_641_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_162_fu_589_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_163_fu_594_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_164_fu_605_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_528_p2      |       xor|   0|  0|  64|          64|          64|
    |xor_ln189_fu_500_p2      |       xor|   0|  0|  64|          64|          64|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|1440|        1145|        1334|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_12    |   9|          2|    3|          6|
    |j_fu_98                  |   9|          2|    3|          6|
    |t_fu_86                  |   9|          2|   64|        128|
    |u_54_fu_90               |   9|          2|   64|        128|
    |v_fu_94                  |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  200|        400|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln130_reg_857                    |  33|   0|   33|          0|
    |ah_reg_772                           |  32|   0|   32|          0|
    |al_reg_762                           |  32|   0|   32|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg     |   1|   0|    1|          0|
    |bh_reg_777                           |  32|   0|   32|          0|
    |bl_reg_767                           |  32|   0|   32|          0|
    |icmp_ln185_reg_741                   |   1|   0|    1|          0|
    |icmp_ln186_reg_745                   |   1|   0|    1|          0|
    |j_fu_98                              |   3|   0|    3|          0|
    |t_fu_86                              |  64|   0|   64|          0|
    |tempReg_22_reg_878                   |  64|   0|   64|          0|
    |tempReg_22_reg_878_pp0_iter8_reg     |  64|   0|   64|          0|
    |tmp_100_reg_841                      |  32|   0|   32|          0|
    |tmp_101_reg_867                      |   2|   0|    2|          0|
    |tmp_103_reg_887                      |   1|   0|    1|          0|
    |tmp_96_reg_826                       |  32|   0|   32|          0|
    |tmp_97_reg_846                       |   2|   0|    2|          0|
    |tmp_99_reg_831                       |  32|   0|   32|          0|
    |trunc_ln105_reg_862                  |  32|   0|   32|          0|
    |trunc_ln106_69_reg_811               |  32|   0|   32|          0|
    |trunc_ln106_70_reg_816               |  32|   0|   32|          0|
    |trunc_ln106_71_reg_821               |  32|   0|   32|          0|
    |trunc_ln106_reg_806                  |  32|   0|   32|          0|
    |trunc_ln106_s_reg_836                |  32|   0|   32|          0|
    |trunc_ln106_s_reg_836_pp0_iter4_reg  |  32|   0|   32|          0|
    |trunc_ln125_reg_851                  |  32|   0|   32|          0|
    |u_54_fu_90                           |  64|   0|   64|          0|
    |v_fu_94                              |  64|   0|   64|          0|
    |xor_ln189_reg_872                    |  64|   0|   64|          0|
    |icmp_ln185_reg_741                   |  64|  32|    1|          0|
    |icmp_ln186_reg_745                   |  64|  32|    1|          0|
    |tmp_100_reg_841                      |  64|  32|   32|          0|
    |trunc_ln106_reg_806                  |  64|  32|   32|          0|
    |trunc_ln125_reg_851                  |  64|  32|   32|          0|
    |xor_ln189_reg_872                    |  64|  32|   64|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1310| 192| 1088|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  rdc_mont.138_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  rdc_mont.138_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  rdc_mont.138_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  rdc_mont.138_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  rdc_mont.138_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  rdc_mont.138_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_928_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.138_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_928_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.138_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_928_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.138_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_928_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.138_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_932_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.138_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_932_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.138_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_932_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.138_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_932_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.138_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_936_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.138_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_936_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.138_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_936_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.138_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_936_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.138_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_940_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.138_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_940_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.138_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_940_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.138_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_940_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.138_Pipeline_VITIS_LOOP_185_3|  return value|
|v_025               |   in|   64|     ap_none|                                   v_025|        scalar|
|u_024               |   in|   64|     ap_none|                                   u_024|        scalar|
|i_11                |   in|    3|     ap_none|                                    i_11|        scalar|
|add_ln185           |   in|    4|     ap_none|                               add_ln185|        scalar|
|empty_103           |   in|    3|     ap_none|                               empty_103|        scalar|
|mc_offset2          |   in|    1|     ap_none|                              mc_offset2|        scalar|
|mc_address0         |  out|    7|   ap_memory|                                      mc|         array|
|mc_ce0              |  out|    1|   ap_memory|                                      mc|         array|
|mc_q0               |   in|   64|   ap_memory|                                      mc|         array|
|empty               |   in|    3|     ap_none|                                   empty|        scalar|
|v_86_out            |  out|   64|      ap_vld|                                v_86_out|       pointer|
|v_86_out_ap_vld     |  out|    1|      ap_vld|                                v_86_out|       pointer|
|u_54_out            |  out|   64|      ap_vld|                                u_54_out|       pointer|
|u_54_out_ap_vld     |  out|    1|      ap_vld|                                u_54_out|       pointer|
|t_out               |  out|   64|      ap_vld|                                   t_out|       pointer|
|t_out_ap_vld        |  out|    1|      ap_vld|                                   t_out|       pointer|
+--------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.56>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 13 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%u_54 = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 14 'alloca' 'u_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%v = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 15 'alloca' 'v' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/generic/fp_generic.c:177]   --->   Operation 16 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty"   --->   Operation 17 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mc_offset2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mc_offset2"   --->   Operation 18 'read' 'mc_offset2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_98 = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty_103"   --->   Operation 19 'read' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add_ln185_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %add_ln185"   --->   Operation 20 'read' 'add_ln185_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_11_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i_11"   --->   Operation 21 'read' 'i_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%u_024_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %u_024"   --->   Operation 22 'read' 'u_024_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%v_025_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v_025"   --->   Operation 23 'read' 'v_025_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln177 = store i3 0, i3 %j" [src/generic/fp_generic.c:177]   --->   Operation 24 'store' 'store_ln177' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_025_read, i64 %v" [src/generic/fp_generic.c:178]   --->   Operation 25 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_024_read, i64 %u_54" [src/generic/fp_generic.c:178]   --->   Operation 26 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 0, i64 %t" [src/generic/fp_generic.c:178]   --->   Operation 27 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body6"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j_12 = load i3 %j" [src/generic/fp_generic.c:185]   --->   Operation 29 'load' 'j_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i3 %j_12" [src/generic/fp_generic.c:185]   --->   Operation 30 'zext' 'zext_ln185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.65ns)   --->   "%icmp_ln185 = icmp_eq  i3 %j_12, i3 %i_11_read" [src/generic/fp_generic.c:185]   --->   Operation 31 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.65ns)   --->   "%add_ln185_6 = add i3 %j_12, i3 1" [src/generic/fp_generic.c:185]   --->   Operation 32 'add' 'add_ln185_6' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln185 = br i1 %icmp_ln185, void %for.body6.split_ifconv, void %for.inc51.loopexit.exitStub" [src/generic/fp_generic.c:185]   --->   Operation 33 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.73ns)   --->   "%icmp_ln186 = icmp_ult  i4 %zext_ln185, i4 %add_ln185_read" [src/generic/fp_generic.c:186]   --->   Operation 34 'icmp' 'icmp_ln186' <Predicate = (!icmp_ln185)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i1.i3, i3 %tmp_98, i1 %mc_offset2_read, i3 %j_12" [src/generic/fp_generic.c:187]   --->   Operation 35 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln187_10 = zext i7 %tmp_s" [src/generic/fp_generic.c:187]   --->   Operation 36 'zext' 'zext_ln187_10' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mc_addr = getelementptr i64 %mc, i32 0, i32 %zext_ln187_10" [src/generic/fp_generic.c:187]   --->   Operation 37 'getelementptr' 'mc_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%mc_load = load i7 %mc_addr" [src/generic/fp_generic.c:187]   --->   Operation 38 'load' 'mc_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 112> <RAM>
ST_1 : Operation 39 [1/1] (1.65ns)   --->   "%sub_ln187 = sub i3 %tmp, i3 %j_12" [src/generic/fp_generic.c:187]   --->   Operation 39 'sub' 'sub_ln187' <Predicate = (!icmp_ln185)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i3 %sub_ln187" [src/generic/fp_generic.c:187]   --->   Operation 40 'zext' 'zext_ln187' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p503p1_1_addr = getelementptr i64 %p503p1_1, i32 0, i32 %zext_ln187" [src/generic/fp_generic.c:187]   --->   Operation 41 'getelementptr' 'p503p1_1_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (2.32ns)   --->   "%p503p1_1_load = load i3 %p503p1_1_addr" [src/generic/fp_generic.c:187]   --->   Operation 42 'load' 'p503p1_1_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln177 = store i3 %add_ln185_6, i3 %j" [src/generic/fp_generic.c:177]   --->   Operation 43 'store' 'store_ln177' <Predicate = (!icmp_ln185)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 44 [1/2] ( I:3.25ns O:3.25ns )   --->   "%mc_load = load i7 %mc_addr" [src/generic/fp_generic.c:187]   --->   Operation 44 'load' 'mc_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 112> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%al = trunc i64 %mc_load" [src/generic/fp_generic.c:187]   --->   Operation 45 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p503p1_1_load = load i3 %p503p1_1_addr" [src/generic/fp_generic.c:187]   --->   Operation 46 'load' 'p503p1_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%bl = trunc i64 %p503p1_1_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:187]   --->   Operation 47 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %mc_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:187]   --->   Operation 48 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p503p1_1_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:187]   --->   Operation 49 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:187]   --->   Operation 50 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:187]   --->   Operation 51 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln105_41 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:187]   --->   Operation 52 'zext' 'zext_ln105_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:187]   --->   Operation 53 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_41, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:187]   --->   Operation 54 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:187]   --->   Operation 55 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_41, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:187]   --->   Operation 56 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:187]   --->   Operation 57 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 58 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_41, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:187]   --->   Operation 58 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 59 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:187]   --->   Operation 60 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln106_69 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 61 'trunc' 'trunc_ln106_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_41, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:187]   --->   Operation 62 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln106_70 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 63 'trunc' 'trunc_ln106_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:187]   --->   Operation 64 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln106_71 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 65 'trunc' 'trunc_ln106_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 66 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 67 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln106_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 68 'partselect' 'trunc_ln106_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:189]   --->   Operation 69 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.14>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_96" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 70 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_70" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:187]   --->   Operation 71 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln123_37 = zext i32 %trunc_ln106_69" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:187]   --->   Operation 72 'zext' 'zext_ln123_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_37" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:187]   --->   Operation 73 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln123_38 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:187]   --->   Operation 74 'zext' 'zext_ln123_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_38, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:187]   --->   Operation 75 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 76 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:187]   --->   Operation 77 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln106_38 = zext i32 %tmp_99" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 78 'zext' 'zext_ln106_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_71" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 79 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (2.55ns)   --->   "%add_ln130 = add i33 %zext_ln130, i33 %zext_ln106_38" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 80 'add' 'add_ln130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln106_37 = zext i2 %tmp_97" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 81 'zext' 'zext_ln106_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln130_37 = zext i33 %add_ln130" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 82 'zext' 'zext_ln130_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (2.55ns)   --->   "%add_ln130_38 = add i32 %trunc_ln106_s, i32 %zext_ln106_37" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 83 'add' 'add_ln130_38' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln130_38 = zext i32 %add_ln130_38" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 84 'zext' 'zext_ln130_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (2.59ns)   --->   "%temp_22 = add i34 %zext_ln130_38, i34 %zext_ln130_37" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 85 'add' 'temp_22' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i34 %temp_22" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:187]   --->   Operation 86 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_22, i32 32, i32 33" [src/generic/fp_generic.c:189]   --->   Operation 87 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.51>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_100, i32 0" [src/generic/fp_generic.c:189]   --->   Operation 88 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%and_ln189_9 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_101, i32 0" [src/generic/fp_generic.c:189]   --->   Operation 89 'bitconcatenate' 'and_ln189_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i34 %and_ln189_9" [src/generic/fp_generic.c:189]   --->   Operation 90 'zext' 'zext_ln189' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln189_9 = zext i32 %trunc_ln105" [src/generic/fp_generic.c:189]   --->   Operation 91 'zext' 'zext_ln189_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (3.52ns)   --->   "%add_ln189 = add i64 %zext_ln189, i64 %and_ln" [src/generic/fp_generic.c:189]   --->   Operation 92 'add' 'add_ln189' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.99ns)   --->   "%xor_ln189 = xor i64 %add_ln189, i64 %zext_ln189_9" [src/generic/fp_generic.c:189]   --->   Operation 93 'xor' 'xor_ln189' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%v_load_18 = load i64 %v" [src/generic/fp_generic.c:188]   --->   Operation 94 'load' 'v_load_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:187]   --->   Operation 95 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%tempReg = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:187]   --->   Operation 96 'bitconcatenate' 'tempReg' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (3.52ns)   --->   "%v_85 = add i64 %tempReg, i64 %v_load_18" [src/generic/fp_generic.c:188]   --->   Operation 97 'add' 'v_85' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tempReg_22)   --->   "%xor_ln105 = xor i64 %shl_ln, i64 %v_85" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 98 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tempReg_22)   --->   "%xor_ln105_159 = xor i64 %v_load_18, i64 %shl_ln" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 99 'xor' 'xor_ln105_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tempReg_22)   --->   "%or_ln105 = or i64 %xor_ln105_159, i64 %xor_ln105" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 100 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tempReg_22)   --->   "%xor_ln105_160 = xor i64 %or_ln105, i64 %v_85" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 101 'xor' 'xor_ln105_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tempReg_22)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_160, i32 63" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 102 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tempReg_22)   --->   "%zext_ln105_45 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 103 'zext' 'zext_ln105_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg_22 = add i64 %xor_ln189, i64 %zext_ln105_45" [src/generic/fp_generic.c:189]   --->   Operation 104 'add' 'tempReg_22' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (1.48ns)   --->   "%v_2 = select i1 %icmp_ln186, i64 %v_85, i64 %v_load_18" [src/generic/fp_generic.c:186]   --->   Operation 105 'select' 'v_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_2, i64 %v" [src/generic/fp_generic.c:178]   --->   Operation 106 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 6.58>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%u_54_load = load i64 %u_54" [src/generic/fp_generic.c:189]   --->   Operation 107 'load' 'u_54_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (3.52ns)   --->   "%u = add i64 %tempReg_22, i64 %u_54_load" [src/generic/fp_generic.c:189]   --->   Operation 108 'add' 'u' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tmp_103)   --->   "%xor_ln105_162 = xor i64 %tempReg_22, i64 %u" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 109 'xor' 'xor_ln105_162' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tmp_103)   --->   "%xor_ln105_163 = xor i64 %u_54_load, i64 %tempReg_22" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 110 'xor' 'xor_ln105_163' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tmp_103)   --->   "%or_ln105_28 = or i64 %xor_ln105_163, i64 %xor_ln105_162" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 111 'or' 'or_ln105_28' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tmp_103)   --->   "%xor_ln105_164 = xor i64 %or_ln105_28, i64 %u" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 112 'xor' 'xor_ln105_164' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_164, i32 63" [src/generic/fp_generic.c:189]   --->   Operation 113 'bitselect' 'tmp_103' <Predicate = (icmp_ln186)> <Delay = 0.99>
ST_9 : Operation 114 [1/1] (1.48ns)   --->   "%u_2 = select i1 %icmp_ln186, i64 %u, i64 %u_54_load" [src/generic/fp_generic.c:186]   --->   Operation 114 'select' 'u_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_2, i64 %u_54" [src/generic/fp_generic.c:178]   --->   Operation 115 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%t_load18 = load i64 %t"   --->   Operation 132 'load' 't_load18' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%u_54_load_3 = load i64 %u_54"   --->   Operation 133 'load' 'u_54_load_3' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%v_load = load i64 %v"   --->   Operation 134 'load' 'v_load' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_86_out, i64 %v_load"   --->   Operation 135 'write' 'write_ln0' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %u_54_out, i64 %u_54_load_3"   --->   Operation 136 'write' 'write_ln0' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %t_out, i64 %t_load18"   --->   Operation 137 'write' 'write_ln0' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 138 'ret' 'ret_ln0' <Predicate = (icmp_ln185)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 6.58>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%t_load = load i64 %t" [src/generic/fp_generic.c:190]   --->   Operation 116 'load' 't_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%specpipeline_ln178 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:178]   --->   Operation 117 'specpipeline' 'specpipeline_ln178' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%speclooptripcount_ln178 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 7, i64 3" [src/generic/fp_generic.c:178]   --->   Operation 118 'speclooptripcount' 'speclooptripcount_ln178' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln185 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [src/generic/fp_generic.c:185]   --->   Operation 119 'specloopname' 'specloopname_ln185' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node t_31)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg_22, i64 63" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 120 'bitselect' 'bit_sel' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node t_31)   --->   "%xor_ln105_161 = xor i1 %bit_sel, i1 1" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 121 'xor' 'xor_ln105_161' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node t_31)   --->   "%trunc_ln105_30 = trunc i64 %tempReg_22" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 122 'trunc' 'trunc_ln105_30' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node t_31)   --->   "%xor_ln105_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln105_161, i63 %trunc_ln105_30" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 123 'bitconcatenate' 'xor_ln105_s' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node t_31)   --->   "%and_ln105 = and i64 %xor_ln189, i64 %xor_ln105_s" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 124 'and' 'and_ln105' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node t_31)   --->   "%tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %and_ln105, i32 63" [src/config.h:103->src/generic/fp_generic.c:189]   --->   Operation 125 'bitselect' 'tmp_102' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node t_31)   --->   "%carry_46 = or i1 %tmp_103, i1 %tmp_102" [src/generic/fp_generic.c:189]   --->   Operation 126 'or' 'carry_46' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node t_31)   --->   "%zext_ln190 = zext i1 %carry_46" [src/generic/fp_generic.c:190]   --->   Operation 127 'zext' 'zext_ln190' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (3.52ns) (out node of the LUT)   --->   "%t_31 = add i64 %t_load, i64 %zext_ln190" [src/generic/fp_generic.c:190]   --->   Operation 128 'add' 't_31' <Predicate = (icmp_ln186)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (1.48ns)   --->   "%t_2 = select i1 %icmp_ln186, i64 %t_31, i64 %t_load" [src/generic/fp_generic.c:186]   --->   Operation 129 'select' 't_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %t_2, i64 %t" [src/generic/fp_generic.c:178]   --->   Operation 130 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln185 = br void %for.body6" [src/generic/fp_generic.c:185]   --->   Operation 131 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v_025]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ u_024]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln185]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_103]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mc_offset2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_86_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_54_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ t_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p503p1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t                       (alloca           ) [ 01111111111]
u_54                    (alloca           ) [ 01111111110]
v                       (alloca           ) [ 01111111110]
j                       (alloca           ) [ 01000000000]
tmp                     (read             ) [ 00000000000]
mc_offset2_read         (read             ) [ 00000000000]
tmp_98                  (read             ) [ 00000000000]
add_ln185_read          (read             ) [ 00000000000]
i_11_read               (read             ) [ 00000000000]
u_024_read              (read             ) [ 00000000000]
v_025_read              (read             ) [ 00000000000]
store_ln177             (store            ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
br_ln0                  (br               ) [ 00000000000]
j_12                    (load             ) [ 00000000000]
zext_ln185              (zext             ) [ 00000000000]
icmp_ln185              (icmp             ) [ 01111111110]
add_ln185_6             (add              ) [ 00000000000]
br_ln185                (br               ) [ 00000000000]
icmp_ln186              (icmp             ) [ 01111111111]
tmp_s                   (bitconcatenate   ) [ 00000000000]
zext_ln187_10           (zext             ) [ 00000000000]
mc_addr                 (getelementptr    ) [ 01100000000]
sub_ln187               (sub              ) [ 00000000000]
zext_ln187              (zext             ) [ 00000000000]
p503p1_1_addr           (getelementptr    ) [ 01100000000]
store_ln177             (store            ) [ 00000000000]
mc_load                 (load             ) [ 00000000000]
al                      (trunc            ) [ 01010000000]
p503p1_1_load           (load             ) [ 00000000000]
bl                      (trunc            ) [ 01010000000]
ah                      (partselect       ) [ 01010000000]
bh                      (partselect       ) [ 01010000000]
zext_ln105              (zext             ) [ 01001000000]
zext_ln110              (zext             ) [ 01001000000]
zext_ln105_41           (zext             ) [ 01001000000]
zext_ln112              (zext             ) [ 01001000000]
albl                    (mul              ) [ 00000000000]
trunc_ln106             (trunc            ) [ 01000111100]
albh                    (mul              ) [ 00000000000]
trunc_ln106_69          (trunc            ) [ 01000100000]
ahbl                    (mul              ) [ 00000000000]
trunc_ln106_70          (trunc            ) [ 01000100000]
ahbh                    (mul              ) [ 00000000000]
trunc_ln106_71          (trunc            ) [ 01000100000]
tmp_96                  (partselect       ) [ 01000100000]
tmp_99                  (partselect       ) [ 01000100000]
trunc_ln106_s           (partselect       ) [ 01000110000]
tmp_100                 (partselect       ) [ 01000111000]
zext_ln106              (zext             ) [ 00000000000]
zext_ln123              (zext             ) [ 00000000000]
zext_ln123_37           (zext             ) [ 00000000000]
add_ln123               (add              ) [ 00000000000]
zext_ln123_38           (zext             ) [ 00000000000]
temp                    (add              ) [ 00000000000]
tmp_97                  (partselect       ) [ 01000010000]
trunc_ln125             (trunc            ) [ 01000011100]
zext_ln106_38           (zext             ) [ 00000000000]
zext_ln130              (zext             ) [ 00000000000]
add_ln130               (add              ) [ 01000010000]
zext_ln106_37           (zext             ) [ 00000000000]
zext_ln130_37           (zext             ) [ 00000000000]
add_ln130_38            (add              ) [ 00000000000]
zext_ln130_38           (zext             ) [ 00000000000]
temp_22                 (add              ) [ 00000000000]
trunc_ln105             (trunc            ) [ 01000001000]
tmp_101                 (partselect       ) [ 01000001000]
and_ln                  (bitconcatenate   ) [ 00000000000]
and_ln189_9             (bitconcatenate   ) [ 00000000000]
zext_ln189              (zext             ) [ 00000000000]
zext_ln189_9            (zext             ) [ 00000000000]
add_ln189               (add              ) [ 00000000000]
xor_ln189               (xor              ) [ 01000000111]
v_load_18               (load             ) [ 00000000000]
shl_ln                  (bitconcatenate   ) [ 00000000000]
tempReg                 (bitconcatenate   ) [ 00000000000]
v_85                    (add              ) [ 00000000000]
xor_ln105               (xor              ) [ 00000000000]
xor_ln105_159           (xor              ) [ 00000000000]
or_ln105                (or               ) [ 00000000000]
xor_ln105_160           (xor              ) [ 00000000000]
carry                   (bitselect        ) [ 00000000000]
zext_ln105_45           (zext             ) [ 00000000000]
tempReg_22              (add              ) [ 01000000011]
v_2                     (select           ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
u_54_load               (load             ) [ 00000000000]
u                       (add              ) [ 00000000000]
xor_ln105_162           (xor              ) [ 00000000000]
xor_ln105_163           (xor              ) [ 00000000000]
or_ln105_28             (or               ) [ 00000000000]
xor_ln105_164           (xor              ) [ 00000000000]
tmp_103                 (bitselect        ) [ 01000000001]
u_2                     (select           ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
t_load                  (load             ) [ 00000000000]
specpipeline_ln178      (specpipeline     ) [ 00000000000]
speclooptripcount_ln178 (speclooptripcount) [ 00000000000]
specloopname_ln185      (specloopname     ) [ 00000000000]
bit_sel                 (bitselect        ) [ 00000000000]
xor_ln105_161           (xor              ) [ 00000000000]
trunc_ln105_30          (trunc            ) [ 00000000000]
xor_ln105_s             (bitconcatenate   ) [ 00000000000]
and_ln105               (and              ) [ 00000000000]
tmp_102                 (bitselect        ) [ 00000000000]
carry_46                (or               ) [ 00000000000]
zext_ln190              (zext             ) [ 00000000000]
t_31                    (add              ) [ 00000000000]
t_2                     (select           ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
br_ln185                (br               ) [ 00000000000]
t_load18                (load             ) [ 00000000000]
u_54_load_3             (load             ) [ 00000000000]
v_load                  (load             ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
ret_ln0                 (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v_025">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_025"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="u_024">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_024"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i_11">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_11"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="add_ln185">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln185"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="empty_103">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_103"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mc_offset2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mc_offset2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mc">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mc"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="empty">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v_86_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_86_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="u_54_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_54_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="t_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p503p1_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503p1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="t_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="u_54_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_54/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="v_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="j_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="3" slack="0"/>
<pin id="104" dir="0" index="1" bw="3" slack="0"/>
<pin id="105" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="mc_offset2_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mc_offset2_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_98_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="0" index="1" bw="3" slack="0"/>
<pin id="117" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_98/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln185_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="0" index="1" bw="4" slack="0"/>
<pin id="123" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln185_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_11_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="0"/>
<pin id="128" dir="0" index="1" bw="3" slack="0"/>
<pin id="129" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_11_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="u_024_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="u_024_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="v_025_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_025_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln0_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="0" index="2" bw="64" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="151" class="1004" name="write_ln0_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="64" slack="0"/>
<pin id="154" dir="0" index="2" bw="64" slack="0"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="158" class="1004" name="write_ln0_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="0" index="2" bw="64" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="165" class="1004" name="mc_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="7" slack="0"/>
<pin id="169" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mc_addr/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mc_load/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p503p1_1_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="3" slack="0"/>
<pin id="182" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p503p1_1_addr/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p503p1_1_load/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln177_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="3" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln178_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln178_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="0"/>
<pin id="219" dir="0" index="1" bw="64" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln178_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="64" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="j_12_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="0"/>
<pin id="229" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_12/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln185_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="0"/>
<pin id="232" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln185_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="0"/>
<pin id="236" dir="0" index="1" bw="3" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln185/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln185_6_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185_6/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln186_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="0"/>
<pin id="248" dir="0" index="1" bw="4" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln186/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_s_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="7" slack="0"/>
<pin id="254" dir="0" index="1" bw="3" slack="0"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="0" index="3" bw="3" slack="0"/>
<pin id="257" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln187_10_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187_10/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="sub_ln187_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="0"/>
<pin id="269" dir="0" index="1" bw="3" slack="0"/>
<pin id="270" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln187/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln187_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="3" slack="0"/>
<pin id="275" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln177_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="0"/>
<pin id="280" dir="0" index="1" bw="3" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="al_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="0"/>
<pin id="285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="bl_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="0"/>
<pin id="289" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="ah_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="64" slack="0"/>
<pin id="294" dir="0" index="2" bw="7" slack="0"/>
<pin id="295" dir="0" index="3" bw="7" slack="0"/>
<pin id="296" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="bh_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="64" slack="0"/>
<pin id="304" dir="0" index="2" bw="7" slack="0"/>
<pin id="305" dir="0" index="3" bw="7" slack="0"/>
<pin id="306" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln105_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln110_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln105_41_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="1"/>
<pin id="323" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_41/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln112_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="trunc_ln106_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="0"/>
<pin id="333" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="trunc_ln106_69_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="0"/>
<pin id="337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_69/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="trunc_ln106_70_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="0"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_70/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="trunc_ln106_71_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="0"/>
<pin id="345" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_71/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_96_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="64" slack="0"/>
<pin id="350" dir="0" index="2" bw="7" slack="0"/>
<pin id="351" dir="0" index="3" bw="7" slack="0"/>
<pin id="352" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_96/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_99_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="64" slack="0"/>
<pin id="360" dir="0" index="2" bw="7" slack="0"/>
<pin id="361" dir="0" index="3" bw="7" slack="0"/>
<pin id="362" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_99/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="trunc_ln106_s_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="64" slack="0"/>
<pin id="370" dir="0" index="2" bw="7" slack="0"/>
<pin id="371" dir="0" index="3" bw="7" slack="0"/>
<pin id="372" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln106_s/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_100_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="64" slack="0"/>
<pin id="380" dir="0" index="2" bw="7" slack="0"/>
<pin id="381" dir="0" index="3" bw="7" slack="0"/>
<pin id="382" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_100/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln106_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln123_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln123_37_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_37/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln123_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln123_38_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="33" slack="0"/>
<pin id="404" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_38/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="temp_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="33" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_97_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="2" slack="0"/>
<pin id="414" dir="0" index="1" bw="34" slack="0"/>
<pin id="415" dir="0" index="2" bw="7" slack="0"/>
<pin id="416" dir="0" index="3" bw="7" slack="0"/>
<pin id="417" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_97/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="trunc_ln125_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="34" slack="0"/>
<pin id="424" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln106_38_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="1"/>
<pin id="428" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_38/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln130_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="1"/>
<pin id="431" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln130_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln106_37_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="2" slack="1"/>
<pin id="440" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_37/6 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln130_37_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="33" slack="1"/>
<pin id="443" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_37/6 "/>
</bind>
</comp>

<comp id="444" class="1004" name="add_ln130_38_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="2"/>
<pin id="446" dir="0" index="1" bw="2" slack="0"/>
<pin id="447" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_38/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln130_38_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_38/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="temp_22_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="0" index="1" bw="33" slack="0"/>
<pin id="456" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_22/6 "/>
</bind>
</comp>

<comp id="459" class="1004" name="trunc_ln105_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="34" slack="0"/>
<pin id="461" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/6 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_101_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="2" slack="0"/>
<pin id="465" dir="0" index="1" bw="34" slack="0"/>
<pin id="466" dir="0" index="2" bw="7" slack="0"/>
<pin id="467" dir="0" index="3" bw="7" slack="0"/>
<pin id="468" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_101/6 "/>
</bind>
</comp>

<comp id="473" class="1004" name="and_ln_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="64" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="3"/>
<pin id="476" dir="0" index="2" bw="1" slack="0"/>
<pin id="477" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/7 "/>
</bind>
</comp>

<comp id="480" class="1004" name="and_ln189_9_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="34" slack="0"/>
<pin id="482" dir="0" index="1" bw="2" slack="1"/>
<pin id="483" dir="0" index="2" bw="1" slack="0"/>
<pin id="484" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln189_9/7 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln189_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="34" slack="0"/>
<pin id="489" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189/7 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln189_9_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="1"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189_9/7 "/>
</bind>
</comp>

<comp id="494" class="1004" name="add_ln189_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="34" slack="0"/>
<pin id="496" dir="0" index="1" bw="64" slack="0"/>
<pin id="497" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln189/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="xor_ln189_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="64" slack="0"/>
<pin id="502" dir="0" index="1" bw="64" slack="0"/>
<pin id="503" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln189/7 "/>
</bind>
</comp>

<comp id="506" class="1004" name="v_load_18_load_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="64" slack="7"/>
<pin id="508" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load_18/8 "/>
</bind>
</comp>

<comp id="509" class="1004" name="shl_ln_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="64" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="3"/>
<pin id="512" dir="0" index="2" bw="1" slack="0"/>
<pin id="513" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tempReg_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="64" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="3"/>
<pin id="519" dir="0" index="2" bw="32" slack="4"/>
<pin id="520" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tempReg/8 "/>
</bind>
</comp>

<comp id="522" class="1004" name="v_85_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="64" slack="0"/>
<pin id="524" dir="0" index="1" bw="64" slack="0"/>
<pin id="525" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_85/8 "/>
</bind>
</comp>

<comp id="528" class="1004" name="xor_ln105_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="64" slack="0"/>
<pin id="530" dir="0" index="1" bw="64" slack="0"/>
<pin id="531" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/8 "/>
</bind>
</comp>

<comp id="534" class="1004" name="xor_ln105_159_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="64" slack="0"/>
<pin id="536" dir="0" index="1" bw="64" slack="0"/>
<pin id="537" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_159/8 "/>
</bind>
</comp>

<comp id="540" class="1004" name="or_ln105_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="64" slack="0"/>
<pin id="542" dir="0" index="1" bw="64" slack="0"/>
<pin id="543" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/8 "/>
</bind>
</comp>

<comp id="546" class="1004" name="xor_ln105_160_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="64" slack="0"/>
<pin id="548" dir="0" index="1" bw="64" slack="0"/>
<pin id="549" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_160/8 "/>
</bind>
</comp>

<comp id="552" class="1004" name="carry_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="64" slack="0"/>
<pin id="555" dir="0" index="2" bw="7" slack="0"/>
<pin id="556" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/8 "/>
</bind>
</comp>

<comp id="560" class="1004" name="zext_ln105_45_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_45/8 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tempReg_22_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="64" slack="1"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg_22/8 "/>
</bind>
</comp>

<comp id="569" class="1004" name="v_2_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="7"/>
<pin id="571" dir="0" index="1" bw="64" slack="0"/>
<pin id="572" dir="0" index="2" bw="64" slack="0"/>
<pin id="573" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v_2/8 "/>
</bind>
</comp>

<comp id="576" class="1004" name="store_ln178_store_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="64" slack="0"/>
<pin id="578" dir="0" index="1" bw="64" slack="7"/>
<pin id="579" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/8 "/>
</bind>
</comp>

<comp id="581" class="1004" name="u_54_load_load_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="64" slack="8"/>
<pin id="583" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_54_load/9 "/>
</bind>
</comp>

<comp id="584" class="1004" name="u_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="64" slack="1"/>
<pin id="586" dir="0" index="1" bw="64" slack="0"/>
<pin id="587" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/9 "/>
</bind>
</comp>

<comp id="589" class="1004" name="xor_ln105_162_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="64" slack="1"/>
<pin id="591" dir="0" index="1" bw="64" slack="0"/>
<pin id="592" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_162/9 "/>
</bind>
</comp>

<comp id="594" class="1004" name="xor_ln105_163_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="64" slack="0"/>
<pin id="596" dir="0" index="1" bw="64" slack="1"/>
<pin id="597" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_163/9 "/>
</bind>
</comp>

<comp id="599" class="1004" name="or_ln105_28_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="64" slack="0"/>
<pin id="601" dir="0" index="1" bw="64" slack="0"/>
<pin id="602" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_28/9 "/>
</bind>
</comp>

<comp id="605" class="1004" name="xor_ln105_164_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="64" slack="0"/>
<pin id="607" dir="0" index="1" bw="64" slack="0"/>
<pin id="608" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_164/9 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_103_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="64" slack="0"/>
<pin id="614" dir="0" index="2" bw="7" slack="0"/>
<pin id="615" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_103/9 "/>
</bind>
</comp>

<comp id="619" class="1004" name="u_2_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="8"/>
<pin id="621" dir="0" index="1" bw="64" slack="0"/>
<pin id="622" dir="0" index="2" bw="64" slack="0"/>
<pin id="623" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="u_2/9 "/>
</bind>
</comp>

<comp id="626" class="1004" name="store_ln178_store_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="64" slack="0"/>
<pin id="628" dir="0" index="1" bw="64" slack="8"/>
<pin id="629" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/9 "/>
</bind>
</comp>

<comp id="631" class="1004" name="t_load_load_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="64" slack="9"/>
<pin id="633" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load/10 "/>
</bind>
</comp>

<comp id="634" class="1004" name="bit_sel_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="64" slack="2"/>
<pin id="637" dir="0" index="2" bw="7" slack="0"/>
<pin id="638" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/10 "/>
</bind>
</comp>

<comp id="641" class="1004" name="xor_ln105_161_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_161/10 "/>
</bind>
</comp>

<comp id="647" class="1004" name="trunc_ln105_30_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="64" slack="2"/>
<pin id="649" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105_30/10 "/>
</bind>
</comp>

<comp id="650" class="1004" name="xor_ln105_s_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="64" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="0" index="2" bw="63" slack="0"/>
<pin id="654" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln105_s/10 "/>
</bind>
</comp>

<comp id="658" class="1004" name="and_ln105_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="64" slack="3"/>
<pin id="660" dir="0" index="1" bw="64" slack="0"/>
<pin id="661" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105/10 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_102_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="64" slack="0"/>
<pin id="666" dir="0" index="2" bw="7" slack="0"/>
<pin id="667" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_102/10 "/>
</bind>
</comp>

<comp id="671" class="1004" name="carry_46_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="1"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="carry_46/10 "/>
</bind>
</comp>

<comp id="676" class="1004" name="zext_ln190_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln190/10 "/>
</bind>
</comp>

<comp id="680" class="1004" name="t_31_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="64" slack="0"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_31/10 "/>
</bind>
</comp>

<comp id="686" class="1004" name="t_2_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="9"/>
<pin id="688" dir="0" index="1" bw="64" slack="0"/>
<pin id="689" dir="0" index="2" bw="64" slack="0"/>
<pin id="690" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_2/10 "/>
</bind>
</comp>

<comp id="693" class="1004" name="store_ln178_store_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="64" slack="0"/>
<pin id="695" dir="0" index="1" bw="64" slack="9"/>
<pin id="696" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/10 "/>
</bind>
</comp>

<comp id="698" class="1004" name="t_load18_load_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="64" slack="8"/>
<pin id="700" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load18/9 "/>
</bind>
</comp>

<comp id="702" class="1004" name="u_54_load_3_load_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="64" slack="8"/>
<pin id="704" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_54_load_3/9 "/>
</bind>
</comp>

<comp id="706" class="1004" name="v_load_load_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="64" slack="8"/>
<pin id="708" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load/9 "/>
</bind>
</comp>

<comp id="710" class="1005" name="t_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="64" slack="0"/>
<pin id="712" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="718" class="1005" name="u_54_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="64" slack="0"/>
<pin id="720" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="u_54 "/>
</bind>
</comp>

<comp id="726" class="1005" name="v_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="64" slack="0"/>
<pin id="728" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="734" class="1005" name="j_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="3" slack="0"/>
<pin id="736" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="741" class="1005" name="icmp_ln185_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="8"/>
<pin id="743" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln185 "/>
</bind>
</comp>

<comp id="745" class="1005" name="icmp_ln186_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="7"/>
<pin id="747" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln186 "/>
</bind>
</comp>

<comp id="752" class="1005" name="mc_addr_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="7" slack="1"/>
<pin id="754" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="mc_addr "/>
</bind>
</comp>

<comp id="757" class="1005" name="p503p1_1_addr_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="3" slack="1"/>
<pin id="759" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p503p1_1_addr "/>
</bind>
</comp>

<comp id="762" class="1005" name="al_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="1"/>
<pin id="764" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="767" class="1005" name="bl_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="1"/>
<pin id="769" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="772" class="1005" name="ah_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="1"/>
<pin id="774" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="777" class="1005" name="bh_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="1"/>
<pin id="779" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="782" class="1005" name="zext_ln105_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="64" slack="1"/>
<pin id="784" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="788" class="1005" name="zext_ln110_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="64" slack="1"/>
<pin id="790" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="794" class="1005" name="zext_ln105_41_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="64" slack="1"/>
<pin id="796" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_41 "/>
</bind>
</comp>

<comp id="800" class="1005" name="zext_ln112_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="64" slack="1"/>
<pin id="802" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="806" class="1005" name="trunc_ln106_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="4"/>
<pin id="808" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="811" class="1005" name="trunc_ln106_69_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="1"/>
<pin id="813" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_69 "/>
</bind>
</comp>

<comp id="816" class="1005" name="trunc_ln106_70_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="1"/>
<pin id="818" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_70 "/>
</bind>
</comp>

<comp id="821" class="1005" name="trunc_ln106_71_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="1"/>
<pin id="823" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_71 "/>
</bind>
</comp>

<comp id="826" class="1005" name="tmp_96_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="1"/>
<pin id="828" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_96 "/>
</bind>
</comp>

<comp id="831" class="1005" name="tmp_99_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="1"/>
<pin id="833" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_99 "/>
</bind>
</comp>

<comp id="836" class="1005" name="trunc_ln106_s_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="2"/>
<pin id="838" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_s "/>
</bind>
</comp>

<comp id="841" class="1005" name="tmp_100_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="3"/>
<pin id="843" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_100 "/>
</bind>
</comp>

<comp id="846" class="1005" name="tmp_97_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="2" slack="1"/>
<pin id="848" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_97 "/>
</bind>
</comp>

<comp id="851" class="1005" name="trunc_ln125_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="3"/>
<pin id="853" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="857" class="1005" name="add_ln130_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="33" slack="1"/>
<pin id="859" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln130 "/>
</bind>
</comp>

<comp id="862" class="1005" name="trunc_ln105_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="1"/>
<pin id="864" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln105 "/>
</bind>
</comp>

<comp id="867" class="1005" name="tmp_101_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="2" slack="1"/>
<pin id="869" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_101 "/>
</bind>
</comp>

<comp id="872" class="1005" name="xor_ln189_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="64" slack="1"/>
<pin id="874" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln189 "/>
</bind>
</comp>

<comp id="878" class="1005" name="tempReg_22_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="64" slack="1"/>
<pin id="880" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg_22 "/>
</bind>
</comp>

<comp id="887" class="1005" name="tmp_103_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="1"/>
<pin id="889" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_103 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="84" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="84" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="84" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="12" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="42" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="165" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="22" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="42" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="178" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="211"><net_src comp="34" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="138" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="132" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="36" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="227" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="227" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="126" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="227" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="38" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="230" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="120" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="40" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="114" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="108" pin="2"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="227" pin="1"/><net_sink comp="252" pin=3"/></net>

<net id="265"><net_src comp="252" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="271"><net_src comp="102" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="227" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="267" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="282"><net_src comp="240" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="172" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="185" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="44" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="172" pin="3"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="46" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="300"><net_src comp="48" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="307"><net_src comp="44" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="185" pin="3"/><net_sink comp="301" pin=1"/></net>

<net id="309"><net_src comp="46" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="310"><net_src comp="48" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="314"><net_src comp="311" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="319"><net_src comp="316" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="324"><net_src comp="321" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="329"><net_src comp="326" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="334"><net_src comp="191" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="195" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="199" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="203" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="44" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="191" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="355"><net_src comp="46" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="356"><net_src comp="48" pin="0"/><net_sink comp="347" pin=3"/></net>

<net id="363"><net_src comp="44" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="199" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="46" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="366"><net_src comp="48" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="373"><net_src comp="44" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="195" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="46" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="376"><net_src comp="48" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="383"><net_src comp="44" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="203" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="385"><net_src comp="46" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="386"><net_src comp="48" pin="0"/><net_sink comp="377" pin=3"/></net>

<net id="400"><net_src comp="390" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="393" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="396" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="402" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="387" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="418"><net_src comp="50" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="406" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="420"><net_src comp="46" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="421"><net_src comp="52" pin="0"/><net_sink comp="412" pin=3"/></net>

<net id="425"><net_src comp="406" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="436"><net_src comp="429" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="426" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="448"><net_src comp="438" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="452"><net_src comp="444" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="449" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="441" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="462"><net_src comp="453" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="469"><net_src comp="50" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="453" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="471"><net_src comp="46" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="472"><net_src comp="52" pin="0"/><net_sink comp="463" pin=3"/></net>

<net id="478"><net_src comp="54" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="42" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="485"><net_src comp="56" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="42" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="490"><net_src comp="480" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="498"><net_src comp="487" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="473" pin="3"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="494" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="491" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="514"><net_src comp="54" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="42" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="521"><net_src comp="54" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="526"><net_src comp="516" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="506" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="509" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="522" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="506" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="509" pin="3"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="534" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="528" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="540" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="522" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="557"><net_src comp="58" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="546" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="48" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="563"><net_src comp="552" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="560" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="522" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="575"><net_src comp="506" pin="1"/><net_sink comp="569" pin=2"/></net>

<net id="580"><net_src comp="569" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="588"><net_src comp="581" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="593"><net_src comp="584" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="598"><net_src comp="581" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="603"><net_src comp="594" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="589" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="599" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="584" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="616"><net_src comp="58" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="605" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="618"><net_src comp="48" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="624"><net_src comp="584" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="625"><net_src comp="581" pin="1"/><net_sink comp="619" pin=2"/></net>

<net id="630"><net_src comp="619" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="639"><net_src comp="76" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="78" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="645"><net_src comp="634" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="80" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="655"><net_src comp="82" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="641" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="647" pin="1"/><net_sink comp="650" pin=2"/></net>

<net id="662"><net_src comp="650" pin="3"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="58" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="658" pin="2"/><net_sink comp="663" pin=1"/></net>

<net id="670"><net_src comp="48" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="675"><net_src comp="663" pin="3"/><net_sink comp="671" pin=1"/></net>

<net id="679"><net_src comp="671" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="684"><net_src comp="631" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="676" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="691"><net_src comp="680" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="692"><net_src comp="631" pin="1"/><net_sink comp="686" pin=2"/></net>

<net id="697"><net_src comp="686" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="701"><net_src comp="698" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="705"><net_src comp="702" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="709"><net_src comp="706" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="713"><net_src comp="86" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="715"><net_src comp="710" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="716"><net_src comp="710" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="717"><net_src comp="710" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="721"><net_src comp="90" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="724"><net_src comp="718" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="725"><net_src comp="718" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="729"><net_src comp="94" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="732"><net_src comp="726" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="733"><net_src comp="726" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="737"><net_src comp="98" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="739"><net_src comp="734" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="740"><net_src comp="734" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="744"><net_src comp="234" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="246" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="750"><net_src comp="745" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="751"><net_src comp="745" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="755"><net_src comp="165" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="760"><net_src comp="178" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="765"><net_src comp="283" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="770"><net_src comp="287" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="775"><net_src comp="291" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="780"><net_src comp="301" pin="4"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="785"><net_src comp="311" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="791"><net_src comp="316" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="797"><net_src comp="321" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="803"><net_src comp="326" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="809"><net_src comp="331" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="814"><net_src comp="335" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="819"><net_src comp="339" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="824"><net_src comp="343" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="829"><net_src comp="347" pin="4"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="834"><net_src comp="357" pin="4"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="839"><net_src comp="367" pin="4"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="844"><net_src comp="377" pin="4"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="849"><net_src comp="412" pin="4"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="854"><net_src comp="422" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="856"><net_src comp="851" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="860"><net_src comp="432" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="865"><net_src comp="459" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="870"><net_src comp="463" pin="4"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="875"><net_src comp="500" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="877"><net_src comp="872" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="881"><net_src comp="564" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="883"><net_src comp="878" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="884"><net_src comp="878" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="885"><net_src comp="878" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="886"><net_src comp="878" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="890"><net_src comp="611" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="671" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mc | {}
	Port: v_86_out | {9 }
	Port: u_54_out | {9 }
	Port: t_out | {9 }
	Port: p503p1_1 | {}
 - Input state : 
	Port: rdc_mont.138_Pipeline_VITIS_LOOP_185_3 : v_025 | {1 }
	Port: rdc_mont.138_Pipeline_VITIS_LOOP_185_3 : u_024 | {1 }
	Port: rdc_mont.138_Pipeline_VITIS_LOOP_185_3 : i_11 | {1 }
	Port: rdc_mont.138_Pipeline_VITIS_LOOP_185_3 : add_ln185 | {1 }
	Port: rdc_mont.138_Pipeline_VITIS_LOOP_185_3 : empty_103 | {1 }
	Port: rdc_mont.138_Pipeline_VITIS_LOOP_185_3 : mc_offset2 | {1 }
	Port: rdc_mont.138_Pipeline_VITIS_LOOP_185_3 : mc | {1 2 }
	Port: rdc_mont.138_Pipeline_VITIS_LOOP_185_3 : empty | {1 }
	Port: rdc_mont.138_Pipeline_VITIS_LOOP_185_3 : p503p1_1 | {1 2 }
  - Chain level:
	State 1
		store_ln177 : 1
		store_ln178 : 1
		j_12 : 1
		zext_ln185 : 2
		icmp_ln185 : 2
		add_ln185_6 : 2
		br_ln185 : 3
		icmp_ln186 : 3
		tmp_s : 2
		zext_ln187_10 : 3
		mc_addr : 4
		mc_load : 5
		sub_ln187 : 2
		zext_ln187 : 3
		p503p1_1_addr : 4
		p503p1_1_load : 5
		store_ln177 : 3
	State 2
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 3
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 4
		trunc_ln106 : 1
		trunc_ln106_69 : 1
		trunc_ln106_70 : 1
		trunc_ln106_71 : 1
		tmp_96 : 1
		tmp_99 : 1
		trunc_ln106_s : 1
		tmp_100 : 1
	State 5
		add_ln123 : 1
		zext_ln123_38 : 2
		temp : 3
		tmp_97 : 4
		trunc_ln125 : 4
		add_ln130 : 1
	State 6
		add_ln130_38 : 1
		zext_ln130_38 : 2
		temp_22 : 3
		trunc_ln105 : 4
		tmp_101 : 4
	State 7
		zext_ln189 : 1
		add_ln189 : 2
		xor_ln189 : 3
	State 8
		v_85 : 1
		xor_ln105 : 2
		xor_ln105_159 : 1
		or_ln105 : 2
		xor_ln105_160 : 2
		carry : 2
		zext_ln105_45 : 3
		tempReg_22 : 4
		v_2 : 2
		store_ln178 : 3
	State 9
		u : 1
		xor_ln105_162 : 2
		xor_ln105_163 : 1
		or_ln105_28 : 2
		xor_ln105_164 : 2
		tmp_103 : 2
		u_2 : 2
		store_ln178 : 3
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 10
		xor_ln105_161 : 1
		xor_ln105_s : 1
		and_ln105 : 2
		tmp_102 : 2
		carry_46 : 3
		zext_ln190 : 3
		t_31 : 4
		t_2 : 5
		store_ln178 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_191         |    4    |   165   |    50   |
|    mul   |          grp_fu_195         |    4    |   165   |    50   |
|          |          grp_fu_199         |    4    |   165   |    50   |
|          |          grp_fu_203         |    4    |   165   |    50   |
|----------|-----------------------------|---------|---------|---------|
|          |      add_ln185_6_fu_240     |    0    |    0    |    11   |
|          |       add_ln123_fu_396      |    0    |    0    |    39   |
|          |         temp_fu_406         |    0    |    0    |    40   |
|          |       add_ln130_fu_432      |    0    |    0    |    39   |
|          |     add_ln130_38_fu_444     |    0    |    0    |    39   |
|    add   |        temp_22_fu_453       |    0    |    0    |    40   |
|          |       add_ln189_fu_494      |    0    |    0    |    71   |
|          |         v_85_fu_522         |    0    |    0    |    71   |
|          |      tempReg_22_fu_564      |    0    |    0    |    71   |
|          |           u_fu_584          |    0    |    0    |    71   |
|          |         t_31_fu_680         |    0    |    0    |    71   |
|----------|-----------------------------|---------|---------|---------|
|          |       xor_ln189_fu_500      |    0    |    0    |    64   |
|          |       xor_ln105_fu_528      |    0    |    0    |    64   |
|          |     xor_ln105_159_fu_534    |    0    |    0    |    64   |
|    xor   |     xor_ln105_160_fu_546    |    0    |    0    |    64   |
|          |     xor_ln105_162_fu_589    |    0    |    0    |    64   |
|          |     xor_ln105_163_fu_594    |    0    |    0    |    64   |
|          |     xor_ln105_164_fu_605    |    0    |    0    |    64   |
|          |     xor_ln105_161_fu_641    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |          v_2_fu_569         |    0    |    0    |    64   |
|  select  |          u_2_fu_619         |    0    |    0    |    64   |
|          |          t_2_fu_686         |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|          |       or_ln105_fu_540       |    0    |    0    |    64   |
|    or    |      or_ln105_28_fu_599     |    0    |    0    |    64   |
|          |       carry_46_fu_671       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    and   |       and_ln105_fu_658      |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln185_fu_234      |    0    |    0    |    11   |
|          |      icmp_ln186_fu_246      |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |       sub_ln187_fu_267      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |       tmp_read_fu_102       |    0    |    0    |    0    |
|          | mc_offset2_read_read_fu_108 |    0    |    0    |    0    |
|          |      tmp_98_read_fu_114     |    0    |    0    |    0    |
|   read   |  add_ln185_read_read_fu_120 |    0    |    0    |    0    |
|          |    i_11_read_read_fu_126    |    0    |    0    |    0    |
|          |    u_024_read_read_fu_132   |    0    |    0    |    0    |
|          |    v_025_read_read_fu_138   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    write_ln0_write_fu_144   |    0    |    0    |    0    |
|   write  |    write_ln0_write_fu_151   |    0    |    0    |    0    |
|          |    write_ln0_write_fu_158   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      zext_ln185_fu_230      |    0    |    0    |    0    |
|          |     zext_ln187_10_fu_262    |    0    |    0    |    0    |
|          |      zext_ln187_fu_273      |    0    |    0    |    0    |
|          |      zext_ln105_fu_311      |    0    |    0    |    0    |
|          |      zext_ln110_fu_316      |    0    |    0    |    0    |
|          |     zext_ln105_41_fu_321    |    0    |    0    |    0    |
|          |      zext_ln112_fu_326      |    0    |    0    |    0    |
|          |      zext_ln106_fu_387      |    0    |    0    |    0    |
|          |      zext_ln123_fu_390      |    0    |    0    |    0    |
|   zext   |     zext_ln123_37_fu_393    |    0    |    0    |    0    |
|          |     zext_ln123_38_fu_402    |    0    |    0    |    0    |
|          |     zext_ln106_38_fu_426    |    0    |    0    |    0    |
|          |      zext_ln130_fu_429      |    0    |    0    |    0    |
|          |     zext_ln106_37_fu_438    |    0    |    0    |    0    |
|          |     zext_ln130_37_fu_441    |    0    |    0    |    0    |
|          |     zext_ln130_38_fu_449    |    0    |    0    |    0    |
|          |      zext_ln189_fu_487      |    0    |    0    |    0    |
|          |     zext_ln189_9_fu_491     |    0    |    0    |    0    |
|          |     zext_ln105_45_fu_560    |    0    |    0    |    0    |
|          |      zext_ln190_fu_676      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_252        |    0    |    0    |    0    |
|          |        and_ln_fu_473        |    0    |    0    |    0    |
|bitconcatenate|      and_ln189_9_fu_480     |    0    |    0    |    0    |
|          |        shl_ln_fu_509        |    0    |    0    |    0    |
|          |        tempReg_fu_516       |    0    |    0    |    0    |
|          |      xor_ln105_s_fu_650     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          al_fu_283          |    0    |    0    |    0    |
|          |          bl_fu_287          |    0    |    0    |    0    |
|          |      trunc_ln106_fu_331     |    0    |    0    |    0    |
|          |    trunc_ln106_69_fu_335    |    0    |    0    |    0    |
|   trunc  |    trunc_ln106_70_fu_339    |    0    |    0    |    0    |
|          |    trunc_ln106_71_fu_343    |    0    |    0    |    0    |
|          |      trunc_ln125_fu_422     |    0    |    0    |    0    |
|          |      trunc_ln105_fu_459     |    0    |    0    |    0    |
|          |    trunc_ln105_30_fu_647    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          ah_fu_291          |    0    |    0    |    0    |
|          |          bh_fu_301          |    0    |    0    |    0    |
|          |        tmp_96_fu_347        |    0    |    0    |    0    |
|partselect|        tmp_99_fu_357        |    0    |    0    |    0    |
|          |     trunc_ln106_s_fu_367    |    0    |    0    |    0    |
|          |        tmp_100_fu_377       |    0    |    0    |    0    |
|          |        tmp_97_fu_412        |    0    |    0    |    0    |
|          |        tmp_101_fu_463       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         carry_fu_552        |    0    |    0    |    0    |
| bitselect|        tmp_103_fu_611       |    0    |    0    |    0    |
|          |        bit_sel_fu_634       |    0    |    0    |    0    |
|          |        tmp_102_fu_663       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    16   |   660   |   1634  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln130_reg_857  |   33   |
|      ah_reg_772      |   32   |
|      al_reg_762      |   32   |
|      bh_reg_777      |   32   |
|      bl_reg_767      |   32   |
|  icmp_ln185_reg_741  |    1   |
|  icmp_ln186_reg_745  |    1   |
|       j_reg_734      |    3   |
|    mc_addr_reg_752   |    7   |
| p503p1_1_addr_reg_757|    3   |
|       t_reg_710      |   64   |
|  tempReg_22_reg_878  |   64   |
|    tmp_100_reg_841   |   32   |
|    tmp_101_reg_867   |    2   |
|    tmp_103_reg_887   |    1   |
|    tmp_96_reg_826    |   32   |
|    tmp_97_reg_846    |    2   |
|    tmp_99_reg_831    |   32   |
|  trunc_ln105_reg_862 |   32   |
|trunc_ln106_69_reg_811|   32   |
|trunc_ln106_70_reg_816|   32   |
|trunc_ln106_71_reg_821|   32   |
|  trunc_ln106_reg_806 |   32   |
| trunc_ln106_s_reg_836|   32   |
|  trunc_ln125_reg_851 |   32   |
|     u_54_reg_718     |   64   |
|       v_reg_726      |   64   |
|   xor_ln189_reg_872  |   64   |
| zext_ln105_41_reg_794|   64   |
|  zext_ln105_reg_782  |   64   |
|  zext_ln110_reg_788  |   64   |
|  zext_ln112_reg_800  |   64   |
+----------------------+--------+
|         Total        |  1077  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_172 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_access_fu_185 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|     grp_fu_191    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_191    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_195    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_195    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_199    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_199    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_203    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_203    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   532  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1634  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1077  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1737  |  1724  |
+-----------+--------+--------+--------+--------+
