Analysis & Synthesis report for top
Mon Sep  3 15:17:39 2018
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |top|main:main_inst|cur_state
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: main:main_inst
 13. Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:a
 14. Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:b
 15. Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:c
 16. Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:d
 17. Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:e
 18. Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:f
 19. Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:a2
 20. Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:b2
 21. Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:c2
 22. Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:d2
 23. Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:e2
 24. Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:f2
 25. Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:r1
 26. Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:r2
 27. Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:r3
 28. Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:r4
 29. Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:r5
 30. Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:r6
 31. Port Connectivity Checks: "main:main_inst|ram_dual_port:r6"
 32. Port Connectivity Checks: "main:main_inst|ram_dual_port:r5"
 33. Port Connectivity Checks: "main:main_inst|ram_dual_port:r4"
 34. Port Connectivity Checks: "main:main_inst|ram_dual_port:r3"
 35. Port Connectivity Checks: "main:main_inst|ram_dual_port:r2"
 36. Port Connectivity Checks: "main:main_inst|ram_dual_port:r1"
 37. Port Connectivity Checks: "main:main_inst|ram_dual_port:f2"
 38. Port Connectivity Checks: "main:main_inst|ram_dual_port:e2"
 39. Port Connectivity Checks: "main:main_inst|ram_dual_port:d2"
 40. Port Connectivity Checks: "main:main_inst|ram_dual_port:c2"
 41. Port Connectivity Checks: "main:main_inst|ram_dual_port:b2"
 42. Port Connectivity Checks: "main:main_inst|ram_dual_port:a2"
 43. Port Connectivity Checks: "main:main_inst|ram_dual_port:f"
 44. Port Connectivity Checks: "main:main_inst|ram_dual_port:e"
 45. Port Connectivity Checks: "main:main_inst|ram_dual_port:d"
 46. Port Connectivity Checks: "main:main_inst|ram_dual_port:c"
 47. Port Connectivity Checks: "main:main_inst|ram_dual_port:b"
 48. Port Connectivity Checks: "main:main_inst|ram_dual_port:a"
 49. Post-Synthesis Netlist Statistics for Top Partition
 50. Elapsed Time Per Partition
 51. Analysis & Synthesis Messages
 52. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Sep  3 15:17:39 2018           ;
; Quartus Prime Version           ; 16.1.2 Build 203 01/18/2017 SJ Standard Edition ;
; Revision Name                   ; top                                             ;
; Top-level Entity Name           ; top                                             ;
; Family                          ; Stratix V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 42                                              ;
; Total pins                      ; 37                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 0                                               ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI STD RX PCSs          ; 0                                               ;
; Total HSSI 10G RX PCSs          ; 0                                               ;
; Total HSSI GEN3 RX PCSs         ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI STD TX PCSs          ; 0                                               ;
; Total HSSI 10G TX PCSs          ; 0                                               ;
; Total HSSI GEN3 TX PCSs         ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total HSSI PIPE GEN1_2s         ; 0                                               ;
; Total HSSI GEN3s                ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5SGXEA7N2F45C2     ;                    ;
; Top-level entity name                                                           ; top                ; top                ;
; Family name                                                                     ; StratixV           ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                  ; Library ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------------------+---------+
; module.v                         ; yes             ; User Verilog HDL File  ; /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v ;         ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 30        ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 52        ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 7         ;
;     -- 5 input functions                    ; 4         ;
;     -- 4 input functions                    ; 2         ;
;     -- <=3 input functions                  ; 39        ;
;                                             ;           ;
; Dedicated logic registers                   ; 42        ;
;                                             ;           ;
; I/O pins                                    ; 37        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 42        ;
; Total fan-out                               ; 335       ;
; Average fan-out                             ; 1.99      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |top                       ; 52 (0)              ; 42 (0)                    ; 0                 ; 0          ; 37   ; 0            ; |top                ; top         ; work         ;
;    |main:main_inst|        ; 52 (52)             ; 42 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |top|main:main_inst ; main        ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|main:main_inst|cur_state                                                                                                     ;
+----------------------------------------------+-------------------+---------------------------------+----------------------------------------------+
; Name                                         ; cur_state.LEGUP_0 ; cur_state.LEGUP_F_main_BB__21_2 ; cur_state.LEGUP_loop_pipeline_wait_loop0_1_1 ;
+----------------------------------------------+-------------------+---------------------------------+----------------------------------------------+
; cur_state.LEGUP_0                            ; 0                 ; 0                               ; 0                                            ;
; cur_state.LEGUP_loop_pipeline_wait_loop0_1_1 ; 1                 ; 0                               ; 1                                            ;
; cur_state.LEGUP_F_main_BB__21_2              ; 1                 ; 1                               ; 0                                            ;
+----------------------------------------------+-------------------+---------------------------------+----------------------------------------------+


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+-----------------------------------------+-------------------------------------------+
; Register name                           ; Reason for Removal                        ;
+-----------------------------------------+-------------------------------------------+
; main:main_inst|return_val[0..26,28..31] ; Merged with main:main_inst|return_val[27] ;
; main:main_inst|return_val[27]           ; Stuck at GND due to stuck port data_in    ;
; main:main_inst|loop0_1_ii_state         ; Stuck at GND due to stuck port data_in    ;
; Total Number of Removed Registers = 33  ;                                           ;
+-----------------------------------------+-------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 42    ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 32    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|main:main_inst|loop0_1_i_stage0[14] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst                             ;
+------------------------------------+----------------------------------+-----------------+
; Parameter Name                     ; Value                            ; Type            ;
+------------------------------------+----------------------------------+-----------------+
; LEGUP_0                            ; 00                               ; Unsigned Binary ;
; LEGUP_loop_pipeline_wait_loop0_1_1 ; 01                               ; Unsigned Binary ;
; LEGUP_F_main_BB__21_2              ; 10                               ; Unsigned Binary ;
; tag_offset                         ; 000000000                        ; Unsigned Binary ;
; tag_addr_offset                    ; 00000000000000000000000000000000 ; Unsigned Binary ;
+------------------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:a ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width_a        ; 32    ; Signed Integer                                     ;
; width_b        ; 32    ; Signed Integer                                     ;
; widthad_a      ; 7     ; Signed Integer                                     ;
; widthad_b      ; 7     ; Signed Integer                                     ;
; numwords_a     ; 100   ; Signed Integer                                     ;
; numwords_b     ; 100   ; Signed Integer                                     ;
; init_file      ; a.mif ; String                                             ;
; width_be_a     ; 1     ; Signed Integer                                     ;
; width_be_b     ; 1     ; Signed Integer                                     ;
; latency        ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:b ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width_a        ; 32    ; Signed Integer                                     ;
; width_b        ; 32    ; Signed Integer                                     ;
; widthad_a      ; 7     ; Signed Integer                                     ;
; widthad_b      ; 7     ; Signed Integer                                     ;
; numwords_a     ; 100   ; Signed Integer                                     ;
; numwords_b     ; 100   ; Signed Integer                                     ;
; init_file      ; b.mif ; String                                             ;
; width_be_a     ; 1     ; Signed Integer                                     ;
; width_be_b     ; 1     ; Signed Integer                                     ;
; latency        ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:c ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width_a        ; 32    ; Signed Integer                                     ;
; width_b        ; 32    ; Signed Integer                                     ;
; widthad_a      ; 7     ; Signed Integer                                     ;
; widthad_b      ; 7     ; Signed Integer                                     ;
; numwords_a     ; 100   ; Signed Integer                                     ;
; numwords_b     ; 100   ; Signed Integer                                     ;
; init_file      ; c.mif ; String                                             ;
; width_be_a     ; 1     ; Signed Integer                                     ;
; width_be_b     ; 1     ; Signed Integer                                     ;
; latency        ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:d ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width_a        ; 32    ; Signed Integer                                     ;
; width_b        ; 32    ; Signed Integer                                     ;
; widthad_a      ; 7     ; Signed Integer                                     ;
; widthad_b      ; 7     ; Signed Integer                                     ;
; numwords_a     ; 100   ; Signed Integer                                     ;
; numwords_b     ; 100   ; Signed Integer                                     ;
; init_file      ; d.mif ; String                                             ;
; width_be_a     ; 1     ; Signed Integer                                     ;
; width_be_b     ; 1     ; Signed Integer                                     ;
; latency        ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:e ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width_a        ; 32    ; Signed Integer                                     ;
; width_b        ; 32    ; Signed Integer                                     ;
; widthad_a      ; 7     ; Signed Integer                                     ;
; widthad_b      ; 7     ; Signed Integer                                     ;
; numwords_a     ; 100   ; Signed Integer                                     ;
; numwords_b     ; 100   ; Signed Integer                                     ;
; init_file      ; e.mif ; String                                             ;
; width_be_a     ; 1     ; Signed Integer                                     ;
; width_be_b     ; 1     ; Signed Integer                                     ;
; latency        ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:f ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width_a        ; 32    ; Signed Integer                                     ;
; width_b        ; 32    ; Signed Integer                                     ;
; widthad_a      ; 7     ; Signed Integer                                     ;
; widthad_b      ; 7     ; Signed Integer                                     ;
; numwords_a     ; 100   ; Signed Integer                                     ;
; numwords_b     ; 100   ; Signed Integer                                     ;
; init_file      ; f.mif ; String                                             ;
; width_be_a     ; 1     ; Signed Integer                                     ;
; width_be_b     ; 1     ; Signed Integer                                     ;
; latency        ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:a2 ;
+----------------+--------+----------------------------------------------------+
; Parameter Name ; Value  ; Type                                               ;
+----------------+--------+----------------------------------------------------+
; width_a        ; 32     ; Signed Integer                                     ;
; width_b        ; 32     ; Signed Integer                                     ;
; widthad_a      ; 7      ; Signed Integer                                     ;
; widthad_b      ; 7      ; Signed Integer                                     ;
; numwords_a     ; 100    ; Signed Integer                                     ;
; numwords_b     ; 100    ; Signed Integer                                     ;
; init_file      ; a2.mif ; String                                             ;
; width_be_a     ; 1      ; Signed Integer                                     ;
; width_be_b     ; 1      ; Signed Integer                                     ;
; latency        ; 1      ; Signed Integer                                     ;
+----------------+--------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:b2 ;
+----------------+--------+----------------------------------------------------+
; Parameter Name ; Value  ; Type                                               ;
+----------------+--------+----------------------------------------------------+
; width_a        ; 32     ; Signed Integer                                     ;
; width_b        ; 32     ; Signed Integer                                     ;
; widthad_a      ; 7      ; Signed Integer                                     ;
; widthad_b      ; 7      ; Signed Integer                                     ;
; numwords_a     ; 100    ; Signed Integer                                     ;
; numwords_b     ; 100    ; Signed Integer                                     ;
; init_file      ; b2.mif ; String                                             ;
; width_be_a     ; 1      ; Signed Integer                                     ;
; width_be_b     ; 1      ; Signed Integer                                     ;
; latency        ; 1      ; Signed Integer                                     ;
+----------------+--------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:c2 ;
+----------------+--------+----------------------------------------------------+
; Parameter Name ; Value  ; Type                                               ;
+----------------+--------+----------------------------------------------------+
; width_a        ; 32     ; Signed Integer                                     ;
; width_b        ; 32     ; Signed Integer                                     ;
; widthad_a      ; 7      ; Signed Integer                                     ;
; widthad_b      ; 7      ; Signed Integer                                     ;
; numwords_a     ; 100    ; Signed Integer                                     ;
; numwords_b     ; 100    ; Signed Integer                                     ;
; init_file      ; c2.mif ; String                                             ;
; width_be_a     ; 1      ; Signed Integer                                     ;
; width_be_b     ; 1      ; Signed Integer                                     ;
; latency        ; 1      ; Signed Integer                                     ;
+----------------+--------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:d2 ;
+----------------+--------+----------------------------------------------------+
; Parameter Name ; Value  ; Type                                               ;
+----------------+--------+----------------------------------------------------+
; width_a        ; 32     ; Signed Integer                                     ;
; width_b        ; 32     ; Signed Integer                                     ;
; widthad_a      ; 7      ; Signed Integer                                     ;
; widthad_b      ; 7      ; Signed Integer                                     ;
; numwords_a     ; 100    ; Signed Integer                                     ;
; numwords_b     ; 100    ; Signed Integer                                     ;
; init_file      ; d2.mif ; String                                             ;
; width_be_a     ; 1      ; Signed Integer                                     ;
; width_be_b     ; 1      ; Signed Integer                                     ;
; latency        ; 1      ; Signed Integer                                     ;
+----------------+--------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:e2 ;
+----------------+--------+----------------------------------------------------+
; Parameter Name ; Value  ; Type                                               ;
+----------------+--------+----------------------------------------------------+
; width_a        ; 32     ; Signed Integer                                     ;
; width_b        ; 32     ; Signed Integer                                     ;
; widthad_a      ; 7      ; Signed Integer                                     ;
; widthad_b      ; 7      ; Signed Integer                                     ;
; numwords_a     ; 100    ; Signed Integer                                     ;
; numwords_b     ; 100    ; Signed Integer                                     ;
; init_file      ; e2.mif ; String                                             ;
; width_be_a     ; 1      ; Signed Integer                                     ;
; width_be_b     ; 1      ; Signed Integer                                     ;
; latency        ; 1      ; Signed Integer                                     ;
+----------------+--------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:f2 ;
+----------------+--------+----------------------------------------------------+
; Parameter Name ; Value  ; Type                                               ;
+----------------+--------+----------------------------------------------------+
; width_a        ; 32     ; Signed Integer                                     ;
; width_b        ; 32     ; Signed Integer                                     ;
; widthad_a      ; 7      ; Signed Integer                                     ;
; widthad_b      ; 7      ; Signed Integer                                     ;
; numwords_a     ; 100    ; Signed Integer                                     ;
; numwords_b     ; 100    ; Signed Integer                                     ;
; init_file      ; f2.mif ; String                                             ;
; width_be_a     ; 1      ; Signed Integer                                     ;
; width_be_b     ; 1      ; Signed Integer                                     ;
; latency        ; 1      ; Signed Integer                                     ;
+----------------+--------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:r1 ;
+----------------+--------+----------------------------------------------------+
; Parameter Name ; Value  ; Type                                               ;
+----------------+--------+----------------------------------------------------+
; width_a        ; 32     ; Signed Integer                                     ;
; width_b        ; 32     ; Signed Integer                                     ;
; widthad_a      ; 7      ; Signed Integer                                     ;
; widthad_b      ; 7      ; Signed Integer                                     ;
; numwords_a     ; 100    ; Signed Integer                                     ;
; numwords_b     ; 100    ; Signed Integer                                     ;
; init_file      ; r1.mif ; String                                             ;
; width_be_a     ; 1      ; Signed Integer                                     ;
; width_be_b     ; 1      ; Signed Integer                                     ;
; latency        ; 1      ; Signed Integer                                     ;
+----------------+--------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:r2 ;
+----------------+--------+----------------------------------------------------+
; Parameter Name ; Value  ; Type                                               ;
+----------------+--------+----------------------------------------------------+
; width_a        ; 32     ; Signed Integer                                     ;
; width_b        ; 32     ; Signed Integer                                     ;
; widthad_a      ; 7      ; Signed Integer                                     ;
; widthad_b      ; 7      ; Signed Integer                                     ;
; numwords_a     ; 100    ; Signed Integer                                     ;
; numwords_b     ; 100    ; Signed Integer                                     ;
; init_file      ; r2.mif ; String                                             ;
; width_be_a     ; 1      ; Signed Integer                                     ;
; width_be_b     ; 1      ; Signed Integer                                     ;
; latency        ; 1      ; Signed Integer                                     ;
+----------------+--------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:r3 ;
+----------------+--------+----------------------------------------------------+
; Parameter Name ; Value  ; Type                                               ;
+----------------+--------+----------------------------------------------------+
; width_a        ; 32     ; Signed Integer                                     ;
; width_b        ; 32     ; Signed Integer                                     ;
; widthad_a      ; 7      ; Signed Integer                                     ;
; widthad_b      ; 7      ; Signed Integer                                     ;
; numwords_a     ; 100    ; Signed Integer                                     ;
; numwords_b     ; 100    ; Signed Integer                                     ;
; init_file      ; r3.mif ; String                                             ;
; width_be_a     ; 1      ; Signed Integer                                     ;
; width_be_b     ; 1      ; Signed Integer                                     ;
; latency        ; 1      ; Signed Integer                                     ;
+----------------+--------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:r4 ;
+----------------+--------+----------------------------------------------------+
; Parameter Name ; Value  ; Type                                               ;
+----------------+--------+----------------------------------------------------+
; width_a        ; 32     ; Signed Integer                                     ;
; width_b        ; 32     ; Signed Integer                                     ;
; widthad_a      ; 7      ; Signed Integer                                     ;
; widthad_b      ; 7      ; Signed Integer                                     ;
; numwords_a     ; 100    ; Signed Integer                                     ;
; numwords_b     ; 100    ; Signed Integer                                     ;
; init_file      ; r4.mif ; String                                             ;
; width_be_a     ; 1      ; Signed Integer                                     ;
; width_be_b     ; 1      ; Signed Integer                                     ;
; latency        ; 1      ; Signed Integer                                     ;
+----------------+--------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:r5 ;
+----------------+--------+----------------------------------------------------+
; Parameter Name ; Value  ; Type                                               ;
+----------------+--------+----------------------------------------------------+
; width_a        ; 32     ; Signed Integer                                     ;
; width_b        ; 32     ; Signed Integer                                     ;
; widthad_a      ; 7      ; Signed Integer                                     ;
; widthad_b      ; 7      ; Signed Integer                                     ;
; numwords_a     ; 100    ; Signed Integer                                     ;
; numwords_b     ; 100    ; Signed Integer                                     ;
; init_file      ; r5.mif ; String                                             ;
; width_be_a     ; 1      ; Signed Integer                                     ;
; width_be_b     ; 1      ; Signed Integer                                     ;
; latency        ; 1      ; Signed Integer                                     ;
+----------------+--------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:r6 ;
+----------------+--------+----------------------------------------------------+
; Parameter Name ; Value  ; Type                                               ;
+----------------+--------+----------------------------------------------------+
; width_a        ; 32     ; Signed Integer                                     ;
; width_b        ; 32     ; Signed Integer                                     ;
; widthad_a      ; 7      ; Signed Integer                                     ;
; widthad_b      ; 7      ; Signed Integer                                     ;
; numwords_a     ; 100    ; Signed Integer                                     ;
; numwords_b     ; 100    ; Signed Integer                                     ;
; init_file      ; r6.mif ; String                                             ;
; width_be_a     ; 1      ; Signed Integer                                     ;
; width_be_b     ; 1      ; Signed Integer                                     ;
; latency        ; 1      ; Signed Integer                                     ;
+----------------+--------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:main_inst|ram_dual_port:r6"                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; byteena_a ; Input  ; Info     ; Stuck at VCC                                                                        ;
; byteena_b ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_a       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:main_inst|ram_dual_port:r5"                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; byteena_a ; Input  ; Info     ; Stuck at VCC                                                                        ;
; byteena_b ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_a       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:main_inst|ram_dual_port:r4"                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; byteena_a ; Input  ; Info     ; Stuck at VCC                                                                        ;
; byteena_b ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_a       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:main_inst|ram_dual_port:r3"                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; byteena_a ; Input  ; Info     ; Stuck at VCC                                                                        ;
; byteena_b ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_a       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:main_inst|ram_dual_port:r2"                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; byteena_a ; Input  ; Info     ; Stuck at VCC                                                                        ;
; byteena_b ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_a       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:main_inst|ram_dual_port:r1"                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; byteena_a ; Input  ; Info     ; Stuck at VCC                                                                        ;
; byteena_b ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_a       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:main_inst|ram_dual_port:f2"                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; wren_a    ; Input  ; Info     ; Stuck at GND                                                                        ;
; byteena_a ; Input  ; Info     ; Stuck at VCC                                                                        ;
; byteena_b ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:main_inst|ram_dual_port:e2"                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; wren_a    ; Input  ; Info     ; Stuck at GND                                                                        ;
; byteena_a ; Input  ; Info     ; Stuck at VCC                                                                        ;
; byteena_b ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:main_inst|ram_dual_port:d2"                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; wren_a    ; Input  ; Info     ; Stuck at GND                                                                        ;
; byteena_a ; Input  ; Info     ; Stuck at VCC                                                                        ;
; byteena_b ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:main_inst|ram_dual_port:c2"                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; wren_a    ; Input  ; Info     ; Stuck at GND                                                                        ;
; byteena_a ; Input  ; Info     ; Stuck at VCC                                                                        ;
; byteena_b ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:main_inst|ram_dual_port:b2"                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; wren_a    ; Input  ; Info     ; Stuck at GND                                                                        ;
; byteena_a ; Input  ; Info     ; Stuck at VCC                                                                        ;
; byteena_b ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:main_inst|ram_dual_port:a2"                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; wren_a    ; Input  ; Info     ; Stuck at GND                                                                        ;
; byteena_a ; Input  ; Info     ; Stuck at VCC                                                                        ;
; byteena_b ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:main_inst|ram_dual_port:f"                                                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; wren_a    ; Input  ; Info     ; Stuck at GND                                                                        ;
; byteena_a ; Input  ; Info     ; Stuck at VCC                                                                        ;
; byteena_b ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:main_inst|ram_dual_port:e"                                                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; wren_a    ; Input  ; Info     ; Stuck at GND                                                                        ;
; byteena_a ; Input  ; Info     ; Stuck at VCC                                                                        ;
; byteena_b ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:main_inst|ram_dual_port:d"                                                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; wren_a    ; Input  ; Info     ; Stuck at GND                                                                        ;
; byteena_a ; Input  ; Info     ; Stuck at VCC                                                                        ;
; byteena_b ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:main_inst|ram_dual_port:c"                                                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; wren_a    ; Input  ; Info     ; Stuck at GND                                                                        ;
; byteena_a ; Input  ; Info     ; Stuck at VCC                                                                        ;
; byteena_b ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:main_inst|ram_dual_port:b"                                                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; wren_a    ; Input  ; Info     ; Stuck at GND                                                                        ;
; byteena_a ; Input  ; Info     ; Stuck at VCC                                                                        ;
; byteena_b ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:main_inst|ram_dual_port:a"                                                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; wren_a    ; Input  ; Info     ; Stuck at GND                                                                        ;
; byteena_a ; Input  ; Info     ; Stuck at VCC                                                                        ;
; byteena_b ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 37                          ;
; stratixv_ff           ; 42                          ;
;     ENA SCLR          ; 32                          ;
;     plain             ; 10                          ;
; stratixv_lcell_comb   ; 53                          ;
;     arith             ; 32                          ;
;         1 data inputs ; 32                          ;
;     normal            ; 21                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 3                           ;
;         4 data inputs ; 2                           ;
;         5 data inputs ; 4                           ;
;         6 data inputs ; 7                           ;
;                       ;                             ;
; Max LUT depth         ; 4.10                        ;
; Average LUT depth     ; 2.89                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Mon Sep  3 15:17:25 2018
Info: Command: quartus_map --64bit top -l --source=module.v --family=StratixV
Info (125068): Revision "top" was previously opened in Quartus II software version 11.1. Created Quartus Prime Default Settings File /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/top_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 11.1.
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /opt/IntelFPGA/16.1/quartus/linux64/assignment_defaults.qdf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 10 design units, including 10 entities, in source file module.v
    Info (12023): Found entity 1: top File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 19
    Info (12023): Found entity 2: main File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 52
    Info (12023): Found entity 3: ram_dual_port File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 2162
    Info (12023): Found entity 4: rom_dual_port File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 2276
    Info (12023): Found entity 5: de2 File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 2362
    Info (12023): Found entity 6: de4 File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 2482
    Info (12023): Found entity 7: ML605 File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 2514
    Info (12023): Found entity 8: circuit_start_control File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 2621
    Info (12023): Found entity 9: hex_digits File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 2629
    Info (12023): Found entity 10: main_tb File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 2661
Warning (10236): Verilog HDL Implicit Net warning at module.v(40): created implicit net for "clk2x" File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at module.v(41): created implicit net for "clk1x_follower" File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 41
Warning (10236): Verilog HDL Implicit Net warning at module.v(46): created implicit net for "memory_controller_waitrequest" File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 46
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "main" for hierarchy "main:main_inst" File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 47
Warning (10036): Verilog HDL or VHDL warning at module.v(81): object "main_1_i01_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 81
Warning (10036): Verilog HDL or VHDL warning at module.v(83): object "main_1_scevgep_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 83
Warning (10036): Verilog HDL or VHDL warning at module.v(85): object "main_1_scevgep2_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 85
Warning (10036): Verilog HDL or VHDL warning at module.v(87): object "main_1_scevgep3_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 87
Warning (10036): Verilog HDL or VHDL warning at module.v(89): object "main_1_scevgep4_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 89
Warning (10036): Verilog HDL or VHDL warning at module.v(91): object "main_1_scevgep5_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 91
Warning (10036): Verilog HDL or VHDL warning at module.v(93): object "main_1_scevgep6_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 93
Warning (10036): Verilog HDL or VHDL warning at module.v(95): object "main_1_scevgep7_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 95
Warning (10036): Verilog HDL or VHDL warning at module.v(97): object "main_1_scevgep8_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 97
Warning (10036): Verilog HDL or VHDL warning at module.v(99): object "main_1_scevgep9_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 99
Warning (10036): Verilog HDL or VHDL warning at module.v(101): object "main_1_scevgep10_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 101
Warning (10036): Verilog HDL or VHDL warning at module.v(103): object "main_1_scevgep11_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 103
Warning (10036): Verilog HDL or VHDL warning at module.v(105): object "main_1_scevgep12_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at module.v(107): object "main_1_scevgep13_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 107
Warning (10036): Verilog HDL or VHDL warning at module.v(109): object "main_1_scevgep14_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 109
Warning (10036): Verilog HDL or VHDL warning at module.v(111): object "main_1_scevgep15_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 111
Warning (10036): Verilog HDL or VHDL warning at module.v(113): object "main_1_scevgep16_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 113
Warning (10036): Verilog HDL or VHDL warning at module.v(115): object "main_1_scevgep17_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 115
Warning (10036): Verilog HDL or VHDL warning at module.v(117): object "main_1_scevgep18_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 117
Warning (10036): Verilog HDL or VHDL warning at module.v(119): object "main_1_2_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 119
Warning (10036): Verilog HDL or VHDL warning at module.v(121): object "main_1_3_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 121
Warning (10036): Verilog HDL or VHDL warning at module.v(123): object "main_1_4_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 123
Warning (10036): Verilog HDL or VHDL warning at module.v(125): object "main_1_5_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 125
Warning (10036): Verilog HDL or VHDL warning at module.v(127): object "main_1_6_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 127
Warning (10036): Verilog HDL or VHDL warning at module.v(129): object "main_1_7_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 129
Warning (10036): Verilog HDL or VHDL warning at module.v(131): object "main_1_8_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 131
Warning (10036): Verilog HDL or VHDL warning at module.v(133): object "main_1_9_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 133
Warning (10036): Verilog HDL or VHDL warning at module.v(135): object "main_1_10_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 135
Warning (10036): Verilog HDL or VHDL warning at module.v(137): object "main_1_11_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 137
Warning (10036): Verilog HDL or VHDL warning at module.v(139): object "main_1_12_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 139
Warning (10036): Verilog HDL or VHDL warning at module.v(141): object "main_1_13_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 141
Warning (10036): Verilog HDL or VHDL warning at module.v(143): object "main_1_14_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 143
Warning (10036): Verilog HDL or VHDL warning at module.v(145): object "main_1_15_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 145
Warning (10036): Verilog HDL or VHDL warning at module.v(147): object "main_1_16_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 147
Warning (10036): Verilog HDL or VHDL warning at module.v(149): object "main_1_17_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 149
Warning (10036): Verilog HDL or VHDL warning at module.v(151): object "main_1_18_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 151
Warning (10036): Verilog HDL or VHDL warning at module.v(153): object "main_1_19_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 153
Warning (10036): Verilog HDL or VHDL warning at module.v(155): object "main_1_20_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at module.v(156): object "main_1_exitcond1" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 156
Warning (10036): Verilog HDL or VHDL warning at module.v(157): object "main_1_exitcond1_reg" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 157
Warning (10036): Verilog HDL or VHDL warning at module.v(312): object "loop0_1_i_stage2" assigned a value but never read File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 312
Warning (10230): Verilog HDL assignment warning at module.v(1483): truncated value with size 32 to match size of target (7) File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 1483
Warning (10230): Verilog HDL assignment warning at module.v(1501): truncated value with size 32 to match size of target (7) File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 1501
Warning (10230): Verilog HDL assignment warning at module.v(1519): truncated value with size 32 to match size of target (7) File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 1519
Warning (10230): Verilog HDL assignment warning at module.v(1537): truncated value with size 32 to match size of target (7) File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 1537
Warning (10230): Verilog HDL assignment warning at module.v(1555): truncated value with size 32 to match size of target (7) File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 1555
Warning (10230): Verilog HDL assignment warning at module.v(1573): truncated value with size 32 to match size of target (7) File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 1573
Warning (10230): Verilog HDL assignment warning at module.v(1591): truncated value with size 32 to match size of target (7) File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 1591
Warning (10230): Verilog HDL assignment warning at module.v(1609): truncated value with size 32 to match size of target (7) File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 1609
Warning (10230): Verilog HDL assignment warning at module.v(1627): truncated value with size 32 to match size of target (7) File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 1627
Warning (10230): Verilog HDL assignment warning at module.v(1645): truncated value with size 32 to match size of target (7) File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 1645
Warning (10230): Verilog HDL assignment warning at module.v(1663): truncated value with size 32 to match size of target (7) File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 1663
Warning (10230): Verilog HDL assignment warning at module.v(1681): truncated value with size 32 to match size of target (7) File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 1681
Warning (10230): Verilog HDL assignment warning at module.v(1699): truncated value with size 32 to match size of target (7) File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 1699
Warning (10230): Verilog HDL assignment warning at module.v(1726): truncated value with size 32 to match size of target (7) File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 1726
Warning (10230): Verilog HDL assignment warning at module.v(1753): truncated value with size 32 to match size of target (7) File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 1753
Warning (10230): Verilog HDL assignment warning at module.v(1780): truncated value with size 32 to match size of target (7) File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 1780
Warning (10230): Verilog HDL assignment warning at module.v(1807): truncated value with size 32 to match size of target (7) File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 1807
Warning (10230): Verilog HDL assignment warning at module.v(1834): truncated value with size 32 to match size of target (7) File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 1834
Info (12128): Elaborating entity "ram_dual_port" for hierarchy "main:main_inst|ram_dual_port:a" File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 357
Info (12128): Elaborating entity "ram_dual_port" for hierarchy "main:main_inst|ram_dual_port:b" File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 384
Info (12128): Elaborating entity "ram_dual_port" for hierarchy "main:main_inst|ram_dual_port:c" File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 411
Info (12128): Elaborating entity "ram_dual_port" for hierarchy "main:main_inst|ram_dual_port:d" File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 438
Info (12128): Elaborating entity "ram_dual_port" for hierarchy "main:main_inst|ram_dual_port:e" File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 465
Info (12128): Elaborating entity "ram_dual_port" for hierarchy "main:main_inst|ram_dual_port:f" File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 492
Info (12128): Elaborating entity "ram_dual_port" for hierarchy "main:main_inst|ram_dual_port:a2" File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 519
Info (12128): Elaborating entity "ram_dual_port" for hierarchy "main:main_inst|ram_dual_port:b2" File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 546
Info (12128): Elaborating entity "ram_dual_port" for hierarchy "main:main_inst|ram_dual_port:c2" File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 573
Info (12128): Elaborating entity "ram_dual_port" for hierarchy "main:main_inst|ram_dual_port:d2" File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 600
Info (12128): Elaborating entity "ram_dual_port" for hierarchy "main:main_inst|ram_dual_port:e2" File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 627
Info (12128): Elaborating entity "ram_dual_port" for hierarchy "main:main_inst|ram_dual_port:f2" File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 654
Info (12128): Elaborating entity "ram_dual_port" for hierarchy "main:main_inst|ram_dual_port:r1" File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 681
Info (12128): Elaborating entity "ram_dual_port" for hierarchy "main:main_inst|ram_dual_port:r2" File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 708
Info (12128): Elaborating entity "ram_dual_port" for hierarchy "main:main_inst|ram_dual_port:r3" File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 735
Info (12128): Elaborating entity "ram_dual_port" for hierarchy "main:main_inst|ram_dual_port:r4" File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 762
Info (12128): Elaborating entity "ram_dual_port" for hierarchy "main:main_inst|ram_dual_port:r5" File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 789
Info (12128): Elaborating entity "ram_dual_port" for hierarchy "main:main_inst|ram_dual_port:r6" File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 816
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "return_val[0]" is stuck at GND File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 33
    Warning (13410): Pin "return_val[1]" is stuck at GND File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 33
    Warning (13410): Pin "return_val[2]" is stuck at GND File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 33
    Warning (13410): Pin "return_val[3]" is stuck at GND File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 33
    Warning (13410): Pin "return_val[4]" is stuck at GND File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 33
    Warning (13410): Pin "return_val[5]" is stuck at GND File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 33
    Warning (13410): Pin "return_val[6]" is stuck at GND File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 33
    Warning (13410): Pin "return_val[7]" is stuck at GND File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 33
    Warning (13410): Pin "return_val[8]" is stuck at GND File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 33
    Warning (13410): Pin "return_val[9]" is stuck at GND File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 33
    Warning (13410): Pin "return_val[10]" is stuck at GND File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 33
    Warning (13410): Pin "return_val[11]" is stuck at GND File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 33
    Warning (13410): Pin "return_val[12]" is stuck at GND File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 33
    Warning (13410): Pin "return_val[13]" is stuck at GND File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 33
    Warning (13410): Pin "return_val[14]" is stuck at GND File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 33
    Warning (13410): Pin "return_val[15]" is stuck at GND File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 33
    Warning (13410): Pin "return_val[16]" is stuck at GND File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 33
    Warning (13410): Pin "return_val[17]" is stuck at GND File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 33
    Warning (13410): Pin "return_val[18]" is stuck at GND File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 33
    Warning (13410): Pin "return_val[19]" is stuck at GND File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 33
    Warning (13410): Pin "return_val[20]" is stuck at GND File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 33
    Warning (13410): Pin "return_val[21]" is stuck at GND File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 33
    Warning (13410): Pin "return_val[22]" is stuck at GND File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 33
    Warning (13410): Pin "return_val[23]" is stuck at GND File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 33
    Warning (13410): Pin "return_val[24]" is stuck at GND File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 33
    Warning (13410): Pin "return_val[25]" is stuck at GND File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 33
    Warning (13410): Pin "return_val[26]" is stuck at GND File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 33
    Warning (13410): Pin "return_val[27]" is stuck at GND File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 33
    Warning (13410): Pin "return_val[28]" is stuck at GND File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 33
    Warning (13410): Pin "return_val[29]" is stuck at GND File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 33
    Warning (13410): Pin "return_val[30]" is stuck at GND File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 33
    Warning (13410): Pin "return_val[31]" is stuck at GND File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 33
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "waitrequest" File: /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/module.v Line: 32
Info (21057): Implemented 89 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 52 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 98 warnings
    Info: Peak virtual memory: 1021 megabytes
    Info: Processing ended: Mon Sep  3 15:17:39 2018
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/leandro/makethemsuffer/DSE/par/loops_out/loop0/out.config5.tcl/top.map.smsg.


