//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_80
.address_size 64

	// .globl	triton_
.extern .func __assertfail
(
	.param .b64 __assertfail_param_0,
	.param .b64 __assertfail_param_1,
	.param .b32 __assertfail_param_2,
	.param .b64 __assertfail_param_3,
	.param .b64 __assertfail_param_4
)
;
.global .align 1 .b8 assertFunc_3[25] = {95, 99, 97, 108, 108, 95, 119, 105, 116, 104, 95, 102, 114, 97, 109, 101, 115, 95, 114, 101, 109, 111, 118, 101, 100};
.global .align 1 .b8 assertFile_3[38] = {60, 102, 114, 111, 122, 101, 110, 32, 105, 109, 112, 111, 114, 116, 108, 105, 98, 46, 95, 98, 111, 111, 116, 115, 116, 114, 97, 112, 95, 101, 120, 116, 101, 114, 110, 97, 108, 62};
.global .align 1 .b8 assertMessage_3[38] = {105, 110, 100, 101, 120, 32, 111, 117, 116, 32, 111, 102, 32, 98, 111, 117, 110, 100, 115, 58, 32, 48, 32, 60, 61, 32, 116, 109, 112, 50, 48, 32, 60, 32, 50, 48, 52, 56};
.global .align 1 .b8 assertFunc_2[25] = {95, 99, 97, 108, 108, 95, 119, 105, 116, 104, 95, 102, 114, 97, 109, 101, 115, 95, 114, 101, 109, 111, 118, 101, 100};
.global .align 1 .b8 assertFile_2[38] = {60, 102, 114, 111, 122, 101, 110, 32, 105, 109, 112, 111, 114, 116, 108, 105, 98, 46, 95, 98, 111, 111, 116, 115, 116, 114, 97, 112, 95, 101, 120, 116, 101, 114, 110, 97, 108, 62};
.global .align 1 .b8 assertMessage_2[38] = {105, 110, 100, 101, 120, 32, 111, 117, 116, 32, 111, 102, 32, 98, 111, 117, 110, 100, 115, 58, 32, 48, 32, 60, 61, 32, 116, 109, 112, 49, 52, 32, 60, 32, 50, 48, 52, 56};
.global .align 1 .b8 assertFunc_1[25] = {95, 99, 97, 108, 108, 95, 119, 105, 116, 104, 95, 102, 114, 97, 109, 101, 115, 95, 114, 101, 109, 111, 118, 101, 100};
.global .align 1 .b8 assertFile_1[38] = {60, 102, 114, 111, 122, 101, 110, 32, 105, 109, 112, 111, 114, 116, 108, 105, 98, 46, 95, 98, 111, 111, 116, 115, 116, 114, 97, 112, 95, 101, 120, 116, 101, 114, 110, 97, 108, 62};
.global .align 1 .b8 assertMessage_1[37] = {105, 110, 100, 101, 120, 32, 111, 117, 116, 32, 111, 102, 32, 98, 111, 117, 110, 100, 115, 58, 32, 48, 32, 60, 61, 32, 116, 109, 112, 56, 32, 60, 32, 50, 48, 52, 56};
.global .align 1 .b8 assertFunc_0[25] = {95, 99, 97, 108, 108, 95, 119, 105, 116, 104, 95, 102, 114, 97, 109, 101, 115, 95, 114, 101, 109, 111, 118, 101, 100};
.global .align 1 .b8 assertFile_0[38] = {60, 102, 114, 111, 122, 101, 110, 32, 105, 109, 112, 111, 114, 116, 108, 105, 98, 46, 95, 98, 111, 111, 116, 115, 116, 114, 97, 112, 95, 101, 120, 116, 101, 114, 110, 97, 108, 62};
.global .align 1 .b8 assertMessage_0[37] = {105, 110, 100, 101, 120, 32, 111, 117, 116, 32, 111, 102, 32, 98, 111, 117, 110, 100, 115, 58, 32, 48, 32, 60, 61, 32, 116, 109, 112, 51, 32, 60, 32, 50, 48, 52, 56};

.visible .entry triton_(
	.param .u64 triton__param_0,
	.param .u64 triton__param_1,
	.param .u64 triton__param_2,
	.param .u64 triton__param_3,
	.param .u64 triton__param_4,
	.param .u64 triton__param_5,
	.param .u64 triton__param_6,
	.param .u64 triton__param_7,
	.param .u64 triton__param_8,
	.param .u64 triton__param_9,
	.param .u64 triton__param_10,
	.param .u32 triton__param_11
)
.maxntid 128, 1, 1
{
	.reg .pred 	%p<57>;
	.reg .b32 	%r<96>;
	.reg .f32 	%f<73>;
	.reg .b64 	%rd<208>;
	.loc	1 24 0
$L__func_begin0:
	.loc	1 24 0

	ld.param.u64 	%rd19, [triton__param_1];
	ld.param.u64 	%rd105, [triton__param_0];
$L__tmp0:
	.loc	1 26 28
	// begin inline asm
	mov.u32 %r28, %ctaid.x;
	// end inline asm
	.loc	1 26 33
	shl.b32 	%r29, %r28, 10;
	ld.param.u64 	%rd106, [triton__param_2];
	.loc	1 27 36
	mov.u32 	%r30, %tid.x;
	shl.b32 	%r31, %r30, 2;
	ld.param.u64 	%rd107, [triton__param_4];
	and.b32  	%r32, %r31, 508;
	.loc	1 27 23
	or.b32  	%r33, %r29, %r32;
	ld.param.u64 	%rd108, [triton__param_6];
	or.b32  	%r34, %r33, 512;
	ld.param.u64 	%rd109, [triton__param_8];
	.loc	1 29 20
	shr.s32 	%r35, %r33, 31;
	shr.u32 	%r36, %r35, 18;
	add.s32 	%r37, %r33, %r36;
	shr.s32 	%r38, %r37, 14;
	add.s32 	%r39, %r34, %r36;
	shr.s32 	%r40, %r39, 14;
	and.b32  	%r41, %r37, -16384;
	sub.s32 	%r2, %r33, %r41;
	and.b32  	%r42, %r39, -16384;
	sub.s32 	%r3, %r34, %r42;
	.loc	1 32 30
	mul.wide.s32 	%rd110, %r38, 8;
	add.s64 	%rd26, %rd105, %rd110;
	mul.wide.s32 	%rd111, %r40, 8;
	add.s64 	%rd34, %rd105, %rd111;
	mov.pred 	%p51, -1;
	.loc	1 32 35
	// begin inline asm
	mov.u64 %rd25, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd25 }, [ %rd26 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd27, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd27 }, [ %rd26 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd29, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd29 }, [ %rd26 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd31, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd31 }, [ %rd26 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd33, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd33 }, [ %rd34 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd35, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd35 }, [ %rd34 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd37, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd37 }, [ %rd34 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd39, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd39 }, [ %rd34 + 0 ];
	// end inline asm
	.loc	1 33 30
	add.s64 	%rd42, %rd106, %rd110;
	add.s64 	%rd50, %rd106, %rd111;
	.loc	1 33 35
	// begin inline asm
	mov.u64 %rd41, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd41 }, [ %rd42 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd43, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd43 }, [ %rd42 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd45, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd45 }, [ %rd42 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd47, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd47 }, [ %rd42 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd49, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd49 }, [ %rd50 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd51, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd51 }, [ %rd50 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd53, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd53 }, [ %rd50 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd55, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd55 }, [ %rd50 + 0 ];
	// end inline asm
	.loc	1 34 31
	add.s64 	%rd58, %rd107, %rd110;
	add.s64 	%rd66, %rd107, %rd111;
	.loc	1 34 36
	// begin inline asm
	mov.u64 %rd57, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd57 }, [ %rd58 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd59, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd59 }, [ %rd58 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd61, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd61 }, [ %rd58 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd63, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd63 }, [ %rd58 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd65, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd65 }, [ %rd66 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd67, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd67 }, [ %rd66 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd69, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd69 }, [ %rd66 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd71, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd71 }, [ %rd66 + 0 ];
	// end inline asm
	.loc	1 35 31
	add.s64 	%rd74, %rd108, %rd110;
	add.s64 	%rd82, %rd108, %rd111;
	.loc	1 35 36
	// begin inline asm
	mov.u64 %rd73, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd73 }, [ %rd74 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd75, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd75 }, [ %rd74 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd77, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd77 }, [ %rd74 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd79, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd79 }, [ %rd74 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd81, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd81 }, [ %rd82 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd83, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd83 }, [ %rd82 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd85, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd85 }, [ %rd82 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd87, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd87 }, [ %rd82 + 0 ];
	// end inline asm
	.loc	1 36 31
	add.s64 	%rd90, %rd109, %rd110;
	add.s64 	%rd98, %rd109, %rd111;
	.loc	1 36 36
	// begin inline asm
	mov.u64 %rd89, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd89 }, [ %rd90 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd91, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd91 }, [ %rd90 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd93, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd93 }, [ %rd90 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd95, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd95 }, [ %rd90 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd97, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd97 }, [ %rd98 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd99, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd99 }, [ %rd98 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd101, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd101 }, [ %rd98 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd103, 0x0;
	@%p51 ld.global.L1::evict_last.b64 { %rd103 }, [ %rd98 + 0 ];
	// end inline asm
	.loc	1 39 32
	shr.u64 	%rd112, %rd33, 52;
	shr.u64 	%rd113, %rd25, 52;
	and.b64  	%rd114, %rd113, 2048;
	and.b64  	%rd115, %rd112, 2048;
	add.s64 	%rd9, %rd115, %rd33;
	add.s64 	%rd10, %rd114, %rd25;
	.loc	1 40 50
	or.b64  	%rd116, %rd9, %rd10;
	setp.lt.u64 	%p41, %rd116, 2048;
	mov.b32 	%r95, 843;
	mov.u64 	%rd207, 1;
	@%p41 bra 	$L__BB0_2;
	mov.u64 	%rd117, assertMessage_0;
	cvta.global.u64 	%rd118, %rd117;
	mov.u64 	%rd119, assertFile_0;
	cvta.global.u64 	%rd120, %rd119;
	mov.u64 	%rd121, assertFunc_0;
	cvta.global.u64 	%rd122, %rd121;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd118;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd120;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r95;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd122;
	.param .b64 param4;
	st.param.b64 	[param4+0], %rd207;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	} // callseq 0
$L__BB0_2:
	.loc	1 0 50
	ld.param.u64 	%rd20, [triton__param_3];
	.loc	1 41 36
	cvt.s64.s32 	%rd11, %r2;
	cvt.s64.s32 	%rd12, %r3;
	.loc	1 41 30
	shl.b64 	%rd126, %rd10, 16;
	add.s64 	%rd127, %rd19, %rd126;
	mul.wide.s32 	%rd128, %r2, 4;
	add.s64 	%rd124, %rd127, %rd128;
	shl.b64 	%rd129, %rd9, 16;
	add.s64 	%rd130, %rd19, %rd129;
	mul.wide.s32 	%rd131, %r3, 4;
	add.s64 	%rd125, %rd130, %rd131;
	.loc	1 41 50
	// begin inline asm
	mov.u32 %r44, 0x0;
	mov.u32 %r45, 0x0;
	mov.u32 %r46, 0x0;
	mov.u32 %r47, 0x0;
	@%p51 ld.global.v4.b32 { %r44, %r45, %r46, %r47 }, [ %rd124 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r48, 0x0;
	mov.u32 %r49, 0x0;
	mov.u32 %r50, 0x0;
	mov.u32 %r51, 0x0;
	@%p51 ld.global.v4.b32 { %r48, %r49, %r50, %r51 }, [ %rd125 + 0 ];
	// end inline asm
	.loc	1 44 32
	shr.u64 	%rd132, %rd49, 52;
	shr.u64 	%rd133, %rd41, 52;
	and.b64  	%rd134, %rd133, 2048;
	and.b64  	%rd135, %rd132, 2048;
	add.s64 	%rd13, %rd135, %rd49;
	add.s64 	%rd14, %rd134, %rd41;
	.loc	1 45 50
	or.b64  	%rd136, %rd13, %rd14;
	setp.lt.u64 	%p44, %rd136, 2048;
	@%p44 bra 	$L__BB0_4;
	mov.u64 	%rd137, assertMessage_1;
	cvta.global.u64 	%rd138, %rd137;
	mov.u64 	%rd139, assertFile_1;
	cvta.global.u64 	%rd140, %rd139;
	mov.u64 	%rd141, assertFunc_1;
	cvta.global.u64 	%rd142, %rd141;
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd138;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd140;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r95;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd142;
	.param .b64 param4;
	st.param.b64 	[param4+0], %rd207;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	} // callseq 1
$L__BB0_4:
	.loc	1 0 50
	ld.param.u64 	%rd21, [triton__param_5];
	.loc	1 46 30
	shl.b64 	%rd146, %rd14, 16;
	add.s64 	%rd147, %rd20, %rd146;
	shl.b64 	%rd148, %rd11, 2;
	add.s64 	%rd144, %rd147, %rd148;
	shl.b64 	%rd149, %rd13, 16;
	add.s64 	%rd150, %rd20, %rd149;
	shl.b64 	%rd151, %rd12, 2;
	add.s64 	%rd145, %rd150, %rd151;
	.loc	1 46 50
	// begin inline asm
	mov.u32 %r53, 0x0;
	mov.u32 %r54, 0x0;
	mov.u32 %r55, 0x0;
	mov.u32 %r56, 0x0;
	@%p51 ld.global.v4.b32 { %r53, %r54, %r55, %r56 }, [ %rd144 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r57, 0x0;
	mov.u32 %r58, 0x0;
	mov.u32 %r59, 0x0;
	mov.u32 %r60, 0x0;
	@%p51 ld.global.v4.b32 { %r57, %r58, %r59, %r60 }, [ %rd145 + 0 ];
	// end inline asm
	.loc	1 50 35
	shr.u64 	%rd152, %rd65, 52;
	shr.u64 	%rd153, %rd57, 52;
	and.b64  	%rd154, %rd153, 2048;
	and.b64  	%rd155, %rd152, 2048;
	add.s64 	%rd15, %rd155, %rd65;
	add.s64 	%rd16, %rd154, %rd57;
	.loc	1 51 52
	or.b64  	%rd156, %rd15, %rd16;
	setp.lt.u64 	%p47, %rd156, 2048;
	@%p47 bra 	$L__BB0_6;
	mov.u64 	%rd157, assertMessage_2;
	cvta.global.u64 	%rd158, %rd157;
	mov.u64 	%rd159, assertFile_2;
	cvta.global.u64 	%rd160, %rd159;
	mov.u64 	%rd161, assertFunc_2;
	cvta.global.u64 	%rd162, %rd161;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd158;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd160;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r95;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd162;
	.param .b64 param4;
	st.param.b64 	[param4+0], %rd207;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	} // callseq 2
$L__BB0_6:
	.loc	1 0 52
	ld.param.u64 	%rd24, [triton__param_10];
	ld.param.u64 	%rd23, [triton__param_9];
	ld.param.u64 	%rd22, [triton__param_7];
	.loc	1 52 31
	shl.b64 	%rd166, %rd16, 16;
	add.s64 	%rd167, %rd21, %rd166;
	add.s64 	%rd164, %rd167, %rd148;
	shl.b64 	%rd169, %rd15, 16;
	add.s64 	%rd170, %rd21, %rd169;
	add.s64 	%rd165, %rd170, %rd151;
	.loc	1 52 52
	// begin inline asm
	mov.u32 %r62, 0x0;
	mov.u32 %r63, 0x0;
	mov.u32 %r64, 0x0;
	mov.u32 %r65, 0x0;
	@%p51 ld.global.v4.b32 { %r62, %r63, %r64, %r65 }, [ %rd164 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r66, 0x0;
	mov.u32 %r67, 0x0;
	mov.u32 %r68, 0x0;
	mov.u32 %r69, 0x0;
	@%p51 ld.global.v4.b32 { %r66, %r67, %r68, %r69 }, [ %rd165 + 0 ];
	// end inline asm
	.loc	1 56 35
	shr.u64 	%rd172, %rd81, 52;
	shr.u64 	%rd173, %rd73, 52;
	and.b64  	%rd174, %rd173, 2048;
	and.b64  	%rd175, %rd172, 2048;
	add.s64 	%rd17, %rd175, %rd81;
	add.s64 	%rd18, %rd174, %rd73;
	.loc	1 57 52
	or.b64  	%rd176, %rd17, %rd18;
	setp.lt.u64 	%p50, %rd176, 2048;
	@%p50 bra 	$L__BB0_8;
	mov.u64 	%rd177, assertMessage_3;
	cvta.global.u64 	%rd178, %rd177;
	mov.u64 	%rd179, assertFile_3;
	cvta.global.u64 	%rd180, %rd179;
	mov.u64 	%rd181, assertFunc_3;
	cvta.global.u64 	%rd182, %rd181;
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd178;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd180;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r95;
	.param .b64 param3;
	st.param.b64 	[param3+0], %rd182;
	.param .b64 param4;
	st.param.b64 	[param4+0], %rd207;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	} // callseq 3
$L__BB0_8:
	.loc	1 41 50
	mov.b32 	%f1, %r51;
	.loc	1 46 50
	mov.b32 	%f2, %r60;
	.loc	1 47 19
	add.f32 	%f3, %f1, %f2;
	.loc	1 52 52
	mov.b32 	%f4, %r69;
	.loc	1 53 20
	add.f32 	%f5, %f3, %f4;
	.loc	1 41 50
	mov.b32 	%f6, %r50;
	.loc	1 46 50
	mov.b32 	%f7, %r59;
	.loc	1 47 19
	add.f32 	%f8, %f6, %f7;
	.loc	1 52 52
	mov.b32 	%f9, %r68;
	.loc	1 53 20
	add.f32 	%f10, %f8, %f9;
	.loc	1 41 50
	mov.b32 	%f11, %r49;
	.loc	1 46 50
	mov.b32 	%f12, %r58;
	.loc	1 47 19
	add.f32 	%f13, %f11, %f12;
	.loc	1 52 52
	mov.b32 	%f14, %r67;
	.loc	1 53 20
	add.f32 	%f15, %f13, %f14;
	.loc	1 41 50
	mov.b32 	%f16, %r48;
	.loc	1 46 50
	mov.b32 	%f17, %r57;
	.loc	1 47 19
	add.f32 	%f18, %f16, %f17;
	.loc	1 52 52
	mov.b32 	%f19, %r66;
	.loc	1 53 20
	add.f32 	%f20, %f18, %f19;
	.loc	1 41 50
	mov.b32 	%f21, %r47;
	.loc	1 46 50
	mov.b32 	%f22, %r56;
	.loc	1 47 19
	add.f32 	%f23, %f21, %f22;
	.loc	1 52 52
	mov.b32 	%f24, %r65;
	.loc	1 53 20
	add.f32 	%f25, %f23, %f24;
	.loc	1 41 50
	mov.b32 	%f26, %r46;
	.loc	1 46 50
	mov.b32 	%f27, %r55;
	.loc	1 47 19
	add.f32 	%f28, %f26, %f27;
	.loc	1 52 52
	mov.b32 	%f29, %r64;
	.loc	1 53 20
	add.f32 	%f30, %f28, %f29;
	.loc	1 41 50
	mov.b32 	%f31, %r45;
	.loc	1 46 50
	mov.b32 	%f32, %r54;
	.loc	1 47 19
	add.f32 	%f33, %f31, %f32;
	.loc	1 52 52
	mov.b32 	%f34, %r63;
	.loc	1 53 20
	add.f32 	%f35, %f33, %f34;
	.loc	1 41 50
	mov.b32 	%f36, %r44;
	.loc	1 46 50
	mov.b32 	%f37, %r53;
	.loc	1 47 19
	add.f32 	%f38, %f36, %f37;
	.loc	1 52 52
	mov.b32 	%f39, %r62;
	.loc	1 53 20
	add.f32 	%f40, %f38, %f39;
	.loc	1 58 31
	shl.b64 	%rd190, %rd18, 16;
	add.s64 	%rd191, %rd22, %rd190;
	add.s64 	%rd184, %rd191, %rd148;
	shl.b64 	%rd193, %rd17, 16;
	add.s64 	%rd194, %rd22, %rd193;
	add.s64 	%rd185, %rd194, %rd151;
	.loc	1 58 52
	// begin inline asm
	mov.u32 %r71, 0x0;
	mov.u32 %r72, 0x0;
	mov.u32 %r73, 0x0;
	mov.u32 %r74, 0x0;
	@%p51 ld.global.v4.b32 { %r71, %r72, %r73, %r74 }, [ %rd184 + 0 ];
	// end inline asm
	mov.b32 	%f41, %r71;
	mov.b32 	%f42, %r72;
	mov.b32 	%f43, %r73;
	mov.b32 	%f44, %r74;
	// begin inline asm
	mov.u32 %r75, 0x0;
	mov.u32 %r76, 0x0;
	mov.u32 %r77, 0x0;
	mov.u32 %r78, 0x0;
	@%p51 ld.global.v4.b32 { %r75, %r76, %r77, %r78 }, [ %rd185 + 0 ];
	// end inline asm
	mov.b32 	%f45, %r75;
	mov.b32 	%f46, %r76;
	mov.b32 	%f47, %r77;
	mov.b32 	%f48, %r78;
	.loc	1 59 20
	add.f32 	%f49, %f40, %f41;
	add.f32 	%f50, %f35, %f42;
	add.f32 	%f51, %f30, %f43;
	add.f32 	%f52, %f25, %f44;
	add.f32 	%f53, %f20, %f45;
	add.f32 	%f54, %f15, %f46;
	add.f32 	%f55, %f10, %f47;
	add.f32 	%f56, %f5, %f48;
	.loc	1 62 35
	shr.u64 	%rd196, %rd89, 52;
	and.b64  	%rd197, %rd196, 2048;
	add.s64 	%rd198, %rd197, %rd89;
	shr.u64 	%rd199, %rd97, 52;
	and.b64  	%rd200, %rd199, 2048;
	add.s64 	%rd201, %rd200, %rd97;
	.loc	1 64 31
	shl.b64 	%rd202, %rd198, 16;
	add.s64 	%rd203, %rd23, %rd202;
	add.s64 	%rd186, %rd203, %rd148;
	shl.b64 	%rd204, %rd201, 16;
	add.s64 	%rd205, %rd23, %rd204;
	add.s64 	%rd187, %rd205, %rd151;
	.loc	1 64 52
	// begin inline asm
	mov.u32 %r79, 0x0;
	mov.u32 %r80, 0x0;
	mov.u32 %r81, 0x0;
	mov.u32 %r82, 0x0;
	@%p51 ld.global.v4.b32 { %r79, %r80, %r81, %r82 }, [ %rd186 + 0 ];
	// end inline asm
	mov.b32 	%f57, %r79;
	mov.b32 	%f58, %r80;
	mov.b32 	%f59, %r81;
	mov.b32 	%f60, %r82;
	// begin inline asm
	mov.u32 %r83, 0x0;
	mov.u32 %r84, 0x0;
	mov.u32 %r85, 0x0;
	mov.u32 %r86, 0x0;
	@%p51 ld.global.v4.b32 { %r83, %r84, %r85, %r86 }, [ %rd187 + 0 ];
	// end inline asm
	mov.b32 	%f61, %r83;
	mov.b32 	%f62, %r84;
	mov.b32 	%f63, %r85;
	mov.b32 	%f64, %r86;
	.loc	1 65 20
	add.f32 	%f65, %f49, %f57;
	add.f32 	%f66, %f50, %f58;
	add.f32 	%f67, %f51, %f59;
	add.f32 	%f68, %f52, %f60;
	add.f32 	%f69, %f53, %f61;
	add.f32 	%f70, %f54, %f62;
	add.f32 	%f71, %f55, %f63;
	add.f32 	%f72, %f56, %f64;
	.loc	1 66 25
	mul.wide.s32 	%rd206, %r33, 4;
	add.s64 	%rd188, %rd24, %rd206;
	add.s64 	%rd189, %rd188, 2048;
	.loc	1 66 37
	mov.b32 	%r87, %f65;
	mov.b32 	%r88, %f66;
	mov.b32 	%r89, %f67;
	mov.b32 	%r90, %f68;
	// begin inline asm
	@%p51 st.global.v4.b32 [ %rd188 + 0 ], { %r87, %r88, %r89, %r90 };
	// end inline asm
	mov.b32 	%r91, %f69;
	mov.b32 	%r92, %f70;
	mov.b32 	%r93, %f71;
	mov.b32 	%r94, %f72;
	// begin inline asm
	@%p51 st.global.v4.b32 [ %rd189 + 0 ], { %r91, %r92, %r93, %r94 };
	// end inline asm
	.loc	1 66 4
	ret;
$L__tmp1:
$L__func_end0:

}
	.file	1 "/tmp/torchinductor_paperspace/o5/co55xjgaxp5ilqmmqrxhpn6yol5ai2tvn2ayuhi7bllhpzccyytk.py"
	.section	.debug_abbrev
	{
.b8 1
.b8 17
.b8 0
.b8 37
.b8 8
.b8 19
.b8 5
.b8 3
.b8 8
.b8 16
.b8 6
.b8 27
.b8 8
.b8 17
.b8 1
.b8 18
.b8 1
.b8 0
.b8 0
.b8 0
	}
	.section	.debug_info
	{
.b32 126
.b8 2
.b8 0
.b32 .debug_abbrev
.b8 8
.b8 1
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2
.b8 0
.b8 99
.b8 111
.b8 53
.b8 53
.b8 120
.b8 106
.b8 103
.b8 97
.b8 120
.b8 112
.b8 53
.b8 105
.b8 108
.b8 113
.b8 109
.b8 109
.b8 113
.b8 114
.b8 120
.b8 104
.b8 112
.b8 110
.b8 54
.b8 121
.b8 111
.b8 108
.b8 53
.b8 97
.b8 105
.b8 50
.b8 116
.b8 118
.b8 110
.b8 50
.b8 97
.b8 121
.b8 117
.b8 104
.b8 105
.b8 55
.b8 98
.b8 108
.b8 108
.b8 104
.b8 112
.b8 122
.b8 99
.b8 99
.b8 121
.b8 121
.b8 116
.b8 107
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line
.b8 47
.b8 116
.b8 109
.b8 112
.b8 47
.b8 116
.b8 111
.b8 114
.b8 99
.b8 104
.b8 105
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 112
.b8 97
.b8 112
.b8 101
.b8 114
.b8 115
.b8 112
.b8 97
.b8 99
.b8 101
.b8 47
.b8 111
.b8 53
.b8 0
.b64 $L__func_begin0
.b64 $L__func_end0
	}
	.section	.debug_loc	{	}
