{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1571936883616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1571936883622 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 19:08:03 2019 " "Processing started: Thu Oct 24 19:08:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1571936883622 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1571936883622 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter-demo -c counter-demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off counter-demo -c counter-demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1571936883622 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1571936883990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xujing/desktop/fpgal_labor/versuch02/vhdl/sync_counter_func.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/xujing/desktop/fpgal_labor/versuch02/vhdl/sync_counter_func.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_counter_func-rtl " "Found design unit 1: sync_counter_func-rtl" {  } { { "../vhdl/sync_counter_func.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/sync_counter_func.vhdl" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571936896070 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_counter_func " "Found entity 1: sync_counter_func" {  } { { "../vhdl/sync_counter_func.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/sync_counter_func.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571936896070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571936896070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xujing/desktop/fpgal_labor/versuch02/vhdl/segment_decoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/xujing/desktop/fpgal_labor/versuch02/vhdl/segment_decoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment_decoder-rtl " "Found design unit 1: segment_decoder-rtl" {  } { { "../vhdl/segment_decoder.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/segment_decoder.vhdl" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571936896073 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment_decoder " "Found entity 1: segment_decoder" {  } { { "../vhdl/segment_decoder.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/segment_decoder.vhdl" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571936896073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571936896073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xujing/desktop/fpgal_labor/versuch02/vhdl/enablegen.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /users/xujing/desktop/fpgal_labor/versuch02/vhdl/enablegen.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 enableGen " "Found entity 1: enableGen" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/enableGen.vqm" 27 18 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571936896077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571936896077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xujing/desktop/fpgal_labor/versuch02/vhdl/counter_demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/xujing/desktop/fpgal_labor/versuch02/vhdl/counter_demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_demo-rtl " "Found design unit 1: counter_demo-rtl" {  } { { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571936896079 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_demo " "Found entity 1: counter_demo" {  } { { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571936896079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571936896079 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter_demo " "Elaborating entity \"counter_demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1571936896117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_counter_func sync_counter_func:sync_C " "Elaborating entity \"sync_counter_func\" for hierarchy \"sync_counter_func:sync_C\"" {  } { { "../vhdl/counter_demo.vhd" "sync_C" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571936896119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enableGen enableGen:ena_Gen " "Elaborating entity \"enableGen\" for hierarchy \"enableGen:ena_Gen\"" {  } { { "../vhdl/counter_demo.vhd" "ena_Gen" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571936896143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_decoder segment_decoder:seg " "Elaborating entity \"segment_decoder\" for hierarchy \"segment_decoder:seg\"" {  } { { "../vhdl/counter_demo.vhd" "seg" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571936896145 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex0 segment_decoder.vhdl(111) " "VHDL Process Statement warning at segment_decoder.vhdl(111): inferring latch(es) for signal or variable \"hex0\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/segment_decoder.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/segment_decoder.vhdl" 111 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1571936896146 "|counter_demo|segment_decoder:seg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex1 segment_decoder.vhdl(111) " "VHDL Process Statement warning at segment_decoder.vhdl(111): inferring latch(es) for signal or variable \"hex1\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/segment_decoder.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/segment_decoder.vhdl" 111 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1571936896146 "|counter_demo|segment_decoder:seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[0\] segment_decoder.vhdl(111) " "Inferred latch for \"hex1\[0\]\" at segment_decoder.vhdl(111)" {  } { { "../vhdl/segment_decoder.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/segment_decoder.vhdl" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571936896147 "|counter_demo|segment_decoder:seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[1\] segment_decoder.vhdl(111) " "Inferred latch for \"hex1\[1\]\" at segment_decoder.vhdl(111)" {  } { { "../vhdl/segment_decoder.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/segment_decoder.vhdl" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571936896147 "|counter_demo|segment_decoder:seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[2\] segment_decoder.vhdl(111) " "Inferred latch for \"hex1\[2\]\" at segment_decoder.vhdl(111)" {  } { { "../vhdl/segment_decoder.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/segment_decoder.vhdl" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571936896147 "|counter_demo|segment_decoder:seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[3\] segment_decoder.vhdl(111) " "Inferred latch for \"hex1\[3\]\" at segment_decoder.vhdl(111)" {  } { { "../vhdl/segment_decoder.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/segment_decoder.vhdl" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571936896147 "|counter_demo|segment_decoder:seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[4\] segment_decoder.vhdl(111) " "Inferred latch for \"hex1\[4\]\" at segment_decoder.vhdl(111)" {  } { { "../vhdl/segment_decoder.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/segment_decoder.vhdl" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571936896147 "|counter_demo|segment_decoder:seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[5\] segment_decoder.vhdl(111) " "Inferred latch for \"hex1\[5\]\" at segment_decoder.vhdl(111)" {  } { { "../vhdl/segment_decoder.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/segment_decoder.vhdl" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571936896147 "|counter_demo|segment_decoder:seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[6\] segment_decoder.vhdl(111) " "Inferred latch for \"hex1\[6\]\" at segment_decoder.vhdl(111)" {  } { { "../vhdl/segment_decoder.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/segment_decoder.vhdl" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571936896147 "|counter_demo|segment_decoder:seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[0\] segment_decoder.vhdl(111) " "Inferred latch for \"hex0\[0\]\" at segment_decoder.vhdl(111)" {  } { { "../vhdl/segment_decoder.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/segment_decoder.vhdl" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571936896148 "|counter_demo|segment_decoder:seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[1\] segment_decoder.vhdl(111) " "Inferred latch for \"hex0\[1\]\" at segment_decoder.vhdl(111)" {  } { { "../vhdl/segment_decoder.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/segment_decoder.vhdl" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571936896148 "|counter_demo|segment_decoder:seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[2\] segment_decoder.vhdl(111) " "Inferred latch for \"hex0\[2\]\" at segment_decoder.vhdl(111)" {  } { { "../vhdl/segment_decoder.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/segment_decoder.vhdl" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571936896148 "|counter_demo|segment_decoder:seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[3\] segment_decoder.vhdl(111) " "Inferred latch for \"hex0\[3\]\" at segment_decoder.vhdl(111)" {  } { { "../vhdl/segment_decoder.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/segment_decoder.vhdl" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571936896148 "|counter_demo|segment_decoder:seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[4\] segment_decoder.vhdl(111) " "Inferred latch for \"hex0\[4\]\" at segment_decoder.vhdl(111)" {  } { { "../vhdl/segment_decoder.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/segment_decoder.vhdl" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571936896148 "|counter_demo|segment_decoder:seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[5\] segment_decoder.vhdl(111) " "Inferred latch for \"hex0\[5\]\" at segment_decoder.vhdl(111)" {  } { { "../vhdl/segment_decoder.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/segment_decoder.vhdl" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571936896148 "|counter_demo|segment_decoder:seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[6\] segment_decoder.vhdl(111) " "Inferred latch for \"hex0\[6\]\" at segment_decoder.vhdl(111)" {  } { { "../vhdl/segment_decoder.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/segment_decoder.vhdl" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571936896149 "|counter_demo|segment_decoder:seg"}
{ "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO_HDR" "" "WYSIWYG I/O primitives converted to equivalent logic" { { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|clkEnable_out " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|clkEnable_out\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/enableGen.vqm" 1413 25 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 68 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1571936896745 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|clk~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|clk~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/enableGen.vqm" 209 15 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 68 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1571936896745 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[21\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[21\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/enableGen.vqm" 226 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 68 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1571936896745 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[22\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[22\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/enableGen.vqm" 243 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 68 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1571936896745 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[6\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[6\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/enableGen.vqm" 1259 28 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 68 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1571936896745 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[25\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[25\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/enableGen.vqm" 1276 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 68 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1571936896745 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[5\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[5\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/enableGen.vqm" 1306 28 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 68 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1571936896745 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[19\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[19\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/enableGen.vqm" 1323 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 68 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1571936896745 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[10\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[10\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/enableGen.vqm" 1353 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 68 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1571936896745 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[9\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[9\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/enableGen.vqm" 1370 28 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 68 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1571936896745 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[17\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[17\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/enableGen.vqm" 277 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 68 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1571936896745 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[18\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[18\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/enableGen.vqm" 294 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 68 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1571936896745 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[16\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[16\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/enableGen.vqm" 608 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 68 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1571936896745 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[4\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[4\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/enableGen.vqm" 625 28 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 68 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1571936896745 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[23\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[23\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/enableGen.vqm" 655 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 68 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1571936896745 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[7\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[7\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/enableGen.vqm" 672 28 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 68 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1571936896745 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[3\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[3\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/enableGen.vqm" 777 28 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 68 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1571936896745 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[15\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[15\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/enableGen.vqm" 794 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 68 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1571936896745 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[14\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[14\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/enableGen.vqm" 837 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 68 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1571936896745 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[11\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[11\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/enableGen.vqm" 854 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 68 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1571936896745 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[8\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[8\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/enableGen.vqm" 884 28 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 68 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1571936896745 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[24\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[24\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/enableGen.vqm" 901 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 68 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1571936896745 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[1\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[1\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/enableGen.vqm" 946 28 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 68 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1571936896745 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[13\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[13\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/enableGen.vqm" 963 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 68 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1571936896745 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[20\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[20\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/enableGen.vqm" 993 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 68 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1571936896745 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[2\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[2\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/enableGen.vqm" 1010 28 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 68 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1571936896745 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[0\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[0\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/enableGen.vqm" 1170 28 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 68 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1571936896745 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|resetValue_in\[12\]~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|resetValue_in\[12\]~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/enableGen.vqm" 1187 29 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 68 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1571936896745 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "enableGen:ena_Gen\|nReset~I " "WYSIWYG I/O primitive \"enableGen:ena_Gen\|nReset~I\" converted to equivalent logic" {  } { { "../vhdl/enableGen.vqm" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/enableGen.vqm" 260 18 0 } } { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 68 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Quartus II" 0 -1 1571936896745 ""}  } {  } 0 17012 "WYSIWYG I/O primitives converted to equivalent logic" 0 0 "Quartus II" 0 -1 1571936896745 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "segment_decoder:seg\|hex0\[5\] segment_decoder:seg\|hex0\[4\] " "Duplicate LATCH primitive \"segment_decoder:seg\|hex0\[5\]\" merged with LATCH primitive \"segment_decoder:seg\|hex0\[4\]\"" {  } { { "../vhdl/segment_decoder.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/segment_decoder.vhdl" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571936896751 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "segment_decoder:seg\|hex0\[6\] segment_decoder:seg\|hex0\[4\] " "Duplicate LATCH primitive \"segment_decoder:seg\|hex0\[6\]\" merged with LATCH primitive \"segment_decoder:seg\|hex0\[4\]\"" {  } { { "../vhdl/segment_decoder.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/segment_decoder.vhdl" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571936896751 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1571936896751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segment_decoder:seg\|hex0\[0\] " "Latch segment_decoder:seg\|hex0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync_counter_func:sync_C\|q_out\[3\] " "Ports D and ENA on the latch are fed by the same signal sync_counter_func:sync_C\|q_out\[3\]" {  } { { "../vhdl/sync_counter_func.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/sync_counter_func.vhdl" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571936896752 ""}  } { { "../vhdl/segment_decoder.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/segment_decoder.vhdl" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571936896752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segment_decoder:seg\|hex0\[1\] " "Latch segment_decoder:seg\|hex0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync_counter_func:sync_C\|q_out\[3\] " "Ports D and ENA on the latch are fed by the same signal sync_counter_func:sync_C\|q_out\[3\]" {  } { { "../vhdl/sync_counter_func.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/sync_counter_func.vhdl" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571936896752 ""}  } { { "../vhdl/segment_decoder.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/segment_decoder.vhdl" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571936896752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segment_decoder:seg\|hex0\[2\] " "Latch segment_decoder:seg\|hex0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync_counter_func:sync_C\|q_out\[3\] " "Ports D and ENA on the latch are fed by the same signal sync_counter_func:sync_C\|q_out\[3\]" {  } { { "../vhdl/sync_counter_func.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/sync_counter_func.vhdl" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571936896753 ""}  } { { "../vhdl/segment_decoder.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/segment_decoder.vhdl" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571936896753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segment_decoder:seg\|hex0\[3\] " "Latch segment_decoder:seg\|hex0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync_counter_func:sync_C\|q_out\[3\] " "Ports D and ENA on the latch are fed by the same signal sync_counter_func:sync_C\|q_out\[3\]" {  } { { "../vhdl/sync_counter_func.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/sync_counter_func.vhdl" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571936896753 ""}  } { { "../vhdl/segment_decoder.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/segment_decoder.vhdl" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571936896753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segment_decoder:seg\|hex0\[4\] " "Latch segment_decoder:seg\|hex0\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync_counter_func:sync_C\|q_out\[3\] " "Ports D and ENA on the latch are fed by the same signal sync_counter_func:sync_C\|q_out\[3\]" {  } { { "../vhdl/sync_counter_func.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/sync_counter_func.vhdl" 105 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571936896753 ""}  } { { "../vhdl/segment_decoder.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/segment_decoder.vhdl" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571936896753 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex0_n\[4\] VCC " "Pin \"hex0_n\[4\]\" is stuck at VCC" {  } { { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571936896781 "|counter_demo|hex0_n[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0_n\[5\] VCC " "Pin \"hex0_n\[5\]\" is stuck at VCC" {  } { { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571936896781 "|counter_demo|hex0_n[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0_n\[6\] VCC " "Pin \"hex0_n\[6\]\" is stuck at VCC" {  } { { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571936896781 "|counter_demo|hex0_n[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1_n\[1\] VCC " "Pin \"hex1_n\[1\]\" is stuck at VCC" {  } { { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571936896781 "|counter_demo|hex1_n[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1_n\[2\] VCC " "Pin \"hex1_n\[2\]\" is stuck at VCC" {  } { { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571936896781 "|counter_demo|hex1_n[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1_n\[6\] VCC " "Pin \"hex1_n\[6\]\" is stuck at VCC" {  } { { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571936896781 "|counter_demo|hex1_n[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1571936896781 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1571936896878 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1571936897453 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571936897453 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1571936897524 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1571936897524 ""} { "Info" "ICUT_CUT_TM_LCELLS" "78 " "Implemented 78 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1571936897524 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1571936897524 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1571936897591 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 19:08:17 2019 " "Processing ended: Thu Oct 24 19:08:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1571936897591 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1571936897591 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1571936897591 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1571936897591 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1571936900086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1571936900094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 19:08:19 2019 " "Processing started: Thu Oct 24 19:08:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1571936900094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1571936900094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off counter-demo -c counter-demo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off counter-demo -c counter-demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1571936900094 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1571936900257 ""}
{ "Info" "0" "" "Project  = counter-demo" {  } {  } 0 0 "Project  = counter-demo" 0 0 "Fitter" 0 0 1571936900259 ""}
{ "Info" "0" "" "Revision = counter-demo" {  } {  } 0 0 "Revision = counter-demo" 0 0 "Fitter" 0 0 1571936900259 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1571936900360 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "counter-demo EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"counter-demo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1571936900387 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1571936900460 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1571936900460 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1571936900902 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1571936901011 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1571936901011 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1571936901011 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1571936901011 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1571936901011 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1571936901011 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1571936901011 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1571936901011 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1571936901011 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1571936901011 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/quartus/" { { 0 { 0 ""} 0 333 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1571936901014 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/quartus/" { { 0 { 0 ""} 0 335 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1571936901014 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/quartus/" { { 0 { 0 ""} 0 337 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1571936901014 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/quartus/" { { 0 { 0 ""} 0 339 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1571936901014 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/quartus/" { { 0 { 0 ""} 0 341 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1571936901014 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1571936901014 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1571936901015 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1571936902289 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "counter-demo.sdc " "Synopsys Design Constraints File file not found: 'counter-demo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1571936902290 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1571936902291 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1571936902297 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1571936902297 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1571936902298 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1571936902312 ""}  } { { "../vhdl/counter_demo.vhd" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/counter_demo.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/quartus/" { { 0 { 0 ""} 0 323 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571936902312 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sync_counter_func:sync_C\|q_out\[2\]  " "Automatically promoted node sync_counter_func:sync_C\|q_out\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1571936902312 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sync_counter_func:sync_C\|q_out~1 " "Destination node sync_counter_func:sync_C\|q_out~1" {  } { { "../vhdl/sync_counter_func.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/sync_counter_func.vhdl" 103 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/quartus/" { { 0 { 0 ""} 0 287 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1571936902312 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1571936902312 ""}  } { { "../vhdl/sync_counter_func.vhdl" "" { Text "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/vhdl/sync_counter_func.vhdl" 105 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/quartus/" { { 0 { 0 ""} 0 235 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571936902312 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1571936902662 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1571936902663 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1571936902663 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1571936902663 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1571936902664 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1571936902664 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1571936902665 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1571936902665 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1571936902665 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1571936902666 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1571936902666 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571936902704 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1571936902714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1571936907739 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571936907883 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1571936907925 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1571936913894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571936913894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1571936914211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X104_Y12 X115_Y23 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23" {  } { { "loc" "" { Generic "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} { { 12 { 0 ""} 104 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1571936917648 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1571936917648 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571936918677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1571936918678 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1571936918678 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.21 " "Total time spent on timing analysis during the Fitter is 0.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1571936918693 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1571936918772 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1571936919024 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1571936919090 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1571936919338 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571936919747 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/quartus/output_files/counter-demo.fit.smsg " "Generated suppressed messages file C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/quartus/output_files/counter-demo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1571936920145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5547 " "Peak virtual memory: 5547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1571936920632 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 19:08:40 2019 " "Processing ended: Thu Oct 24 19:08:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1571936920632 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1571936920632 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1571936920632 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1571936920632 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1571936922870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1571936922875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 19:08:42 2019 " "Processing started: Thu Oct 24 19:08:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1571936922875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1571936922875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off counter-demo -c counter-demo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off counter-demo -c counter-demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1571936922875 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1571936926377 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1571936926508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1571936927943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 19:08:47 2019 " "Processing ended: Thu Oct 24 19:08:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1571936927943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1571936927943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1571936927943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1571936927943 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1571936928599 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1571936930405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1571936930411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 19:08:50 2019 " "Processing started: Thu Oct 24 19:08:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1571936930411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1571936930411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta counter-demo -c counter-demo " "Command: quartus_sta counter-demo -c counter-demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1571936930412 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1571936930560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1571936930720 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1571936930777 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1571936930777 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1571936930975 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "counter-demo.sdc " "Synopsys Design Constraints File file not found: 'counter-demo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1571936931090 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1571936931091 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1571936931093 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sync_counter_func:sync_C\|q_out\[2\] sync_counter_func:sync_C\|q_out\[2\] " "create_clock -period 1.000 -name sync_counter_func:sync_C\|q_out\[2\] sync_counter_func:sync_C\|q_out\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1571936931093 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1571936931093 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1571936931434 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1571936931434 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1571936931435 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1571936931452 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1571936931477 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1571936931477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.260 " "Worst-case setup slack is -3.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571936931487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571936931487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.260            -104.635 clock  " "   -3.260            -104.635 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571936931487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.669             -11.391 sync_counter_func:sync_C\|q_out\[2\]  " "   -1.669             -11.391 sync_counter_func:sync_C\|q_out\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571936931487 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1571936931487 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571936931496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571936931496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clock  " "    0.402               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571936931496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.661               0.000 sync_counter_func:sync_C\|q_out\[2\]  " "    0.661               0.000 sync_counter_func:sync_C\|q_out\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571936931496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1571936931496 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1571936931505 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1571936931515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571936931524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571936931524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -49.260 clock  " "   -3.000             -49.260 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571936931524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 sync_counter_func:sync_C\|q_out\[2\]  " "    0.427               0.000 sync_counter_func:sync_C\|q_out\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571936931524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1571936931524 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1571936931667 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1571936931693 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1571936932023 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1571936932073 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1571936932085 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1571936932085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.882 " "Worst-case setup slack is -2.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571936932094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571936932094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.882             -92.233 clock  " "   -2.882             -92.233 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571936932094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.535             -10.222 sync_counter_func:sync_C\|q_out\[2\]  " "   -1.535             -10.222 sync_counter_func:sync_C\|q_out\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571936932094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1571936932094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571936932110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571936932110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clock  " "    0.354               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571936932110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.633               0.000 sync_counter_func:sync_C\|q_out\[2\]  " "    0.633               0.000 sync_counter_func:sync_C\|q_out\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571936932110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1571936932110 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1571936932119 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1571936932129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571936932141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571936932141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -49.260 clock  " "   -3.000             -49.260 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571936932141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 sync_counter_func:sync_C\|q_out\[2\]  " "    0.467               0.000 sync_counter_func:sync_C\|q_out\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571936932141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1571936932141 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1571936932269 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1571936932428 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1571936932430 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1571936932430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.031 " "Worst-case setup slack is -1.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571936932443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571936932443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.031             -31.488 clock  " "   -1.031             -31.488 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571936932443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.516              -2.414 sync_counter_func:sync_C\|q_out\[2\]  " "   -0.516              -2.414 sync_counter_func:sync_C\|q_out\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571936932443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1571936932443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.116 " "Worst-case hold slack is 0.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571936932457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571936932457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 clock  " "    0.116               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571936932457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 sync_counter_func:sync_C\|q_out\[2\]  " "    0.309               0.000 sync_counter_func:sync_C\|q_out\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571936932457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1571936932457 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1571936932469 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1571936932481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571936932492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571936932492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -41.594 clock  " "   -3.000             -41.594 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571936932492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 sync_counter_func:sync_C\|q_out\[2\]  " "    0.389               0.000 sync_counter_func:sync_C\|q_out\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571936932492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1571936932492 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1571936933032 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1571936933033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4922 " "Peak virtual memory: 4922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1571936933192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 19:08:53 2019 " "Processing ended: Thu Oct 24 19:08:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1571936933192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1571936933192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1571936933192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1571936933192 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1571936935546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1571936935552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 19:08:55 2019 " "Processing started: Thu Oct 24 19:08:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1571936935552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1571936935552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off counter-demo -c counter-demo " "Command: quartus_eda --read_settings_files=off --write_settings_files=off counter-demo -c counter-demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1571936935552 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "counter-demo_7_1200mv_85c_slow.vho C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/quartus/simulation/modelsim/ simulation " "Generated file counter-demo_7_1200mv_85c_slow.vho in folder \"C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1571936936195 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "counter-demo_7_1200mv_0c_slow.vho C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/quartus/simulation/modelsim/ simulation " "Generated file counter-demo_7_1200mv_0c_slow.vho in folder \"C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1571936936235 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "counter-demo_min_1200mv_0c_fast.vho C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/quartus/simulation/modelsim/ simulation " "Generated file counter-demo_min_1200mv_0c_fast.vho in folder \"C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1571936936294 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "counter-demo.vho C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/quartus/simulation/modelsim/ simulation " "Generated file counter-demo.vho in folder \"C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1571936936343 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "counter-demo_7_1200mv_85c_vhd_slow.sdo C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/quartus/simulation/modelsim/ simulation " "Generated file counter-demo_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1571936936394 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "counter-demo_7_1200mv_0c_vhd_slow.sdo C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/quartus/simulation/modelsim/ simulation " "Generated file counter-demo_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1571936936448 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "counter-demo_min_1200mv_0c_vhd_fast.sdo C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/quartus/simulation/modelsim/ simulation " "Generated file counter-demo_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1571936936502 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "counter-demo_vhd.sdo C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/quartus/simulation/modelsim/ simulation " "Generated file counter-demo_vhd.sdo in folder \"C:/Users/XuJing/Desktop/FPGAL_Labor/Versuch02/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1571936936559 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4737 " "Peak virtual memory: 4737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1571936936671 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 19:08:56 2019 " "Processing ended: Thu Oct 24 19:08:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1571936936671 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1571936936671 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1571936936671 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1571936936671 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus II Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1571936937345 ""}
