\hypertarget{structaxi__vdma_1_1mm2s__vdmacr__t}{}\doxysection{axi\+\_\+vdma\+::mm2s\+\_\+vdmacr\+\_\+t Struct Reference}
\label{structaxi__vdma_1_1mm2s__vdmacr__t}\index{axi\_vdma::mm2s\_vdmacr\_t@{axi\_vdma::mm2s\_vdmacr\_t}}


{\ttfamily \#include $<$Axi\+Vdma.\+hpp$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
bool \mbox{\hyperlink{structaxi__vdma_1_1mm2s__vdmacr__t_a0d4137575a65684657464f45a75eef0c}{rs}}\+: 1
\begin{DoxyCompactList}\small\item\em Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.\+RS=1). 0 -\/ Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations. 1 -\/ Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note\+: On Run/\+Stop clear, in-\/progress stream transfers might terminate early. \end{DoxyCompactList}\item 
bool \mbox{\hyperlink{structaxi__vdma_1_1mm2s__vdmacr__t_a66d01725a663ec2ae34b75294c412e1d}{circular\+\_\+park}}\+: 1
\item 
bool \mbox{\hyperlink{structaxi__vdma_1_1mm2s__vdmacr__t_a3a319b89ad3132c4c7a1d9bf2f42d9b4}{reset}}\+: 1
\begin{DoxyCompactList}\small\item\em Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-\/\+Stream reset output is asserted. Setting VDMACR.\+Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle. 0 -\/ Normal operation 1 -\/ Reset in progress. \end{DoxyCompactList}\item 
bool \mbox{\hyperlink{structaxi__vdma_1_1mm2s__vdmacr__t_a79f5987e87f03ff719ed8e52a66e6572}{genlock\+\_\+en}}\+: 1
\begin{DoxyCompactList}\small\item\em Enables Genlock or Dynamic Genlock Synchronization. 0 -\/ Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S. 1 -\/ Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note\+: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero. \end{DoxyCompactList}\item 
bool \mbox{\hyperlink{structaxi__vdma_1_1mm2s__vdmacr__t_a457e65a9f68ef160761d0e94726bdbc5}{frame\+\_\+cnt\+\_\+en}}\+: 1
\begin{DoxyCompactList}\small\item\em Configures the MM2S channel to allow only a IRQFrame\+Count number of transfers to occur. After IRQFrame\+Count frames have been transferred, the MM2S channel halts, DMACR.\+RS bit is cleared to 0, and DMASR.\+Halted asserts to 1 when the channel has completely halted. \end{DoxyCompactList}\item 
unsigned \mbox{\hyperlink{structaxi__vdma_1_1mm2s__vdmacr__t_a3e5f25d3dabc4b900ac16ea154051dbe}{rsvd\+\_\+6\+\_\+5}}\+: 2
\item 
bool \mbox{\hyperlink{structaxi__vdma_1_1mm2s__vdmacr__t_af196483aa662f34a11ed05b720721e89}{genlock\+\_\+src}}\+: 1
\begin{DoxyCompactList}\small\item\em Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair. 0 -\/ External Genlock 1 -\/ Internal Genlock. \end{DoxyCompactList}\item 
unsigned \mbox{\hyperlink{structaxi__vdma_1_1mm2s__vdmacr__t_afb555c876ffb82828783280cfb4200ee}{rd\+\_\+pntr\+\_\+num}}\+: 4
\begin{DoxyCompactList}\small\item\em Indicates the master in control when MM2S channel is configured for Genlock slave/\+Dynamic Genlock Master/\+Dynamic Genlock Slave or reserved otherwise. 0000b -\/ Controlling entity is Entity 1 0001b -\/ Controller entity is Entity 2 0010b -\/ Controller entity is Entity 3 and so on. \end{DoxyCompactList}\item 
bool \mbox{\hyperlink{structaxi__vdma_1_1mm2s__vdmacr__t_a18ef24a84100f83d26d2cafa2503acf4}{frm\+\_\+cnt\+\_\+irq\+\_\+en}}\+: 1
\begin{DoxyCompactList}\small\item\em Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.\+Frm\+Cnt\+\_\+\+Irq to generate an interrupt out when IRQFrame\+Count value reaches zero. 0 -\/ Frame Count Interrupt disabled 1 -\/ Frame Count Interrupt enabled. \end{DoxyCompactList}\item 
bool \mbox{\hyperlink{structaxi__vdma_1_1mm2s__vdmacr__t_a53f1afa9bfb100ef27c29be7e084c498}{dly\+\_\+cnt\+\_\+irq\+\_\+en}}\+: 1
\begin{DoxyCompactList}\small\item\em Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.\+Dly\+Cnt\+\_\+\+Irq to generate an interrupt out. 0 -\/ Delay Count Interrupt disabled 1 -\/ Delay Count Interrupt enabled. \end{DoxyCompactList}\item 
bool \mbox{\hyperlink{structaxi__vdma_1_1mm2s__vdmacr__t_a4e04eff800ea010d1808bfd3196ed8ef}{err\+\_\+irq\+\_\+en}}\+: 1
\begin{DoxyCompactList}\small\item\em Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.\+Err\+\_\+\+Irq to generate an interrupt out. 0 -\/ Error Interrupt disabled 1 -\/ Error Interrupt enabled. \end{DoxyCompactList}\item 
bool \mbox{\hyperlink{structaxi__vdma_1_1mm2s__vdmacr__t_a10c6433ebfa2451f97f24e31f057148f}{repeat\+\_\+en}}\+: 1
\begin{DoxyCompactList}\small\item\em Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master. 0 -\/ Advance to next frame on frame errors 1 -\/ Repeat previous frame on frame errors. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{structaxi__vdma_1_1mm2s__vdmacr__t_aabb8d9e81a6e0e6c66147930cbfcd5da}{irq\+\_\+frame\+\_\+count}}
\item 
uint8\+\_\+t \mbox{\hyperlink{structaxi__vdma_1_1mm2s__vdmacr__t_aead7b3a366eb0fdd62da2b11b803f064}{irq\+\_\+delay\+\_\+count}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
MM2S VDMA Control Register 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{structaxi__vdma_1_1mm2s__vdmacr__t_a66d01725a663ec2ae34b75294c412e1d}\label{structaxi__vdma_1_1mm2s__vdmacr__t_a66d01725a663ec2ae34b75294c412e1d}} 
\index{axi\_vdma::mm2s\_vdmacr\_t@{axi\_vdma::mm2s\_vdmacr\_t}!circular\_park@{circular\_park}}
\index{circular\_park@{circular\_park}!axi\_vdma::mm2s\_vdmacr\_t@{axi\_vdma::mm2s\_vdmacr\_t}}
\doxysubsubsection{\texorpdfstring{circular\_park}{circular\_park}}
{\footnotesize\ttfamily bool axi\+\_\+vdma\+::mm2s\+\_\+vdmacr\+\_\+t\+::circular\+\_\+park}

Indicates frame buffer Circular mode or frame buffer Park mode. 0 -\/ Park Mode. Engine will park on frame buffer referenced by PARK\+\_\+\+PTR\+\_\+\+REG.\+Rd\+Frm\+Pntr\+Ref. 1 -\/ Circular Mode. Engine continuously circles through frame buffers. \mbox{\Hypertarget{structaxi__vdma_1_1mm2s__vdmacr__t_a53f1afa9bfb100ef27c29be7e084c498}\label{structaxi__vdma_1_1mm2s__vdmacr__t_a53f1afa9bfb100ef27c29be7e084c498}} 
\index{axi\_vdma::mm2s\_vdmacr\_t@{axi\_vdma::mm2s\_vdmacr\_t}!dly\_cnt\_irq\_en@{dly\_cnt\_irq\_en}}
\index{dly\_cnt\_irq\_en@{dly\_cnt\_irq\_en}!axi\_vdma::mm2s\_vdmacr\_t@{axi\_vdma::mm2s\_vdmacr\_t}}
\doxysubsubsection{\texorpdfstring{dly\_cnt\_irq\_en}{dly\_cnt\_irq\_en}}
{\footnotesize\ttfamily bool axi\+\_\+vdma\+::mm2s\+\_\+vdmacr\+\_\+t\+::dly\+\_\+cnt\+\_\+irq\+\_\+en}



Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.\+Dly\+Cnt\+\_\+\+Irq to generate an interrupt out. 0 -\/ Delay Count Interrupt disabled 1 -\/ Delay Count Interrupt enabled. 

\mbox{\Hypertarget{structaxi__vdma_1_1mm2s__vdmacr__t_a4e04eff800ea010d1808bfd3196ed8ef}\label{structaxi__vdma_1_1mm2s__vdmacr__t_a4e04eff800ea010d1808bfd3196ed8ef}} 
\index{axi\_vdma::mm2s\_vdmacr\_t@{axi\_vdma::mm2s\_vdmacr\_t}!err\_irq\_en@{err\_irq\_en}}
\index{err\_irq\_en@{err\_irq\_en}!axi\_vdma::mm2s\_vdmacr\_t@{axi\_vdma::mm2s\_vdmacr\_t}}
\doxysubsubsection{\texorpdfstring{err\_irq\_en}{err\_irq\_en}}
{\footnotesize\ttfamily bool axi\+\_\+vdma\+::mm2s\+\_\+vdmacr\+\_\+t\+::err\+\_\+irq\+\_\+en}



Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.\+Err\+\_\+\+Irq to generate an interrupt out. 0 -\/ Error Interrupt disabled 1 -\/ Error Interrupt enabled. 

\mbox{\Hypertarget{structaxi__vdma_1_1mm2s__vdmacr__t_a457e65a9f68ef160761d0e94726bdbc5}\label{structaxi__vdma_1_1mm2s__vdmacr__t_a457e65a9f68ef160761d0e94726bdbc5}} 
\index{axi\_vdma::mm2s\_vdmacr\_t@{axi\_vdma::mm2s\_vdmacr\_t}!frame\_cnt\_en@{frame\_cnt\_en}}
\index{frame\_cnt\_en@{frame\_cnt\_en}!axi\_vdma::mm2s\_vdmacr\_t@{axi\_vdma::mm2s\_vdmacr\_t}}
\doxysubsubsection{\texorpdfstring{frame\_cnt\_en}{frame\_cnt\_en}}
{\footnotesize\ttfamily bool axi\+\_\+vdma\+::mm2s\+\_\+vdmacr\+\_\+t\+::frame\+\_\+cnt\+\_\+en}



Configures the MM2S channel to allow only a IRQFrame\+Count number of transfers to occur. After IRQFrame\+Count frames have been transferred, the MM2S channel halts, DMACR.\+RS bit is cleared to 0, and DMASR.\+Halted asserts to 1 when the channel has completely halted. 

\mbox{\Hypertarget{structaxi__vdma_1_1mm2s__vdmacr__t_a18ef24a84100f83d26d2cafa2503acf4}\label{structaxi__vdma_1_1mm2s__vdmacr__t_a18ef24a84100f83d26d2cafa2503acf4}} 
\index{axi\_vdma::mm2s\_vdmacr\_t@{axi\_vdma::mm2s\_vdmacr\_t}!frm\_cnt\_irq\_en@{frm\_cnt\_irq\_en}}
\index{frm\_cnt\_irq\_en@{frm\_cnt\_irq\_en}!axi\_vdma::mm2s\_vdmacr\_t@{axi\_vdma::mm2s\_vdmacr\_t}}
\doxysubsubsection{\texorpdfstring{frm\_cnt\_irq\_en}{frm\_cnt\_irq\_en}}
{\footnotesize\ttfamily bool axi\+\_\+vdma\+::mm2s\+\_\+vdmacr\+\_\+t\+::frm\+\_\+cnt\+\_\+irq\+\_\+en}



Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.\+Frm\+Cnt\+\_\+\+Irq to generate an interrupt out when IRQFrame\+Count value reaches zero. 0 -\/ Frame Count Interrupt disabled 1 -\/ Frame Count Interrupt enabled. 

\mbox{\Hypertarget{structaxi__vdma_1_1mm2s__vdmacr__t_a79f5987e87f03ff719ed8e52a66e6572}\label{structaxi__vdma_1_1mm2s__vdmacr__t_a79f5987e87f03ff719ed8e52a66e6572}} 
\index{axi\_vdma::mm2s\_vdmacr\_t@{axi\_vdma::mm2s\_vdmacr\_t}!genlock\_en@{genlock\_en}}
\index{genlock\_en@{genlock\_en}!axi\_vdma::mm2s\_vdmacr\_t@{axi\_vdma::mm2s\_vdmacr\_t}}
\doxysubsubsection{\texorpdfstring{genlock\_en}{genlock\_en}}
{\footnotesize\ttfamily bool axi\+\_\+vdma\+::mm2s\+\_\+vdmacr\+\_\+t\+::genlock\+\_\+en}



Enables Genlock or Dynamic Genlock Synchronization. 0 -\/ Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S. 1 -\/ Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note\+: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero. 

\mbox{\Hypertarget{structaxi__vdma_1_1mm2s__vdmacr__t_af196483aa662f34a11ed05b720721e89}\label{structaxi__vdma_1_1mm2s__vdmacr__t_af196483aa662f34a11ed05b720721e89}} 
\index{axi\_vdma::mm2s\_vdmacr\_t@{axi\_vdma::mm2s\_vdmacr\_t}!genlock\_src@{genlock\_src}}
\index{genlock\_src@{genlock\_src}!axi\_vdma::mm2s\_vdmacr\_t@{axi\_vdma::mm2s\_vdmacr\_t}}
\doxysubsubsection{\texorpdfstring{genlock\_src}{genlock\_src}}
{\footnotesize\ttfamily bool axi\+\_\+vdma\+::mm2s\+\_\+vdmacr\+\_\+t\+::genlock\+\_\+src}



Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair. 0 -\/ External Genlock 1 -\/ Internal Genlock. 

\mbox{\Hypertarget{structaxi__vdma_1_1mm2s__vdmacr__t_aead7b3a366eb0fdd62da2b11b803f064}\label{structaxi__vdma_1_1mm2s__vdmacr__t_aead7b3a366eb0fdd62da2b11b803f064}} 
\index{axi\_vdma::mm2s\_vdmacr\_t@{axi\_vdma::mm2s\_vdmacr\_t}!irq\_delay\_count@{irq\_delay\_count}}
\index{irq\_delay\_count@{irq\_delay\_count}!axi\_vdma::mm2s\_vdmacr\_t@{axi\_vdma::mm2s\_vdmacr\_t}}
\doxysubsubsection{\texorpdfstring{irq\_delay\_count}{irq\_delay\_count}}
{\footnotesize\ttfamily uint8\+\_\+t axi\+\_\+vdma\+::mm2s\+\_\+vdmacr\+\_\+t\+::irq\+\_\+delay\+\_\+count}

This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-\/of-\/packet ( m\+\_\+axis\+\_\+mm2s\+\_\+tvalid ) assertion. When a value different than the current IRQDelay\+Count is written to this field, the internal delay counter is reset to the new value. Setting this value to zero disables the delay counter interrupt. \mbox{\Hypertarget{structaxi__vdma_1_1mm2s__vdmacr__t_aabb8d9e81a6e0e6c66147930cbfcd5da}\label{structaxi__vdma_1_1mm2s__vdmacr__t_aabb8d9e81a6e0e6c66147930cbfcd5da}} 
\index{axi\_vdma::mm2s\_vdmacr\_t@{axi\_vdma::mm2s\_vdmacr\_t}!irq\_frame\_count@{irq\_frame\_count}}
\index{irq\_frame\_count@{irq\_frame\_count}!axi\_vdma::mm2s\_vdmacr\_t@{axi\_vdma::mm2s\_vdmacr\_t}}
\doxysubsubsection{\texorpdfstring{irq\_frame\_count}{irq\_frame\_count}}
{\footnotesize\ttfamily uint8\+\_\+t axi\+\_\+vdma\+::mm2s\+\_\+vdmacr\+\_\+t\+::irq\+\_\+frame\+\_\+count}

This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting. When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrame\+Count is written to this field, the internal frame counter is reset to the new value. The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01. When DMACR.\+Frame\+Cnt\+En = 1, this value determines the number of frame buffers to process. \mbox{\Hypertarget{structaxi__vdma_1_1mm2s__vdmacr__t_afb555c876ffb82828783280cfb4200ee}\label{structaxi__vdma_1_1mm2s__vdmacr__t_afb555c876ffb82828783280cfb4200ee}} 
\index{axi\_vdma::mm2s\_vdmacr\_t@{axi\_vdma::mm2s\_vdmacr\_t}!rd\_pntr\_num@{rd\_pntr\_num}}
\index{rd\_pntr\_num@{rd\_pntr\_num}!axi\_vdma::mm2s\_vdmacr\_t@{axi\_vdma::mm2s\_vdmacr\_t}}
\doxysubsubsection{\texorpdfstring{rd\_pntr\_num}{rd\_pntr\_num}}
{\footnotesize\ttfamily unsigned axi\+\_\+vdma\+::mm2s\+\_\+vdmacr\+\_\+t\+::rd\+\_\+pntr\+\_\+num}



Indicates the master in control when MM2S channel is configured for Genlock slave/\+Dynamic Genlock Master/\+Dynamic Genlock Slave or reserved otherwise. 0000b -\/ Controlling entity is Entity 1 0001b -\/ Controller entity is Entity 2 0010b -\/ Controller entity is Entity 3 and so on. 

\mbox{\Hypertarget{structaxi__vdma_1_1mm2s__vdmacr__t_a10c6433ebfa2451f97f24e31f057148f}\label{structaxi__vdma_1_1mm2s__vdmacr__t_a10c6433ebfa2451f97f24e31f057148f}} 
\index{axi\_vdma::mm2s\_vdmacr\_t@{axi\_vdma::mm2s\_vdmacr\_t}!repeat\_en@{repeat\_en}}
\index{repeat\_en@{repeat\_en}!axi\_vdma::mm2s\_vdmacr\_t@{axi\_vdma::mm2s\_vdmacr\_t}}
\doxysubsubsection{\texorpdfstring{repeat\_en}{repeat\_en}}
{\footnotesize\ttfamily bool axi\+\_\+vdma\+::mm2s\+\_\+vdmacr\+\_\+t\+::repeat\+\_\+en}



Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master. 0 -\/ Advance to next frame on frame errors 1 -\/ Repeat previous frame on frame errors. 

\mbox{\Hypertarget{structaxi__vdma_1_1mm2s__vdmacr__t_a3a319b89ad3132c4c7a1d9bf2f42d9b4}\label{structaxi__vdma_1_1mm2s__vdmacr__t_a3a319b89ad3132c4c7a1d9bf2f42d9b4}} 
\index{axi\_vdma::mm2s\_vdmacr\_t@{axi\_vdma::mm2s\_vdmacr\_t}!reset@{reset}}
\index{reset@{reset}!axi\_vdma::mm2s\_vdmacr\_t@{axi\_vdma::mm2s\_vdmacr\_t}}
\doxysubsubsection{\texorpdfstring{reset}{reset}}
{\footnotesize\ttfamily bool axi\+\_\+vdma\+::mm2s\+\_\+vdmacr\+\_\+t\+::reset}



Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-\/\+Stream reset output is asserted. Setting VDMACR.\+Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle. 0 -\/ Normal operation 1 -\/ Reset in progress. 

\mbox{\Hypertarget{structaxi__vdma_1_1mm2s__vdmacr__t_a0d4137575a65684657464f45a75eef0c}\label{structaxi__vdma_1_1mm2s__vdmacr__t_a0d4137575a65684657464f45a75eef0c}} 
\index{axi\_vdma::mm2s\_vdmacr\_t@{axi\_vdma::mm2s\_vdmacr\_t}!rs@{rs}}
\index{rs@{rs}!axi\_vdma::mm2s\_vdmacr\_t@{axi\_vdma::mm2s\_vdmacr\_t}}
\doxysubsubsection{\texorpdfstring{rs}{rs}}
{\footnotesize\ttfamily bool axi\+\_\+vdma\+::mm2s\+\_\+vdmacr\+\_\+t\+::rs}



Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.\+RS=1). 0 -\/ Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations. 1 -\/ Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note\+: On Run/\+Stop clear, in-\/progress stream transfers might terminate early. 

\mbox{\Hypertarget{structaxi__vdma_1_1mm2s__vdmacr__t_a3e5f25d3dabc4b900ac16ea154051dbe}\label{structaxi__vdma_1_1mm2s__vdmacr__t_a3e5f25d3dabc4b900ac16ea154051dbe}} 
\index{axi\_vdma::mm2s\_vdmacr\_t@{axi\_vdma::mm2s\_vdmacr\_t}!rsvd\_6\_5@{rsvd\_6\_5}}
\index{rsvd\_6\_5@{rsvd\_6\_5}!axi\_vdma::mm2s\_vdmacr\_t@{axi\_vdma::mm2s\_vdmacr\_t}}
\doxysubsubsection{\texorpdfstring{rsvd\_6\_5}{rsvd\_6\_5}}
{\footnotesize\ttfamily unsigned axi\+\_\+vdma\+::mm2s\+\_\+vdmacr\+\_\+t\+::rsvd\+\_\+6\+\_\+5}



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_axi_vdma_8hpp}{Axi\+Vdma.\+hpp}}\end{DoxyCompactItemize}
