\hypertarget{namespace_cpu_architecture}{}\section{Cpu\+Architecture 命名空间参考}
\label{namespace_cpu_architecture}\index{Cpu\+Architecture@{Cpu\+Architecture}}
\subsection*{函数}
\begin{DoxyCompactItemize}
\item 
const Q\+String \mbox{\hyperlink{namespace_cpu_architecture_a5e4f57f020413467c72dad0735139567}{A\+RM}} (\char`\"{}arm\char`\"{})
\item 
const Q\+String \mbox{\hyperlink{namespace_cpu_architecture_a91aec293b3dc87c51123838d88986441}{A\+R\+M64}} (\char`\"{}arm64\char`\"{})
\item 
const Q\+String \mbox{\hyperlink{namespace_cpu_architecture_a8f5c143ce828bcc5dc3dfb0f890070cd}{I386}} (\char`\"{}i386\char`\"{})
\item 
const Q\+String \mbox{\hyperlink{namespace_cpu_architecture_a6e90e13c1d449f60a578738ede7e638f}{I\+A64}} (\char`\"{}ia64\char`\"{})
\item 
const Q\+String \mbox{\hyperlink{namespace_cpu_architecture_abdf3d30e94e980c990fa02fb6c8d73d1}{M\+I\+PS}} (\char`\"{}mips\char`\"{})
\item 
const Q\+String \mbox{\hyperlink{namespace_cpu_architecture_a23113174d9398d5ee88cc417b9e37eec}{M\+I\+P\+S64}} (\char`\"{}mips64\char`\"{})
\item 
const Q\+String \mbox{\hyperlink{namespace_cpu_architecture_af08284c5cac96a2fbdb8f3808f54baf0}{P\+O\+W\+ER}} (\char`\"{}power\char`\"{})
\item 
const Q\+String \mbox{\hyperlink{namespace_cpu_architecture_a0bcbffee69ca773f3fb3496d8e88d3fb}{P\+O\+W\+E\+R64}} (\char`\"{}power64\char`\"{})
\item 
const Q\+String \mbox{\hyperlink{namespace_cpu_architecture_ab83fedc2c0e28d43bb1f72ae8a0e4828}{S\+P\+A\+RC}} (\char`\"{}sparc\char`\"{})
\item 
const Q\+String \mbox{\hyperlink{namespace_cpu_architecture_a9032811867740215068d99cfa3f0b826}{S\+P\+A\+R\+C\+V9}} (\char`\"{}sparcv9\char`\"{})
\item 
const Q\+String \mbox{\hyperlink{namespace_cpu_architecture_a9c44b0608ff36a37484e1f77422c01ab}{X86\+\_\+64}} (\char`\"{}x86\+\_\+64\char`\"{})
\end{DoxyCompactItemize}


\subsection{函数说明}
\mbox{\Hypertarget{namespace_cpu_architecture_a5e4f57f020413467c72dad0735139567}\label{namespace_cpu_architecture_a5e4f57f020413467c72dad0735139567}} 
\index{Cpu\+Architecture@{Cpu\+Architecture}!A\+RM@{A\+RM}}
\index{A\+RM@{A\+RM}!Cpu\+Architecture@{Cpu\+Architecture}}
\subsubsection{\texorpdfstring{A\+R\+M()}{ARM()}}
{\footnotesize\ttfamily const Q\+String Cpu\+Architecture\+::\+A\+RM (\begin{DoxyParamCaption}\item[{\char`\"{}arm\char`\"{}}]{ }\end{DoxyParamCaption})}

\mbox{\Hypertarget{namespace_cpu_architecture_a91aec293b3dc87c51123838d88986441}\label{namespace_cpu_architecture_a91aec293b3dc87c51123838d88986441}} 
\index{Cpu\+Architecture@{Cpu\+Architecture}!A\+R\+M64@{A\+R\+M64}}
\index{A\+R\+M64@{A\+R\+M64}!Cpu\+Architecture@{Cpu\+Architecture}}
\subsubsection{\texorpdfstring{A\+R\+M64()}{ARM64()}}
{\footnotesize\ttfamily const Q\+String Cpu\+Architecture\+::\+A\+R\+M64 (\begin{DoxyParamCaption}\item[{\char`\"{}arm64\char`\"{}}]{ }\end{DoxyParamCaption})}

\mbox{\Hypertarget{namespace_cpu_architecture_a8f5c143ce828bcc5dc3dfb0f890070cd}\label{namespace_cpu_architecture_a8f5c143ce828bcc5dc3dfb0f890070cd}} 
\index{Cpu\+Architecture@{Cpu\+Architecture}!I386@{I386}}
\index{I386@{I386}!Cpu\+Architecture@{Cpu\+Architecture}}
\subsubsection{\texorpdfstring{I386()}{I386()}}
{\footnotesize\ttfamily const Q\+String Cpu\+Architecture\+::\+I386 (\begin{DoxyParamCaption}\item[{\char`\"{}i386\char`\"{}}]{ }\end{DoxyParamCaption})}

\mbox{\Hypertarget{namespace_cpu_architecture_a6e90e13c1d449f60a578738ede7e638f}\label{namespace_cpu_architecture_a6e90e13c1d449f60a578738ede7e638f}} 
\index{Cpu\+Architecture@{Cpu\+Architecture}!I\+A64@{I\+A64}}
\index{I\+A64@{I\+A64}!Cpu\+Architecture@{Cpu\+Architecture}}
\subsubsection{\texorpdfstring{I\+A64()}{IA64()}}
{\footnotesize\ttfamily const Q\+String Cpu\+Architecture\+::\+I\+A64 (\begin{DoxyParamCaption}\item[{\char`\"{}ia64\char`\"{}}]{ }\end{DoxyParamCaption})}

\mbox{\Hypertarget{namespace_cpu_architecture_abdf3d30e94e980c990fa02fb6c8d73d1}\label{namespace_cpu_architecture_abdf3d30e94e980c990fa02fb6c8d73d1}} 
\index{Cpu\+Architecture@{Cpu\+Architecture}!M\+I\+PS@{M\+I\+PS}}
\index{M\+I\+PS@{M\+I\+PS}!Cpu\+Architecture@{Cpu\+Architecture}}
\subsubsection{\texorpdfstring{M\+I\+P\+S()}{MIPS()}}
{\footnotesize\ttfamily const Q\+String Cpu\+Architecture\+::\+M\+I\+PS (\begin{DoxyParamCaption}\item[{\char`\"{}mips\char`\"{}}]{ }\end{DoxyParamCaption})}

\mbox{\Hypertarget{namespace_cpu_architecture_a23113174d9398d5ee88cc417b9e37eec}\label{namespace_cpu_architecture_a23113174d9398d5ee88cc417b9e37eec}} 
\index{Cpu\+Architecture@{Cpu\+Architecture}!M\+I\+P\+S64@{M\+I\+P\+S64}}
\index{M\+I\+P\+S64@{M\+I\+P\+S64}!Cpu\+Architecture@{Cpu\+Architecture}}
\subsubsection{\texorpdfstring{M\+I\+P\+S64()}{MIPS64()}}
{\footnotesize\ttfamily const Q\+String Cpu\+Architecture\+::\+M\+I\+P\+S64 (\begin{DoxyParamCaption}\item[{\char`\"{}mips64\char`\"{}}]{ }\end{DoxyParamCaption})}

\mbox{\Hypertarget{namespace_cpu_architecture_af08284c5cac96a2fbdb8f3808f54baf0}\label{namespace_cpu_architecture_af08284c5cac96a2fbdb8f3808f54baf0}} 
\index{Cpu\+Architecture@{Cpu\+Architecture}!P\+O\+W\+ER@{P\+O\+W\+ER}}
\index{P\+O\+W\+ER@{P\+O\+W\+ER}!Cpu\+Architecture@{Cpu\+Architecture}}
\subsubsection{\texorpdfstring{P\+O\+W\+E\+R()}{POWER()}}
{\footnotesize\ttfamily const Q\+String Cpu\+Architecture\+::\+P\+O\+W\+ER (\begin{DoxyParamCaption}\item[{\char`\"{}power\char`\"{}}]{ }\end{DoxyParamCaption})}

\mbox{\Hypertarget{namespace_cpu_architecture_a0bcbffee69ca773f3fb3496d8e88d3fb}\label{namespace_cpu_architecture_a0bcbffee69ca773f3fb3496d8e88d3fb}} 
\index{Cpu\+Architecture@{Cpu\+Architecture}!P\+O\+W\+E\+R64@{P\+O\+W\+E\+R64}}
\index{P\+O\+W\+E\+R64@{P\+O\+W\+E\+R64}!Cpu\+Architecture@{Cpu\+Architecture}}
\subsubsection{\texorpdfstring{P\+O\+W\+E\+R64()}{POWER64()}}
{\footnotesize\ttfamily const Q\+String Cpu\+Architecture\+::\+P\+O\+W\+E\+R64 (\begin{DoxyParamCaption}\item[{\char`\"{}power64\char`\"{}}]{ }\end{DoxyParamCaption})}

\mbox{\Hypertarget{namespace_cpu_architecture_ab83fedc2c0e28d43bb1f72ae8a0e4828}\label{namespace_cpu_architecture_ab83fedc2c0e28d43bb1f72ae8a0e4828}} 
\index{Cpu\+Architecture@{Cpu\+Architecture}!S\+P\+A\+RC@{S\+P\+A\+RC}}
\index{S\+P\+A\+RC@{S\+P\+A\+RC}!Cpu\+Architecture@{Cpu\+Architecture}}
\subsubsection{\texorpdfstring{S\+P\+A\+R\+C()}{SPARC()}}
{\footnotesize\ttfamily const Q\+String Cpu\+Architecture\+::\+S\+P\+A\+RC (\begin{DoxyParamCaption}\item[{\char`\"{}sparc\char`\"{}}]{ }\end{DoxyParamCaption})}

\mbox{\Hypertarget{namespace_cpu_architecture_a9032811867740215068d99cfa3f0b826}\label{namespace_cpu_architecture_a9032811867740215068d99cfa3f0b826}} 
\index{Cpu\+Architecture@{Cpu\+Architecture}!S\+P\+A\+R\+C\+V9@{S\+P\+A\+R\+C\+V9}}
\index{S\+P\+A\+R\+C\+V9@{S\+P\+A\+R\+C\+V9}!Cpu\+Architecture@{Cpu\+Architecture}}
\subsubsection{\texorpdfstring{S\+P\+A\+R\+C\+V9()}{SPARCV9()}}
{\footnotesize\ttfamily const Q\+String Cpu\+Architecture\+::\+S\+P\+A\+R\+C\+V9 (\begin{DoxyParamCaption}\item[{\char`\"{}sparcv9\char`\"{}}]{ }\end{DoxyParamCaption})}

\mbox{\Hypertarget{namespace_cpu_architecture_a9c44b0608ff36a37484e1f77422c01ab}\label{namespace_cpu_architecture_a9c44b0608ff36a37484e1f77422c01ab}} 
\index{Cpu\+Architecture@{Cpu\+Architecture}!X86\+\_\+64@{X86\+\_\+64}}
\index{X86\+\_\+64@{X86\+\_\+64}!Cpu\+Architecture@{Cpu\+Architecture}}
\subsubsection{\texorpdfstring{X86\+\_\+64()}{X86\_64()}}
{\footnotesize\ttfamily const Q\+String Cpu\+Architecture\+::\+X86\+\_\+64 (\begin{DoxyParamCaption}\item[{\char`\"{}x86\+\_\+64\char`\"{}}]{ }\end{DoxyParamCaption})}

