{"vcs1":{"timestamp_begin":1768401252.423626929, "rt":3.33, "ut":2.48, "st":0.32}}
{"vcselab":{"timestamp_begin":1768401255.853667095, "rt":0.95, "ut":0.28, "st":0.22}}
{"link":{"timestamp_begin":1768401256.896906771, "rt":0.50, "ut":0.17, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1768401251.805595922}
{"VCS_COMP_START_TIME": 1768401251.805595922}
{"VCS_COMP_END_TIME": 1768402666.111013009}
{"VCS_USER_OPTIONS": "-sverilog testbed_dwconv.sv -R -full64 -debug_access+all +v2k +define+RTL -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a"}
{"vcs1": {"peak_mem": 331716}}
{"stitch_vcselab": {"peak_mem": 231536}}
