

================================================================
== Vitis HLS Report for 'svd_Pipeline_VITIS_LOOP_554_36'
================================================================
* Date:           Sun Feb  5 17:03:49 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  40.689 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_554_36  |        ?|        ?|         4|          2|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      74|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    19|        0|     920|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     129|    -|
|Register             |        -|     -|      356|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    19|      356|    1123|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+------------------------------------+---------+----+---+-----+-----+
    |                 Instance                 |               Module               | BRAM_18K| DSP| FF| LUT | URAM|
    +------------------------------------------+------------------------------------+---------+----+---+-----+-----+
    |dadddsub_64ns_64ns_64_1_full_dsp_1_U4090  |dadddsub_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U4091       |dmul_64ns_64ns_64_1_max_dsp_1       |        0|   8|  0|  106|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U4092       |dmul_64ns_64ns_64_1_max_dsp_1       |        0|   8|  0|  106|    0|
    +------------------------------------------+------------------------------------+---------+----+---+-----+-----+
    |Total                                     |                                    |        0|  19|  0|  920|    0|
    +------------------------------------------+------------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln554_fu_148_p2   |         +|   0|  0|  13|           6|           1|
    |add_ln556_fu_172_p2   |         +|   0|  0|  13|           6|           6|
    |add_ln557_fu_183_p2   |         +|   0|  0|  13|           6|           6|
    |sub_ln556_fu_166_p2   |         -|   0|  0|  13|           6|           6|
    |icmp_ln554_fu_142_p2  |      icmp|   0|  0|  20|          32|          32|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  74|          57|          53|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |U_val_address0           |  14|          3|    6|         18|
    |U_val_address1           |  14|          3|    6|         18|
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_jj_1    |   9|          2|    6|         12|
    |grp_fu_101_opcode        |  14|          3|    2|          6|
    |grp_fu_106_p0            |  14|          3|   64|        192|
    |grp_fu_111_p0            |  14|          3|   64|        192|
    |jj_fu_42                 |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 129|         28|  158|        459|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |U_val_addr_2_reg_225                |   6|   0|    6|          0|
    |U_val_addr_2_reg_225_pp0_iter1_reg  |   6|   0|    6|          0|
    |U_val_addr_reg_220                  |   6|   0|    6|          0|
    |U_val_addr_reg_220_pp0_iter1_reg    |   6|   0|    6|          0|
    |add_reg_240                         |  64|   0|   64|          0|
    |ap_CS_fsm                           |   2|   0|    2|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |icmp_ln554_reg_216                  |   1|   0|    1|          0|
    |jj_fu_42                            |   6|   0|    6|          0|
    |reg_116                             |  64|   0|   64|          0|
    |reg_121                             |  64|   0|   64|          0|
    |y_reg_230                           |  64|   0|   64|          0|
    |z_reg_235                           |  64|   0|   64|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 356|   0|  356|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+----------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  svd_Pipeline_VITIS_LOOP_554_36|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  svd_Pipeline_VITIS_LOOP_554_36|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  svd_Pipeline_VITIS_LOOP_554_36|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  svd_Pipeline_VITIS_LOOP_554_36|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  svd_Pipeline_VITIS_LOOP_554_36|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  svd_Pipeline_VITIS_LOOP_554_36|  return value|
|trunc_ln409_1   |   in|   32|     ap_none|                   trunc_ln409_1|        scalar|
|j_41            |   in|    3|     ap_none|                            j_41|        scalar|
|U_val_address0  |  out|    6|   ap_memory|                           U_val|         array|
|U_val_ce0       |  out|    1|   ap_memory|                           U_val|         array|
|U_val_we0       |  out|    1|   ap_memory|                           U_val|         array|
|U_val_d0        |  out|   64|   ap_memory|                           U_val|         array|
|U_val_q0        |   in|   64|   ap_memory|                           U_val|         array|
|U_val_address1  |  out|    6|   ap_memory|                           U_val|         array|
|U_val_ce1       |  out|    1|   ap_memory|                           U_val|         array|
|U_val_we1       |  out|    1|   ap_memory|                           U_val|         array|
|U_val_d1        |  out|   64|   ap_memory|                           U_val|         array|
|U_val_q1        |   in|   64|   ap_memory|                           U_val|         array|
|add_ln524       |   in|    6|     ap_none|                       add_ln524|        scalar|
|c_2             |   in|   64|     ap_none|                             c_2|        scalar|
|s_8             |   in|   64|     ap_none|                             s_8|        scalar|
+----------------+-----+-----+------------+--------------------------------+--------------+

