============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Fri Oct 28 19:37:51 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 5837 instances
RUN-0007 : 2451 luts, 1985 seqs, 786 mslices, 443 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6975 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4761 nets have 2 pins
RUN-1001 : 1403 nets have [3 - 5] pins
RUN-1001 : 622 nets have [6 - 10] pins
RUN-1001 : 111 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1289     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     487     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    58   |  34   |    100     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 193
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5835 instances, 2451 luts, 1985 seqs, 1229 slices, 238 macros(1228 instances: 785 mslices 443 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1601 pins
PHY-0007 : Cell area utilization is 25%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 27511, tnet num: 6973, tinst num: 5835, tnode num: 33988, tedge num: 45532.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.133034s wall, 1.093750s user + 0.031250s system = 1.125000s CPU (99.3%)

RUN-1004 : used memory is 263 MB, reserved memory is 241 MB, peak memory is 263 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.270624s wall, 1.234375s user + 0.031250s system = 1.265625s CPU (99.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.70306e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5835.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.12754e+06, overlap = 42.75
PHY-3002 : Step(2): len = 966766, overlap = 47.4375
PHY-3002 : Step(3): len = 585009, overlap = 72.6875
PHY-3002 : Step(4): len = 539686, overlap = 74.0625
PHY-3002 : Step(5): len = 420478, overlap = 71.4688
PHY-3002 : Step(6): len = 381062, overlap = 93.25
PHY-3002 : Step(7): len = 334696, overlap = 105.844
PHY-3002 : Step(8): len = 309032, overlap = 124.406
PHY-3002 : Step(9): len = 258524, overlap = 152.562
PHY-3002 : Step(10): len = 233040, overlap = 165.094
PHY-3002 : Step(11): len = 222118, overlap = 171.625
PHY-3002 : Step(12): len = 201503, overlap = 201.594
PHY-3002 : Step(13): len = 189985, overlap = 214.844
PHY-3002 : Step(14): len = 172190, overlap = 227.469
PHY-3002 : Step(15): len = 166080, overlap = 238.406
PHY-3002 : Step(16): len = 162519, overlap = 244.875
PHY-3002 : Step(17): len = 152049, overlap = 254.938
PHY-3002 : Step(18): len = 150573, overlap = 258
PHY-3002 : Step(19): len = 142118, overlap = 265
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.52828e-06
PHY-3002 : Step(20): len = 155335, overlap = 219.25
PHY-3002 : Step(21): len = 158988, overlap = 213.281
PHY-3002 : Step(22): len = 151989, overlap = 188.094
PHY-3002 : Step(23): len = 156420, overlap = 171.156
PHY-3002 : Step(24): len = 163579, overlap = 145.406
PHY-3002 : Step(25): len = 171326, overlap = 107.469
PHY-3002 : Step(26): len = 169970, overlap = 97.6562
PHY-3002 : Step(27): len = 170348, overlap = 99.3125
PHY-3002 : Step(28): len = 167592, overlap = 94.0312
PHY-3002 : Step(29): len = 166642, overlap = 78.3125
PHY-3002 : Step(30): len = 160372, overlap = 71.75
PHY-3002 : Step(31): len = 159808, overlap = 70.0938
PHY-3002 : Step(32): len = 159899, overlap = 67.0625
PHY-3002 : Step(33): len = 153164, overlap = 71.0312
PHY-3002 : Step(34): len = 153419, overlap = 67.3438
PHY-3002 : Step(35): len = 151422, overlap = 66.8125
PHY-3002 : Step(36): len = 147361, overlap = 72.3125
PHY-3002 : Step(37): len = 145981, overlap = 70.25
PHY-3002 : Step(38): len = 143588, overlap = 70.4688
PHY-3002 : Step(39): len = 142974, overlap = 72.6875
PHY-3002 : Step(40): len = 141161, overlap = 72.5938
PHY-3002 : Step(41): len = 138886, overlap = 67.625
PHY-3002 : Step(42): len = 137243, overlap = 66.375
PHY-3002 : Step(43): len = 137168, overlap = 61.1562
PHY-3002 : Step(44): len = 136596, overlap = 60.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.50566e-05
PHY-3002 : Step(45): len = 134703, overlap = 59.7188
PHY-3002 : Step(46): len = 134732, overlap = 60.9688
PHY-3002 : Step(47): len = 135699, overlap = 63.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.01131e-05
PHY-3002 : Step(48): len = 140323, overlap = 60.5312
PHY-3002 : Step(49): len = 141302, overlap = 57.7188
PHY-3002 : Step(50): len = 146731, overlap = 59.8125
PHY-3002 : Step(51): len = 150771, overlap = 54.5312
PHY-3002 : Step(52): len = 150970, overlap = 62.0625
PHY-3002 : Step(53): len = 153104, overlap = 59.5312
PHY-3002 : Step(54): len = 154726, overlap = 59.9375
PHY-3002 : Step(55): len = 157557, overlap = 63.4062
PHY-3002 : Step(56): len = 156617, overlap = 63.9688
PHY-3002 : Step(57): len = 156580, overlap = 65.4688
PHY-3002 : Step(58): len = 154407, overlap = 63.6875
PHY-3002 : Step(59): len = 154046, overlap = 63.0938
PHY-3002 : Step(60): len = 152800, overlap = 61.9375
PHY-3002 : Step(61): len = 152492, overlap = 60.8125
PHY-3002 : Step(62): len = 151820, overlap = 58.7812
PHY-3002 : Step(63): len = 150677, overlap = 57.2812
PHY-3002 : Step(64): len = 149876, overlap = 55.8438
PHY-3002 : Step(65): len = 148808, overlap = 53.875
PHY-3002 : Step(66): len = 147685, overlap = 48.9688
PHY-3002 : Step(67): len = 147678, overlap = 47.6562
PHY-3002 : Step(68): len = 147640, overlap = 48.9688
PHY-3002 : Step(69): len = 147394, overlap = 46.5625
PHY-3002 : Step(70): len = 146737, overlap = 46.9062
PHY-3002 : Step(71): len = 146293, overlap = 44.4375
PHY-3002 : Step(72): len = 146223, overlap = 46.3125
PHY-3002 : Step(73): len = 146461, overlap = 41.75
PHY-3002 : Step(74): len = 146337, overlap = 48.0938
PHY-3002 : Step(75): len = 146219, overlap = 48.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.02262e-05
PHY-3002 : Step(76): len = 146584, overlap = 45.7188
PHY-3002 : Step(77): len = 146704, overlap = 43.0938
PHY-3002 : Step(78): len = 146804, overlap = 43
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022201s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (140.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/6975.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 190728, over cnt = 745(2%), over = 3566, worst = 36
PHY-1001 : End global iterations;  0.329621s wall, 0.515625s user + 0.046875s system = 0.562500s CPU (170.7%)

PHY-1001 : Congestion index: top1 = 52.44, top5 = 37.92, top10 = 30.59, top15 = 26.02.
PHY-3001 : End congestion estimation;  0.438056s wall, 0.609375s user + 0.062500s system = 0.671875s CPU (153.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.166770s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (93.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.08583e-06
PHY-3002 : Step(79): len = 162528, overlap = 43.9688
PHY-3002 : Step(80): len = 163023, overlap = 46.5
PHY-3002 : Step(81): len = 156749, overlap = 66.2188
PHY-3002 : Step(82): len = 156341, overlap = 67.8125
PHY-3002 : Step(83): len = 150999, overlap = 69.6562
PHY-3002 : Step(84): len = 150666, overlap = 70.875
PHY-3002 : Step(85): len = 146694, overlap = 76.5312
PHY-3002 : Step(86): len = 146072, overlap = 77.125
PHY-3002 : Step(87): len = 145639, overlap = 80.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.17166e-06
PHY-3002 : Step(88): len = 144647, overlap = 75.6875
PHY-3002 : Step(89): len = 144603, overlap = 75.1562
PHY-3002 : Step(90): len = 144638, overlap = 75.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.63433e-05
PHY-3002 : Step(91): len = 146461, overlap = 66
PHY-3002 : Step(92): len = 146978, overlap = 66.25
PHY-3002 : Step(93): len = 148052, overlap = 65.7188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 480/6975.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 169632, over cnt = 706(2%), over = 3291, worst = 30
PHY-1001 : End global iterations;  0.282157s wall, 0.484375s user + 0.078125s system = 0.562500s CPU (199.4%)

PHY-1001 : Congestion index: top1 = 50.88, top5 = 37.10, top10 = 29.65, top15 = 25.05.
PHY-3001 : End congestion estimation;  0.391372s wall, 0.593750s user + 0.078125s system = 0.671875s CPU (171.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.172591s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.91041e-05
PHY-3002 : Step(94): len = 148286, overlap = 268.875
PHY-3002 : Step(95): len = 148614, overlap = 269.531
PHY-3002 : Step(96): len = 150327, overlap = 255.344
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.82081e-05
PHY-3002 : Step(97): len = 155908, overlap = 230.125
PHY-3002 : Step(98): len = 156958, overlap = 222.281
PHY-3002 : Step(99): len = 171241, overlap = 158.125
PHY-3002 : Step(100): len = 166869, overlap = 155
PHY-3002 : Step(101): len = 166588, overlap = 149.438
PHY-3002 : Step(102): len = 168206, overlap = 127.812
PHY-3002 : Step(103): len = 171091, overlap = 119.438
PHY-3002 : Step(104): len = 171809, overlap = 112.562
PHY-3002 : Step(105): len = 175930, overlap = 98.75
PHY-3002 : Step(106): len = 173652, overlap = 96.9688
PHY-3002 : Step(107): len = 173625, overlap = 95.75
PHY-3002 : Step(108): len = 174055, overlap = 95
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.64163e-05
PHY-3002 : Step(109): len = 180365, overlap = 78.9375
PHY-3002 : Step(110): len = 181264, overlap = 76.25
PHY-3002 : Step(111): len = 187826, overlap = 57.3438
PHY-3002 : Step(112): len = 188592, overlap = 58.7812
PHY-3002 : Step(113): len = 188294, overlap = 51.1875
PHY-3002 : Step(114): len = 188360, overlap = 52.2812
PHY-3002 : Step(115): len = 188354, overlap = 51.0312
PHY-3002 : Step(116): len = 188936, overlap = 51.75
PHY-3002 : Step(117): len = 190049, overlap = 42.25
PHY-3002 : Step(118): len = 190760, overlap = 41.0312
PHY-3002 : Step(119): len = 190954, overlap = 38.5
PHY-3002 : Step(120): len = 191096, overlap = 34.2188
PHY-3002 : Step(121): len = 189721, overlap = 34.9688
PHY-3002 : Step(122): len = 189495, overlap = 34.4062
PHY-3002 : Step(123): len = 189147, overlap = 36.7812
PHY-3002 : Step(124): len = 188726, overlap = 32.875
PHY-3002 : Step(125): len = 188844, overlap = 34.5938
PHY-3002 : Step(126): len = 187793, overlap = 34.5938
PHY-3002 : Step(127): len = 187565, overlap = 34.6562
PHY-3002 : Step(128): len = 187062, overlap = 33.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000152833
PHY-3002 : Step(129): len = 190188, overlap = 31.5
PHY-3002 : Step(130): len = 191545, overlap = 31.3438
PHY-3002 : Step(131): len = 194313, overlap = 30.5312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000305665
PHY-3002 : Step(132): len = 196128, overlap = 29.3125
PHY-3002 : Step(133): len = 199480, overlap = 29.1875
PHY-3002 : Step(134): len = 206212, overlap = 20.1562
PHY-3002 : Step(135): len = 210115, overlap = 17.9062
PHY-3002 : Step(136): len = 210618, overlap = 19.4375
PHY-3002 : Step(137): len = 210745, overlap = 19.8125
PHY-3002 : Step(138): len = 210736, overlap = 20.6875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00061133
PHY-3002 : Step(139): len = 213290, overlap = 19.875
PHY-3002 : Step(140): len = 214909, overlap = 20.1562
PHY-3002 : Step(141): len = 216188, overlap = 19.125
PHY-3002 : Step(142): len = 217470, overlap = 17.625
PHY-3002 : Step(143): len = 220858, overlap = 18.4375
PHY-3002 : Step(144): len = 223865, overlap = 17.9375
PHY-3002 : Step(145): len = 224633, overlap = 20.5625
PHY-3002 : Step(146): len = 224352, overlap = 19.3125
PHY-3002 : Step(147): len = 224267, overlap = 18.125
PHY-3002 : Step(148): len = 224164, overlap = 15.6562
PHY-3002 : Step(149): len = 223767, overlap = 15.9375
PHY-3002 : Step(150): len = 223503, overlap = 14.0938
PHY-3002 : Step(151): len = 223479, overlap = 13.6875
PHY-3002 : Step(152): len = 223450, overlap = 14.1875
PHY-3002 : Step(153): len = 222919, overlap = 13.8438
PHY-3002 : Step(154): len = 222417, overlap = 13.0625
PHY-3002 : Step(155): len = 222136, overlap = 11.7188
PHY-3002 : Step(156): len = 221766, overlap = 12.375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00119939
PHY-3002 : Step(157): len = 222889, overlap = 12.4688
PHY-3002 : Step(158): len = 224565, overlap = 13.0938
PHY-3002 : Step(159): len = 226537, overlap = 11.375
PHY-3002 : Step(160): len = 227849, overlap = 12
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00225694
PHY-3002 : Step(161): len = 228315, overlap = 11.875
PHY-3002 : Step(162): len = 229421, overlap = 12.8125
PHY-3002 : Step(163): len = 231035, overlap = 12.2188
PHY-3002 : Step(164): len = 233678, overlap = 12.875
PHY-3002 : Step(165): len = 235581, overlap = 13
PHY-3002 : Step(166): len = 236600, overlap = 12.7812
PHY-3002 : Step(167): len = 237452, overlap = 13.0312
PHY-3002 : Step(168): len = 238178, overlap = 12.8125
PHY-3002 : Step(169): len = 238672, overlap = 12.625
PHY-3002 : Step(170): len = 239020, overlap = 11.7188
PHY-3002 : Step(171): len = 239286, overlap = 11.3438
PHY-3002 : Step(172): len = 239487, overlap = 11.2188
PHY-3002 : Step(173): len = 239806, overlap = 10.9375
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00365174
PHY-3002 : Step(174): len = 240304, overlap = 11.375
PHY-3002 : Step(175): len = 241089, overlap = 11.25
PHY-3002 : Step(176): len = 241560, overlap = 10.6875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 27511, tnet num: 6973, tinst num: 5835, tnode num: 33988, tedge num: 45532.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.177455s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (100.9%)

RUN-1004 : used memory is 299 MB, reserved memory is 279 MB, peak memory is 310 MB
OPT-1001 : Total overflow 149.97 peak overflow 2.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 54/6975.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 302792, over cnt = 925(2%), over = 2663, worst = 13
PHY-1001 : End global iterations;  0.492181s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (146.0%)

PHY-1001 : Congestion index: top1 = 38.25, top5 = 30.60, top10 = 27.06, top15 = 24.78.
PHY-1001 : End incremental global routing;  0.602465s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (140.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.177155s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.896286s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (125.5%)

OPT-1001 : Current memory(MB): used = 306, reserve = 287, peak = 310.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5816/6975.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 302792, over cnt = 925(2%), over = 2663, worst = 13
PHY-1002 : len = 310776, over cnt = 517(1%), over = 1262, worst = 12
PHY-1002 : len = 316008, over cnt = 279(0%), over = 625, worst = 8
PHY-1002 : len = 317920, over cnt = 153(0%), over = 353, worst = 8
PHY-1002 : len = 320864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.442730s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (123.5%)

PHY-1001 : Congestion index: top1 = 33.69, top5 = 27.59, top10 = 24.80, top15 = 23.06.
OPT-1001 : End congestion update;  0.554162s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (121.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.126653s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.7%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.680956s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (117.0%)

OPT-1001 : Current memory(MB): used = 310, reserve = 291, peak = 310.
OPT-1001 : End physical optimization;  2.808641s wall, 3.140625s user + 0.015625s system = 3.156250s CPU (112.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2451 LUT to BLE ...
SYN-4008 : Packed 2451 LUT and 1022 SEQ to BLE.
SYN-4003 : Packing 963 remaining SEQ's ...
SYN-4005 : Packed 541 SEQ with LUT/SLICE
SYN-4006 : 1033 single LUT's are left
SYN-4006 : 422 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2873/5292 primitive instances ...
PHY-3001 : End packing;  0.265073s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (100.2%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3052 instances
RUN-1001 : 1440 mslices, 1440 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6017 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3775 nets have 2 pins
RUN-1001 : 1404 nets have [3 - 5] pins
RUN-1001 : 649 nets have [6 - 10] pins
RUN-1001 : 112 nets have [11 - 20] pins
RUN-1001 : 68 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 3050 instances, 2880 slices, 238 macros(1228 instances: 785 mslices 443 lslices)
PHY-3001 : Cell area utilization is 35%
PHY-3001 : After packing: Len = 242099, Over = 32
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3043/6017.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 313136, over cnt = 334(0%), over = 467, worst = 8
PHY-1002 : len = 314336, over cnt = 184(0%), over = 231, worst = 4
PHY-1002 : len = 315856, over cnt = 62(0%), over = 74, worst = 3
PHY-1002 : len = 316296, over cnt = 22(0%), over = 26, worst = 2
PHY-1002 : len = 316560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.538646s wall, 0.765625s user + 0.109375s system = 0.875000s CPU (162.4%)

PHY-1001 : Congestion index: top1 = 32.67, top5 = 26.85, top10 = 24.13, top15 = 22.25.
PHY-3001 : End congestion estimation;  0.680935s wall, 0.906250s user + 0.109375s system = 1.015625s CPU (149.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24241, tnet num: 6015, tinst num: 3050, tnode num: 29008, tedge num: 41806.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.265119s wall, 1.250000s user + 0.015625s system = 1.265625s CPU (100.0%)

RUN-1004 : used memory is 316 MB, reserved memory is 297 MB, peak memory is 316 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6015 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.429480s wall, 1.421875s user + 0.015625s system = 1.437500s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.25844e-05
PHY-3002 : Step(177): len = 229513, overlap = 34.25
PHY-3002 : Step(178): len = 221127, overlap = 34
PHY-3002 : Step(179): len = 212799, overlap = 41.5
PHY-3002 : Step(180): len = 209591, overlap = 44.5
PHY-3002 : Step(181): len = 207402, overlap = 48
PHY-3002 : Step(182): len = 205798, overlap = 49.5
PHY-3002 : Step(183): len = 205065, overlap = 49.75
PHY-3002 : Step(184): len = 204237, overlap = 49.5
PHY-3002 : Step(185): len = 203950, overlap = 47
PHY-3002 : Step(186): len = 203063, overlap = 48.5
PHY-3002 : Step(187): len = 202937, overlap = 49
PHY-3002 : Step(188): len = 201993, overlap = 51
PHY-3002 : Step(189): len = 201450, overlap = 49
PHY-3002 : Step(190): len = 201006, overlap = 48
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000105169
PHY-3002 : Step(191): len = 206777, overlap = 44
PHY-3002 : Step(192): len = 209438, overlap = 40
PHY-3002 : Step(193): len = 212374, overlap = 37
PHY-3002 : Step(194): len = 213812, overlap = 36
PHY-3002 : Step(195): len = 214535, overlap = 33.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000210338
PHY-3002 : Step(196): len = 218889, overlap = 30.25
PHY-3002 : Step(197): len = 221969, overlap = 28.25
PHY-3002 : Step(198): len = 230015, overlap = 25.5
PHY-3002 : Step(199): len = 228663, overlap = 26
PHY-3002 : Step(200): len = 227836, overlap = 26.75
PHY-3002 : Step(201): len = 226994, overlap = 24.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.863203s wall, 0.515625s user + 1.609375s system = 2.125000s CPU (246.2%)

PHY-3001 : Trial Legalized: Len = 244735
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 189/6017.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 302088, over cnt = 487(1%), over = 746, worst = 7
PHY-1002 : len = 304768, over cnt = 252(0%), over = 346, worst = 6
PHY-1002 : len = 307272, over cnt = 88(0%), over = 116, worst = 3
PHY-1002 : len = 308160, over cnt = 31(0%), over = 35, worst = 2
PHY-1002 : len = 308528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.811428s wall, 1.156250s user + 0.109375s system = 1.265625s CPU (156.0%)

PHY-1001 : Congestion index: top1 = 33.30, top5 = 27.45, top10 = 24.57, top15 = 22.63.
PHY-3001 : End congestion estimation;  0.960702s wall, 1.312500s user + 0.109375s system = 1.421875s CPU (148.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6015 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.157940s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (98.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.54713e-05
PHY-3002 : Step(202): len = 234660, overlap = 2
PHY-3002 : Step(203): len = 228444, overlap = 3.5
PHY-3002 : Step(204): len = 226079, overlap = 5.5
PHY-3002 : Step(205): len = 225349, overlap = 5.5
PHY-3002 : Step(206): len = 224698, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008826s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 230971, Over = 0
PHY-3001 : Spreading special nets. 27 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.020468s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.3%)

PHY-3001 : 34 instances has been re-located, deltaX = 3, deltaY = 21, maxDist = 1.
PHY-3001 : Final: Len = 231633, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24241, tnet num: 6015, tinst num: 3050, tnode num: 29008, tedge num: 41806.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.299320s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (99.8%)

RUN-1004 : used memory is 318 MB, reserved memory is 299 MB, peak memory is 325 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2451/6017.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 293968, over cnt = 414(1%), over = 614, worst = 7
PHY-1002 : len = 295992, over cnt = 230(0%), over = 298, worst = 5
PHY-1002 : len = 297736, over cnt = 99(0%), over = 126, worst = 4
PHY-1002 : len = 298536, over cnt = 43(0%), over = 50, worst = 3
PHY-1002 : len = 299072, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End global iterations;  0.617425s wall, 0.921875s user + 0.046875s system = 0.968750s CPU (156.9%)

PHY-1001 : Congestion index: top1 = 31.92, top5 = 27.01, top10 = 24.26, top15 = 22.44.
PHY-1001 : End incremental global routing;  0.753111s wall, 1.062500s user + 0.046875s system = 1.109375s CPU (147.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6015 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.164573s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (104.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.035513s wall, 1.343750s user + 0.046875s system = 1.390625s CPU (134.3%)

OPT-1001 : Current memory(MB): used = 321, reserve = 303, peak = 325.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5141/6017.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 299072, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 299072, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 299080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.125658s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.5%)

PHY-1001 : Congestion index: top1 = 31.92, top5 = 27.01, top10 = 24.26, top15 = 22.44.
OPT-1001 : End congestion update;  0.246668s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (101.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6015 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.121045s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (103.3%)

OPT-0007 : Start: WNS 4245 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.367926s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (101.9%)

OPT-1001 : Current memory(MB): used = 324, reserve = 305, peak = 325.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6015 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.118008s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (92.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5141/6017.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 299080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.038476s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (81.2%)

PHY-1001 : Congestion index: top1 = 31.92, top5 = 27.01, top10 = 24.26, top15 = 22.44.
PHY-1001 : End incremental global routing;  0.158327s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (108.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6015 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.152497s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (92.2%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5141/6017.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 299080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.039509s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (118.6%)

PHY-1001 : Congestion index: top1 = 31.92, top5 = 27.01, top10 = 24.26, top15 = 22.44.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6015 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.113618s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (110.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4245 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 31.551724
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.450196s wall, 3.765625s user + 0.046875s system = 3.812500s CPU (110.5%)

RUN-1003 : finish command "place" in  22.057031s wall, 39.203125s user + 10.421875s system = 49.625000s CPU (225.0%)

RUN-1004 : used memory is 298 MB, reserved memory is 279 MB, peak memory is 325 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3052 instances
RUN-1001 : 1440 mslices, 1440 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6017 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3775 nets have 2 pins
RUN-1001 : 1404 nets have [3 - 5] pins
RUN-1001 : 649 nets have [6 - 10] pins
RUN-1001 : 112 nets have [11 - 20] pins
RUN-1001 : 68 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24241, tnet num: 6015, tinst num: 3050, tnode num: 29008, tedge num: 41806.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.250867s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (99.9%)

RUN-1004 : used memory is 315 MB, reserved memory is 297 MB, peak memory is 350 MB
PHY-1001 : 1440 mslices, 1440 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6015 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 283728, over cnt = 498(1%), over = 825, worst = 8
PHY-1002 : len = 286960, over cnt = 306(0%), over = 432, worst = 5
PHY-1002 : len = 290216, over cnt = 99(0%), over = 127, worst = 4
PHY-1002 : len = 291472, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 291520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.737665s wall, 1.156250s user + 0.093750s system = 1.250000s CPU (169.5%)

PHY-1001 : Congestion index: top1 = 32.44, top5 = 26.98, top10 = 24.10, top15 = 22.12.
PHY-1001 : End global routing;  0.869046s wall, 1.281250s user + 0.093750s system = 1.375000s CPU (158.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 347, reserve = 329, peak = 350.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 601, reserve = 586, peak = 601.
PHY-1001 : End build detailed router design. 3.919911s wall, 3.859375s user + 0.062500s system = 3.921875s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 87848, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End initial clock net routed; 4.123236s wall, 4.078125s user + 0.031250s system = 4.109375s CPU (99.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 87864, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.391872s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 634, reserve = 620, peak = 634.
PHY-1001 : End phase 1; 4.525330s wall, 4.484375s user + 0.031250s system = 4.515625s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Patch 2419 net; 2.246960s wall, 2.250000s user + 0.000000s system = 2.250000s CPU (100.1%)

PHY-1022 : len = 773248, over cnt = 113(0%), over = 113, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 638, reserve = 624, peak = 638.
PHY-1001 : End initial routed; 9.008040s wall, 16.093750s user + 0.203125s system = 16.296875s CPU (180.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4944(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.590640s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 644, reserve = 630, peak = 644.
PHY-1001 : End phase 2; 10.598747s wall, 17.687500s user + 0.203125s system = 17.890625s CPU (168.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 773248, over cnt = 113(0%), over = 113, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.023733s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 772736, over cnt = 21(0%), over = 21, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.093105s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (151.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 772808, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.053527s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (233.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 772800, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.051042s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (91.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 772800, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.049207s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (127.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4944(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.566337s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (99.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 32 feed throughs used by 31 nets
PHY-1001 : End commit to database; 0.745065s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (98.6%)

PHY-1001 : Current memory(MB): used = 676, reserve = 663, peak = 676.
PHY-1001 : End phase 3; 2.753707s wall, 2.859375s user + 0.000000s system = 2.859375s CPU (103.8%)

PHY-1003 : Routed, final wirelength = 772800
PHY-1001 : Current memory(MB): used = 677, reserve = 665, peak = 677.
PHY-1001 : End export database. 0.021382s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.1%)

PHY-1001 : End detail routing;  22.086249s wall, 29.187500s user + 0.296875s system = 29.484375s CPU (133.5%)

RUN-1003 : finish command "route" in  24.449249s wall, 31.953125s user + 0.390625s system = 32.343750s CPU (132.3%)

RUN-1004 : used memory is 677 MB, reserved memory is 665 MB, peak memory is 677 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5014   out of  19600   25.58%
#reg                     1988   out of  19600   10.14%
#le                      5435
  #lut only              3447   out of   5435   63.42%
  #reg only               421   out of   5435    7.75%
  #lut&reg               1567   out of   5435   28.83%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                             Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                  883
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                               189
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                               44
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                               34
#5        u_camera_init/divider2[8]                                  GCLK               mslice             u_cam_vga_out/lt5_syn_58.q1                                        22
#6        u_camera_init/divider2[7]                                  GCLK               mslice             u_cam_vga_out/lt5_syn_58.q0                                        17
#7        u_image_process/wrreq                                      GCLK               lslice             u_camera_init/u_i2c_write/success_n1_syn_43.f0                     11
#8        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_Sobel_Process/u_three_martix_2/reg3_syn_93.f1    9
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                   7
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                               0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                               0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5435   |3785    |1229    |1988    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |807    |538     |173     |386     |2       |0       |
|    command1                          |command                                    |46     |45      |0       |41      |0       |0       |
|    control1                          |control_interface                          |105    |73      |24      |51      |0       |0       |
|    data_path1                        |sdr_data_path                              |16     |16      |0       |3       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |132    |60      |18      |100     |1       |0       |
|      dcfifo_component                |softfifo                                   |132    |60      |18      |100     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |18      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |22      |0       |36      |0       |0       |
|    sdram1                            |sdram                                      |1      |1       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |127    |83      |18      |95      |1       |0       |
|      dcfifo_component                |softfifo                                   |127    |83      |18      |95      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |39     |30      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |32     |27      |0       |32      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |13     |13      |0       |8       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |116    |69      |44      |30      |0       |0       |
|  u_camera_init                       |camera_init                                |596    |580     |9       |87      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |184    |184     |0       |47      |0       |0       |
|  u_camera_reader                     |camera_reader                              |90     |49      |17      |54      |0       |0       |
|  u_image_process                     |image_process                              |3567   |2310    |976     |1358    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |174    |119     |45      |85      |2       |0       |
|      u_three_martix_4                |three_martix                               |162    |110     |45      |73      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |171    |113     |45      |73      |2       |0       |
|      u_three_martix_3                |three_martix                               |165    |107     |45      |67      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |931    |643     |251     |245     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |169    |108     |45      |71      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |8      |2       |0       |8       |0       |0       |
|      u_three_martix                  |three_martix                               |161    |106     |45      |63      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |749    |463     |235     |292     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |510    |320     |190     |151     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |94     |64      |30      |32      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |90     |60      |30      |32      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |88     |58      |30      |34      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |11      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |13      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |52     |32      |20      |17      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |12      |0       |0       |
|      u_three_martix                  |three_martix                               |239    |143     |45      |141     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |748    |463     |235     |262     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |521    |331     |190     |123     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |96     |66      |30      |27      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |91     |61      |30      |28      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |90     |60      |30      |27      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |56     |36      |20      |12      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |15      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |6       |0       |0       |
|      u_three_martix                  |three_martix                               |227    |132     |45      |139     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |80     |28      |14      |56      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |360    |223     |92      |147     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |154    |105     |47      |39      |0       |0       |
|      u_three_martix_2                |three_martix                               |206    |118     |45      |108     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |53     |53      |0       |33      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |175    |155     |10      |28      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3694  
    #2          2       597   
    #3          3       568   
    #4          4       191   
    #5        5-10      668   
    #6        11-50     143   
    #7       51-100      11   
    #8       101-500     2    
    #9        >500       1    
  Average     2.86            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3050
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6017, pip num: 55876
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 32
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3061 valid insts, and 171428 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.388237s wall, 67.562500s user + 0.609375s system = 68.171875s CPU (1265.2%)

RUN-1004 : used memory is 648 MB, reserved memory is 640 MB, peak memory is 858 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221028_193751.log"
