<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PSOC E8XXGP Device Support Library</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PSOC E8XXGP Device Support Library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structPWRMODE__PPU__PD1__PPU__MAIN__Type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">PWRMODE_PPU_PD1_PPU_MAIN_Type Struct Reference</div></div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<div class="textblock"><p >Power Policy Unit Registers for the main power domain (VCCACT_PD) (PWRMODE_PPU_PD1_PPU_MAIN) </p>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a4c4855049fbcd86f5c4050cfa88ed7de"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPWRMODE__PPU__PD1__PPU__MAIN__Type.html#a4c4855049fbcd86f5c4050cfa88ed7de">PWPR</a></td></tr>
<tr class="separator:a4c4855049fbcd86f5c4050cfa88ed7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57abb7f457c0cba70ad35a2b24b58bee"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPWRMODE__PPU__PD1__PPU__MAIN__Type.html#a57abb7f457c0cba70ad35a2b24b58bee">PMER</a></td></tr>
<tr class="separator:a57abb7f457c0cba70ad35a2b24b58bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09a6f7757b4504cffb443579cb338484"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPWRMODE__PPU__PD1__PPU__MAIN__Type.html#a09a6f7757b4504cffb443579cb338484">PWSR</a></td></tr>
<tr class="separator:a09a6f7757b4504cffb443579cb338484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8046a1034edaadd3b19d75eb92bda573"><td class="memItemLeft" align="right" valign="top"><a id="a8046a1034edaadd3b19d75eb92bda573" name="a8046a1034edaadd3b19d75eb92bda573"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED</b></td></tr>
<tr class="separator:a8046a1034edaadd3b19d75eb92bda573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51d4b975b503e01d2654b677690315be"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPWRMODE__PPU__PD1__PPU__MAIN__Type.html#a51d4b975b503e01d2654b677690315be">DISR</a></td></tr>
<tr class="separator:a51d4b975b503e01d2654b677690315be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ffa7442bcd58b00d351b5d051758066"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPWRMODE__PPU__PD1__PPU__MAIN__Type.html#a2ffa7442bcd58b00d351b5d051758066">MISR</a></td></tr>
<tr class="separator:a2ffa7442bcd58b00d351b5d051758066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a087d1ecfde4a4f0fcaf32cf2a0ab43a5"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPWRMODE__PPU__PD1__PPU__MAIN__Type.html#a087d1ecfde4a4f0fcaf32cf2a0ab43a5">STSR</a></td></tr>
<tr class="separator:a087d1ecfde4a4f0fcaf32cf2a0ab43a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fdfb55bf5534833ecc32d1f68034c98"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPWRMODE__PPU__PD1__PPU__MAIN__Type.html#a0fdfb55bf5534833ecc32d1f68034c98">UNLK</a></td></tr>
<tr class="separator:a0fdfb55bf5534833ecc32d1f68034c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1b5f19a22032eecb81972f621c4ddfa"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPWRMODE__PPU__PD1__PPU__MAIN__Type.html#af1b5f19a22032eecb81972f621c4ddfa">PWCR</a></td></tr>
<tr class="separator:af1b5f19a22032eecb81972f621c4ddfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3563127dab4759d89310920610b5c43e"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPWRMODE__PPU__PD1__PPU__MAIN__Type.html#a3563127dab4759d89310920610b5c43e">PTCR</a></td></tr>
<tr class="separator:a3563127dab4759d89310920610b5c43e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0f0673de9baf42dd6e1a9d9e9dc6c7a"><td class="memItemLeft" align="right" valign="top"><a id="ae0f0673de9baf42dd6e1a9d9e9dc6c7a" name="ae0f0673de9baf42dd6e1a9d9e9dc6c7a"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED1</b> [2]</td></tr>
<tr class="separator:ae0f0673de9baf42dd6e1a9d9e9dc6c7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04c5d228acbd49f684507ad989287514"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPWRMODE__PPU__PD1__PPU__MAIN__Type.html#a04c5d228acbd49f684507ad989287514">IMR</a></td></tr>
<tr class="separator:a04c5d228acbd49f684507ad989287514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eb86ca7fb8899dac1e60b05ae9fe6e5"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPWRMODE__PPU__PD1__PPU__MAIN__Type.html#a8eb86ca7fb8899dac1e60b05ae9fe6e5">AIMR</a></td></tr>
<tr class="separator:a8eb86ca7fb8899dac1e60b05ae9fe6e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b3e37cdc2bfd95af42996d5fe1f4648"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPWRMODE__PPU__PD1__PPU__MAIN__Type.html#a4b3e37cdc2bfd95af42996d5fe1f4648">ISR</a></td></tr>
<tr class="separator:a4b3e37cdc2bfd95af42996d5fe1f4648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a389470ae371c3cb3ecfcb61766409b05"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPWRMODE__PPU__PD1__PPU__MAIN__Type.html#a389470ae371c3cb3ecfcb61766409b05">AISR</a></td></tr>
<tr class="separator:a389470ae371c3cb3ecfcb61766409b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6244a332fe4a9f5682d8fc17ca4ec680"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPWRMODE__PPU__PD1__PPU__MAIN__Type.html#a6244a332fe4a9f5682d8fc17ca4ec680">IESR</a></td></tr>
<tr class="separator:a6244a332fe4a9f5682d8fc17ca4ec680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5afd8495ba70d599ce109edd9e7315b4"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPWRMODE__PPU__PD1__PPU__MAIN__Type.html#a5afd8495ba70d599ce109edd9e7315b4">OPSR</a></td></tr>
<tr class="separator:a5afd8495ba70d599ce109edd9e7315b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e0db024fdcbd54cc1d22489a7c34e80"><td class="memItemLeft" align="right" valign="top"><a id="a7e0db024fdcbd54cc1d22489a7c34e80" name="a7e0db024fdcbd54cc1d22489a7c34e80"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED2</b> [2]</td></tr>
<tr class="separator:a7e0db024fdcbd54cc1d22489a7c34e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f3616a893d30c10602a3683ef64d46a"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPWRMODE__PPU__PD1__PPU__MAIN__Type.html#a2f3616a893d30c10602a3683ef64d46a">FUNRR</a></td></tr>
<tr class="separator:a2f3616a893d30c10602a3683ef64d46a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50d16fd4215a2484b263437e938cfc7a"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPWRMODE__PPU__PD1__PPU__MAIN__Type.html#a50d16fd4215a2484b263437e938cfc7a">FULRR</a></td></tr>
<tr class="separator:a50d16fd4215a2484b263437e938cfc7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecedd0ca007b7e331c1df8c337c753b2"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPWRMODE__PPU__PD1__PPU__MAIN__Type.html#aecedd0ca007b7e331c1df8c337c753b2">MEMRR</a></td></tr>
<tr class="separator:aecedd0ca007b7e331c1df8c337c753b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dcdc837d269cf9e75a2191f39e8cf92"><td class="memItemLeft" align="right" valign="top"><a id="a5dcdc837d269cf9e75a2191f39e8cf92" name="a5dcdc837d269cf9e75a2191f39e8cf92"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED3</b> [65]</td></tr>
<tr class="separator:a5dcdc837d269cf9e75a2191f39e8cf92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cb80320a837cd451367aca6fcd08e12"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPWRMODE__PPU__PD1__PPU__MAIN__Type.html#a4cb80320a837cd451367aca6fcd08e12">EDTR0</a></td></tr>
<tr class="separator:a4cb80320a837cd451367aca6fcd08e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1843168f79860a4ccd92681f5d6428cd"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPWRMODE__PPU__PD1__PPU__MAIN__Type.html#a1843168f79860a4ccd92681f5d6428cd">EDTR1</a></td></tr>
<tr class="separator:a1843168f79860a4ccd92681f5d6428cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b8d5f460b4e2197198ce896886a9b35"><td class="memItemLeft" align="right" valign="top"><a id="a6b8d5f460b4e2197198ce896886a9b35" name="a6b8d5f460b4e2197198ce896886a9b35"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED4</b> [2]</td></tr>
<tr class="separator:a6b8d5f460b4e2197198ce896886a9b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a785d1d7927715426009debdd58d1eace"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPWRMODE__PPU__PD1__PPU__MAIN__Type.html#a785d1d7927715426009debdd58d1eace">DCDR0</a></td></tr>
<tr class="separator:a785d1d7927715426009debdd58d1eace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae239e123cb28544eae720defba61f538"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPWRMODE__PPU__PD1__PPU__MAIN__Type.html#ae239e123cb28544eae720defba61f538">DCDR1</a></td></tr>
<tr class="separator:ae239e123cb28544eae720defba61f538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e0896261412e5cea1dbe3ff16965b02"><td class="memItemLeft" align="right" valign="top"><a id="a8e0896261412e5cea1dbe3ff16965b02" name="a8e0896261412e5cea1dbe3ff16965b02"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED5</b> [910]</td></tr>
<tr class="separator:a8e0896261412e5cea1dbe3ff16965b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcf1b608dcc860abfc673a2b2ecee4ac"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPWRMODE__PPU__PD1__PPU__MAIN__Type.html#adcf1b608dcc860abfc673a2b2ecee4ac">IDR0</a></td></tr>
<tr class="separator:adcf1b608dcc860abfc673a2b2ecee4ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90e463f9ef56a75e14f5e2e567e751ef"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPWRMODE__PPU__PD1__PPU__MAIN__Type.html#a90e463f9ef56a75e14f5e2e567e751ef">IDR1</a></td></tr>
<tr class="separator:a90e463f9ef56a75e14f5e2e567e751ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad65f1948a54e3fe4d915bafdf34e9ab2"><td class="memItemLeft" align="right" valign="top"><a id="ad65f1948a54e3fe4d915bafdf34e9ab2" name="ad65f1948a54e3fe4d915bafdf34e9ab2"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED6</b> [4]</td></tr>
<tr class="separator:ad65f1948a54e3fe4d915bafdf34e9ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a282687a9523f6977df7f002e1ffa0366"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPWRMODE__PPU__PD1__PPU__MAIN__Type.html#a282687a9523f6977df7f002e1ffa0366">IIDR</a></td></tr>
<tr class="separator:a282687a9523f6977df7f002e1ffa0366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dff9feb604b6aff5793be99afdbe8fa"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPWRMODE__PPU__PD1__PPU__MAIN__Type.html#a7dff9feb604b6aff5793be99afdbe8fa">AIDR</a></td></tr>
<tr class="separator:a7dff9feb604b6aff5793be99afdbe8fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c38786882c371f8f3b37371a15dc635"><td class="memItemLeft" align="right" valign="top"><a id="a9c38786882c371f8f3b37371a15dc635" name="a9c38786882c371f8f3b37371a15dc635"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED7</b> [12]</td></tr>
<tr class="separator:a9c38786882c371f8f3b37371a15dc635"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="a4c4855049fbcd86f5c4050cfa88ed7de" name="a4c4855049fbcd86f5c4050cfa88ed7de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c4855049fbcd86f5c4050cfa88ed7de">&#9670;&nbsp;</a></span>PWPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PWRMODE_PPU_PD1_PPU_MAIN_Type::PWPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000000 Power Policy Register </p>

</div>
</div>
<a id="a57abb7f457c0cba70ad35a2b24b58bee" name="a57abb7f457c0cba70ad35a2b24b58bee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57abb7f457c0cba70ad35a2b24b58bee">&#9670;&nbsp;</a></span>PMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PWRMODE_PPU_PD1_PPU_MAIN_Type::PMER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000004 Power Mode Emulation Register </p>

</div>
</div>
<a id="a09a6f7757b4504cffb443579cb338484" name="a09a6f7757b4504cffb443579cb338484"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09a6f7757b4504cffb443579cb338484">&#9670;&nbsp;</a></span>PWSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t PWRMODE_PPU_PD1_PPU_MAIN_Type::PWSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000008 Power Status Register </p>

</div>
</div>
<a id="a8046a1034edaadd3b19d75eb92bda573" name="a8046a1034edaadd3b19d75eb92bda573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8046a1034edaadd3b19d75eb92bda573">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t PWRMODE_PPU_PD1_PPU_MAIN_Type::RESERVED</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51d4b975b503e01d2654b677690315be" name="a51d4b975b503e01d2654b677690315be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51d4b975b503e01d2654b677690315be">&#9670;&nbsp;</a></span>DISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t PWRMODE_PPU_PD1_PPU_MAIN_Type::DISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000010 Device Interface Input Current Status Register </p>

</div>
</div>
<a id="a2ffa7442bcd58b00d351b5d051758066" name="a2ffa7442bcd58b00d351b5d051758066"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ffa7442bcd58b00d351b5d051758066">&#9670;&nbsp;</a></span>MISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t PWRMODE_PPU_PD1_PPU_MAIN_Type::MISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000014 Miscellaneous Input Current Status Register </p>

</div>
</div>
<a id="a087d1ecfde4a4f0fcaf32cf2a0ab43a5" name="a087d1ecfde4a4f0fcaf32cf2a0ab43a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a087d1ecfde4a4f0fcaf32cf2a0ab43a5">&#9670;&nbsp;</a></span>STSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t PWRMODE_PPU_PD1_PPU_MAIN_Type::STSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000018 Stored Status Register </p>

</div>
</div>
<a id="a0fdfb55bf5534833ecc32d1f68034c98" name="a0fdfb55bf5534833ecc32d1f68034c98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fdfb55bf5534833ecc32d1f68034c98">&#9670;&nbsp;</a></span>UNLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PWRMODE_PPU_PD1_PPU_MAIN_Type::UNLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000001C Unlock register </p>

</div>
</div>
<a id="af1b5f19a22032eecb81972f621c4ddfa" name="af1b5f19a22032eecb81972f621c4ddfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1b5f19a22032eecb81972f621c4ddfa">&#9670;&nbsp;</a></span>PWCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PWRMODE_PPU_PD1_PPU_MAIN_Type::PWCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000020 Power Configuration Register </p>

</div>
</div>
<a id="a3563127dab4759d89310920610b5c43e" name="a3563127dab4759d89310920610b5c43e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3563127dab4759d89310920610b5c43e">&#9670;&nbsp;</a></span>PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PWRMODE_PPU_PD1_PPU_MAIN_Type::PTCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000024 Power Mode Transition Configuration Register </p>

</div>
</div>
<a id="ae0f0673de9baf42dd6e1a9d9e9dc6c7a" name="ae0f0673de9baf42dd6e1a9d9e9dc6c7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0f0673de9baf42dd6e1a9d9e9dc6c7a">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t PWRMODE_PPU_PD1_PPU_MAIN_Type::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04c5d228acbd49f684507ad989287514" name="a04c5d228acbd49f684507ad989287514"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04c5d228acbd49f684507ad989287514">&#9670;&nbsp;</a></span>IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PWRMODE_PPU_PD1_PPU_MAIN_Type::IMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000030 Interrupt Mask Register </p>

</div>
</div>
<a id="a8eb86ca7fb8899dac1e60b05ae9fe6e5" name="a8eb86ca7fb8899dac1e60b05ae9fe6e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8eb86ca7fb8899dac1e60b05ae9fe6e5">&#9670;&nbsp;</a></span>AIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PWRMODE_PPU_PD1_PPU_MAIN_Type::AIMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000034 Additional Interrupt Mask Register </p>

</div>
</div>
<a id="a4b3e37cdc2bfd95af42996d5fe1f4648" name="a4b3e37cdc2bfd95af42996d5fe1f4648"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b3e37cdc2bfd95af42996d5fe1f4648">&#9670;&nbsp;</a></span>ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PWRMODE_PPU_PD1_PPU_MAIN_Type::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000038 Interrupt Status Register </p>

</div>
</div>
<a id="a389470ae371c3cb3ecfcb61766409b05" name="a389470ae371c3cb3ecfcb61766409b05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a389470ae371c3cb3ecfcb61766409b05">&#9670;&nbsp;</a></span>AISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PWRMODE_PPU_PD1_PPU_MAIN_Type::AISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000003C Additional Interrupt Status Register </p>

</div>
</div>
<a id="a6244a332fe4a9f5682d8fc17ca4ec680" name="a6244a332fe4a9f5682d8fc17ca4ec680"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6244a332fe4a9f5682d8fc17ca4ec680">&#9670;&nbsp;</a></span>IESR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PWRMODE_PPU_PD1_PPU_MAIN_Type::IESR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000040 Input Edge Sensitivity Register </p>

</div>
</div>
<a id="a5afd8495ba70d599ce109edd9e7315b4" name="a5afd8495ba70d599ce109edd9e7315b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5afd8495ba70d599ce109edd9e7315b4">&#9670;&nbsp;</a></span>OPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PWRMODE_PPU_PD1_PPU_MAIN_Type::OPSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000044 Operating Mode Active Edge Sensitivity Register </p>

</div>
</div>
<a id="a7e0db024fdcbd54cc1d22489a7c34e80" name="a7e0db024fdcbd54cc1d22489a7c34e80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e0db024fdcbd54cc1d22489a7c34e80">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t PWRMODE_PPU_PD1_PPU_MAIN_Type::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f3616a893d30c10602a3683ef64d46a" name="a2f3616a893d30c10602a3683ef64d46a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f3616a893d30c10602a3683ef64d46a">&#9670;&nbsp;</a></span>FUNRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PWRMODE_PPU_PD1_PPU_MAIN_Type::FUNRR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000050 Functional Retention RAM Configuration Register </p>

</div>
</div>
<a id="a50d16fd4215a2484b263437e938cfc7a" name="a50d16fd4215a2484b263437e938cfc7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50d16fd4215a2484b263437e938cfc7a">&#9670;&nbsp;</a></span>FULRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PWRMODE_PPU_PD1_PPU_MAIN_Type::FULRR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000054 Full Retention RAM Configuration Register </p>

</div>
</div>
<a id="aecedd0ca007b7e331c1df8c337c753b2" name="aecedd0ca007b7e331c1df8c337c753b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecedd0ca007b7e331c1df8c337c753b2">&#9670;&nbsp;</a></span>MEMRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PWRMODE_PPU_PD1_PPU_MAIN_Type::MEMRR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000058 Memory Retention RAM Configuration Register </p>

</div>
</div>
<a id="a5dcdc837d269cf9e75a2191f39e8cf92" name="a5dcdc837d269cf9e75a2191f39e8cf92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dcdc837d269cf9e75a2191f39e8cf92">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t PWRMODE_PPU_PD1_PPU_MAIN_Type::RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cb80320a837cd451367aca6fcd08e12" name="a4cb80320a837cd451367aca6fcd08e12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cb80320a837cd451367aca6fcd08e12">&#9670;&nbsp;</a></span>EDTR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PWRMODE_PPU_PD1_PPU_MAIN_Type::EDTR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000160 Power Mode Entry Delay Register 0 </p>

</div>
</div>
<a id="a1843168f79860a4ccd92681f5d6428cd" name="a1843168f79860a4ccd92681f5d6428cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1843168f79860a4ccd92681f5d6428cd">&#9670;&nbsp;</a></span>EDTR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t PWRMODE_PPU_PD1_PPU_MAIN_Type::EDTR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000164 Power Mode Entry Delay Register 1 </p>

</div>
</div>
<a id="a6b8d5f460b4e2197198ce896886a9b35" name="a6b8d5f460b4e2197198ce896886a9b35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b8d5f460b4e2197198ce896886a9b35">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t PWRMODE_PPU_PD1_PPU_MAIN_Type::RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a785d1d7927715426009debdd58d1eace" name="a785d1d7927715426009debdd58d1eace"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a785d1d7927715426009debdd58d1eace">&#9670;&nbsp;</a></span>DCDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t PWRMODE_PPU_PD1_PPU_MAIN_Type::DCDR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000170 Device Control Delay Configuration Register 0 </p>

</div>
</div>
<a id="ae239e123cb28544eae720defba61f538" name="ae239e123cb28544eae720defba61f538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae239e123cb28544eae720defba61f538">&#9670;&nbsp;</a></span>DCDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t PWRMODE_PPU_PD1_PPU_MAIN_Type::DCDR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000174 Device Control Delay Configuration Register 1 </p>

</div>
</div>
<a id="a8e0896261412e5cea1dbe3ff16965b02" name="a8e0896261412e5cea1dbe3ff16965b02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e0896261412e5cea1dbe3ff16965b02">&#9670;&nbsp;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t PWRMODE_PPU_PD1_PPU_MAIN_Type::RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adcf1b608dcc860abfc673a2b2ecee4ac" name="adcf1b608dcc860abfc673a2b2ecee4ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcf1b608dcc860abfc673a2b2ecee4ac">&#9670;&nbsp;</a></span>IDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t PWRMODE_PPU_PD1_PPU_MAIN_Type::IDR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000FB0 PPU Identification Register 0 </p>

</div>
</div>
<a id="a90e463f9ef56a75e14f5e2e567e751ef" name="a90e463f9ef56a75e14f5e2e567e751ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90e463f9ef56a75e14f5e2e567e751ef">&#9670;&nbsp;</a></span>IDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t PWRMODE_PPU_PD1_PPU_MAIN_Type::IDR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000FB4 PPU Identification Register 1 </p>

</div>
</div>
<a id="ad65f1948a54e3fe4d915bafdf34e9ab2" name="ad65f1948a54e3fe4d915bafdf34e9ab2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad65f1948a54e3fe4d915bafdf34e9ab2">&#9670;&nbsp;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t PWRMODE_PPU_PD1_PPU_MAIN_Type::RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a282687a9523f6977df7f002e1ffa0366" name="a282687a9523f6977df7f002e1ffa0366"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a282687a9523f6977df7f002e1ffa0366">&#9670;&nbsp;</a></span>IIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t PWRMODE_PPU_PD1_PPU_MAIN_Type::IIDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000FC8 Implementation Identification Register </p>

</div>
</div>
<a id="a7dff9feb604b6aff5793be99afdbe8fa" name="a7dff9feb604b6aff5793be99afdbe8fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dff9feb604b6aff5793be99afdbe8fa">&#9670;&nbsp;</a></span>AIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t PWRMODE_PPU_PD1_PPU_MAIN_Type::AIDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000FCC Architecture Identification Register </p>

</div>
</div>
<a id="a9c38786882c371f8f3b37371a15dc635" name="a9c38786882c371f8f3b37371a15dc635"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c38786882c371f8f3b37371a15dc635">&#9670;&nbsp;</a></span>RESERVED7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t PWRMODE_PPU_PD1_PPU_MAIN_Type::RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>PSOC E8XXGP Device Support Library</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
