/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Nov 17 17:32:51 2009
 *                 MD5 Checksum         c5a869a181cd53ce96d34b0e7ab357f3
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_AVLINK_AVTX_H__
#define BCHP_AVLINK_AVTX_H__

/***************************************************************************
 *AVLINK_AVTX - AVLINK AVTX Registers
 ***************************************************************************/
#define BCHP_AVLINK_AVTX_INT_EVENT_SET           0x0048a100 /* AV Tx Interrupt Event Set Register */
#define BCHP_AVLINK_AVTX_INT_EVENT_CLR           0x0048a104 /* AV Tx Interrupt Event CLear Register */
#define BCHP_AVLINK_AVTX_INT_MASK                0x0048a108 /* AV Tx Interrupt Mask Register */
#define BCHP_AVLINK_AVTX_NMI_MASK                0x0048a10c /* AV Tx NMI Mask Register */
#define BCHP_AVLINK_AVTX_IT_HEADER               0x0048a110 /* Av IT Header Register */
#define BCHP_AVLINK_AVTX_IT_PKT_SIZE             0x0048a114 /* Av IT Packet Size Register */
#define BCHP_AVLINK_AVTX_CIP0                    0x0048a118 /* Av Tx CIP0 Register */
#define BCHP_AVLINK_AVTX_CIP1                    0x0048a11c /* Av Tx CIP1 Register */
#define BCHP_AVLINK_AVTX_DSS_HDR0                0x0048a120 /* AV Tx DSS Header0 Register */
#define BCHP_AVLINK_AVTX_DSS_HDR1                0x0048a124 /* AV Tx DSS Header1 Register */
#define BCHP_AVLINK_AVTX_DSS_HDR2                0x0048a128 /* AV Tx DSS Header2 Register */
#define BCHP_AVLINK_AVTX_CTRL                    0x0048a12c /* Av Tx Control Register */
#define BCHP_AVLINK_AVTX_FUT_TIME_STAMP          0x0048a130 /* Future Timestamp Register */

/***************************************************************************
 *INT_EVENT_SET - AV Tx Interrupt Event Set Register
 ***************************************************************************/
/* AVLINK_AVTX :: INT_EVENT_SET :: reserved0 [31:10] */
#define BCHP_AVLINK_AVTX_INT_EVENT_SET_reserved0_MASK              0xfffffc00
#define BCHP_AVLINK_AVTX_INT_EVENT_SET_reserved0_SHIFT             10

/* AVLINK_AVTX :: INT_EVENT_SET :: key_Chg_Err [09:09] */
#define BCHP_AVLINK_AVTX_INT_EVENT_SET_key_Chg_Err_MASK            0x00000200
#define BCHP_AVLINK_AVTX_INT_EVENT_SET_key_Chg_Err_SHIFT           9

/* AVLINK_AVTX :: INT_EVENT_SET :: key_Chg [08:08] */
#define BCHP_AVLINK_AVTX_INT_EVENT_SET_key_Chg_MASK                0x00000100
#define BCHP_AVLINK_AVTX_INT_EVENT_SET_key_Chg_SHIFT               8

/* AVLINK_AVTX :: INT_EVENT_SET :: reserved1 [07:02] */
#define BCHP_AVLINK_AVTX_INT_EVENT_SET_reserved1_MASK              0x000000fc
#define BCHP_AVLINK_AVTX_INT_EVENT_SET_reserved1_SHIFT             2

/* AVLINK_AVTX :: INT_EVENT_SET :: tx_Late_Packet [01:01] */
#define BCHP_AVLINK_AVTX_INT_EVENT_SET_tx_Late_Packet_MASK         0x00000002
#define BCHP_AVLINK_AVTX_INT_EVENT_SET_tx_Late_Packet_SHIFT        1

/* AVLINK_AVTX :: INT_EVENT_SET :: av_Tx_Buf_Of [00:00] */
#define BCHP_AVLINK_AVTX_INT_EVENT_SET_av_Tx_Buf_Of_MASK           0x00000001
#define BCHP_AVLINK_AVTX_INT_EVENT_SET_av_Tx_Buf_Of_SHIFT          0

/***************************************************************************
 *INT_EVENT_CLR - AV Tx Interrupt Event CLear Register
 ***************************************************************************/
/* AVLINK_AVTX :: INT_EVENT_CLR :: reserved0 [31:10] */
#define BCHP_AVLINK_AVTX_INT_EVENT_CLR_reserved0_MASK              0xfffffc00
#define BCHP_AVLINK_AVTX_INT_EVENT_CLR_reserved0_SHIFT             10

/* AVLINK_AVTX :: INT_EVENT_CLR :: key_Chg_Err [09:09] */
#define BCHP_AVLINK_AVTX_INT_EVENT_CLR_key_Chg_Err_MASK            0x00000200
#define BCHP_AVLINK_AVTX_INT_EVENT_CLR_key_Chg_Err_SHIFT           9

/* AVLINK_AVTX :: INT_EVENT_CLR :: key_Chg [08:08] */
#define BCHP_AVLINK_AVTX_INT_EVENT_CLR_key_Chg_MASK                0x00000100
#define BCHP_AVLINK_AVTX_INT_EVENT_CLR_key_Chg_SHIFT               8

/* AVLINK_AVTX :: INT_EVENT_CLR :: reserved1 [07:02] */
#define BCHP_AVLINK_AVTX_INT_EVENT_CLR_reserved1_MASK              0x000000fc
#define BCHP_AVLINK_AVTX_INT_EVENT_CLR_reserved1_SHIFT             2

/* AVLINK_AVTX :: INT_EVENT_CLR :: tx_Late_Packet [01:01] */
#define BCHP_AVLINK_AVTX_INT_EVENT_CLR_tx_Late_Packet_MASK         0x00000002
#define BCHP_AVLINK_AVTX_INT_EVENT_CLR_tx_Late_Packet_SHIFT        1

/* AVLINK_AVTX :: INT_EVENT_CLR :: av_Tx_Buf_Of [00:00] */
#define BCHP_AVLINK_AVTX_INT_EVENT_CLR_av_Tx_Buf_Of_MASK           0x00000001
#define BCHP_AVLINK_AVTX_INT_EVENT_CLR_av_Tx_Buf_Of_SHIFT          0

/***************************************************************************
 *INT_MASK - AV Tx Interrupt Mask Register
 ***************************************************************************/
/* AVLINK_AVTX :: INT_MASK :: reserved0 [31:10] */
#define BCHP_AVLINK_AVTX_INT_MASK_reserved0_MASK                   0xfffffc00
#define BCHP_AVLINK_AVTX_INT_MASK_reserved0_SHIFT                  10

/* AVLINK_AVTX :: INT_MASK :: key_Chg_Err [09:09] */
#define BCHP_AVLINK_AVTX_INT_MASK_key_Chg_Err_MASK                 0x00000200
#define BCHP_AVLINK_AVTX_INT_MASK_key_Chg_Err_SHIFT                9

/* AVLINK_AVTX :: INT_MASK :: key_Chg [08:08] */
#define BCHP_AVLINK_AVTX_INT_MASK_key_Chg_MASK                     0x00000100
#define BCHP_AVLINK_AVTX_INT_MASK_key_Chg_SHIFT                    8

/* AVLINK_AVTX :: INT_MASK :: reserved1 [07:02] */
#define BCHP_AVLINK_AVTX_INT_MASK_reserved1_MASK                   0x000000fc
#define BCHP_AVLINK_AVTX_INT_MASK_reserved1_SHIFT                  2

/* AVLINK_AVTX :: INT_MASK :: tx_Late_Packet [01:01] */
#define BCHP_AVLINK_AVTX_INT_MASK_tx_Late_Packet_MASK              0x00000002
#define BCHP_AVLINK_AVTX_INT_MASK_tx_Late_Packet_SHIFT             1

/* AVLINK_AVTX :: INT_MASK :: av_Tx_Buf_Of [00:00] */
#define BCHP_AVLINK_AVTX_INT_MASK_av_Tx_Buf_Of_MASK                0x00000001
#define BCHP_AVLINK_AVTX_INT_MASK_av_Tx_Buf_Of_SHIFT               0

/***************************************************************************
 *NMI_MASK - AV Tx NMI Mask Register
 ***************************************************************************/
/* AVLINK_AVTX :: NMI_MASK :: reserved0 [31:10] */
#define BCHP_AVLINK_AVTX_NMI_MASK_reserved0_MASK                   0xfffffc00
#define BCHP_AVLINK_AVTX_NMI_MASK_reserved0_SHIFT                  10

/* AVLINK_AVTX :: NMI_MASK :: key_Chg_Err [09:09] */
#define BCHP_AVLINK_AVTX_NMI_MASK_key_Chg_Err_MASK                 0x00000200
#define BCHP_AVLINK_AVTX_NMI_MASK_key_Chg_Err_SHIFT                9

/* AVLINK_AVTX :: NMI_MASK :: key_Chg [08:08] */
#define BCHP_AVLINK_AVTX_NMI_MASK_key_Chg_MASK                     0x00000100
#define BCHP_AVLINK_AVTX_NMI_MASK_key_Chg_SHIFT                    8

/* AVLINK_AVTX :: NMI_MASK :: reserved1 [07:02] */
#define BCHP_AVLINK_AVTX_NMI_MASK_reserved1_MASK                   0x000000fc
#define BCHP_AVLINK_AVTX_NMI_MASK_reserved1_SHIFT                  2

/* AVLINK_AVTX :: NMI_MASK :: tx_Late_Packet [01:01] */
#define BCHP_AVLINK_AVTX_NMI_MASK_tx_Late_Packet_MASK              0x00000002
#define BCHP_AVLINK_AVTX_NMI_MASK_tx_Late_Packet_SHIFT             1

/* AVLINK_AVTX :: NMI_MASK :: av_Tx_Buf_Of [00:00] */
#define BCHP_AVLINK_AVTX_NMI_MASK_av_Tx_Buf_Of_MASK                0x00000001
#define BCHP_AVLINK_AVTX_NMI_MASK_av_Tx_Buf_Of_SHIFT               0

/***************************************************************************
 *IT_HEADER - Av IT Header Register
 ***************************************************************************/
/* AVLINK_AVTX :: IT_HEADER :: reserved0 [31:19] */
#define BCHP_AVLINK_AVTX_IT_HEADER_reserved0_MASK                  0xfff80000
#define BCHP_AVLINK_AVTX_IT_HEADER_reserved0_SHIFT                 19

/* AVLINK_AVTX :: IT_HEADER :: speed [18:16] */
#define BCHP_AVLINK_AVTX_IT_HEADER_speed_MASK                      0x00070000
#define BCHP_AVLINK_AVTX_IT_HEADER_speed_SHIFT                     16

/* AVLINK_AVTX :: IT_HEADER :: tag [15:14] */
#define BCHP_AVLINK_AVTX_IT_HEADER_tag_MASK                        0x0000c000
#define BCHP_AVLINK_AVTX_IT_HEADER_tag_SHIFT                       14

/* AVLINK_AVTX :: IT_HEADER :: channel_Number [13:08] */
#define BCHP_AVLINK_AVTX_IT_HEADER_channel_Number_MASK             0x00003f00
#define BCHP_AVLINK_AVTX_IT_HEADER_channel_Number_SHIFT            8

/* AVLINK_AVTX :: IT_HEADER :: tCode [07:04] */
#define BCHP_AVLINK_AVTX_IT_HEADER_tCode_MASK                      0x000000f0
#define BCHP_AVLINK_AVTX_IT_HEADER_tCode_SHIFT                     4

/* AVLINK_AVTX :: IT_HEADER :: synch_Tx [03:00] */
#define BCHP_AVLINK_AVTX_IT_HEADER_synch_Tx_MASK                   0x0000000f
#define BCHP_AVLINK_AVTX_IT_HEADER_synch_Tx_SHIFT                  0

/***************************************************************************
 *IT_PKT_SIZE - Av IT Packet Size Register
 ***************************************************************************/
/* AVLINK_AVTX :: IT_PKT_SIZE :: reserved0 [31:08] */
#define BCHP_AVLINK_AVTX_IT_PKT_SIZE_reserved0_MASK                0xffffff00
#define BCHP_AVLINK_AVTX_IT_PKT_SIZE_reserved0_SHIFT               8

/* AVLINK_AVTX :: IT_PKT_SIZE :: Src_Per_Iso_Pkt [07:00] */
#define BCHP_AVLINK_AVTX_IT_PKT_SIZE_Src_Per_Iso_Pkt_MASK          0x000000ff
#define BCHP_AVLINK_AVTX_IT_PKT_SIZE_Src_Per_Iso_Pkt_SHIFT         0

/***************************************************************************
 *CIP0 - Av Tx CIP0 Register
 ***************************************************************************/
/* AVLINK_AVTX :: CIP0 :: EOH_0 [31:31] */
#define BCHP_AVLINK_AVTX_CIP0_EOH_0_MASK                           0x80000000
#define BCHP_AVLINK_AVTX_CIP0_EOH_0_SHIFT                          31

/* AVLINK_AVTX :: CIP0 :: CHF_0 [30:30] */
#define BCHP_AVLINK_AVTX_CIP0_CHF_0_MASK                           0x40000000
#define BCHP_AVLINK_AVTX_CIP0_CHF_0_SHIFT                          30

/* AVLINK_AVTX :: CIP0 :: SID [29:24] */
#define BCHP_AVLINK_AVTX_CIP0_SID_MASK                             0x3f000000
#define BCHP_AVLINK_AVTX_CIP0_SID_SHIFT                            24

/* AVLINK_AVTX :: CIP0 :: DBS [23:16] */
#define BCHP_AVLINK_AVTX_CIP0_DBS_MASK                             0x00ff0000
#define BCHP_AVLINK_AVTX_CIP0_DBS_SHIFT                            16

/* AVLINK_AVTX :: CIP0 :: FN [15:14] */
#define BCHP_AVLINK_AVTX_CIP0_FN_MASK                              0x0000c000
#define BCHP_AVLINK_AVTX_CIP0_FN_SHIFT                             14

/* AVLINK_AVTX :: CIP0 :: QPC [13:11] */
#define BCHP_AVLINK_AVTX_CIP0_QPC_MASK                             0x00003800
#define BCHP_AVLINK_AVTX_CIP0_QPC_SHIFT                            11

/* AVLINK_AVTX :: CIP0 :: SPH [10:10] */
#define BCHP_AVLINK_AVTX_CIP0_SPH_MASK                             0x00000400
#define BCHP_AVLINK_AVTX_CIP0_SPH_SHIFT                            10

/* AVLINK_AVTX :: CIP0 :: reserved0 [09:08] */
#define BCHP_AVLINK_AVTX_CIP0_reserved0_MASK                       0x00000300
#define BCHP_AVLINK_AVTX_CIP0_reserved0_SHIFT                      8

/* AVLINK_AVTX :: CIP0 :: DBC [07:00] */
#define BCHP_AVLINK_AVTX_CIP0_DBC_MASK                             0x000000ff
#define BCHP_AVLINK_AVTX_CIP0_DBC_SHIFT                            0

/***************************************************************************
 *CIP1 - Av Tx CIP1 Register
 ***************************************************************************/
/* AVLINK_AVTX :: CIP1 :: EOH_1 [31:31] */
#define BCHP_AVLINK_AVTX_CIP1_EOH_1_MASK                           0x80000000
#define BCHP_AVLINK_AVTX_CIP1_EOH_1_SHIFT                          31

/* AVLINK_AVTX :: CIP1 :: CHF_1 [30:30] */
#define BCHP_AVLINK_AVTX_CIP1_CHF_1_MASK                           0x40000000
#define BCHP_AVLINK_AVTX_CIP1_CHF_1_SHIFT                          30

/* AVLINK_AVTX :: CIP1 :: FMT [29:24] */
#define BCHP_AVLINK_AVTX_CIP1_FMT_MASK                             0x3f000000
#define BCHP_AVLINK_AVTX_CIP1_FMT_SHIFT                            24

/* AVLINK_AVTX :: CIP1 :: FDF [23:00] */
#define BCHP_AVLINK_AVTX_CIP1_FDF_MASK                             0x00ffffff
#define BCHP_AVLINK_AVTX_CIP1_FDF_SHIFT                            0

/***************************************************************************
 *DSS_HDR0 - AV Tx DSS Header0 Register
 ***************************************************************************/
/* AVLINK_AVTX :: DSS_HDR0 :: Tx_DSS_Hdr0 [31:00] */
#define BCHP_AVLINK_AVTX_DSS_HDR0_Tx_DSS_Hdr0_MASK                 0xffffffff
#define BCHP_AVLINK_AVTX_DSS_HDR0_Tx_DSS_Hdr0_SHIFT                0

/***************************************************************************
 *DSS_HDR1 - AV Tx DSS Header1 Register
 ***************************************************************************/
/* AVLINK_AVTX :: DSS_HDR1 :: Tx_DSS_Hdr1 [31:00] */
#define BCHP_AVLINK_AVTX_DSS_HDR1_Tx_DSS_Hdr1_MASK                 0xffffffff
#define BCHP_AVLINK_AVTX_DSS_HDR1_Tx_DSS_Hdr1_SHIFT                0

/***************************************************************************
 *DSS_HDR2 - AV Tx DSS Header2 Register
 ***************************************************************************/
/* AVLINK_AVTX :: DSS_HDR2 :: reserved0 [31:16] */
#define BCHP_AVLINK_AVTX_DSS_HDR2_reserved0_MASK                   0xffff0000
#define BCHP_AVLINK_AVTX_DSS_HDR2_reserved0_SHIFT                  16

/* AVLINK_AVTX :: DSS_HDR2 :: Tx_DSS_Hdr2 [15:00] */
#define BCHP_AVLINK_AVTX_DSS_HDR2_Tx_DSS_Hdr2_MASK                 0x0000ffff
#define BCHP_AVLINK_AVTX_DSS_HDR2_Tx_DSS_Hdr2_SHIFT                0

/***************************************************************************
 *CTRL - Av Tx Control Register
 ***************************************************************************/
/* AVLINK_AVTX :: CTRL :: reserved0 [31:09] */
#define BCHP_AVLINK_AVTX_CTRL_reserved0_MASK                       0xfffffe00
#define BCHP_AVLINK_AVTX_CTRL_reserved0_SHIFT                      9

/* AVLINK_AVTX :: CTRL :: force_One_Sec_Over [08:08] */
#define BCHP_AVLINK_AVTX_CTRL_force_One_Sec_Over_MASK              0x00000100
#define BCHP_AVLINK_AVTX_CTRL_force_One_Sec_Over_SHIFT             8

/* AVLINK_AVTX :: CTRL :: Use_Ext_CCI [07:07] */
#define BCHP_AVLINK_AVTX_CTRL_Use_Ext_CCI_MASK                     0x00000080
#define BCHP_AVLINK_AVTX_CTRL_Use_Ext_CCI_SHIFT                    7

/* AVLINK_AVTX :: CTRL :: cont_Key_Valid [06:06] */
#define BCHP_AVLINK_AVTX_CTRL_cont_Key_Valid_MASK                  0x00000040
#define BCHP_AVLINK_AVTX_CTRL_cont_Key_Valid_SHIFT                 6

/* AVLINK_AVTX :: CTRL :: av_Tx_Cp_Prot_En [05:05] */
#define BCHP_AVLINK_AVTX_CTRL_av_Tx_Cp_Prot_En_MASK                0x00000020
#define BCHP_AVLINK_AVTX_CTRL_av_Tx_Cp_Prot_En_SHIFT               5

/* AVLINK_AVTX :: CTRL :: av_Iso_Tx_En [04:04] */
#define BCHP_AVLINK_AVTX_CTRL_av_Iso_Tx_En_MASK                    0x00000010
#define BCHP_AVLINK_AVTX_CTRL_av_Iso_Tx_En_SHIFT                   4

/* AVLINK_AVTX :: CTRL :: av_Tx_Data_Serial [03:03] */
#define BCHP_AVLINK_AVTX_CTRL_av_Tx_Data_Serial_MASK               0x00000008
#define BCHP_AVLINK_AVTX_CTRL_av_Tx_Data_Serial_SHIFT              3

/* AVLINK_AVTX :: CTRL :: Tx_DSS_Stb [02:02] */
#define BCHP_AVLINK_AVTX_CTRL_Tx_DSS_Stb_MASK                      0x00000004
#define BCHP_AVLINK_AVTX_CTRL_Tx_DSS_Stb_SHIFT                     2

/* AVLINK_AVTX :: CTRL :: It_Rate_Var [01:01] */
#define BCHP_AVLINK_AVTX_CTRL_It_Rate_Var_MASK                     0x00000002
#define BCHP_AVLINK_AVTX_CTRL_It_Rate_Var_SHIFT                    1

/* AVLINK_AVTX :: CTRL :: disable_CIP [00:00] */
#define BCHP_AVLINK_AVTX_CTRL_disable_CIP_MASK                     0x00000001
#define BCHP_AVLINK_AVTX_CTRL_disable_CIP_SHIFT                    0

/***************************************************************************
 *FUT_TIME_STAMP - Future Timestamp Register
 ***************************************************************************/
/* AVLINK_AVTX :: FUT_TIME_STAMP :: reserved0 [31:25] */
#define BCHP_AVLINK_AVTX_FUT_TIME_STAMP_reserved0_MASK             0xfe000000
#define BCHP_AVLINK_AVTX_FUT_TIME_STAMP_reserved0_SHIFT            25

/* AVLINK_AVTX :: FUT_TIME_STAMP :: Future_Count [24:12] */
#define BCHP_AVLINK_AVTX_FUT_TIME_STAMP_Future_Count_MASK          0x01fff000
#define BCHP_AVLINK_AVTX_FUT_TIME_STAMP_Future_Count_SHIFT         12

/* AVLINK_AVTX :: FUT_TIME_STAMP :: Future_Offset [11:00] */
#define BCHP_AVLINK_AVTX_FUT_TIME_STAMP_Future_Offset_MASK         0x00000fff
#define BCHP_AVLINK_AVTX_FUT_TIME_STAMP_Future_Offset_SHIFT        0

#endif /* #ifndef BCHP_AVLINK_AVTX_H__ */

/* End of File */
