Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue May 12 17:39:22 2020
| Host         : zw-pc running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu3egsbva484-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 6935 |     0 |     70560 |  9.83 |
|   LUT as Logic             | 6615 |     0 |     70560 |  9.38 |
|   LUT as Memory            |  320 |     0 |     28800 |  1.11 |
|     LUT as Distributed RAM |  120 |     0 |           |       |
|     LUT as Shift Register  |  200 |     0 |           |       |
| CLB Registers              | 9046 |     0 |    141120 |  6.41 |
|   Register as Flip Flop    | 9046 |     0 |    141120 |  6.41 |
|   Register as Latch        |    0 |     0 |    141120 |  0.00 |
| CARRY8                     |  134 |     0 |      8820 |  1.52 |
| F7 Muxes                   |   45 |     0 |     35280 |  0.13 |
| F8 Muxes                   |    0 |     0 |     17640 |  0.00 |
| F9 Muxes                   |    0 |     0 |      8820 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 74    |          Yes |           - |          Set |
| 138   |          Yes |           - |        Reset |
| 219   |          Yes |         Set |            - |
| 8615  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1438 |     0 |      8820 | 16.30 |
|   CLBL                                     |  922 |     0 |           |       |
|   CLBM                                     |  516 |     0 |           |       |
| LUT as Logic                               | 6615 |     0 |     70560 |  9.38 |
|   using O5 output only                     |  221 |       |           |       |
|   using O6 output only                     | 5159 |       |           |       |
|   using O5 and O6                          | 1235 |       |           |       |
| LUT as Memory                              |  320 |     0 |     28800 |  1.11 |
|   LUT as Distributed RAM                   |  120 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |  120 |       |           |       |
|   LUT as Shift Register                    |  200 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |  111 |       |           |       |
|     using O5 and O6                        |   89 |       |           |       |
| CLB Registers                              | 9046 |     0 |    141120 |  6.41 |
|   Register driven from within the CLB      | 4920 |       |           |       |
|   Register driven from outside the CLB     | 4126 |       |           |       |
|     LUT in front of the register is unused | 2405 |       |           |       |
|     LUT in front of the register is used   | 1721 |       |           |       |
| Unique Control Sets                        |  407 |       |     17640 |  2.31 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  9.5 |     0 |       216 |  4.40 |
|   RAMB36/FIFO*    |    9 |     0 |       216 |  4.17 |
|     RAMB36E2 only |    9 |       |           |       |
|   RAMB18          |    1 |     0 |       432 |  0.23 |
|     RAMB18E2 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       360 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    6 |     6 |        82 |  7.32 |
| HPIOB_M          |    3 |     3 |        26 | 11.54 |
|   INPUT          |    3 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    3 |     3 |        26 | 11.54 |
|   INPUT          |    3 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    0 |     0 |        12 |  0.00 |
| HDIOB_S          |    0 |     0 |        12 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |         6 |  0.00 |
| HPIOBDIFFINBUF   |    3 |     3 |        72 |  4.17 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    1 |     0 |        24 |  4.17 |
| BITSLICE_RX_TX   |    3 |     3 |       156 |  1.92 |
|   RX_BITSLICE    |    3 |     3 |           |       |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    5 |     0 |       196 |  2.55 |
|   BUFGCE             |    4 |     0 |        88 |  4.55 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    1 |     0 |         6 | 16.67 |
| MMCM                 |    1 |     0 |         3 | 33.33 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------------+------+---------------------+
|     Ref Name     | Used | Functional Category |
+------------------+------+---------------------+
| FDRE             | 8615 |            Register |
| LUT6             | 2228 |                 CLB |
| LUT5             | 1843 |                 CLB |
| LUT3             | 1440 |                 CLB |
| LUT4             | 1126 |                 CLB |
| LUT2             | 1058 |                 CLB |
| SRL16E           |  254 |                 CLB |
| FDSE             |  219 |            Register |
| RAMD32           |  210 |                 CLB |
| LUT1             |  155 |                 CLB |
| FDCE             |  138 |            Register |
| CARRY8           |  134 |                 CLB |
| FDPE             |   74 |            Register |
| MUXF7            |   45 |                 CLB |
| SRLC32E          |   35 |                 CLB |
| RAMS32           |   30 |                 CLB |
| RAMB36E2         |    9 |           Block Ram |
| BUFGCE           |    4 |               Clock |
| RX_BITSLICE      |    3 |                 I/O |
| IBUFCTRL         |    3 |              Others |
| DPHY_DIFFINBUF   |    3 |              Others |
| RAMB18E2         |    1 |           Block Ram |
| PS8              |    1 |            Advanced |
| PLLE4_ADV        |    1 |               Clock |
| MMCME4_ADV       |    1 |               Clock |
| BUFG_PS          |    1 |               Clock |
| BITSLICE_CONTROL |    1 |                 I/O |
+------------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------------+------+
|              Ref Name             | Used |
+-----------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0      |    1 |
| design_1_xbar_0                   |    1 |
| design_1_util_vector_logic_0_0    |    1 |
| design_1_rst_ps8_0_99M_0          |    1 |
| design_1_mipi_csi2_rx_subsyst_0_0 |    1 |
| design_1_demosaic_root_0_0        |    1 |
| design_1_clk_wiz_0_0              |    1 |
| design_1_axi_vdma_0_0             |    1 |
| design_1_auto_pc_0                |    1 |
| design_1_auto_ds_0                |    1 |
| bd_d10d_vfb_0_0                   |    1 |
| bd_d10d_rx_0                      |    1 |
| bd_d10d_r_sync_0                  |    1 |
| bd_d10d_phy_0                     |    1 |
+-----------------------------------+------+


