Loading plugins phase: Elapsed time ==> 0s.202ms
Initializing data phase: Elapsed time ==> 2s.558ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Bryan.Lee\Documents\PSoC Creator\Pulse_psoc5\Combine\Design01.cydsn\Design01.cyprj -d CY8C5568AXI-060 -s C:\Users\Bryan.Lee\Documents\PSoC Creator\Pulse_psoc5\Combine\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: prj.M0246: information: PSoC 5LP provides many improvements over PSoC 5. Learn more about migrating to PSoC 5LP at www.cypress.com/go/PSoC5LP
 * Design01 ()

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.823ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.093ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Bryan.Lee\Documents\PSoC Creator\Pulse_psoc5\Combine\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Bryan.Lee\Documents\PSoC Creator\Pulse_psoc5\Combine\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Bryan.Lee\Documents\PSoC Creator\Pulse_psoc5\Combine\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Sep 24 14:06:15 2015


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Sep 24 14:06:15 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_10\BShiftReg_v2_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_40\B_Counter_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Bryan.Lee\Documents\PSoC Creator\Pulse_psoc5\Combine\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Sep 24 14:06:16 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Bryan.Lee\Documents\PSoC Creator\Pulse_psoc5\Combine\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Bryan.Lee\Documents\PSoC Creator\Pulse_psoc5\Combine\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_10\BShiftReg_v2_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_40\B_Counter_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Bryan.Lee\Documents\PSoC Creator\Pulse_psoc5\Combine\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Sep 24 14:06:18 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Bryan.Lee\Documents\PSoC Creator\Pulse_psoc5\Combine\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Bryan.Lee\Documents\PSoC Creator\Pulse_psoc5\Combine\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_10\BShiftReg_v2_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_40\B_Counter_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\shiftregReceiver:Net_1\
	\shiftregReceiver:Net_2\
	\shiftregReceiver:bSR:ctrl_f0_full\
	Net_318
	\shiftregSender:Net_2\
	\shiftregSender:bSR:ctrl_f0_full\
	Net_406
	\counterShift:Net_89\
	\counterShift:Net_95\
	\counterShift:Net_102\
	Net_515
	Net_514
	\counterPolarC:Net_49\
	\counterPolarC:Net_82\
	\counterPolarC:Net_95\
	\counterPolarC:Net_91\
	\counterPolarC:Net_102\
	\counterPolarC:CounterUDB:ctrl_cmod_2\
	\counterPolarC:CounterUDB:ctrl_cmod_1\
	\counterPolarC:CounterUDB:ctrl_cmod_0\
	Net_508
	Net_507
	\counterPolarS:Net_49\
	\counterPolarS:Net_82\
	\counterPolarS:Net_95\
	\counterPolarS:Net_91\
	\counterPolarS:Net_102\
	\counterPolarS:CounterUDB:ctrl_cmod_2\
	\counterPolarS:CounterUDB:ctrl_cmod_1\
	\counterPolarS:CounterUDB:ctrl_cmod_0\
	Net_501
	Net_500
	\counterANTPlus:Net_49\
	\counterANTPlus:Net_82\
	\counterANTPlus:Net_95\
	\counterANTPlus:Net_91\
	\counterANTPlus:Net_102\
	\counterANTPlus:CounterUDB:ctrl_cmod_2\
	\counterANTPlus:CounterUDB:ctrl_cmod_1\
	\counterANTPlus:CounterUDB:ctrl_cmod_0\


Deleted 40 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing Net_26 to zero
Aliasing \shiftregReceiver:bSR:final_load\ to zero
Aliasing \shiftregSender:Net_1\ to zero
Aliasing Net_33 to zero
Aliasing \shiftregSender:bSR:status_1\ to zero
Aliasing \shiftregSender:bSR:store\ to zero
Aliasing \counterShift:Net_82\ to zero
Aliasing \counterShift:Net_91\ to zero
Aliasing Net_403 to zero
Aliasing \LCD:tmpOE__LCDPort_net_6\ to one
Aliasing \LCD:tmpOE__LCDPort_net_5\ to one
Aliasing \LCD:tmpOE__LCDPort_net_4\ to one
Aliasing \LCD:tmpOE__LCDPort_net_3\ to one
Aliasing \LCD:tmpOE__LCDPort_net_2\ to one
Aliasing \LCD:tmpOE__LCDPort_net_1\ to one
Aliasing \LCD:tmpOE__LCDPort_net_0\ to one
Aliasing tmpOE__pinCalibrateOut_net_0 to one
Aliasing tmpOE__pinCalibrateIn_net_0 to one
Aliasing tmpOE__pinClock_net_0 to one
Aliasing tmpOE__pinShift_Load_net_0 to one
Aliasing tmpOE__pinPolarC_net_0 to one
Aliasing tmpOE__pinPolarS_net_0 to one
Aliasing tmpOE__pinPolarCLED_net_0 to one
Aliasing tmpOE__pinPolarSLED_net_0 to one
Aliasing \pgaPolarC:Net_37\ to zero
Aliasing \pgaPolarC:Net_40\ to zero
Aliasing \pgaPolarC:Net_38\ to zero
Aliasing \pgaPolarC:Net_39\ to zero
Aliasing \pgaPolarS:Net_37\ to zero
Aliasing \pgaPolarS:Net_40\ to zero
Aliasing \pgaPolarS:Net_38\ to zero
Aliasing \pgaPolarS:Net_39\ to zero
Aliasing tmpOE__pinANTPlus_net_0 to one
Aliasing tmpOE__pinANTPlusLED_net_0 to one
Aliasing \pgaANTPlus:Net_37\ to zero
Aliasing \pgaANTPlus:Net_40\ to zero
Aliasing \pgaANTPlus:Net_38\ to zero
Aliasing \pgaANTPlus:Net_39\ to zero
Aliasing \counterPolarC:Net_89\ to one
Aliasing \counterPolarC:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \counterPolarC:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \counterPolarC:CounterUDB:capt_rising\ to zero
Aliasing \counterPolarS:Net_89\ to one
Aliasing \counterPolarS:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \counterPolarS:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \counterPolarS:CounterUDB:capt_rising\ to zero
Aliasing \counterANTPlus:Net_89\ to one
Aliasing \counterANTPlus:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \counterANTPlus:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \counterANTPlus:CounterUDB:capt_rising\ to zero
Aliasing \statusButtonRead:status_4\ to zero
Aliasing \statusButtonRead:status_5\ to zero
Aliasing \statusButtonRead:status_6\ to zero
Aliasing \statusButtonRead:status_7\ to zero
Aliasing tmpOE__pinLeftButton1_net_0 to one
Aliasing tmpOE__pinLeftButton2_net_0 to one
Aliasing tmpOE__pinRightButton1_net_0 to one
Aliasing tmpOE__pinRightButton2_net_0 to one
Aliasing tmpOE__pinDMK_net_0 to one
Aliasing \shiftregReceiver:bSR:load_reg\\D\ to zero
Aliasing \shiftregSender:bSR:load_reg\\D\ to \shiftregReceiver:bSR:status_1\
Aliasing \counterPolarC:CounterUDB:prevCapture\\D\ to zero
Aliasing \counterPolarC:CounterUDB:cmp_out_reg_i\\D\ to \counterPolarC:CounterUDB:prevCompare\\D\
Aliasing \counterPolarS:CounterUDB:prevCapture\\D\ to zero
Aliasing \counterPolarS:CounterUDB:cmp_out_reg_i\\D\ to \counterPolarS:CounterUDB:prevCompare\\D\
Aliasing \counterANTPlus:CounterUDB:prevCapture\\D\ to zero
Aliasing \counterANTPlus:CounterUDB:cmp_out_reg_i\\D\ to \counterANTPlus:CounterUDB:prevCompare\\D\
Removing Lhs of wire \shiftregReceiver:Net_350\[0] = Net_56[1]
Removing Rhs of wire \shiftregReceiver:bSR:ctrl_clk_enable\[4] = \shiftregReceiver:bSR:control_0\[5]
Removing Lhs of wire \shiftregReceiver:bSR:status_2\[20] = zero[13]
Removing Lhs of wire Net_26[21] = zero[13]
Removing Lhs of wire \shiftregReceiver:bSR:status_0\[22] = zero[13]
Removing Lhs of wire \shiftregReceiver:bSR:final_load\[23] = zero[13]
Removing Lhs of wire \shiftregReceiver:bSR:status_1\[24] = Net_423[25]
Removing Rhs of wire Net_423[25] = \counterShift:Net_48\[144]
Removing Rhs of wire \shiftregReceiver:bSR:status_3\[26] = \shiftregReceiver:bSR:f0_blk_stat_final\[27]
Removing Rhs of wire \shiftregReceiver:bSR:status_3\[26] = \shiftregReceiver:bSR:f0_blk_stat_8\[37]
Removing Rhs of wire \shiftregReceiver:bSR:status_4\[28] = \shiftregReceiver:bSR:f0_bus_stat_final\[29]
Removing Rhs of wire \shiftregReceiver:bSR:status_4\[28] = \shiftregReceiver:bSR:f0_bus_stat_8\[38]
Removing Rhs of wire \shiftregReceiver:bSR:status_5\[30] = \shiftregReceiver:bSR:f1_blk_stat_final\[31]
Removing Rhs of wire \shiftregReceiver:bSR:status_5\[30] = \shiftregReceiver:bSR:f1_blk_stat_8\[39]
Removing Rhs of wire \shiftregReceiver:bSR:status_6\[32] = \shiftregReceiver:bSR:f1_bus_stat_final\[33]
Removing Rhs of wire \shiftregReceiver:bSR:status_6\[32] = \shiftregReceiver:bSR:f1_bus_stat_8\[40]
Removing Lhs of wire \shiftregSender:Net_350\[71] = zero[13]
Removing Lhs of wire \shiftregSender:Net_1\[72] = zero[13]
Removing Rhs of wire \shiftregSender:bSR:ctrl_clk_enable\[74] = \shiftregSender:bSR:control_0\[75]
Removing Lhs of wire \shiftregSender:bSR:status_2\[87] = zero[13]
Removing Lhs of wire Net_33[88] = zero[13]
Removing Rhs of wire \shiftregSender:bSR:status_0\[89] = \shiftregSender:bSR:final_load\[90]
Removing Lhs of wire \shiftregSender:bSR:status_1\[91] = zero[13]
Removing Rhs of wire \shiftregSender:bSR:status_3\[92] = \shiftregSender:bSR:f0_blk_stat_final\[93]
Removing Rhs of wire \shiftregSender:bSR:status_3\[92] = \shiftregSender:bSR:f0_blk_stat_8\[103]
Removing Rhs of wire \shiftregSender:bSR:status_4\[94] = \shiftregSender:bSR:f0_bus_stat_final\[95]
Removing Rhs of wire \shiftregSender:bSR:status_4\[94] = \shiftregSender:bSR:f0_bus_stat_8\[104]
Removing Rhs of wire \shiftregSender:bSR:status_5\[96] = \shiftregSender:bSR:f1_blk_stat_final\[97]
Removing Rhs of wire \shiftregSender:bSR:status_5\[96] = \shiftregSender:bSR:f1_blk_stat_8\[105]
Removing Rhs of wire \shiftregSender:bSR:status_6\[98] = \shiftregSender:bSR:f1_bus_stat_final\[99]
Removing Rhs of wire \shiftregSender:bSR:status_6\[98] = \shiftregSender:bSR:f1_bus_stat_8\[106]
Removing Lhs of wire \shiftregSender:bSR:store\[108] = zero[13]
Removing Rhs of wire Net_415[137] = \shiftregSender:bSR:so_8\[120]
Removing Lhs of wire \counterShift:Net_82\[141] = zero[13]
Removing Lhs of wire \counterShift:Net_91\[142] = zero[13]
Removing Lhs of wire Net_403[143] = zero[13]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[153] = one[10]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[154] = one[10]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[155] = one[10]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[156] = one[10]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[157] = one[10]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[158] = one[10]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[159] = one[10]
Removing Lhs of wire tmpOE__pinCalibrateOut_net_0[177] = one[10]
Removing Lhs of wire tmpOE__pinCalibrateIn_net_0[183] = one[10]
Removing Lhs of wire tmpOE__pinClock_net_0[188] = one[10]
Removing Lhs of wire tmpOE__pinShift_Load_net_0[194] = one[10]
Removing Lhs of wire tmpOE__pinPolarC_net_0[201] = one[10]
Removing Lhs of wire tmpOE__pinPolarS_net_0[208] = one[10]
Removing Lhs of wire tmpOE__pinPolarCLED_net_0[215] = one[10]
Removing Lhs of wire tmpOE__pinPolarSLED_net_0[222] = one[10]
Removing Lhs of wire \pgaPolarC:Net_37\[230] = zero[13]
Removing Lhs of wire \pgaPolarC:Net_40\[231] = zero[13]
Removing Lhs of wire \pgaPolarC:Net_38\[232] = zero[13]
Removing Lhs of wire \pgaPolarC:Net_39\[233] = zero[13]
Removing Lhs of wire \pgaPolarS:Net_37\[240] = zero[13]
Removing Lhs of wire \pgaPolarS:Net_40\[241] = zero[13]
Removing Lhs of wire \pgaPolarS:Net_38\[242] = zero[13]
Removing Lhs of wire \pgaPolarS:Net_39\[243] = zero[13]
Removing Lhs of wire tmpOE__pinANTPlus_net_0[249] = one[10]
Removing Lhs of wire tmpOE__pinANTPlusLED_net_0[256] = one[10]
Removing Lhs of wire \pgaANTPlus:Net_37\[264] = zero[13]
Removing Lhs of wire \pgaANTPlus:Net_40\[265] = zero[13]
Removing Lhs of wire \pgaANTPlus:Net_38\[266] = zero[13]
Removing Lhs of wire \pgaANTPlus:Net_39\[267] = zero[13]
Removing Lhs of wire \counterPolarC:Net_89\[277] = one[10]
Removing Lhs of wire \counterPolarC:CounterUDB:ctrl_capmode_1\[287] = zero[13]
Removing Lhs of wire \counterPolarC:CounterUDB:ctrl_capmode_0\[288] = zero[13]
Removing Lhs of wire \counterPolarC:CounterUDB:ctrl_enable\[298] = \counterPolarC:CounterUDB:control_7\[290]
Removing Lhs of wire \counterPolarC:CounterUDB:capt_rising\[300] = zero[13]
Removing Lhs of wire \counterPolarC:CounterUDB:capt_falling\[301] = \counterPolarC:CounterUDB:prevCapture\[299]
Removing Rhs of wire Net_270[305] = \counterPolarC:CounterUDB:cmp_out_reg_i\[333]
Removing Lhs of wire \counterPolarC:CounterUDB:final_enable\[308] = \counterPolarC:CounterUDB:control_7\[290]
Removing Lhs of wire \counterPolarC:CounterUDB:counter_enable\[309] = \counterPolarC:CounterUDB:control_7\[290]
Removing Rhs of wire \counterPolarC:CounterUDB:status_0\[310] = \counterPolarC:CounterUDB:cmp_out_status\[311]
Removing Rhs of wire \counterPolarC:CounterUDB:status_1\[312] = \counterPolarC:CounterUDB:per_zero\[313]
Removing Rhs of wire \counterPolarC:CounterUDB:status_2\[314] = \counterPolarC:CounterUDB:overflow_status\[315]
Removing Rhs of wire \counterPolarC:CounterUDB:status_3\[316] = \counterPolarC:CounterUDB:underflow_status\[317]
Removing Lhs of wire \counterPolarC:CounterUDB:status_4\[318] = \counterPolarC:CounterUDB:hwCapture\[303]
Removing Rhs of wire \counterPolarC:CounterUDB:status_5\[319] = \counterPolarC:CounterUDB:fifo_full\[320]
Removing Rhs of wire \counterPolarC:CounterUDB:status_6\[321] = \counterPolarC:CounterUDB:fifo_nempty\[322]
Removing Lhs of wire \counterPolarC:CounterUDB:dp_dir\[324] = one[10]
Removing Rhs of wire \counterPolarC:CounterUDB:cmp_out_i\[330] = \counterPolarC:CounterUDB:cmp_equal\[331]
Removing Lhs of wire \counterPolarC:CounterUDB:cs_addr_2\[336] = one[10]
Removing Lhs of wire \counterPolarC:CounterUDB:cs_addr_1\[337] = \counterPolarC:CounterUDB:count_enable\[335]
Removing Lhs of wire \counterPolarC:CounterUDB:cs_addr_0\[338] = \counterPolarC:CounterUDB:reload\[304]
Removing Lhs of wire \counterPolarS:Net_89\[421] = one[10]
Removing Lhs of wire \counterPolarS:CounterUDB:ctrl_capmode_1\[430] = zero[13]
Removing Lhs of wire \counterPolarS:CounterUDB:ctrl_capmode_0\[431] = zero[13]
Removing Lhs of wire \counterPolarS:CounterUDB:ctrl_enable\[441] = \counterPolarS:CounterUDB:control_7\[433]
Removing Lhs of wire \counterPolarS:CounterUDB:capt_rising\[443] = zero[13]
Removing Lhs of wire \counterPolarS:CounterUDB:capt_falling\[444] = \counterPolarS:CounterUDB:prevCapture\[442]
Removing Rhs of wire Net_362[448] = \counterPolarS:CounterUDB:cmp_out_reg_i\[476]
Removing Lhs of wire \counterPolarS:CounterUDB:final_enable\[451] = \counterPolarS:CounterUDB:control_7\[433]
Removing Lhs of wire \counterPolarS:CounterUDB:counter_enable\[452] = \counterPolarS:CounterUDB:control_7\[433]
Removing Rhs of wire \counterPolarS:CounterUDB:status_0\[453] = \counterPolarS:CounterUDB:cmp_out_status\[454]
Removing Rhs of wire \counterPolarS:CounterUDB:status_1\[455] = \counterPolarS:CounterUDB:per_zero\[456]
Removing Rhs of wire \counterPolarS:CounterUDB:status_2\[457] = \counterPolarS:CounterUDB:overflow_status\[458]
Removing Rhs of wire \counterPolarS:CounterUDB:status_3\[459] = \counterPolarS:CounterUDB:underflow_status\[460]
Removing Lhs of wire \counterPolarS:CounterUDB:status_4\[461] = \counterPolarS:CounterUDB:hwCapture\[446]
Removing Rhs of wire \counterPolarS:CounterUDB:status_5\[462] = \counterPolarS:CounterUDB:fifo_full\[463]
Removing Rhs of wire \counterPolarS:CounterUDB:status_6\[464] = \counterPolarS:CounterUDB:fifo_nempty\[465]
Removing Lhs of wire \counterPolarS:CounterUDB:dp_dir\[467] = one[10]
Removing Rhs of wire \counterPolarS:CounterUDB:cmp_out_i\[473] = \counterPolarS:CounterUDB:cmp_equal\[474]
Removing Lhs of wire \counterPolarS:CounterUDB:cs_addr_2\[479] = one[10]
Removing Lhs of wire \counterPolarS:CounterUDB:cs_addr_1\[480] = \counterPolarS:CounterUDB:count_enable\[478]
Removing Lhs of wire \counterPolarS:CounterUDB:cs_addr_0\[481] = \counterPolarS:CounterUDB:reload\[447]
Removing Lhs of wire \counterANTPlus:Net_89\[563] = one[10]
Removing Lhs of wire \counterANTPlus:CounterUDB:ctrl_capmode_1\[572] = zero[13]
Removing Lhs of wire \counterANTPlus:CounterUDB:ctrl_capmode_0\[573] = zero[13]
Removing Lhs of wire \counterANTPlus:CounterUDB:ctrl_enable\[583] = \counterANTPlus:CounterUDB:control_7\[575]
Removing Lhs of wire \counterANTPlus:CounterUDB:capt_rising\[585] = zero[13]
Removing Lhs of wire \counterANTPlus:CounterUDB:capt_falling\[586] = \counterANTPlus:CounterUDB:prevCapture\[584]
Removing Rhs of wire Net_373[590] = \counterANTPlus:CounterUDB:cmp_out_reg_i\[618]
Removing Lhs of wire \counterANTPlus:CounterUDB:final_enable\[593] = \counterANTPlus:CounterUDB:control_7\[575]
Removing Lhs of wire \counterANTPlus:CounterUDB:counter_enable\[594] = \counterANTPlus:CounterUDB:control_7\[575]
Removing Rhs of wire \counterANTPlus:CounterUDB:status_0\[595] = \counterANTPlus:CounterUDB:cmp_out_status\[596]
Removing Rhs of wire \counterANTPlus:CounterUDB:status_1\[597] = \counterANTPlus:CounterUDB:per_zero\[598]
Removing Rhs of wire \counterANTPlus:CounterUDB:status_2\[599] = \counterANTPlus:CounterUDB:overflow_status\[600]
Removing Rhs of wire \counterANTPlus:CounterUDB:status_3\[601] = \counterANTPlus:CounterUDB:underflow_status\[602]
Removing Lhs of wire \counterANTPlus:CounterUDB:status_4\[603] = \counterANTPlus:CounterUDB:hwCapture\[588]
Removing Rhs of wire \counterANTPlus:CounterUDB:status_5\[604] = \counterANTPlus:CounterUDB:fifo_full\[605]
Removing Rhs of wire \counterANTPlus:CounterUDB:status_6\[606] = \counterANTPlus:CounterUDB:fifo_nempty\[607]
Removing Lhs of wire \counterANTPlus:CounterUDB:dp_dir\[609] = one[10]
Removing Rhs of wire \counterANTPlus:CounterUDB:cmp_out_i\[615] = \counterANTPlus:CounterUDB:cmp_equal\[616]
Removing Lhs of wire \counterANTPlus:CounterUDB:cs_addr_2\[621] = one[10]
Removing Lhs of wire \counterANTPlus:CounterUDB:cs_addr_1\[622] = \counterANTPlus:CounterUDB:count_enable\[620]
Removing Lhs of wire \counterANTPlus:CounterUDB:cs_addr_0\[623] = \counterANTPlus:CounterUDB:reload\[589]
Removing Lhs of wire \statusButtonRead:status_0\[700] = Net_455[701]
Removing Lhs of wire \statusButtonRead:status_1\[702] = Net_456[703]
Removing Lhs of wire \statusButtonRead:status_2\[704] = Net_457[705]
Removing Lhs of wire \statusButtonRead:status_3\[706] = Net_458[707]
Removing Lhs of wire \statusButtonRead:status_4\[708] = zero[13]
Removing Lhs of wire \statusButtonRead:status_5\[709] = zero[13]
Removing Lhs of wire \statusButtonRead:status_6\[710] = zero[13]
Removing Lhs of wire \statusButtonRead:status_7\[711] = zero[13]
Removing Lhs of wire tmpOE__pinLeftButton1_net_0[715] = one[10]
Removing Lhs of wire tmpOE__pinLeftButton2_net_0[720] = one[10]
Removing Lhs of wire tmpOE__pinRightButton1_net_0[725] = one[10]
Removing Lhs of wire tmpOE__pinRightButton2_net_0[730] = one[10]
Removing Lhs of wire tmpOE__pinDMK_net_0[736] = one[10]
Removing Lhs of wire \shiftregReceiver:bSR:load_reg\\D\[741] = zero[13]
Removing Lhs of wire \shiftregSender:bSR:load_reg\\D\[742] = Net_423[25]
Removing Lhs of wire \counterPolarC:CounterUDB:prevCapture\\D\[743] = zero[13]
Removing Lhs of wire \counterPolarC:CounterUDB:overflow_reg_i\\D\[744] = \counterPolarC:CounterUDB:overflow\[306]
Removing Lhs of wire \counterPolarC:CounterUDB:underflow_reg_i\\D\[745] = \counterPolarC:CounterUDB:underflow\[307]
Removing Lhs of wire \counterPolarC:CounterUDB:tc_reg_i\\D\[746] = \counterPolarC:CounterUDB:tc_i\[328]
Removing Lhs of wire \counterPolarC:CounterUDB:prevCompare\\D\[747] = \counterPolarC:CounterUDB:cmp_out_i\[330]
Removing Lhs of wire \counterPolarC:CounterUDB:cmp_out_reg_i\\D\[748] = \counterPolarC:CounterUDB:cmp_out_i\[330]
Removing Lhs of wire \counterPolarC:CounterUDB:count_stored_i\\D\[749] = Net_387[216]
Removing Lhs of wire \counterPolarS:CounterUDB:prevCapture\\D\[750] = zero[13]
Removing Lhs of wire \counterPolarS:CounterUDB:overflow_reg_i\\D\[751] = \counterPolarS:CounterUDB:overflow\[449]
Removing Lhs of wire \counterPolarS:CounterUDB:underflow_reg_i\\D\[752] = \counterPolarS:CounterUDB:underflow\[450]
Removing Lhs of wire \counterPolarS:CounterUDB:tc_reg_i\\D\[753] = \counterPolarS:CounterUDB:tc_i\[471]
Removing Lhs of wire \counterPolarS:CounterUDB:prevCompare\\D\[754] = \counterPolarS:CounterUDB:cmp_out_i\[473]
Removing Lhs of wire \counterPolarS:CounterUDB:cmp_out_reg_i\\D\[755] = \counterPolarS:CounterUDB:cmp_out_i\[473]
Removing Lhs of wire \counterPolarS:CounterUDB:count_stored_i\\D\[756] = Net_371[223]
Removing Lhs of wire \counterANTPlus:CounterUDB:prevCapture\\D\[757] = zero[13]
Removing Lhs of wire \counterANTPlus:CounterUDB:overflow_reg_i\\D\[758] = \counterANTPlus:CounterUDB:overflow\[591]
Removing Lhs of wire \counterANTPlus:CounterUDB:underflow_reg_i\\D\[759] = \counterANTPlus:CounterUDB:underflow\[592]
Removing Lhs of wire \counterANTPlus:CounterUDB:tc_reg_i\\D\[760] = \counterANTPlus:CounterUDB:tc_i\[613]
Removing Lhs of wire \counterANTPlus:CounterUDB:prevCompare\\D\[761] = \counterANTPlus:CounterUDB:cmp_out_i\[615]
Removing Lhs of wire \counterANTPlus:CounterUDB:cmp_out_reg_i\\D\[762] = \counterANTPlus:CounterUDB:cmp_out_i\[615]
Removing Lhs of wire \counterANTPlus:CounterUDB:count_stored_i\\D\[763] = Net_382[257]

------------------------------------------------------
Aliased 0 equations, 164 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\counterPolarC:CounterUDB:capt_either_edge\' (cost = 0):
\counterPolarC:CounterUDB:capt_either_edge\ <= (\counterPolarC:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\counterPolarC:CounterUDB:overflow\' (cost = 0):
\counterPolarC:CounterUDB:overflow\ <= (\counterPolarC:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\counterPolarC:CounterUDB:underflow\' (cost = 0):
\counterPolarC:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\counterPolarS:CounterUDB:capt_either_edge\' (cost = 0):
\counterPolarS:CounterUDB:capt_either_edge\ <= (\counterPolarS:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\counterPolarS:CounterUDB:overflow\' (cost = 0):
\counterPolarS:CounterUDB:overflow\ <= (\counterPolarS:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\counterPolarS:CounterUDB:underflow\' (cost = 0):
\counterPolarS:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\counterANTPlus:CounterUDB:capt_either_edge\' (cost = 0):
\counterANTPlus:CounterUDB:capt_either_edge\ <= (\counterANTPlus:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\counterANTPlus:CounterUDB:overflow\' (cost = 0):
\counterANTPlus:CounterUDB:overflow\ <= (\counterANTPlus:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\counterANTPlus:CounterUDB:underflow\' (cost = 0):
\counterANTPlus:CounterUDB:underflow\ <=  ('0') ;


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 11 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \counterPolarC:CounterUDB:hwCapture\ to zero
Aliasing \counterPolarC:CounterUDB:underflow\ to zero
Aliasing \counterPolarC:CounterUDB:status_3\ to zero
Aliasing \counterPolarS:CounterUDB:hwCapture\ to zero
Aliasing \counterPolarS:CounterUDB:underflow\ to zero
Aliasing \counterPolarS:CounterUDB:status_3\ to zero
Aliasing \counterANTPlus:CounterUDB:hwCapture\ to zero
Aliasing \counterANTPlus:CounterUDB:underflow\ to zero
Aliasing \counterANTPlus:CounterUDB:status_3\ to zero
Removing Lhs of wire \counterPolarC:CounterUDB:hwCapture\[303] = zero[13]
Removing Lhs of wire \counterPolarC:CounterUDB:underflow\[307] = zero[13]
Removing Lhs of wire \counterPolarC:CounterUDB:status_3\[316] = zero[13]
Removing Lhs of wire \counterPolarC:CounterUDB:tc_i\[328] = \counterPolarC:CounterUDB:per_equal\[325]
Removing Lhs of wire \counterPolarS:CounterUDB:hwCapture\[446] = zero[13]
Removing Lhs of wire \counterPolarS:CounterUDB:underflow\[450] = zero[13]
Removing Lhs of wire \counterPolarS:CounterUDB:status_3\[459] = zero[13]
Removing Lhs of wire \counterPolarS:CounterUDB:tc_i\[471] = \counterPolarS:CounterUDB:per_equal\[468]
Removing Lhs of wire \counterANTPlus:CounterUDB:hwCapture\[588] = zero[13]
Removing Lhs of wire \counterANTPlus:CounterUDB:underflow\[592] = zero[13]
Removing Lhs of wire \counterANTPlus:CounterUDB:status_3\[601] = zero[13]
Removing Lhs of wire \counterANTPlus:CounterUDB:tc_i\[613] = \counterANTPlus:CounterUDB:per_equal\[610]

------------------------------------------------------
Aliased 0 equations, 12 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Bryan.Lee\Documents\PSoC Creator\Pulse_psoc5\Combine\Design01.cydsn\Design01.cyprj" -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.634ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V2.2.0.572, Family: PSoC3, Started at: Thursday, 24 September 2015 14:06:19
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Bryan.Lee\Documents\PSoC Creator\Pulse_psoc5\Combine\Design01.cydsn\Design01.cyprj -d CY8C5568AXI-060 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \counterANTPlus:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \counterANTPlus:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \counterPolarC:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \counterPolarC:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \counterPolarS:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \counterPolarS:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \shiftregReceiver:bSR:load_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'clockPulseCount'. Fanout=3, Signal=Net_273
    Digital Clock 1: Automatic-assigning  clock 'clockShift'. Fanout=4, Signal=Net_32
    Digital Clock 2: Automatic-assigning  clock 'clockButtonRead'. Fanout=0, Signal=Net_459
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\counterANTPlus:CounterUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\counterANTPlus:CounterUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\counterANTPlus:CounterUDB:underflow_reg_i\:macrocell'
    Removed unused cell/equation '\counterPolarC:CounterUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\counterPolarC:CounterUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\counterPolarC:CounterUDB:underflow_reg_i\:macrocell'
    Removed unused cell/equation '\counterPolarS:CounterUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\counterPolarS:CounterUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\counterPolarS:CounterUDB:underflow_reg_i\:macrocell'
    Removed unused cell/equation '\shiftregReceiver:bSR:load_reg\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \counterANTPlus:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clockPulseCount was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clockPulseCount, EnableOut: Constant 1
    UDB Clk/Enable \counterPolarC:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clockPulseCount was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clockPulseCount, EnableOut: Constant 1
    UDB Clk/Enable \counterPolarS:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clockPulseCount was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clockPulseCount, EnableOut: Constant 1
    UDB Clk/Enable \shiftregReceiver:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: clockShift was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clockShift, EnableOut: Constant 1
    UDB Clk/Enable \shiftregSender:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: clockShift was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clockShift, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 10 pin(s) will be assigned a location by the fitter: pinANTPlus(0), pinANTPlusLED(0), pinLeftButton1(0), pinLeftButton2(0), pinPolarC(0), pinPolarCLED(0), pinPolarS(0), pinPolarSLED(0), pinRightButton1(0), pinRightButton2(0)


Removing unused cells resulting from optimization
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \counterPolarS:CounterUDB:prevCompare\, Duplicate of Net_362 
    MacroCell: Name=\counterPolarS:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterPolarS:CounterUDB:cmp_out_i\
        );
        Output = \counterPolarS:CounterUDB:prevCompare\ (fanout=1)

    Removing \counterPolarC:CounterUDB:prevCompare\, Duplicate of Net_270 
    MacroCell: Name=\counterPolarC:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterPolarC:CounterUDB:cmp_out_i\
        );
        Output = \counterPolarC:CounterUDB:prevCompare\ (fanout=1)

    Removing \counterANTPlus:CounterUDB:prevCompare\, Duplicate of Net_373 
    MacroCell: Name=\counterANTPlus:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterANTPlus:CounterUDB:cmp_out_i\
        );
        Output = \counterANTPlus:CounterUDB:prevCompare\ (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = pinANTPlus(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pinANTPlus(0)__PA ,
            analog_term => Net_430 ,
            pad => pinANTPlus(0)_PAD );

    Pin : Name = pinANTPlusLED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ANALOG, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pinANTPlusLED(0)__PA ,
            fb => Net_382 ,
            analog_term => Net_304 ,
            pad => pinANTPlusLED(0)_PAD );

    Pin : Name = pinCalibrateIn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => pinCalibrateIn(0)__PA ,
            fb => Net_56 ,
            pad => pinCalibrateIn(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pinCalibrateOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => pinCalibrateOut(0)__PA ,
            input => Net_415 ,
            pad => pinCalibrateOut(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pinClock(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pinClock(0)__PA ,
            input => Net_32_local ,
            pad => pinClock(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pinDMK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => pinDMK(0)__PA ,
            pad => pinDMK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pinLeftButton1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pinLeftButton1(0)__PA ,
            fb => Net_455 ,
            pad => pinLeftButton1(0)_PAD );

    Pin : Name = pinLeftButton2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pinLeftButton2(0)__PA ,
            fb => Net_456 ,
            pad => pinLeftButton2(0)_PAD );

    Pin : Name = pinPolarC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pinPolarC(0)__PA ,
            analog_term => Net_426 ,
            pad => pinPolarC(0)_PAD );

    Pin : Name = pinPolarCLED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ANALOG, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pinPolarCLED(0)__PA ,
            fb => Net_387 ,
            analog_term => Net_300 ,
            pad => pinPolarCLED(0)_PAD );

    Pin : Name = pinPolarS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pinPolarS(0)__PA ,
            analog_term => Net_427 ,
            pad => pinPolarS(0)_PAD );

    Pin : Name = pinPolarSLED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ANALOG, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pinPolarSLED(0)__PA ,
            fb => Net_371 ,
            analog_term => Net_302 ,
            pad => pinPolarSLED(0)_PAD );

    Pin : Name = pinRightButton1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pinRightButton1(0)__PA ,
            fb => Net_457 ,
            pad => pinRightButton1(0)_PAD );

    Pin : Name = pinRightButton2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pinRightButton2(0)__PA ,
            fb => Net_458 ,
            pad => pinRightButton2(0)_PAD );

    Pin : Name = pinShift_Load(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pinShift_Load(0)__PA ,
            input => Net_492 ,
            pad => pinShift_Load(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_270, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterPolarC:CounterUDB:cmp_out_i\
        );
        Output = Net_270 (fanout=2)

    MacroCell: Name=Net_362, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterPolarS:CounterUDB:cmp_out_i\
        );
        Output = Net_362 (fanout=2)

    MacroCell: Name=Net_373, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterANTPlus:CounterUDB:cmp_out_i\
        );
        Output = Net_373 (fanout=2)

    MacroCell: Name=Net_492, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_423
        );
        Output = Net_492 (fanout=1)

    MacroCell: Name=\counterANTPlus:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_382 * \counterANTPlus:CounterUDB:control_7\ * 
              !\counterANTPlus:CounterUDB:count_stored_i\
        );
        Output = \counterANTPlus:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\counterANTPlus:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_382
        );
        Output = \counterANTPlus:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\counterANTPlus:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterANTPlus:CounterUDB:per_equal\
        );
        Output = \counterANTPlus:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\counterANTPlus:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_373 * !\counterANTPlus:CounterUDB:per_equal\
        );
        Output = \counterANTPlus:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\counterANTPlus:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_373 * \counterANTPlus:CounterUDB:cmp_out_i\
        );
        Output = \counterANTPlus:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\counterANTPlus:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterANTPlus:CounterUDB:per_equal\ * 
              !\counterANTPlus:CounterUDB:overflow_reg_i\
        );
        Output = \counterANTPlus:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\counterPolarC:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_387 * \counterPolarC:CounterUDB:control_7\ * 
              !\counterPolarC:CounterUDB:count_stored_i\
        );
        Output = \counterPolarC:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\counterPolarC:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_387
        );
        Output = \counterPolarC:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\counterPolarC:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterPolarC:CounterUDB:per_equal\
        );
        Output = \counterPolarC:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\counterPolarC:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_270 * !\counterPolarC:CounterUDB:per_equal\
        );
        Output = \counterPolarC:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\counterPolarC:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_270 * \counterPolarC:CounterUDB:cmp_out_i\
        );
        Output = \counterPolarC:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\counterPolarC:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterPolarC:CounterUDB:per_equal\ * 
              !\counterPolarC:CounterUDB:overflow_reg_i\
        );
        Output = \counterPolarC:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\counterPolarS:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_371 * \counterPolarS:CounterUDB:control_7\ * 
              !\counterPolarS:CounterUDB:count_stored_i\
        );
        Output = \counterPolarS:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\counterPolarS:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_371
        );
        Output = \counterPolarS:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\counterPolarS:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterPolarS:CounterUDB:per_equal\
        );
        Output = \counterPolarS:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\counterPolarS:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_362 * !\counterPolarS:CounterUDB:per_equal\
        );
        Output = \counterPolarS:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\counterPolarS:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_362 * \counterPolarS:CounterUDB:cmp_out_i\
        );
        Output = \counterPolarS:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\counterPolarS:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterPolarS:CounterUDB:per_equal\ * 
              !\counterPolarS:CounterUDB:overflow_reg_i\
        );
        Output = \counterPolarS:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\shiftregSender:bSR:load_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_423
        );
        Output = \shiftregSender:bSR:load_reg\ (fanout=1)

    MacroCell: Name=\shiftregSender:bSR:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_423 * !\shiftregSender:bSR:load_reg\
        );
        Output = \shiftregSender:bSR:status_0\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=6)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\counterANTPlus:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_273 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \counterANTPlus:CounterUDB:count_enable\ ,
            cs_addr_0 => \counterANTPlus:CounterUDB:reload\ ,
            chain_out => \counterANTPlus:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \counterANTPlus:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\counterANTPlus:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_273 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \counterANTPlus:CounterUDB:count_enable\ ,
            cs_addr_0 => \counterANTPlus:CounterUDB:reload\ ,
            ce0_comb => \counterANTPlus:CounterUDB:per_equal\ ,
            z0_comb => \counterANTPlus:CounterUDB:status_1\ ,
            ce1_comb => \counterANTPlus:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \counterANTPlus:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \counterANTPlus:CounterUDB:status_5\ ,
            chain_in => \counterANTPlus:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \counterANTPlus:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\counterPolarC:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_273 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \counterPolarC:CounterUDB:count_enable\ ,
            cs_addr_0 => \counterPolarC:CounterUDB:reload\ ,
            chain_out => \counterPolarC:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \counterPolarC:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\counterPolarC:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_273 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \counterPolarC:CounterUDB:count_enable\ ,
            cs_addr_0 => \counterPolarC:CounterUDB:reload\ ,
            ce0_comb => \counterPolarC:CounterUDB:per_equal\ ,
            z0_comb => \counterPolarC:CounterUDB:status_1\ ,
            ce1_comb => \counterPolarC:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \counterPolarC:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \counterPolarC:CounterUDB:status_5\ ,
            chain_in => \counterPolarC:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \counterPolarC:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\counterPolarS:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_273 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \counterPolarS:CounterUDB:count_enable\ ,
            cs_addr_0 => \counterPolarS:CounterUDB:reload\ ,
            chain_out => \counterPolarS:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \counterPolarS:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\counterPolarS:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_273 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \counterPolarS:CounterUDB:count_enable\ ,
            cs_addr_0 => \counterPolarS:CounterUDB:reload\ ,
            ce0_comb => \counterPolarS:CounterUDB:per_equal\ ,
            z0_comb => \counterPolarS:CounterUDB:status_1\ ,
            ce1_comb => \counterPolarS:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \counterPolarS:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \counterPolarS:CounterUDB:status_5\ ,
            chain_in => \counterPolarS:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \counterPolarS:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\shiftregReceiver:bSR:sC8:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_32 ,
            cs_addr_2 => \shiftregReceiver:bSR:ctrl_clk_enable\ ,
            route_si => Net_56_SYNCOUT ,
            f1_load => Net_423 ,
            f0_bus_stat_comb => \shiftregReceiver:bSR:status_4\ ,
            f0_blk_stat_comb => \shiftregReceiver:bSR:status_3\ ,
            f1_bus_stat_comb => \shiftregReceiver:bSR:status_6\ ,
            f1_blk_stat_comb => \shiftregReceiver:bSR:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000111100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\shiftregSender:bSR:sC8:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_32 ,
            cs_addr_2 => \shiftregSender:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \shiftregSender:bSR:status_0\ ,
            so_comb => Net_415 ,
            f0_bus_stat_comb => \shiftregSender:bSR:status_4\ ,
            f0_blk_stat_comb => \shiftregSender:bSR:status_3\ ,
            f1_bus_stat_comb => \shiftregSender:bSR:status_6\ ,
            f1_blk_stat_comb => \shiftregSender:bSR:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\statusButtonRead:sts:sts_reg\
        PORT MAP (
            status_3 => Net_458_SYNCOUT ,
            status_2 => Net_457_SYNCOUT ,
            status_1 => Net_456_SYNCOUT ,
            status_0 => Net_455_SYNCOUT );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\counterANTPlus:CounterUDB:sSTSReg:nrstSts:stsreg\
        PORT MAP (
            clock => Net_273 ,
            status_6 => \counterANTPlus:CounterUDB:status_6\ ,
            status_5 => \counterANTPlus:CounterUDB:status_5\ ,
            status_2 => \counterANTPlus:CounterUDB:status_2\ ,
            status_1 => \counterANTPlus:CounterUDB:status_1\ ,
            status_0 => \counterANTPlus:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\counterPolarC:CounterUDB:sSTSReg:nrstSts:stsreg\
        PORT MAP (
            clock => Net_273 ,
            status_6 => \counterPolarC:CounterUDB:status_6\ ,
            status_5 => \counterPolarC:CounterUDB:status_5\ ,
            status_2 => \counterPolarC:CounterUDB:status_2\ ,
            status_1 => \counterPolarC:CounterUDB:status_1\ ,
            status_0 => \counterPolarC:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\counterPolarS:CounterUDB:sSTSReg:nrstSts:stsreg\
        PORT MAP (
            clock => Net_273 ,
            status_6 => \counterPolarS:CounterUDB:status_6\ ,
            status_5 => \counterPolarS:CounterUDB:status_5\ ,
            status_2 => \counterPolarS:CounterUDB:status_2\ ,
            status_1 => \counterPolarS:CounterUDB:status_1\ ,
            status_0 => \counterPolarS:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\shiftregReceiver:bSR:StsReg\
        PORT MAP (
            clock => Net_32 ,
            status_6 => \shiftregReceiver:bSR:status_6\ ,
            status_5 => \shiftregReceiver:bSR:status_5\ ,
            status_4 => \shiftregReceiver:bSR:status_4\ ,
            status_3 => \shiftregReceiver:bSR:status_3\ ,
            status_1 => Net_423 ,
            interrupt => Net_106 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\shiftregSender:bSR:StsReg\
        PORT MAP (
            clock => Net_32 ,
            status_6 => \shiftregSender:bSR:status_6\ ,
            status_5 => \shiftregSender:bSR:status_5\ ,
            status_4 => \shiftregSender:bSR:status_4\ ,
            status_3 => \shiftregSender:bSR:status_3\ ,
            status_0 => \shiftregSender:bSR:status_0\ ,
            interrupt => Net_71 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =pinCalibrateIn(0)_SYNC
        PORT MAP (
            in => Net_56 ,
            out => Net_56_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =pinLeftButton1(0)_SYNC
        PORT MAP (
            in => Net_455 ,
            out => Net_455_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =pinLeftButton2(0)_SYNC
        PORT MAP (
            in => Net_456 ,
            out => Net_456_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =pinRightButton1(0)_SYNC
        PORT MAP (
            in => Net_457 ,
            out => Net_457_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =pinRightButton2(0)_SYNC
        PORT MAP (
            in => Net_458 ,
            out => Net_458_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\counterANTPlus:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\
        PORT MAP (
            control_7 => \counterANTPlus:CounterUDB:control_7\ ,
            control_6 => \counterANTPlus:CounterUDB:control_6\ ,
            control_5 => \counterANTPlus:CounterUDB:control_5\ ,
            control_4 => \counterANTPlus:CounterUDB:control_4\ ,
            control_3 => \counterANTPlus:CounterUDB:control_3\ ,
            control_2 => \counterANTPlus:CounterUDB:control_2\ ,
            control_1 => \counterANTPlus:CounterUDB:control_1\ ,
            control_0 => \counterANTPlus:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\counterPolarC:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\
        PORT MAP (
            control_7 => \counterPolarC:CounterUDB:control_7\ ,
            control_6 => \counterPolarC:CounterUDB:control_6\ ,
            control_5 => \counterPolarC:CounterUDB:control_5\ ,
            control_4 => \counterPolarC:CounterUDB:control_4\ ,
            control_3 => \counterPolarC:CounterUDB:control_3\ ,
            control_2 => \counterPolarC:CounterUDB:control_2\ ,
            control_1 => \counterPolarC:CounterUDB:control_1\ ,
            control_0 => \counterPolarC:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\counterPolarS:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\
        PORT MAP (
            control_7 => \counterPolarS:CounterUDB:control_7\ ,
            control_6 => \counterPolarS:CounterUDB:control_6\ ,
            control_5 => \counterPolarS:CounterUDB:control_5\ ,
            control_4 => \counterPolarS:CounterUDB:control_4\ ,
            control_3 => \counterPolarS:CounterUDB:control_3\ ,
            control_2 => \counterPolarS:CounterUDB:control_2\ ,
            control_1 => \counterPolarS:CounterUDB:control_1\ ,
            control_0 => \counterPolarS:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\shiftregReceiver:bSR:AsyncCtl:CtrlReg\
        PORT MAP (
            control_7 => \shiftregReceiver:bSR:control_7\ ,
            control_6 => \shiftregReceiver:bSR:control_6\ ,
            control_5 => \shiftregReceiver:bSR:control_5\ ,
            control_4 => \shiftregReceiver:bSR:control_4\ ,
            control_3 => \shiftregReceiver:bSR:control_3\ ,
            control_2 => \shiftregReceiver:bSR:control_2\ ,
            control_1 => \shiftregReceiver:bSR:control_1\ ,
            control_0 => \shiftregReceiver:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\shiftregSender:bSR:AsyncCtl:CtrlReg\
        PORT MAP (
            control_7 => \shiftregSender:bSR:control_7\ ,
            control_6 => \shiftregSender:bSR:control_6\ ,
            control_5 => \shiftregSender:bSR:control_5\ ,
            control_4 => \shiftregSender:bSR:control_4\ ,
            control_3 => \shiftregSender:bSR:control_3\ ,
            control_2 => \shiftregSender:bSR:control_2\ ,
            control_1 => \shiftregSender:bSR:control_1\ ,
            control_0 => \shiftregSender:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isrLoadInt
        PORT MAP (
            interrupt => Net_71 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isrStoreInt
        PORT MAP (
            interrupt => Net_106 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    3 :    5 :    8 :  37.50%
Analog domain clock dividers  :    0 :    4 :    4 :   0.00%
Pins                          :   27 :   43 :   70 :  38.57%
UDB Macrocells                :   25 :  167 :  192 :  13.02%
UDB Unique Pterms             :   24 :  360 :  384 :   6.25%
UDB Total Pterms              :   24 :      :      : 
UDB Datapath Cells            :    8 :   16 :   24 :  33.33%
UDB Status Cells              :    8 :   16 :   24 :  33.33%
             Status Registers :    1 
            StatusI Registers :    5 
                   Sync Cells :    5 (in 2 status cells)
UDB Control Cells             :    5 :   19 :   24 :  20.83%
            Control Registers :    5 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    2 :   30 :   32 :   6.25%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    3 :    1 :    4 :  75.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    1 :    3 :    4 :  25.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.093ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.187ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
IO_0@[IOP=(3)][IoId=(0)] : pinCalibrateIn(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : pinCalibrateOut(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : pinClock(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : pinDMK(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : pinShift_Load(0) (fixed)
SC[3]@[FFB(SC,3)] : \pgaANTPlus:SC\
SC[0]@[FFB(SC,0)] : \pgaPolarC:SC\
SC[2]@[FFB(SC,2)] : \pgaPolarS:SC\
IO_3@[IOP=(3)][IoId=(3)] : pinANTPlus(0)
IO_1@[IOP=(0)][IoId=(1)] : pinANTPlusLED(0)
IO_1@[IOP=(6)][IoId=(1)] : pinPolarC(0)
IO_0@[IOP=(4)][IoId=(0)] : pinPolarCLED(0)
IO_2@[IOP=(5)][IoId=(2)] : pinPolarS(0)
IO_5@[IOP=(1)][IoId=(5)] : pinPolarSLED(0)
Log: apr.M0058: The analog placement iterative improvement is 35% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 73% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
IO_0@[IOP=(3)][IoId=(0)] : pinCalibrateIn(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : pinCalibrateOut(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : pinClock(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : pinDMK(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : pinShift_Load(0) (fixed)
SC[0]@[FFB(SC,0)] : \pgaANTPlus:SC\
SC[3]@[FFB(SC,3)] : \pgaPolarC:SC\
SC[2]@[FFB(SC,2)] : \pgaPolarS:SC\
IO_4@[IOP=(0)][IoId=(4)] : pinANTPlus(0)
IO_1@[IOP=(6)][IoId=(1)] : pinANTPlusLED(0)
IO_7@[IOP=(3)][IoId=(7)] : pinPolarC(0)
IO_4@[IOP=(5)][IoId=(4)] : pinPolarCLED(0)
IO_5@[IOP=(4)][IoId=(5)] : pinPolarS(0)
IO_2@[IOP=(0)][IoId=(2)] : pinPolarSLED(0)

Analog Placement phase: Elapsed time ==> 1s.341ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Log: apr.M0017: ============ VeraRouter Improve 1 OverUse=1 ============ (App=cydsfit)
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \pgaANTPlus:Net_17\ {
  }
  Net: Net_430 {
    sc_0_vin
    agl4_x_sc_0_vin
    agl4
    agl4_x_p0_4
    p0_4
  }
  Net: Net_304 {
    sc_0_vout
    agl7_x_sc_0_vout
    agl7
    agl7_x_p0_7
    p0_7
  }
  Net: \pgaPolarC:Net_17\ {
  }
  Net: Net_426 {
    sc_3_vin
    agr7_x_sc_3_vin
    agr7
    agr7_x_p3_3
    p3_3
  }
  Net: Net_300 {
    sc_3_vout
    agr0_x_sc_3_vout
    agr0
    agr0_x_p5_4
    p5_4
  }
  Net: \pgaPolarS:Net_17\ {
  }
  Net: Net_427 {
    sc_2_vin
    agl5_x_sc_2_vin
    agl5
    agl5_x_p4_5
    p4_5
  }
  Net: Net_302 {
    sc_2_vout
    agl6_x_sc_2_vout
    agl6
    agl6_x_p0_2
    p0_2
  }
}
Map of item to net {
  sc_0_vin                                         -> Net_430
  agl4_x_sc_0_vin                                  -> Net_430
  agl4                                             -> Net_430
  agl4_x_p0_4                                      -> Net_430
  p0_4                                             -> Net_430
  sc_0_vout                                        -> Net_304
  agl7_x_sc_0_vout                                 -> Net_304
  agl7                                             -> Net_304
  agl7_x_p0_7                                      -> Net_304
  p0_7                                             -> Net_304
  sc_3_vin                                         -> Net_426
  agr7_x_sc_3_vin                                  -> Net_426
  agr7                                             -> Net_426
  agr7_x_p3_3                                      -> Net_426
  p3_3                                             -> Net_426
  sc_3_vout                                        -> Net_300
  agr0_x_sc_3_vout                                 -> Net_300
  agr0                                             -> Net_300
  agr0_x_p5_4                                      -> Net_300
  p5_4                                             -> Net_300
  sc_2_vin                                         -> Net_427
  agl5_x_sc_2_vin                                  -> Net_427
  agl5                                             -> Net_427
  agl5_x_p4_5                                      -> Net_427
  p4_5                                             -> Net_427
  sc_2_vout                                        -> Net_302
  agl6_x_sc_2_vout                                 -> Net_302
  agl6                                             -> Net_302
  agl6_x_p0_2                                      -> Net_302
  p0_2                                             -> Net_302
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.405ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   12 :   36 :   48 :  25.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.67
                   Pterms :            2.00
               Macrocells :            2.08
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 257, final cost is 257 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          9 :       2.78 :       2.78
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
datapathcell: Name =\counterPolarS:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_273 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \counterPolarS:CounterUDB:count_enable\ ,
        cs_addr_0 => \counterPolarS:CounterUDB:reload\ ,
        ce0_comb => \counterPolarS:CounterUDB:per_equal\ ,
        z0_comb => \counterPolarS:CounterUDB:status_1\ ,
        ce1_comb => \counterPolarS:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \counterPolarS:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \counterPolarS:CounterUDB:status_5\ ,
        chain_in => \counterPolarS:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \counterPolarS:CounterUDB:sC16:counterdp:u0\

statuscell: Name =\statusButtonRead:sts:sts_reg\
    PORT MAP (
        status_3 => Net_458_SYNCOUT ,
        status_2 => Net_457_SYNCOUT ,
        status_1 => Net_456_SYNCOUT ,
        status_0 => Net_455_SYNCOUT );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\counterANTPlus:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_382 * \counterANTPlus:CounterUDB:control_7\ * 
              !\counterANTPlus:CounterUDB:count_stored_i\
        );
        Output = \counterANTPlus:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\counterANTPlus:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_382
        );
        Output = \counterANTPlus:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\counterANTPlus:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterANTPlus:CounterUDB:per_equal\
        );
        Output = \counterANTPlus:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\counterANTPlus:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterANTPlus:CounterUDB:per_equal\ * 
              !\counterANTPlus:CounterUDB:overflow_reg_i\
        );
        Output = \counterANTPlus:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\counterANTPlus:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_273 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \counterANTPlus:CounterUDB:count_enable\ ,
        cs_addr_0 => \counterANTPlus:CounterUDB:reload\ ,
        chain_out => \counterANTPlus:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \counterANTPlus:CounterUDB:sC16:counterdp:u1\

controlcell: Name =\counterANTPlus:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\
    PORT MAP (
        control_7 => \counterANTPlus:CounterUDB:control_7\ ,
        control_6 => \counterANTPlus:CounterUDB:control_6\ ,
        control_5 => \counterANTPlus:CounterUDB:control_5\ ,
        control_4 => \counterANTPlus:CounterUDB:control_4\ ,
        control_3 => \counterANTPlus:CounterUDB:control_3\ ,
        control_2 => \counterANTPlus:CounterUDB:control_2\ ,
        control_1 => \counterANTPlus:CounterUDB:control_1\ ,
        control_0 => \counterANTPlus:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =pinCalibrateIn(0)_SYNC
    PORT MAP (
        in => Net_56 ,
        out => Net_56_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =pinRightButton1(0)_SYNC
    PORT MAP (
        in => Net_457 ,
        out => Net_457_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =pinRightButton2(0)_SYNC
    PORT MAP (
        in => Net_458 ,
        out => Net_458_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =pinLeftButton2(0)_SYNC
    PORT MAP (
        in => Net_456 ,
        out => Net_456_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\counterPolarS:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_371 * \counterPolarS:CounterUDB:control_7\ * 
              !\counterPolarS:CounterUDB:count_stored_i\
        );
        Output = \counterPolarS:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\counterPolarS:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_371
        );
        Output = \counterPolarS:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\counterPolarS:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_362 * !\counterPolarS:CounterUDB:per_equal\
        );
        Output = \counterPolarS:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\counterPolarS:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterPolarS:CounterUDB:per_equal\
        );
        Output = \counterPolarS:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\counterPolarS:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterPolarS:CounterUDB:per_equal\ * 
              !\counterPolarS:CounterUDB:overflow_reg_i\
        );
        Output = \counterPolarS:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_362, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterPolarS:CounterUDB:cmp_out_i\
        );
        Output = Net_362 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\counterPolarS:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_362 * \counterPolarS:CounterUDB:cmp_out_i\
        );
        Output = \counterPolarS:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\counterPolarS:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_273 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \counterPolarS:CounterUDB:count_enable\ ,
        cs_addr_0 => \counterPolarS:CounterUDB:reload\ ,
        chain_out => \counterPolarS:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \counterPolarS:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\counterPolarS:CounterUDB:sSTSReg:nrstSts:stsreg\
    PORT MAP (
        clock => Net_273 ,
        status_6 => \counterPolarS:CounterUDB:status_6\ ,
        status_5 => \counterPolarS:CounterUDB:status_5\ ,
        status_2 => \counterPolarS:CounterUDB:status_2\ ,
        status_1 => \counterPolarS:CounterUDB:status_1\ ,
        status_0 => \counterPolarS:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\counterPolarS:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\
    PORT MAP (
        control_7 => \counterPolarS:CounterUDB:control_7\ ,
        control_6 => \counterPolarS:CounterUDB:control_6\ ,
        control_5 => \counterPolarS:CounterUDB:control_5\ ,
        control_4 => \counterPolarS:CounterUDB:control_4\ ,
        control_3 => \counterPolarS:CounterUDB:control_3\ ,
        control_2 => \counterPolarS:CounterUDB:control_2\ ,
        control_1 => \counterPolarS:CounterUDB:control_1\ ,
        control_0 => \counterPolarS:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_373, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterANTPlus:CounterUDB:cmp_out_i\
        );
        Output = Net_373 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\counterANTPlus:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_373 * \counterANTPlus:CounterUDB:cmp_out_i\
        );
        Output = \counterANTPlus:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\counterANTPlus:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_373 * !\counterANTPlus:CounterUDB:per_equal\
        );
        Output = \counterANTPlus:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\counterANTPlus:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_273 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \counterANTPlus:CounterUDB:count_enable\ ,
        cs_addr_0 => \counterANTPlus:CounterUDB:reload\ ,
        ce0_comb => \counterANTPlus:CounterUDB:per_equal\ ,
        z0_comb => \counterANTPlus:CounterUDB:status_1\ ,
        ce1_comb => \counterANTPlus:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \counterANTPlus:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \counterANTPlus:CounterUDB:status_5\ ,
        chain_in => \counterANTPlus:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \counterANTPlus:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\counterANTPlus:CounterUDB:sSTSReg:nrstSts:stsreg\
    PORT MAP (
        clock => Net_273 ,
        status_6 => \counterANTPlus:CounterUDB:status_6\ ,
        status_5 => \counterANTPlus:CounterUDB:status_5\ ,
        status_2 => \counterANTPlus:CounterUDB:status_2\ ,
        status_1 => \counterANTPlus:CounterUDB:status_1\ ,
        status_0 => \counterANTPlus:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\counterPolarC:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_270 * !\counterPolarC:CounterUDB:per_equal\
        );
        Output = \counterPolarC:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_270, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterPolarC:CounterUDB:cmp_out_i\
        );
        Output = Net_270 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\counterPolarC:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_270 * \counterPolarC:CounterUDB:cmp_out_i\
        );
        Output = \counterPolarC:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\counterPolarC:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterPolarC:CounterUDB:per_equal\
        );
        Output = \counterPolarC:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\counterPolarC:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \counterPolarC:CounterUDB:per_equal\ * 
              !\counterPolarC:CounterUDB:overflow_reg_i\
        );
        Output = \counterPolarC:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\counterPolarC:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_273 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \counterPolarC:CounterUDB:count_enable\ ,
        cs_addr_0 => \counterPolarC:CounterUDB:reload\ ,
        ce0_comb => \counterPolarC:CounterUDB:per_equal\ ,
        z0_comb => \counterPolarC:CounterUDB:status_1\ ,
        ce1_comb => \counterPolarC:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \counterPolarC:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \counterPolarC:CounterUDB:status_5\ ,
        chain_in => \counterPolarC:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \counterPolarC:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\counterPolarC:CounterUDB:sSTSReg:nrstSts:stsreg\
    PORT MAP (
        clock => Net_273 ,
        status_6 => \counterPolarC:CounterUDB:status_6\ ,
        status_5 => \counterPolarC:CounterUDB:status_5\ ,
        status_2 => \counterPolarC:CounterUDB:status_2\ ,
        status_1 => \counterPolarC:CounterUDB:status_1\ ,
        status_0 => \counterPolarC:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\shiftregSender:bSR:status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_423 * !\shiftregSender:bSR:load_reg\
        );
        Output = \shiftregSender:bSR:status_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\shiftregSender:bSR:load_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_423
        );
        Output = \shiftregSender:bSR:load_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\shiftregSender:bSR:sC8:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_32 ,
        cs_addr_2 => \shiftregSender:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \shiftregSender:bSR:status_0\ ,
        so_comb => Net_415 ,
        f0_bus_stat_comb => \shiftregSender:bSR:status_4\ ,
        f0_blk_stat_comb => \shiftregSender:bSR:status_3\ ,
        f1_bus_stat_comb => \shiftregSender:bSR:status_6\ ,
        f1_blk_stat_comb => \shiftregSender:bSR:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\shiftregSender:bSR:StsReg\
    PORT MAP (
        clock => Net_32 ,
        status_6 => \shiftregSender:bSR:status_6\ ,
        status_5 => \shiftregSender:bSR:status_5\ ,
        status_4 => \shiftregSender:bSR:status_4\ ,
        status_3 => \shiftregSender:bSR:status_3\ ,
        status_0 => \shiftregSender:bSR:status_0\ ,
        interrupt => Net_71 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\shiftregSender:bSR:AsyncCtl:CtrlReg\
    PORT MAP (
        control_7 => \shiftregSender:bSR:control_7\ ,
        control_6 => \shiftregSender:bSR:control_6\ ,
        control_5 => \shiftregSender:bSR:control_5\ ,
        control_4 => \shiftregSender:bSR:control_4\ ,
        control_3 => \shiftregSender:bSR:control_3\ ,
        control_2 => \shiftregSender:bSR:control_2\ ,
        control_1 => \shiftregSender:bSR:control_1\ ,
        control_0 => \shiftregSender:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\counterPolarC:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_387 * \counterPolarC:CounterUDB:control_7\ * 
              !\counterPolarC:CounterUDB:count_stored_i\
        );
        Output = \counterPolarC:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\counterPolarC:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_273) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_387
        );
        Output = \counterPolarC:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\counterPolarC:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_273 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \counterPolarC:CounterUDB:count_enable\ ,
        cs_addr_0 => \counterPolarC:CounterUDB:reload\ ,
        chain_out => \counterPolarC:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \counterPolarC:CounterUDB:sC16:counterdp:u1\

controlcell: Name =\counterPolarC:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\
    PORT MAP (
        control_7 => \counterPolarC:CounterUDB:control_7\ ,
        control_6 => \counterPolarC:CounterUDB:control_6\ ,
        control_5 => \counterPolarC:CounterUDB:control_5\ ,
        control_4 => \counterPolarC:CounterUDB:control_4\ ,
        control_3 => \counterPolarC:CounterUDB:control_3\ ,
        control_2 => \counterPolarC:CounterUDB:control_2\ ,
        control_1 => \counterPolarC:CounterUDB:control_1\ ,
        control_0 => \counterPolarC:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =pinLeftButton1(0)_SYNC
    PORT MAP (
        in => Net_455 ,
        out => Net_455_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_492, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_423
        );
        Output = Net_492 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\shiftregReceiver:bSR:sC8:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_32 ,
        cs_addr_2 => \shiftregReceiver:bSR:ctrl_clk_enable\ ,
        route_si => Net_56_SYNCOUT ,
        f1_load => Net_423 ,
        f0_bus_stat_comb => \shiftregReceiver:bSR:status_4\ ,
        f0_blk_stat_comb => \shiftregReceiver:bSR:status_3\ ,
        f1_bus_stat_comb => \shiftregReceiver:bSR:status_6\ ,
        f1_blk_stat_comb => \shiftregReceiver:bSR:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000111100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\shiftregReceiver:bSR:StsReg\
    PORT MAP (
        clock => Net_32 ,
        status_6 => \shiftregReceiver:bSR:status_6\ ,
        status_5 => \shiftregReceiver:bSR:status_5\ ,
        status_4 => \shiftregReceiver:bSR:status_4\ ,
        status_3 => \shiftregReceiver:bSR:status_3\ ,
        status_1 => Net_423 ,
        interrupt => Net_106 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\shiftregReceiver:bSR:AsyncCtl:CtrlReg\
    PORT MAP (
        control_7 => \shiftregReceiver:bSR:control_7\ ,
        control_6 => \shiftregReceiver:bSR:control_6\ ,
        control_5 => \shiftregReceiver:bSR:control_5\ ,
        control_4 => \shiftregReceiver:bSR:control_4\ ,
        control_3 => \shiftregReceiver:bSR:control_3\ ,
        control_2 => \shiftregReceiver:bSR:control_2\ ,
        control_1 => \shiftregReceiver:bSR:control_1\ ,
        control_0 => \shiftregReceiver:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =isrLoadInt
        PORT MAP (
            interrupt => Net_71 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =isrStoreInt
        PORT MAP (
            interrupt => Net_106 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = pinCalibrateOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => pinCalibrateOut(0)__PA ,
        input => Net_415 ,
        pad => pinCalibrateOut(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = pinRightButton1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pinRightButton1(0)__PA ,
        fb => Net_457 ,
        pad => pinRightButton1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = pinPolarSLED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ANALOG, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pinPolarSLED(0)__PA ,
        fb => Net_371 ,
        analog_term => Net_302 ,
        pad => pinPolarSLED(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = pinANTPlus(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pinANTPlus(0)__PA ,
        analog_term => Net_430 ,
        pad => pinANTPlus(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = pinLeftButton2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pinLeftButton2(0)__PA ,
        fb => Net_456 ,
        pad => pinLeftButton2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = pinRightButton2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pinRightButton2(0)__PA ,
        fb => Net_458 ,
        pad => pinRightButton2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = pinANTPlusLED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ANALOG, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pinANTPlusLED(0)__PA ,
        fb => Net_382 ,
        analog_term => Net_304 ,
        pad => pinANTPlusLED(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = pinCalibrateIn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => pinCalibrateIn(0)__PA ,
        fb => Net_56 ,
        pad => pinCalibrateIn(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = pinClock(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pinClock(0)__PA ,
        input => Net_32_local ,
        pad => pinClock(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = pinShift_Load(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pinShift_Load(0)__PA ,
        input => Net_492 ,
        pad => pinShift_Load(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = pinPolarC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pinPolarC(0)__PA ,
        analog_term => Net_426 ,
        pad => pinPolarC(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=5]: 
Pin : Name = pinPolarS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pinPolarS(0)__PA ,
        analog_term => Net_427 ,
        pad => pinPolarS(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=4]: 
Pin : Name = pinPolarCLED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ANALOG, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pinPolarCLED(0)__PA ,
        fb => Net_387 ,
        analog_term => Net_300 ,
        pad => pinPolarCLED(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = pinDMK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => pinDMK(0)__PA ,
        pad => pinDMK(0)_PAD );
    Properties:
    {
    }

Port 6 is empty
Port 12 contains the following IO cells:
[IoId=4]: 
Pin : Name = pinLeftButton1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pinLeftButton1(0)__PA ,
        fb => Net_455 ,
        pad => pinLeftButton1(0)_PAD );
    Properties:
    {
    }

Port 15 is empty
Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => Net_273 ,
            dclk_0 => Net_273_local ,
            dclk_glb_1 => Net_32 ,
            dclk_1 => Net_32_local ,
            dclk_glb_2 => Net_459 ,
            dclk_2 => Net_459_local );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: 
    SC Block @ [FFB(SC,0)]: 
    sccell: Name =\pgaANTPlus:SC\
        PORT MAP (
            vref => \pgaANTPlus:Net_17\ ,
            vin => Net_430 ,
            modout => \pgaANTPlus:Net_41\ ,
            vout => Net_304 );
        Properties:
        {
            cy_registers = ""
        }
    SC Block @ [FFB(SC,2)]: 
    sccell: Name =\pgaPolarS:SC\
        PORT MAP (
            vref => \pgaPolarS:Net_17\ ,
            vin => Net_427 ,
            modout => \pgaPolarS:Net_41\ ,
            vout => Net_302 );
        Properties:
        {
            cy_registers = ""
        }
    SC Block @ [FFB(SC,3)]: 
    sccell: Name =\pgaPolarC:SC\
        PORT MAP (
            vref => \pgaPolarC:Net_17\ ,
            vin => Net_426 ,
            modout => \pgaPolarC:Net_41\ ,
            vout => Net_300 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: 
    Timer Block @ [FFB(Timer,0)]: 
    timercell: Name =\counterShift:CounterHW\
        PORT MAP (
            clock => Net_32 ,
            tc => Net_423 ,
            cmp => \counterShift:Net_54\ ,
            irq => \counterShift:Net_42\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(Abuf,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: empty
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty
Fixed Function block hod @ [FFB(TimingFault,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+-----------------------------
   0 |   0 |     * |      NONE |    OPEN_DRAIN_LO | pinCalibrateOut(0) | In(Net_415)
     |   1 |       |      NONE |     HI_Z_DIGITAL | pinRightButton1(0) | FB(Net_457)
     |   2 |       |      NONE |    OPEN_DRAIN_HI |    pinPolarSLED(0) | FB(Net_371), Analog(Net_302)
     |   4 |       |      NONE |      HI_Z_ANALOG |      pinANTPlus(0) | Analog(Net_430)
     |   5 |       |      NONE |     HI_Z_DIGITAL |  pinLeftButton2(0) | FB(Net_456)
     |   6 |       |      NONE |     HI_Z_DIGITAL | pinRightButton2(0) | FB(Net_458)
     |   7 |       |      NONE |    OPEN_DRAIN_HI |   pinANTPlusLED(0) | FB(Net_382), Analog(Net_304)
-----+-----+-------+-----------+------------------+--------------------+-----------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |   \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |   \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT |   \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT |   \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |   \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |   \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |   \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+--------------------+-----------------------------
   3 |   0 |     * |      NONE |      RES_PULL_UP |  pinCalibrateIn(0) | FB(Net_56)
     |   1 |     * |      NONE |         CMOS_OUT |        pinClock(0) | In(Net_32_local)
     |   2 |     * |      NONE |         CMOS_OUT |   pinShift_Load(0) | In(Net_492)
     |   3 |       |      NONE |      HI_Z_ANALOG |       pinPolarC(0) | Analog(Net_426)
-----+-----+-------+-----------+------------------+--------------------+-----------------------------
   4 |   5 |       |      NONE |      HI_Z_ANALOG |       pinPolarS(0) | Analog(Net_427)
-----+-----+-------+-----------+------------------+--------------------+-----------------------------
   5 |   4 |       |      NONE |    OPEN_DRAIN_HI |    pinPolarCLED(0) | FB(Net_387), Analog(Net_300)
     |   6 |     * |      NONE |      RES_PULL_UP |          pinDMK(0) | 
-----+-----+-------+-----------+------------------+--------------------+-----------------------------
  12 |   4 |       |      NONE |     HI_Z_DIGITAL |  pinLeftButton1(0) | FB(Net_455)
-----------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 1s.445ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.887ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.218ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: Design01_timing.html: Warning-1350: Asynchronous path(s) exist from "clockShift(fixed-function)" to "clockShift". See the timing report for details. (File=C:\Users\Bryan.Lee\Documents\PSoC Creator\Pulse_psoc5\Combine\Design01.cydsn\codegentemp\Design01_timing.html)
Warning: sta.M0019: Design01_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( clockPulseCount ). (File=C:\Users\Bryan.Lee\Documents\PSoC Creator\Pulse_psoc5\Combine\Design01.cydsn\codegentemp\Design01_timing.html)
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.561ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.249ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.405ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.437ms
API generation phase: Elapsed time ==> 0s.935ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
