verilog work "/home/saul/projects/digital/DIGIMP/I2c/fpga/i2c_v1/i2c_v1.sim/sim_1/impl/timing/I2C_f_tb_time_impl.v"
verilog work "/home/saul/projects/digital/DIGIMP/I2c/fpga/i2c_v1/i2c_v1.srcs/sim_1/imports/I2c/I2C_f_tb.v"
