
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//cc-6.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 2549772 heartbeat IPC: 3.92192 cumulative IPC: 3.92192 (Simulation time: 0 hr 0 min 34 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5242270 heartbeat IPC: 3.71402 cumulative IPC: 3.81514 (Simulation time: 0 hr 1 min 13 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 8005791 heartbeat IPC: 3.61857 cumulative IPC: 3.74729 (Simulation time: 0 hr 1 min 54 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 10790964 heartbeat IPC: 3.59044 cumulative IPC: 3.70681 (Simulation time: 0 hr 2 min 35 sec) 

Warmup complete CPU 0 instructions: 40000001 cycles: 10790964 (Simulation time: 0 hr 2 min 35 sec) 

Heartbeat CPU 0 instructions: 50000000 cycles: 36594745 heartbeat IPC: 0.38754 cumulative IPC: 0.38754 (Simulation time: 0 hr 3 min 40 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 61410561 heartbeat IPC: 0.402969 cumulative IPC: 0.395104 (Simulation time: 0 hr 4 min 52 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 87325782 heartbeat IPC: 0.385874 cumulative IPC: 0.391979 (Simulation time: 0 hr 5 min 57 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 113351810 heartbeat IPC: 0.384231 cumulative IPC: 0.390012 (Simulation time: 0 hr 7 min 4 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 138400745 heartbeat IPC: 0.399219 cumulative IPC: 0.39182 (Simulation time: 0 hr 8 min 9 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 163210276 heartbeat IPC: 0.403071 cumulative IPC: 0.393651 (Simulation time: 0 hr 9 min 19 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 187972365 heartbeat IPC: 0.403843 cumulative IPC: 0.395075 (Simulation time: 0 hr 10 min 27 sec) 
Heartbeat CPU 0 instructions: 120000000 cycles: 213629134 heartbeat IPC: 0.389761 cumulative IPC: 0.394403 (Simulation time: 0 hr 11 min 36 sec) 
Heartbeat CPU 0 instructions: 130000001 cycles: 239861761 heartbeat IPC: 0.381205 cumulative IPC: 0.392892 (Simulation time: 0 hr 12 min 40 sec) 
Heartbeat CPU 0 instructions: 140000002 cycles: 266003599 heartbeat IPC: 0.382529 cumulative IPC: 0.39183 (Simulation time: 0 hr 13 min 41 sec) 
Finished CPU 0 instructions: 100000001 cycles: 255212635 cumulative IPC: 0.39183 (Simulation time: 0 hr 13 min 41 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.39183 instructions: 100000001 cycles: 255212635
cpu0_DTLB TOTAL     ACCESS:   26463313  HIT:   21198493  MISS:    5264820
cpu0_DTLB LOAD      ACCESS:   26260357  HIT:   20995537  MISS:    5264820
cpu0_DTLB RFO       ACCESS:     202956  HIT:     202956  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.77123 cycles
cpu0_DTLB MSHR FULL EVENTS: 427816 MSHR MERGE EVENTS: 211673
cpu0_ITLB TOTAL     ACCESS:   10622211  HIT:   10622211  MISS:          0
cpu0_ITLB LOAD      ACCESS:   10622211  HIT:   10622211  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:    5264820  HIT:    5256846  MISS:       7974
cpu0_STLB LOAD      ACCESS:    5264820  HIT:    5256846  MISS:       7974
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 218.471 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   21396288  HIT:   13258698  MISS:    8137590
cpu0_L1D LOAD      ACCESS:   21184866  HIT:   13054767  MISS:    8130099
cpu0_L1D RFO       ACCESS:     203448  HIT:     203448  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7974  HIT:        483  MISS:       7491
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 26.9296 cycles
cpu0_L1D MSHR FULL EVENTS: 17 MSHR MERGE EVENTS: 883430
cpu0_L2C TOTAL     ACCESS:    8300448  HIT:    4119830  MISS:    4180610
cpu0_L2C LOAD      ACCESS:    8130098  HIT:    3949524  MISS:    4180574
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     162859  HIT:     162851  MISS:          8
cpu0_L2C TRANSLATION ACCESS:       7491  HIT:       7455  MISS:         36
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 31.5043 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    8361201  HIT:    3667652  MISS:     512953
LLC LOAD      ACCESS:    4180547  HIT:    3667596  MISS:     512951
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    4180618  HIT:         22  MISS:    4180596
LLC TRANSLATION ACCESS:         36  HIT:         34  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 86.6117 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     387990  ROW_BUFFER_MISS:     124963
 DBUS AVG_CONGESTED_CYCLE:    3.12637
 WQ ROW_BUFFER_HIT:        307  ROW_BUFFER_MISS:        848  FULL:          0


CPU 0 Branch Prediction Accuracy: 85.006% MPKI: 31.1305 Average ROB Occupancy at Mispredict: 13.7826
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.1305
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

