{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715137268900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715137268900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 11:01:08 2024 " "Processing started: Wed May 08 11:01:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715137268900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715137268900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traffic_light -c traffic_light " "Command: quartus_map --read_settings_files=on --write_settings_files=off traffic_light -c traffic_light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715137268900 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715137269101 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715137269101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "row_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file row_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 row_sel " "Found entity 1: row_sel" {  } { { "row_sel.v" "" { Text "D:/willy/traffic_light/row_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715137274483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715137274483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pattern.v 1 1 " "Found 1 design units, including 1 entities, in source file pattern.v" { { "Info" "ISGN_ENTITY_NAME" "1 pattern " "Found entity 1: pattern" {  } { { "pattern.v" "" { Text "D:/willy/traffic_light/pattern.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715137274483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715137274483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pattern2.v 1 1 " "Found 1 design units, including 1 entities, in source file pattern2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pattern2 " "Found entity 1: pattern2" {  } { { "pattern2.v" "" { Text "D:/willy/traffic_light/pattern2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715137274484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715137274484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pattern3.v 1 1 " "Found 1 design units, including 1 entities, in source file pattern3.v" { { "Info" "ISGN_ENTITY_NAME" "1 pattern3 " "Found entity 1: pattern3" {  } { { "pattern3.v" "" { Text "D:/willy/traffic_light/pattern3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715137274486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715137274486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ptn_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file ptn_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 ptn_sel " "Found entity 1: ptn_sel" {  } { { "ptn_sel.v" "" { Text "D:/willy/traffic_light/ptn_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715137274486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715137274486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "red_green.v 1 1 " "Found 1 design units, including 1 entities, in source file red_green.v" { { "Info" "ISGN_ENTITY_NAME" "1 red_green " "Found entity 1: red_green" {  } { { "red_green.v" "" { Text "D:/willy/traffic_light/red_green.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715137274487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715137274487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_div.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Found entity 1: freq_div" {  } { { "freq_div.v" "" { Text "D:/willy/traffic_light/freq_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715137274488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715137274488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dot_matrix_top.v 1 1 " "Found 1 design units, including 1 entities, in source file dot_matrix_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 dot_matrix_top " "Found entity 1: dot_matrix_top" {  } { { "dot_matrix_top.v" "" { Text "D:/willy/traffic_light/dot_matrix_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715137274488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715137274488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_to_seg7_0_9.v 1 1 " "Found 1 design units, including 1 entities, in source file num_to_seg7_0_9.v" { { "Info" "ISGN_ENTITY_NAME" "1 num_to_seg7_0_9 " "Found entity 1: num_to_seg7_0_9" {  } { { "num_to_seg7_0_9.v" "" { Text "D:/willy/traffic_light/num_to_seg7_0_9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715137274489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715137274489 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dot_matrix_top " "Elaborating entity \"dot_matrix_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715137274506 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "J11\[8\] dot_matrix_top.v(5) " "Output port \"J11\[8\]\" at dot_matrix_top.v(5) has no driver" {  } { { "dot_matrix_top.v" "" { Text "D:/willy/traffic_light/dot_matrix_top.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715137274508 "|dot_matrix_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "J11\[6\] dot_matrix_top.v(5) " "Output port \"J11\[6\]\" at dot_matrix_top.v(5) has no driver" {  } { { "dot_matrix_top.v" "" { Text "D:/willy/traffic_light/dot_matrix_top.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715137274508 "|dot_matrix_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "J11\[4\] dot_matrix_top.v(5) " "Output port \"J11\[4\]\" at dot_matrix_top.v(5) has no driver" {  } { { "dot_matrix_top.v" "" { Text "D:/willy/traffic_light/dot_matrix_top.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715137274508 "|dot_matrix_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "J11\[2\] dot_matrix_top.v(5) " "Output port \"J11\[2\]\" at dot_matrix_top.v(5) has no driver" {  } { { "dot_matrix_top.v" "" { Text "D:/willy/traffic_light/dot_matrix_top.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715137274508 "|dot_matrix_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:m0 " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:m0\"" {  } { { "dot_matrix_top.v" "m0" { Text "D:/willy/traffic_light/dot_matrix_top.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715137274512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "row_sel row_sel:m1 " "Elaborating entity \"row_sel\" for hierarchy \"row_sel:m1\"" {  } { { "dot_matrix_top.v" "m1" { Text "D:/willy/traffic_light/dot_matrix_top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715137274513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pattern pattern:m2 " "Elaborating entity \"pattern\" for hierarchy \"pattern:m2\"" {  } { { "dot_matrix_top.v" "m2" { Text "D:/willy/traffic_light/dot_matrix_top.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715137274513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pattern2 pattern2:m3 " "Elaborating entity \"pattern2\" for hierarchy \"pattern2:m3\"" {  } { { "dot_matrix_top.v" "m3" { Text "D:/willy/traffic_light/dot_matrix_top.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715137274514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pattern3 pattern3:m4 " "Elaborating entity \"pattern3\" for hierarchy \"pattern3:m4\"" {  } { { "dot_matrix_top.v" "m4" { Text "D:/willy/traffic_light/dot_matrix_top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715137274515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ptn_sel ptn_sel:m5 " "Elaborating entity \"ptn_sel\" for hierarchy \"ptn_sel:m5\"" {  } { { "dot_matrix_top.v" "m5" { Text "D:/willy/traffic_light/dot_matrix_top.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715137274515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:m6 " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:m6\"" {  } { { "dot_matrix_top.v" "m6" { Text "D:/willy/traffic_light/dot_matrix_top.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715137274516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "red_green red_green:m7 " "Elaborating entity \"red_green\" for hierarchy \"red_green:m7\"" {  } { { "dot_matrix_top.v" "m7" { Text "D:/willy/traffic_light/dot_matrix_top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715137274517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_to_seg7_0_9 num_to_seg7_0_9:m8 " "Elaborating entity \"num_to_seg7_0_9\" for hierarchy \"num_to_seg7_0_9:m8\"" {  } { { "dot_matrix_top.v" "m8" { Text "D:/willy/traffic_light/dot_matrix_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715137274517 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "red_green.v" "" { Text "D:/willy/traffic_light/red_green.v" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1715137274815 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1715137274815 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ptn_sel:m5\|col\[11\] ptn_sel:m5\|col\[11\]~_emulated ptn_sel:m5\|col\[11\]~1 " "Register \"ptn_sel:m5\|col\[11\]\" is converted into an equivalent circuit using register \"ptn_sel:m5\|col\[11\]~_emulated\" and latch \"ptn_sel:m5\|col\[11\]~1\"" {  } { { "ptn_sel.v" "" { Text "D:/willy/traffic_light/ptn_sel.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715137274816 "|dot_matrix_top|ptn_sel:m5|col[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ptn_sel:m5\|col\[10\] ptn_sel:m5\|col\[10\]~_emulated ptn_sel:m5\|col\[10\]~5 " "Register \"ptn_sel:m5\|col\[10\]\" is converted into an equivalent circuit using register \"ptn_sel:m5\|col\[10\]~_emulated\" and latch \"ptn_sel:m5\|col\[10\]~5\"" {  } { { "ptn_sel.v" "" { Text "D:/willy/traffic_light/ptn_sel.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715137274816 "|dot_matrix_top|ptn_sel:m5|col[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ptn_sel:m5\|col\[9\] ptn_sel:m5\|col\[9\]~_emulated ptn_sel:m5\|col\[9\]~9 " "Register \"ptn_sel:m5\|col\[9\]\" is converted into an equivalent circuit using register \"ptn_sel:m5\|col\[9\]~_emulated\" and latch \"ptn_sel:m5\|col\[9\]~9\"" {  } { { "ptn_sel.v" "" { Text "D:/willy/traffic_light/ptn_sel.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715137274816 "|dot_matrix_top|ptn_sel:m5|col[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ptn_sel:m5\|col\[12\] ptn_sel:m5\|col\[12\]~_emulated ptn_sel:m5\|col\[12\]~13 " "Register \"ptn_sel:m5\|col\[12\]\" is converted into an equivalent circuit using register \"ptn_sel:m5\|col\[12\]~_emulated\" and latch \"ptn_sel:m5\|col\[12\]~13\"" {  } { { "ptn_sel.v" "" { Text "D:/willy/traffic_light/ptn_sel.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715137274816 "|dot_matrix_top|ptn_sel:m5|col[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ptn_sel:m5\|col\[8\] ptn_sel:m5\|col\[8\]~_emulated ptn_sel:m5\|col\[8\]~17 " "Register \"ptn_sel:m5\|col\[8\]\" is converted into an equivalent circuit using register \"ptn_sel:m5\|col\[8\]~_emulated\" and latch \"ptn_sel:m5\|col\[8\]~17\"" {  } { { "ptn_sel.v" "" { Text "D:/willy/traffic_light/ptn_sel.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715137274816 "|dot_matrix_top|ptn_sel:m5|col[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ptn_sel:m5\|col\[7\] ptn_sel:m5\|col\[7\]~_emulated ptn_sel:m5\|col\[7\]~21 " "Register \"ptn_sel:m5\|col\[7\]\" is converted into an equivalent circuit using register \"ptn_sel:m5\|col\[7\]~_emulated\" and latch \"ptn_sel:m5\|col\[7\]~21\"" {  } { { "ptn_sel.v" "" { Text "D:/willy/traffic_light/ptn_sel.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715137274816 "|dot_matrix_top|ptn_sel:m5|col[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ptn_sel:m5\|col\[3\] ptn_sel:m5\|col\[3\]~_emulated ptn_sel:m5\|col\[3\]~25 " "Register \"ptn_sel:m5\|col\[3\]\" is converted into an equivalent circuit using register \"ptn_sel:m5\|col\[3\]~_emulated\" and latch \"ptn_sel:m5\|col\[3\]~25\"" {  } { { "ptn_sel.v" "" { Text "D:/willy/traffic_light/ptn_sel.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715137274816 "|dot_matrix_top|ptn_sel:m5|col[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ptn_sel:m5\|col\[6\] ptn_sel:m5\|col\[6\]~_emulated ptn_sel:m5\|col\[6\]~29 " "Register \"ptn_sel:m5\|col\[6\]\" is converted into an equivalent circuit using register \"ptn_sel:m5\|col\[6\]~_emulated\" and latch \"ptn_sel:m5\|col\[6\]~29\"" {  } { { "ptn_sel.v" "" { Text "D:/willy/traffic_light/ptn_sel.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715137274816 "|dot_matrix_top|ptn_sel:m5|col[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ptn_sel:m5\|col\[5\] ptn_sel:m5\|col\[5\]~_emulated ptn_sel:m5\|col\[5\]~33 " "Register \"ptn_sel:m5\|col\[5\]\" is converted into an equivalent circuit using register \"ptn_sel:m5\|col\[5\]~_emulated\" and latch \"ptn_sel:m5\|col\[5\]~33\"" {  } { { "ptn_sel.v" "" { Text "D:/willy/traffic_light/ptn_sel.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715137274816 "|dot_matrix_top|ptn_sel:m5|col[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ptn_sel:m5\|col\[4\] ptn_sel:m5\|col\[4\]~_emulated ptn_sel:m5\|col\[4\]~37 " "Register \"ptn_sel:m5\|col\[4\]\" is converted into an equivalent circuit using register \"ptn_sel:m5\|col\[4\]~_emulated\" and latch \"ptn_sel:m5\|col\[4\]~37\"" {  } { { "ptn_sel.v" "" { Text "D:/willy/traffic_light/ptn_sel.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715137274816 "|dot_matrix_top|ptn_sel:m5|col[4]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1715137274816 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "J4\[1\] VCC " "Pin \"J4\[1\]\" is stuck at VCC" {  } { { "dot_matrix_top.v" "" { Text "D:/willy/traffic_light/dot_matrix_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715137274840 "|dot_matrix_top|J4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J4\[3\] VCC " "Pin \"J4\[3\]\" is stuck at VCC" {  } { { "dot_matrix_top.v" "" { Text "D:/willy/traffic_light/dot_matrix_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715137274840 "|dot_matrix_top|J4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J4\[5\] VCC " "Pin \"J4\[5\]\" is stuck at VCC" {  } { { "dot_matrix_top.v" "" { Text "D:/willy/traffic_light/dot_matrix_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715137274840 "|dot_matrix_top|J4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J7\[4\] VCC " "Pin \"J7\[4\]\" is stuck at VCC" {  } { { "dot_matrix_top.v" "" { Text "D:/willy/traffic_light/dot_matrix_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715137274840 "|dot_matrix_top|J7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J7\[6\] VCC " "Pin \"J7\[6\]\" is stuck at VCC" {  } { { "dot_matrix_top.v" "" { Text "D:/willy/traffic_light/dot_matrix_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715137274840 "|dot_matrix_top|J7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J7\[8\] VCC " "Pin \"J7\[8\]\" is stuck at VCC" {  } { { "dot_matrix_top.v" "" { Text "D:/willy/traffic_light/dot_matrix_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715137274840 "|dot_matrix_top|J7[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J11\[2\] GND " "Pin \"J11\[2\]\" is stuck at GND" {  } { { "dot_matrix_top.v" "" { Text "D:/willy/traffic_light/dot_matrix_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715137274840 "|dot_matrix_top|J11[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J11\[4\] GND " "Pin \"J11\[4\]\" is stuck at GND" {  } { { "dot_matrix_top.v" "" { Text "D:/willy/traffic_light/dot_matrix_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715137274840 "|dot_matrix_top|J11[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J11\[6\] GND " "Pin \"J11\[6\]\" is stuck at GND" {  } { { "dot_matrix_top.v" "" { Text "D:/willy/traffic_light/dot_matrix_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715137274840 "|dot_matrix_top|J11[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J11\[8\] GND " "Pin \"J11\[8\]\" is stuck at GND" {  } { { "dot_matrix_top.v" "" { Text "D:/willy/traffic_light/dot_matrix_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715137274840 "|dot_matrix_top|J11[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_5\[7\] VCC " "Pin \"seg7_5\[7\]\" is stuck at VCC" {  } { { "dot_matrix_top.v" "" { Text "D:/willy/traffic_light/dot_matrix_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715137274840 "|dot_matrix_top|seg7_5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_0\[7\] VCC " "Pin \"seg7_0\[7\]\" is stuck at VCC" {  } { { "dot_matrix_top.v" "" { Text "D:/willy/traffic_light/dot_matrix_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715137274840 "|dot_matrix_top|seg7_0[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715137274840 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715137274890 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715137275231 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715137275231 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "198 " "Implemented 198 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715137275252 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715137275252 ""} { "Info" "ICUT_CUT_TM_LCELLS" "156 " "Implemented 156 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715137275252 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715137275252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715137275260 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 11:01:15 2024 " "Processing ended: Wed May 08 11:01:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715137275260 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715137275260 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715137275260 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715137275260 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1715137277251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715137277251 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 11:01:16 2024 " "Processing started: Wed May 08 11:01:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715137277251 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1715137277251 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off traffic_light -c traffic_light " "Command: quartus_fit --read_settings_files=off --write_settings_files=off traffic_light -c traffic_light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1715137277251 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1715137278092 ""}
{ "Info" "0" "" "Project  = traffic_light" {  } {  } 0 0 "Project  = traffic_light" 0 0 "Fitter" 0 0 1715137278093 ""}
{ "Info" "0" "" "Revision = traffic_light" {  } {  } 0 0 "Revision = traffic_light" 0 0 "Fitter" 0 0 1715137278095 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1715137278171 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1715137278171 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "traffic_light 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"traffic_light\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1715137278186 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715137278235 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715137278235 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1715137278565 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1715137278590 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715137278939 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715137278939 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715137278939 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715137278939 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715137278939 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715137278939 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715137278939 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715137278939 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715137278939 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715137278939 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715137278939 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715137278939 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715137278939 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1715137278939 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/willy/traffic_light/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715137278967 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/willy/traffic_light/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715137278967 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/willy/traffic_light/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715137278967 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/willy/traffic_light/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715137278967 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/willy/traffic_light/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715137278967 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/willy/traffic_light/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715137278967 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/willy/traffic_light/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715137278967 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/willy/traffic_light/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715137278967 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1715137278967 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1715137278968 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1715137278968 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1715137278968 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1715137278968 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1715137278974 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "42 42 " "No exact pin location assignment(s) for 42 pins of 42 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1715137279256 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "The Timing Analyzer is analyzing 10 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1715137279718 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "traffic_light.sdc " "Synopsys Design Constraints File file not found: 'traffic_light.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1715137279718 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1715137279718 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1715137279722 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1715137279722 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1715137279726 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715137279752 ""}  } { { "dot_matrix_top.v" "" { Text "D:/willy/traffic_light/dot_matrix_top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/willy/traffic_light/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715137279752 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed)) " "Automatically promoted node rst~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715137279752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ptn_sel:m5\|col\[11\]~2 " "Destination node ptn_sel:m5\|col\[11\]~2" {  } { { "ptn_sel.v" "" { Text "D:/willy/traffic_light/ptn_sel.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/willy/traffic_light/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715137279752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ptn_sel:m5\|col\[10\]~6 " "Destination node ptn_sel:m5\|col\[10\]~6" {  } { { "ptn_sel.v" "" { Text "D:/willy/traffic_light/ptn_sel.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/willy/traffic_light/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715137279752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ptn_sel:m5\|col\[9\]~10 " "Destination node ptn_sel:m5\|col\[9\]~10" {  } { { "ptn_sel.v" "" { Text "D:/willy/traffic_light/ptn_sel.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/willy/traffic_light/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715137279752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ptn_sel:m5\|col\[12\]~14 " "Destination node ptn_sel:m5\|col\[12\]~14" {  } { { "ptn_sel.v" "" { Text "D:/willy/traffic_light/ptn_sel.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/willy/traffic_light/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715137279752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ptn_sel:m5\|col\[8\]~18 " "Destination node ptn_sel:m5\|col\[8\]~18" {  } { { "ptn_sel.v" "" { Text "D:/willy/traffic_light/ptn_sel.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/willy/traffic_light/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715137279752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ptn_sel:m5\|col\[7\]~22 " "Destination node ptn_sel:m5\|col\[7\]~22" {  } { { "ptn_sel.v" "" { Text "D:/willy/traffic_light/ptn_sel.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/willy/traffic_light/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715137279752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ptn_sel:m5\|col\[3\]~26 " "Destination node ptn_sel:m5\|col\[3\]~26" {  } { { "ptn_sel.v" "" { Text "D:/willy/traffic_light/ptn_sel.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/willy/traffic_light/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715137279752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ptn_sel:m5\|col\[6\]~30 " "Destination node ptn_sel:m5\|col\[6\]~30" {  } { { "ptn_sel.v" "" { Text "D:/willy/traffic_light/ptn_sel.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/willy/traffic_light/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715137279752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ptn_sel:m5\|col\[5\]~34 " "Destination node ptn_sel:m5\|col\[5\]~34" {  } { { "ptn_sel.v" "" { Text "D:/willy/traffic_light/ptn_sel.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/willy/traffic_light/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715137279752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ptn_sel:m5\|col\[4\]~38 " "Destination node ptn_sel:m5\|col\[4\]~38" {  } { { "ptn_sel.v" "" { Text "D:/willy/traffic_light/ptn_sel.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/willy/traffic_light/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715137279752 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1715137279752 ""}  } { { "dot_matrix_top.v" "" { Text "D:/willy/traffic_light/dot_matrix_top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/willy/traffic_light/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715137279752 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "freq_div:m0\|divider\[15\]  " "Automatically promoted node freq_div:m0\|divider\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715137279752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "freq_div:m0\|divider\[15\]~42 " "Destination node freq_div:m0\|divider\[15\]~42" {  } { { "freq_div.v" "" { Text "D:/willy/traffic_light/freq_div.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/willy/traffic_light/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715137279752 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1715137279752 ""}  } { { "freq_div.v" "" { Text "D:/willy/traffic_light/freq_div.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/willy/traffic_light/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715137279752 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "freq_div:m6\|divider\[24\]  " "Automatically promoted node freq_div:m6\|divider\[24\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715137279752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "freq_div:m6\|divider\[24\]~57 " "Destination node freq_div:m6\|divider\[24\]~57" {  } { { "freq_div.v" "" { Text "D:/willy/traffic_light/freq_div.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/willy/traffic_light/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715137279752 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1715137279752 ""}  } { { "freq_div.v" "" { Text "D:/willy/traffic_light/freq_div.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/willy/traffic_light/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715137279752 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1715137280082 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715137280083 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715137280083 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715137280083 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715137280084 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1715137280084 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1715137280084 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1715137280084 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1715137280099 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1715137280099 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1715137280099 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "40 unused 2.5V 0 40 0 " "Number of I/O pins in group: 40 (unused VREF, 2.5V VCCIO, 0 input, 40 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1715137280103 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1715137280103 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1715137280103 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715137280104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715137280104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 34 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715137280104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715137280104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715137280104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715137280104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715137280104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715137280104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715137280104 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1715137280104 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1715137280104 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715137280173 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1715137280186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1715137281099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715137281190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1715137281223 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1715137287046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715137287046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1715137292522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y33 X32_Y43 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y33 to location X32_Y43" {  } { { "loc" "" { Generic "D:/willy/traffic_light/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y33 to location X32_Y43"} { { 12 { 0 ""} 22 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1715137293563 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1715137293563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1715137294057 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1715137294057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715137294060 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.18 " "Total time spent on timing analysis during the Fitter is 0.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1715137294209 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715137294216 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715137294440 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715137294440 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715137294763 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715137295167 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/willy/traffic_light/output_files/traffic_light.fit.smsg " "Generated suppressed messages file D:/willy/traffic_light/output_files/traffic_light.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1715137295438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5861 " "Peak virtual memory: 5861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715137295766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 11:01:35 2024 " "Processing ended: Wed May 08 11:01:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715137295766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715137295766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715137295766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1715137295766 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1715137297488 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715137297488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 11:01:37 2024 " "Processing started: Wed May 08 11:01:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715137297488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1715137297488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off traffic_light -c traffic_light " "Command: quartus_asm --read_settings_files=off --write_settings_files=off traffic_light -c traffic_light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1715137297488 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1715137297668 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1715137298983 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1715137299085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715137299870 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 11:01:39 2024 " "Processing ended: Wed May 08 11:01:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715137299870 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715137299870 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715137299870 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1715137299870 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1715137300460 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1715137301027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715137301027 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 11:01:40 2024 " "Processing started: Wed May 08 11:01:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715137301027 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1715137301027 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta traffic_light -c traffic_light " "Command: quartus_sta traffic_light -c traffic_light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1715137301027 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1715137301104 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1715137301205 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1715137301205 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715137301236 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715137301236 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "The Timing Analyzer is analyzing 10 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1715137301416 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "traffic_light.sdc " "Synopsys Design Constraints File file not found: 'traffic_light.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1715137301432 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1715137301432 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freq_div:m0\|divider\[15\] freq_div:m0\|divider\[15\] " "create_clock -period 1.000 -name freq_div:m0\|divider\[15\] freq_div:m0\|divider\[15\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715137301433 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freq_div:m6\|divider\[24\] freq_div:m6\|divider\[24\] " "create_clock -period 1.000 -name freq_div:m6\|divider\[24\] freq_div:m6\|divider\[24\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715137301433 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715137301433 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst rst " "create_clock -period 1.000 -name rst rst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715137301433 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715137301433 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1715137301434 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715137301434 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1715137301436 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1715137301442 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1715137301450 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715137301451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.924 " "Worst-case setup slack is -3.924" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137301451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137301451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.924             -49.762 freq_div:m0\|divider\[15\]  " "   -3.924             -49.762 freq_div:m0\|divider\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137301451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.312             -40.476 clk  " "   -2.312             -40.476 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137301451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.814             -16.495 rst  " "   -1.814             -16.495 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137301451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.434             -12.258 freq_div:m6\|divider\[24\]  " "   -1.434             -12.258 freq_div:m6\|divider\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137301451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715137301451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137301456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137301456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 freq_div:m0\|divider\[15\]  " "    0.341               0.000 freq_div:m0\|divider\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137301456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 freq_div:m6\|divider\[24\]  " "    0.341               0.000 freq_div:m6\|divider\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137301456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 clk  " "    0.356               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137301456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.807               0.000 rst  " "    0.807               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137301456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715137301456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.856 " "Worst-case recovery slack is -0.856" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137301458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137301458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.856             -12.714 freq_div:m0\|divider\[15\]  " "   -0.856             -12.714 freq_div:m0\|divider\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137301458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.414              -3.726 freq_div:m6\|divider\[24\]  " "   -0.414              -3.726 freq_div:m6\|divider\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137301458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.056              -1.444 clk  " "   -0.056              -1.444 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137301458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715137301458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.018 " "Worst-case removal slack is -0.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137301464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137301464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.018              -0.452 clk  " "   -0.018              -0.452 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137301464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 freq_div:m0\|divider\[15\]  " "    0.290               0.000 freq_div:m0\|divider\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137301464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 freq_div:m6\|divider\[24\]  " "    0.346               0.000 freq_div:m6\|divider\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137301464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715137301464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137301465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137301465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -39.478 clk  " "   -3.000             -39.478 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137301465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 rst  " "   -3.000              -3.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137301465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -32.269 freq_div:m0\|divider\[15\]  " "   -1.403             -32.269 freq_div:m0\|divider\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137301465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -12.627 freq_div:m6\|divider\[24\]  " "   -1.403             -12.627 freq_div:m6\|divider\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137301465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715137301465 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1715137301479 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1715137301499 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1715137304581 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715137304628 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715137304631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.538 " "Worst-case setup slack is -3.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.538             -43.743 freq_div:m0\|divider\[15\]  " "   -3.538             -43.743 freq_div:m0\|divider\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.967             -33.911 clk  " "   -1.967             -33.911 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.588             -14.338 rst  " "   -1.588             -14.338 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.231             -10.479 freq_div:m6\|divider\[24\]  " "   -1.231             -10.479 freq_div:m6\|divider\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715137304636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 freq_div:m0\|divider\[15\]  " "    0.306               0.000 freq_div:m0\|divider\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 freq_div:m6\|divider\[24\]  " "    0.306               0.000 freq_div:m6\|divider\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 clk  " "    0.321               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.741               0.000 rst  " "    0.741               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715137304638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.698 " "Worst-case recovery slack is -0.698" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.698             -10.064 freq_div:m0\|divider\[15\]  " "   -0.698             -10.064 freq_div:m0\|divider\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.324              -2.916 freq_div:m6\|divider\[24\]  " "   -0.324              -2.916 freq_div:m6\|divider\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.004               0.000 clk  " "    0.004               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715137304645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.010 " "Worst-case removal slack is -0.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.010              -0.260 clk  " "   -0.010              -0.260 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 freq_div:m0\|divider\[15\]  " "    0.274               0.000 freq_div:m0\|divider\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 freq_div:m6\|divider\[24\]  " "    0.326               0.000 freq_div:m6\|divider\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715137304652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -39.478 clk  " "   -3.000             -39.478 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 rst  " "   -3.000              -3.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -32.269 freq_div:m0\|divider\[15\]  " "   -1.403             -32.269 freq_div:m0\|divider\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -12.627 freq_div:m6\|divider\[24\]  " "   -1.403             -12.627 freq_div:m6\|divider\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715137304653 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1715137304662 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715137304784 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715137304785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.017 " "Worst-case setup slack is -1.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.017              -9.069 freq_div:m0\|divider\[15\]  " "   -1.017              -9.069 freq_div:m0\|divider\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.811              -3.769 clk  " "   -0.811              -3.769 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.199              -1.161 rst  " "   -0.199              -1.161 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.037              -0.113 freq_div:m6\|divider\[24\]  " "   -0.037              -0.113 freq_div:m6\|divider\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715137304786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 freq_div:m0\|divider\[15\]  " "    0.148               0.000 freq_div:m0\|divider\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 freq_div:m6\|divider\[24\]  " "    0.148               0.000 freq_div:m6\|divider\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 clk  " "    0.152               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 rst  " "    0.296               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715137304793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.474 " "Worst-case recovery slack is -0.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.474              -7.571 freq_div:m0\|divider\[15\]  " "   -0.474              -7.571 freq_div:m0\|divider\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.267              -2.395 freq_div:m6\|divider\[24\]  " "   -0.267              -2.395 freq_div:m6\|divider\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.074              -1.924 clk  " "   -0.074              -1.924 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715137304795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.052 " "Worst-case removal slack is -0.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.052              -1.352 clk  " "   -0.052              -1.352 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 freq_div:m0\|divider\[15\]  " "    0.128               0.000 freq_div:m0\|divider\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 freq_div:m6\|divider\[24\]  " "    0.156               0.000 freq_div:m6\|divider\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715137304800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -29.640 clk  " "   -3.000             -29.640 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 rst  " "   -3.000              -3.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -23.000 freq_div:m0\|divider\[15\]  " "   -1.000             -23.000 freq_div:m0\|divider\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 freq_div:m6\|divider\[24\]  " "   -1.000              -9.000 freq_div:m6\|divider\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715137304801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715137304801 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1715137305451 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1715137305452 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715137305492 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 11:01:45 2024 " "Processing ended: Wed May 08 11:01:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715137305492 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715137305492 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715137305492 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1715137305492 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus Prime Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1715137306098 ""}
