# CGA #

Because of a bug/feature in Logisim I couldnt generate TOP CGA Verilog code.

So alle the .CIRC files from folder "DELILAH-CPU" is merged into one CGA.CIRC file.

This is now the new master file for DELILAH CPU for Logisim design.


![Photo of CPU Gate Array](CPU-photo.png)