Analysis & Synthesis report for HX1006A_HDRVSoC_top
Sat Jun 19 12:31:52 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|ram128B:ram128B_vga_line_buffer_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_4c81:auto_generated
 16. Source assignments for soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated
 17. Source assignments for soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated
 18. Source assignments for soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated
 19. Source assignments for soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated
 20. Source assignments for soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated
 21. Source assignments for soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated
 22. Source assignments for soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated
 23. Source assignments for soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated
 24. Source assignments for soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated
 25. Source assignments for soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated
 26. Source assignments for soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated
 27. Source assignments for soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated
 28. Source assignments for soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated
 29. Source assignments for soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated
 30. Source assignments for soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated
 31. Source assignments for soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|altsyncram:Mux0_rtl_0|altsyncram_fo11:auto_generated
 32. Parameter Settings for User Entity Instance: apll:apll_inst|altpll:altpll_component
 33. Parameter Settings for User Entity Instance: soc_svga_top:soc_inst
 34. Parameter Settings for User Entity Instance: soc_svga_top:soc_inst|isp_uart:isp_uart_inst
 35. Parameter Settings for User Entity Instance: soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst
 36. Parameter Settings for User Entity Instance: soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst
 37. Parameter Settings for User Entity Instance: soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst
 38. Parameter Settings for User Entity Instance: soc_svga_top:soc_inst|video_ram_svga:video_ram_inst
 39. Parameter Settings for User Entity Instance: soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst
 40. Parameter Settings for User Entity Instance: soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst
 41. Parameter Settings for Inferred Entity Instance: soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|ram128B:ram128B_vga_line_buffer_inst|altsyncram:data_ram_cell_rtl_0
 42. Parameter Settings for Inferred Entity Instance: soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0
 43. Parameter Settings for Inferred Entity Instance: soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0
 44. Parameter Settings for Inferred Entity Instance: soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0
 45. Parameter Settings for Inferred Entity Instance: soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0
 46. Parameter Settings for Inferred Entity Instance: soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0
 47. Parameter Settings for Inferred Entity Instance: soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0
 48. Parameter Settings for Inferred Entity Instance: soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1
 49. Parameter Settings for Inferred Entity Instance: soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0
 50. Parameter Settings for Inferred Entity Instance: soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0
 51. Parameter Settings for Inferred Entity Instance: soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0
 52. Parameter Settings for Inferred Entity Instance: soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0
 53. Parameter Settings for Inferred Entity Instance: soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0
 54. Parameter Settings for Inferred Entity Instance: soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0
 55. Parameter Settings for Inferred Entity Instance: soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0
 56. Parameter Settings for Inferred Entity Instance: soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0
 57. Parameter Settings for Inferred Entity Instance: soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|altsyncram:Mux0_rtl_0
 58. altpll Parameter Settings by Entity Instance
 59. altsyncram Parameter Settings by Entity Instance
 60. Port Connectivity Checks: "soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_3"
 61. Port Connectivity Checks: "soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_2"
 62. Port Connectivity Checks: "soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_1"
 63. Port Connectivity Checks: "soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_0"
 64. Port Connectivity Checks: "soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst"
 65. Port Connectivity Checks: "soc_svga_top:soc_inst"
 66. Post-Synthesis Netlist Statistics for Top Partition
 67. Elapsed Time Per Partition
 68. Analysis & Synthesis Messages
 69. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jun 19 12:31:52 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; HX1006A_HDRVSoC_top                         ;
; Top-level Entity Name              ; HX1006A_HDRVSoC_top                         ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; 4,193                                       ;
;     Total combinational functions  ; 3,986                                       ;
;     Dedicated logic registers      ; 1,086                                       ;
; Total registers                    ; 1086                                        ;
; Total pins                         ; 21                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 125,952                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+------------------------------------------------------------------+---------------------+---------------------+
; Option                                                           ; Setting             ; Default Value       ;
+------------------------------------------------------------------+---------------------+---------------------+
; Device                                                           ; 10CL006YU256C8G     ;                     ;
; Top-level entity name                                            ; HX1006A_HDRVSoC_top ; HX1006A_HDRVSoC_top ;
; Family name                                                      ; Cyclone 10 LP       ; Cyclone V           ;
; Use smart compilation                                            ; Off                 ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                  ; On                  ;
; Enable compact report table                                      ; Off                 ; Off                 ;
; Restructure Multiplexers                                         ; Auto                ; Auto                ;
; Create Debugging Nodes for IP Cores                              ; Off                 ; Off                 ;
; Preserve fewer node names                                        ; On                  ; On                  ;
; Intel FPGA IP Evaluation Mode                                    ; Enable              ; Enable              ;
; Verilog Version                                                  ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                     ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                         ; Auto                ; Auto                ;
; Safe State Machine                                               ; Off                 ; Off                 ;
; Extract Verilog State Machines                                   ; On                  ; On                  ;
; Extract VHDL State Machines                                      ; On                  ; On                  ;
; Ignore Verilog initial constructs                                ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                       ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                   ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                  ; On                  ;
; Infer RAMs from Raw Logic                                        ; On                  ; On                  ;
; Parallel Synthesis                                               ; On                  ; On                  ;
; DSP Block Balancing                                              ; Auto                ; Auto                ;
; NOT Gate Push-Back                                               ; On                  ; On                  ;
; Power-Up Don't Care                                              ; On                  ; On                  ;
; Remove Redundant Logic Cells                                     ; Off                 ; Off                 ;
; Remove Duplicate Registers                                       ; On                  ; On                  ;
; Ignore CARRY Buffers                                             ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                           ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                            ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                        ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                             ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                              ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                   ; Off                 ; Off                 ;
; Optimization Technique                                           ; Balanced            ; Balanced            ;
; Carry Chain Length                                               ; 70                  ; 70                  ;
; Auto Carry Chains                                                ; On                  ; On                  ;
; Auto Open-Drain Pins                                             ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                 ; Off                 ;
; Auto ROM Replacement                                             ; On                  ; On                  ;
; Auto RAM Replacement                                             ; On                  ; On                  ;
; Auto DSP Block Replacement                                       ; On                  ; On                  ;
; Auto Shift Register Replacement                                  ; Auto                ; Auto                ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                    ; On                  ; On                  ;
; Strict RAM Replacement                                           ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                           ; Off                 ; Off                 ;
; Auto RAM Block Balancing                                         ; On                  ; On                  ;
; Auto RAM to Logic Cell Conversion                                ; Off                 ; Off                 ;
; Auto Resource Sharing                                            ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                               ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                               ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                    ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing              ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                          ; On                  ; On                  ;
; Report Parameter Settings                                        ; On                  ; On                  ;
; Report Source Assignments                                        ; On                  ; On                  ;
; Report Connectivity Checks                                       ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                               ; Off                 ; Off                 ;
; Synchronization Register Chain Length                            ; 2                   ; 2                   ;
; Power Optimization During Synthesis                              ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                  ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                 ; 100                 ;
; Clock MUX Protection                                             ; On                  ; On                  ;
; Auto Gated Clock Conversion                                      ; Off                 ; Off                 ;
; Block Design Naming                                              ; Auto                ; Auto                ;
; SDC constraint protection                                        ; Off                 ; Off                 ;
; Synthesis Effort                                                 ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                  ; On                  ;
; Pre-Mapping Resynthesis Optimization                             ; Off                 ; Off                 ;
; Analysis & Synthesis Message Level                               ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                      ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                           ; On                  ; On                  ;
+------------------------------------------------------------------+---------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processor 3            ;   0.3%      ;
;     Processor 4            ;   0.3%      ;
;     Processor 5            ;   0.3%      ;
;     Processor 6            ;   0.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                              ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; RTL/user_uart_tx.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/user_uart_tx.sv             ;         ;
; RTL/uart_tx_line.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/uart_tx_line.sv             ;         ;
; RTL/uart_rx.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/uart_rx.sv                  ;         ;
; RTL/ram128B.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/ram128B.sv                  ;         ;
; RTL/ram_bus_wrapper.sv           ; yes             ; User SystemVerilog HDL File  ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/ram_bus_wrapper.sv          ;         ;
; RTL/ram.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/ram.sv                      ;         ;
; RTL/naive_bus_router.sv          ; yes             ; User SystemVerilog HDL File  ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/naive_bus_router.sv         ;         ;
; RTL/naive_bus.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/naive_bus.sv                ;         ;
; RTL/isp_uart.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/isp_uart.sv                 ;         ;
; RTL/dual_read_port_ram_32x32.sv  ; yes             ; User SystemVerilog HDL File  ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/dual_read_port_ram_32x32.sv ;         ;
; RTL/core_top.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/core_top.sv                 ;         ;
; RTL/core_regfile.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/core_regfile.sv             ;         ;
; RTL/core_instr_bus_adapter.sv    ; yes             ; User SystemVerilog HDL File  ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/core_instr_bus_adapter.sv   ;         ;
; RTL/core_id_stage.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/core_id_stage.sv            ;         ;
; RTL/core_bus_wrapper.sv          ; yes             ; User SystemVerilog HDL File  ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/core_bus_wrapper.sv         ;         ;
; RTL/core_alu.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/core_alu.sv                 ;         ;
; RTL/char8x16_rom.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/char8x16_rom.sv             ;         ;
; HX1006A_HDRVSoC_top.v            ; yes             ; User Verilog HDL File        ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/HX1006A_HDRVSoC_top.v           ;         ;
; pout_led.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/pout_led.sv                     ;         ;
; apll.v                           ; yes             ; User Wizard-Generated File   ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/apll.v                          ;         ;
; video_ram_svga.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/video_ram_svga.sv               ;         ;
; vga_char_SVGA.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/vga_char_SVGA.sv                ;         ;
; soc_svga_top.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/soc_svga_top.sv                 ;         ;
; instr_rom_svga.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/instr_rom_svga.sv               ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; e:/intelfpga/20.1/quartus/libraries/megafunctions/altpll.tdf                                              ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; e:/intelfpga/20.1/quartus/libraries/megafunctions/aglobal201.inc                                          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; e:/intelfpga/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; e:/intelfpga/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; e:/intelfpga/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                       ;         ;
; db/apll_altpll.v                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/db/apll_altpll.v                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; e:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; e:/intelfpga/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; e:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; e:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; e:/intelfpga/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                           ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; e:/intelfpga/20.1/quartus/libraries/megafunctions/altrom.inc                                              ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; e:/intelfpga/20.1/quartus/libraries/megafunctions/altram.inc                                              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; e:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.inc                                            ;         ;
; db/altsyncram_4c81.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/db/altsyncram_4c81.tdf          ;         ;
; db/altsyncram_92h1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/db/altsyncram_92h1.tdf          ;         ;
; db/altsyncram_7sg1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/db/altsyncram_7sg1.tdf          ;         ;
; db/altsyncram_p2h1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/db/altsyncram_p2h1.tdf          ;         ;
; db/altsyncram_fo11.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/db/altsyncram_fo11.tdf          ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                      ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                              ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,193                                                                              ;
;                                             ;                                                                                    ;
; Total combinational functions               ; 3986                                                                               ;
; Logic element usage by number of LUT inputs ;                                                                                    ;
;     -- 4 input functions                    ; 2186                                                                               ;
;     -- 3 input functions                    ; 1136                                                                               ;
;     -- <=2 input functions                  ; 664                                                                                ;
;                                             ;                                                                                    ;
; Logic elements by mode                      ;                                                                                    ;
;     -- normal mode                          ; 3457                                                                               ;
;     -- arithmetic mode                      ; 529                                                                                ;
;                                             ;                                                                                    ;
; Total registers                             ; 1086                                                                               ;
;     -- Dedicated logic registers            ; 1086                                                                               ;
;     -- I/O registers                        ; 0                                                                                  ;
;                                             ;                                                                                    ;
; I/O pins                                    ; 21                                                                                 ;
; Total memory bits                           ; 125952                                                                             ;
;                                             ;                                                                                    ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                  ;
;                                             ;                                                                                    ;
; Total PLLs                                  ; 1                                                                                  ;
;     -- PLLs                                 ; 1                                                                                  ;
;                                             ;                                                                                    ;
; Maximum fan-out node                        ; apll:apll_inst|altpll:altpll_component|apll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1271                                                                               ;
; Total fan-out                               ; 20520                                                                              ;
; Average fan-out                             ; 3.87                                                                               ;
+---------------------------------------------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node                                                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                          ; Entity Name              ; Library Name ;
+-----------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; |HX1006A_HDRVSoC_top                                                        ; 3986 (1)            ; 1086 (0)                  ; 125952      ; 0            ; 0       ; 0         ; 21   ; 0            ; |HX1006A_HDRVSoC_top                                                                                                                                                                                                         ; HX1006A_HDRVSoC_top      ; work         ;
;    |apll:apll_inst|                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|apll:apll_inst                                                                                                                                                                                          ; apll                     ; work         ;
;       |altpll:altpll_component|                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|apll:apll_inst|altpll:altpll_component                                                                                                                                                                  ; altpll                   ; work         ;
;          |apll_altpll:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|apll:apll_inst|altpll:altpll_component|apll_altpll:auto_generated                                                                                                                                       ; apll_altpll              ; work         ;
;    |soc_svga_top:soc_inst|                                                  ; 3985 (0)            ; 1086 (0)                  ; 125952      ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst                                                                                                                                                                                   ; soc_svga_top             ; work         ;
;       |core_top:core_top_inst|                                              ; 2505 (239)          ; 406 (235)                 ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|core_top:core_top_inst                                                                                                                                                            ; core_top                 ; work         ;
;          |core_alu:core_alu_inst|                                           ; 1476 (1476)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|core_top:core_top_inst|core_alu:core_alu_inst                                                                                                                                     ; core_alu                 ; work         ;
;          |core_bus_wrapper:core_bus_wrapper_inst|                           ; 197 (197)           ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst                                                                                                                     ; core_bus_wrapper         ; work         ;
;          |core_id_stage:core_id_stage_inst|                                 ; 57 (57)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|core_top:core_top_inst|core_id_stage:core_id_stage_inst                                                                                                                           ; core_id_stage            ; work         ;
;          |core_instr_bus_adapter:core_instr_bus_adapter_i|                  ; 252 (252)           ; 66 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i                                                                                                            ; core_instr_bus_adapter   ; work         ;
;          |core_regfile:core_regfile_inst|                                   ; 284 (284)           ; 66 (66)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst                                                                                                                             ; core_regfile             ; work         ;
;             |dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile| ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile                                                               ; dual_read_port_ram_32x32 ; work         ;
;                |altsyncram:data_ram_cell_rtl_0|                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0                                ; altsyncram               ; work         ;
;                   |altsyncram_7sg1:auto_generated|                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated ; altsyncram_7sg1          ; work         ;
;                |altsyncram:data_ram_cell_rtl_1|                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1                                ; altsyncram               ; work         ;
;                   |altsyncram_7sg1:auto_generated|                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated ; altsyncram_7sg1          ; work         ;
;       |instr_rom_svga:instr_rom_inst|                                       ; 116 (116)           ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst                                                                                                                                                     ; instr_rom_svga           ; work         ;
;       |isp_uart:isp_uart_inst|                                              ; 640 (278)           ; 538 (258)                 ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst                                                                                                                                                            ; isp_uart                 ; work         ;
;          |uart_rx:uart_rx_inst|                                             ; 74 (74)             ; 62 (62)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst                                                                                                                                       ; uart_rx                  ; work         ;
;          |uart_tx_line:uart_tx_line_inst|                                   ; 167 (167)           ; 142 (142)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst                                                                                                                             ; uart_tx_line             ; work         ;
;          |user_uart_tx:user_uart_in_isp_inst|                               ; 121 (121)           ; 76 (76)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst                                                                                                                         ; user_uart_tx             ; work         ;
;             |ram:ram_for_uart_tx_fifo_inst|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst                                                                                           ; ram                      ; work         ;
;                |altsyncram:data_ram_cell_rtl_0|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0                                                            ; altsyncram               ; work         ;
;                   |altsyncram_92h1:auto_generated|                          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated                             ; altsyncram_92h1          ; work         ;
;       |naive_bus_router:soc_bus_router_inst|                                ; 570 (570)           ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst                                                                                                                                              ; naive_bus_router         ; work         ;
;       |pout_led:pout_led_inst|                                              ; 1 (1)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|pout_led:pout_led_inst                                                                                                                                                            ; pout_led                 ; work         ;
;       |ram_bus_wrapper:data_ram_inst|                                       ; 4 (4)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst                                                                                                                                                     ; ram_bus_wrapper          ; work         ;
;          |ram:ram_block_inst_0|                                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_0                                                                                                                                ; ram                      ; work         ;
;             |altsyncram:data_ram_cell_rtl_0|                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0                                                                                                 ; altsyncram               ; work         ;
;                |altsyncram_p2h1:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated                                                                  ; altsyncram_p2h1          ; work         ;
;          |ram:ram_block_inst_1|                                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_1                                                                                                                                ; ram                      ; work         ;
;             |altsyncram:data_ram_cell_rtl_0|                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0                                                                                                 ; altsyncram               ; work         ;
;                |altsyncram_p2h1:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated                                                                  ; altsyncram_p2h1          ; work         ;
;          |ram:ram_block_inst_2|                                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_2                                                                                                                                ; ram                      ; work         ;
;             |altsyncram:data_ram_cell_rtl_0|                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0                                                                                                 ; altsyncram               ; work         ;
;                |altsyncram_p2h1:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated                                                                  ; altsyncram_p2h1          ; work         ;
;          |ram:ram_block_inst_3|                                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_3                                                                                                                                ; ram                      ; work         ;
;             |altsyncram:data_ram_cell_rtl_0|                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0                                                                                                 ; altsyncram               ; work         ;
;                |altsyncram_p2h1:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated                                                                  ; altsyncram_p2h1          ; work         ;
;       |ram_bus_wrapper:instr_ram_inst|                                      ; 4 (4)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst                                                                                                                                                    ; ram_bus_wrapper          ; work         ;
;          |ram:ram_block_inst_0|                                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_0                                                                                                                               ; ram                      ; work         ;
;             |altsyncram:data_ram_cell_rtl_0|                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0                                                                                                ; altsyncram               ; work         ;
;                |altsyncram_p2h1:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated                                                                 ; altsyncram_p2h1          ; work         ;
;          |ram:ram_block_inst_1|                                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_1                                                                                                                               ; ram                      ; work         ;
;             |altsyncram:data_ram_cell_rtl_0|                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0                                                                                                ; altsyncram               ; work         ;
;                |altsyncram_p2h1:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated                                                                 ; altsyncram_p2h1          ; work         ;
;          |ram:ram_block_inst_2|                                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_2                                                                                                                               ; ram                      ; work         ;
;             |altsyncram:data_ram_cell_rtl_0|                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0                                                                                                ; altsyncram               ; work         ;
;                |altsyncram_p2h1:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated                                                                 ; altsyncram_p2h1          ; work         ;
;          |ram:ram_block_inst_3|                                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_3                                                                                                                               ; ram                      ; work         ;
;             |altsyncram:data_ram_cell_rtl_0|                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0                                                                                                ; altsyncram               ; work         ;
;                |altsyncram_p2h1:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated                                                                 ; altsyncram_p2h1          ; work         ;
;       |video_ram_svga:video_ram_inst|                                       ; 145 (50)            ; 106 (0)                   ; 50176       ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|video_ram_svga:video_ram_inst                                                                                                                                                     ; video_ram_svga           ; work         ;
;          |ram:ram_block_inst_0|                                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_0                                                                                                                                ; ram                      ; work         ;
;             |altsyncram:data_ram_cell_rtl_0|                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0                                                                                                 ; altsyncram               ; work         ;
;                |altsyncram_92h1:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated                                                                  ; altsyncram_92h1          ; work         ;
;          |ram:ram_block_inst_1|                                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_1                                                                                                                                ; ram                      ; work         ;
;             |altsyncram:data_ram_cell_rtl_0|                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0                                                                                                 ; altsyncram               ; work         ;
;                |altsyncram_92h1:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated                                                                  ; altsyncram_92h1          ; work         ;
;          |ram:ram_block_inst_2|                                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_2                                                                                                                                ; ram                      ; work         ;
;             |altsyncram:data_ram_cell_rtl_0|                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0                                                                                                 ; altsyncram               ; work         ;
;                |altsyncram_92h1:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated                                                                  ; altsyncram_92h1          ; work         ;
;          |ram:ram_block_inst_3|                                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_3                                                                                                                                ; ram                      ; work         ;
;             |altsyncram:data_ram_cell_rtl_0|                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0                                                                                                 ; altsyncram               ; work         ;
;                |altsyncram_92h1:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated                                                                  ; altsyncram_92h1          ; work         ;
;          |vga_char_svga:vga_char_86x32_inst|                                ; 95 (95)             ; 106 (105)                 ; 17408       ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst                                                                                                                   ; vga_char_svga            ; work         ;
;             |char8x16_rom:char_8x16_rom_inst|                               ; 0 (0)               ; 1 (1)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst                                                                                   ; char8x16_rom             ; work         ;
;                |altsyncram:Mux0_rtl_0|                                      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|altsyncram:Mux0_rtl_0                                                             ; altsyncram               ; work         ;
;                   |altsyncram_fo11:auto_generated|                          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|altsyncram:Mux0_rtl_0|altsyncram_fo11:auto_generated                              ; altsyncram_fo11          ; work         ;
;             |ram128B:ram128B_vga_line_buffer_inst|                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|ram128B:ram128B_vga_line_buffer_inst                                                                              ; ram128B                  ; work         ;
;                |altsyncram:data_ram_cell_rtl_0|                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|ram128B:ram128B_vga_line_buffer_inst|altsyncram:data_ram_cell_rtl_0                                               ; altsyncram               ; work         ;
;                   |altsyncram_4c81:auto_generated|                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|ram128B:ram128B_vga_line_buffer_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_4c81:auto_generated                ; altsyncram_4c81          ; work         ;
+-----------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------+
; Name                                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------+
; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                             ;
; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                             ;
; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ALTSYNCRAM                             ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                                             ;
; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                             ;
; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                             ;
; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                             ;
; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                             ;
; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                             ;
; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                             ;
; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                             ;
; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                             ;
; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                                             ;
; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                                             ;
; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                                             ;
; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                                             ;
; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|altsyncram:Mux0_rtl_0|altsyncram_fo11:auto_generated|ALTSYNCRAM                              ; AUTO ; ROM              ; 2048         ; 8            ; --           ; --           ; 16384 ; HX1006A_HDRVSoC_top.HX1006A_HDRVSoC_top0.rtl.mif ;
; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|ram128B:ram128B_vga_line_buffer_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_4c81:auto_generated|ALTSYNCRAM                ; AUTO ; Single Port      ; 128          ; 8            ; --           ; --           ; 1024  ; None                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                    ; Reason for Removal                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|bus.rd_data[10..31]                              ; Stuck at GND due to stuck port data_in                                                                                                      ;
; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|fsm[4..31]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                      ;
; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_h1[3]                                    ; Merged with soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|addr[3]                                   ;
; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_h1[2]                                    ; Merged with soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|addr[2]                                   ;
; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_h1[1]                                    ; Merged with soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|addr[1]                                   ;
; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_h1[0]                                    ; Merged with soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|addr[0]                                   ;
; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_addr_l_latch[1]                                                          ; Merged with soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_h2[1]                                   ;
; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_addr_l_latch[0]                                                          ; Merged with soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|x_h2[0]                                   ;
; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|green                                      ; Merged with soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|red                                       ;
; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|blue                                       ; Merged with soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|red                                       ;
; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[1]                                                               ; Merged with soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[0]                                                              ;
; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[27,29,30]                                                        ; Merged with soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[31]                                                             ;
; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[3,18]                                                            ; Merged with soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[19]                                                             ;
; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[13]                                                              ; Merged with soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[14]                                                             ;
; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[6]                                                               ; Merged with soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[12]                                                             ;
; soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[10]                                                              ; Merged with soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[11]                                                             ;
; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|tx_data[1][7]                                                                       ; Merged with soc_svga_top:soc_inst|isp_uart:isp_uart_inst|tx_data[0][7]                                                                      ;
; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|tx_data[2][7]                                                                       ; Merged with soc_svga_top:soc_inst|isp_uart:isp_uart_inst|tx_data[0][7]                                                                      ;
; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|tx_data[3][7]                                                                       ; Merged with soc_svga_top:soc_inst|isp_uart:isp_uart_inst|tx_data[0][7]                                                                      ;
; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|tx_data[4][7]                                                                       ; Merged with soc_svga_top:soc_inst|isp_uart:isp_uart_inst|tx_data[0][7]                                                                      ;
; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|tx_data[5][7]                                                                       ; Merged with soc_svga_top:soc_inst|isp_uart:isp_uart_inst|tx_data[0][7]                                                                      ;
; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|tx_data[6][7]                                                                       ; Merged with soc_svga_top:soc_inst|isp_uart:isp_uart_inst|tx_data[0][7]                                                                      ;
; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|tx_data[7][7]                                                                       ; Merged with soc_svga_top:soc_inst|isp_uart:isp_uart_inst|tx_data[0][7]                                                                      ;
; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|send_type[3..31]                                                                    ; Merged with soc_svga_top:soc_inst|isp_uart:isp_uart_inst|send_type[2]                                                                       ;
; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|tx_data[0][7]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                      ;
; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|send_type[2]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                      ;
; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|data[0..7] ; Lost fanout                                                                                                                                 ;
; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|data[6]~3  ; Merged with soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|data[7]~1 ;
; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|data[5]~5  ; Merged with soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|data[7]~1 ;
; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|data[4]~7  ; Merged with soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|data[7]~1 ;
; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|data[3]~9  ; Merged with soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|data[7]~1 ;
; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|data[2]~11 ; Merged with soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|data[7]~1 ;
; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|data[1]~13 ; Merged with soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|data[7]~1 ;
; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|data[0]~15 ; Merged with soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|data[7]~1 ;
; Total Number of Removed Registers = 120                                                                                          ;                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                   ;
+-----------------------------------------------------+---------------------------+-------------------------------------------------------------+
; Register name                                       ; Reason for Removal        ; Registers Removed due to This Register                      ;
+-----------------------------------------------------+---------------------------+-------------------------------------------------------------+
; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|fsm[4] ; Stuck at GND              ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|tx_data[0][7], ;
;                                                     ; due to stuck port data_in ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|send_type[2]   ;
+-----------------------------------------------------+---------------------------+-------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1086  ;
; Number of registers using Synchronous Clear  ; 129   ;
; Number of registers using Synchronous Load   ; 59    ;
; Number of registers using Asynchronous Clear ; 591   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 610   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                         ;
+--------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                          ; Fan out ;
+--------------------------------------------------------------------------------------------+---------+
; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|o_uart_tx  ; 2       ;
; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst|o_tx           ; 2       ;
; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[1][1] ; 64      ;
; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[1][2] ; 42      ;
; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[0][1] ; 64      ;
; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[0][2] ; 42      ;
; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[2][1] ; 64      ;
; soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|master_rd_slv_index_latch[2][2] ; 42      ;
; Total number of inverted registers = 8                                                     ;         ;
+--------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                             ; Megafunction                                                                                                                                                  ; Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|ram128B:ram128B_vga_line_buffer_inst|o_rdata[0..7]                  ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|ram128B:ram128B_vga_line_buffer_inst|data_ram_cell_rtl_0                ; RAM  ;
; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|o_rdata[0..7]                               ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|data_ram_cell_rtl_0                             ; RAM  ;
; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_0|o_rdata[0..7]                                                                    ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_0|data_ram_cell_rtl_0                                                                  ; RAM  ;
; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_1|o_rdata[0..7]                                                                    ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_1|data_ram_cell_rtl_0                                                                  ; RAM  ;
; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_2|o_rdata[0..7]                                                                    ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_2|data_ram_cell_rtl_0                                                                  ; RAM  ;
; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_3|o_rdata[0..7]                                                                    ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_3|data_ram_cell_rtl_0                                                                  ; RAM  ;
; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|o_rdata1[0..31] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|data_ram_cell_rtl_0 ; RAM  ;
; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|o_rdata2[0..31] ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|data_ram_cell_rtl_1 ; RAM  ;
; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_0|o_rdata[0..7]                                                                   ; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_0|data_ram_cell_rtl_0                                                                 ; RAM  ;
; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_0|o_rdata[0..7]                                                                    ; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_0|data_ram_cell_rtl_0                                                                  ; RAM  ;
; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_2|o_rdata[0..7]                                                                   ; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_2|data_ram_cell_rtl_0                                                                 ; RAM  ;
; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_2|o_rdata[0..7]                                                                    ; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_2|data_ram_cell_rtl_0                                                                  ; RAM  ;
; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_1|o_rdata[0..7]                                                                   ; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_1|data_ram_cell_rtl_0                                                                 ; RAM  ;
; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_1|o_rdata[0..7]                                                                    ; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_1|data_ram_cell_rtl_0                                                                  ; RAM  ;
; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_3|o_rdata[0..7]                                                                   ; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_3|data_ram_cell_rtl_0                                                                 ; RAM  ;
; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_3|o_rdata[0..7]                                                                    ; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_3|data_ram_cell_rtl_0                                                                  ; RAM  ;
; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|data[7]~0                           ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|Mux0_rtl_0                              ; ROM  ;
; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|data[6]~2                           ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|Mux0_rtl_0                              ; ROM  ;
; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|data[5]~4                           ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|Mux0_rtl_0                              ; ROM  ;
; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|data[4]~6                           ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|Mux0_rtl_0                              ; ROM  ;
; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|data[3]~8                           ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|Mux0_rtl_0                              ; ROM  ;
; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|data[2]~10                          ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|Mux0_rtl_0                              ; ROM  ;
; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|data[1]~12                          ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|Mux0_rtl_0                              ; ROM  ;
; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|data[0]~14                          ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|Mux0_rtl_0                              ; ROM  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|tx_cnt[3]                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|tx_cnt[0]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst|tx_cnt[4]                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst|tx_cnt[6]                               ;
; 3:1                ; 62 bits   ; 124 LEs       ; 0 LEs                ; 124 LEs                ; Yes        ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|bus.wr_addr[6]                                                         ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|bus.rd_addr[26]                                                        ;
; 3:1                ; 43 bits   ; 86 LEs        ; 43 LEs               ; 43 LEs                 ; Yes        ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst|tx_shift[77]                            ;
; 3:1                ; 56 bits   ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; Yes        ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst|tx_shift[50]                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst|bus.rd_data[14]                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst|status[1]                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|o_pc[0]                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data2[6]                        ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|forward_data1[24]                       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|tx_data[7][6]                                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|send_type[1]                                                           ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|tx_data[7][4]                                                          ;
; 9:1                ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; Yes        ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|tx_data[7][1]                                                          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|tx_data[6][5]                                                          ;
; 9:1                ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; Yes        ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|tx_data[6][0]                                                          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|tx_data[5][5]                                                          ;
; 9:1                ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; Yes        ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|tx_data[5][3]                                                          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|tx_data[4][4]                                                          ;
; 9:1                ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; Yes        ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|tx_data[4][2]                                                          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|tx_data[3][5]                                                          ;
; 9:1                ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; Yes        ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|tx_data[3][3]                                                          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|tx_data[2][5]                                                          ;
; 9:1                ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; Yes        ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|tx_data[2][2]                                                          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|tx_data[1][4]                                                          ;
; 9:1                ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; Yes        ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|tx_data[1][3]                                                          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|tx_data[0][4]                                                          ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|tx_data[0][2]                                                          ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|addr[13]                                                               ;
; 11:1               ; 32 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|wr_data[8]                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|slaves_wr_mst_index[0][0]                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|Mux2                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|slaves_wr_mst_index[1][0]                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|slaves[2].wr_req                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|slaves_wr_mst_index[3][0]                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|slaves_wr_mst_index[4][1]                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|slaves[5].wr_req                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|slaves_rd_mst_index[0][1]                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|slaves_rd_mst_index[1][1]                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|slaves_rd_mst_index[2][1]                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|slaves_rd_mst_index[3][1]                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|slaves[4].rd_req                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|slaves_rd_mst_index[5][1]                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|o_instr[9]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|isp_uart:isp_uart_inst|rx_binary[1]                                                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|slaves[0].wr_data[0]                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|bus_master.wr_be[2]             ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|slaves[1].wr_data[7]                                     ;
; 4:1                ; 46 bits   ; 92 LEs        ; 92 LEs               ; 0 LEs                  ; No         ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|slaves[2].wr_data[1]                                     ;
; 4:1                ; 46 bits   ; 92 LEs        ; 92 LEs               ; 0 LEs                  ; No         ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|slaves[3].wr_data[0]                                     ;
; 4:1                ; 46 bits   ; 92 LEs        ; 92 LEs               ; 0 LEs                  ; No         ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|slaves[4].wr_data[8]                                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|slaves[2].rd_addr[11]                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|slaves[3].rd_addr[2]                                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|slaves[4].rd_addr[5]                                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|slaves[5].rd_addr[2]                                     ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i|bus_master.rd_addr[25] ;
; 8:1                ; 32 bits   ; 160 LEs       ; 128 LEs              ; 32 LEs                 ; No         ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|Mux42                                                    ;
; 8:1                ; 32 bits   ; 160 LEs       ; 128 LEs              ; 32 LEs                 ; No         ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|Mux14                                                    ;
; 8:1                ; 32 bits   ; 160 LEs       ; 128 LEs              ; 32 LEs                 ; No         ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst|Mux95                                                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; No         ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|bus_master.wr_data[3]           ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|bus_master.wr_data[13]          ;
; 10:1               ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|bus_master.wr_data[24]          ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; No         ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|bus_master.wr_data[20]          ;
; 7:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|o_rdata[30]                     ;
; 10:1               ; 7 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|o_rdata[10]                     ;
; 14:1               ; 7 bits    ; 63 LEs        ; 28 LEs               ; 35 LEs                 ; No         ; |HX1006A_HDRVSoC_top|soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst|o_rdata[0]                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|ram128B:ram128B_vga_line_buffer_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_4c81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0|altsyncram_92h1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0|altsyncram_7sg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1|altsyncram_7sg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|altsyncram:Mux0_rtl_0|altsyncram_fo11:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: apll:apll_inst|altpll:altpll_component ;
+-------------------------------+------------------------+----------------------------+
; Parameter Name                ; Value                  ; Type                       ;
+-------------------------------+------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                    ;
; PLL_TYPE                      ; AUTO                   ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=apll ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                    ;
; LOCK_HIGH                     ; 1                      ; Untyped                    ;
; LOCK_LOW                      ; 1                      ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                    ;
; SKIP_VCO                      ; OFF                    ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                    ;
; BANDWIDTH                     ; 0                      ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                    ;
; DOWN_SPREAD                   ; 0                      ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK0_MULTIPLY_BY              ; 1                      ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK0_DIVIDE_BY                ; 1                      ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                    ;
; DPA_DIVIDER                   ; 0                      ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                    ;
; VCO_MIN                       ; 0                      ; Untyped                    ;
; VCO_MAX                       ; 0                      ; Untyped                    ;
; VCO_CENTER                    ; 0                      ; Untyped                    ;
; PFD_MIN                       ; 0                      ; Untyped                    ;
; PFD_MAX                       ; 0                      ; Untyped                    ;
; M_INITIAL                     ; 0                      ; Untyped                    ;
; M                             ; 0                      ; Untyped                    ;
; N                             ; 1                      ; Untyped                    ;
; M2                            ; 1                      ; Untyped                    ;
; N2                            ; 1                      ; Untyped                    ;
; SS                            ; 1                      ; Untyped                    ;
; C0_HIGH                       ; 0                      ; Untyped                    ;
; C1_HIGH                       ; 0                      ; Untyped                    ;
; C2_HIGH                       ; 0                      ; Untyped                    ;
; C3_HIGH                       ; 0                      ; Untyped                    ;
; C4_HIGH                       ; 0                      ; Untyped                    ;
; C5_HIGH                       ; 0                      ; Untyped                    ;
; C6_HIGH                       ; 0                      ; Untyped                    ;
; C7_HIGH                       ; 0                      ; Untyped                    ;
; C8_HIGH                       ; 0                      ; Untyped                    ;
; C9_HIGH                       ; 0                      ; Untyped                    ;
; C0_LOW                        ; 0                      ; Untyped                    ;
; C1_LOW                        ; 0                      ; Untyped                    ;
; C2_LOW                        ; 0                      ; Untyped                    ;
; C3_LOW                        ; 0                      ; Untyped                    ;
; C4_LOW                        ; 0                      ; Untyped                    ;
; C5_LOW                        ; 0                      ; Untyped                    ;
; C6_LOW                        ; 0                      ; Untyped                    ;
; C7_LOW                        ; 0                      ; Untyped                    ;
; C8_LOW                        ; 0                      ; Untyped                    ;
; C9_LOW                        ; 0                      ; Untyped                    ;
; C0_INITIAL                    ; 0                      ; Untyped                    ;
; C1_INITIAL                    ; 0                      ; Untyped                    ;
; C2_INITIAL                    ; 0                      ; Untyped                    ;
; C3_INITIAL                    ; 0                      ; Untyped                    ;
; C4_INITIAL                    ; 0                      ; Untyped                    ;
; C5_INITIAL                    ; 0                      ; Untyped                    ;
; C6_INITIAL                    ; 0                      ; Untyped                    ;
; C7_INITIAL                    ; 0                      ; Untyped                    ;
; C8_INITIAL                    ; 0                      ; Untyped                    ;
; C9_INITIAL                    ; 0                      ; Untyped                    ;
; C0_MODE                       ; BYPASS                 ; Untyped                    ;
; C1_MODE                       ; BYPASS                 ; Untyped                    ;
; C2_MODE                       ; BYPASS                 ; Untyped                    ;
; C3_MODE                       ; BYPASS                 ; Untyped                    ;
; C4_MODE                       ; BYPASS                 ; Untyped                    ;
; C5_MODE                       ; BYPASS                 ; Untyped                    ;
; C6_MODE                       ; BYPASS                 ; Untyped                    ;
; C7_MODE                       ; BYPASS                 ; Untyped                    ;
; C8_MODE                       ; BYPASS                 ; Untyped                    ;
; C9_MODE                       ; BYPASS                 ; Untyped                    ;
; C0_PH                         ; 0                      ; Untyped                    ;
; C1_PH                         ; 0                      ; Untyped                    ;
; C2_PH                         ; 0                      ; Untyped                    ;
; C3_PH                         ; 0                      ; Untyped                    ;
; C4_PH                         ; 0                      ; Untyped                    ;
; C5_PH                         ; 0                      ; Untyped                    ;
; C6_PH                         ; 0                      ; Untyped                    ;
; C7_PH                         ; 0                      ; Untyped                    ;
; C8_PH                         ; 0                      ; Untyped                    ;
; C9_PH                         ; 0                      ; Untyped                    ;
; L0_HIGH                       ; 1                      ; Untyped                    ;
; L1_HIGH                       ; 1                      ; Untyped                    ;
; G0_HIGH                       ; 1                      ; Untyped                    ;
; G1_HIGH                       ; 1                      ; Untyped                    ;
; G2_HIGH                       ; 1                      ; Untyped                    ;
; G3_HIGH                       ; 1                      ; Untyped                    ;
; E0_HIGH                       ; 1                      ; Untyped                    ;
; E1_HIGH                       ; 1                      ; Untyped                    ;
; E2_HIGH                       ; 1                      ; Untyped                    ;
; E3_HIGH                       ; 1                      ; Untyped                    ;
; L0_LOW                        ; 1                      ; Untyped                    ;
; L1_LOW                        ; 1                      ; Untyped                    ;
; G0_LOW                        ; 1                      ; Untyped                    ;
; G1_LOW                        ; 1                      ; Untyped                    ;
; G2_LOW                        ; 1                      ; Untyped                    ;
; G3_LOW                        ; 1                      ; Untyped                    ;
; E0_LOW                        ; 1                      ; Untyped                    ;
; E1_LOW                        ; 1                      ; Untyped                    ;
; E2_LOW                        ; 1                      ; Untyped                    ;
; E3_LOW                        ; 1                      ; Untyped                    ;
; L0_INITIAL                    ; 1                      ; Untyped                    ;
; L1_INITIAL                    ; 1                      ; Untyped                    ;
; G0_INITIAL                    ; 1                      ; Untyped                    ;
; G1_INITIAL                    ; 1                      ; Untyped                    ;
; G2_INITIAL                    ; 1                      ; Untyped                    ;
; G3_INITIAL                    ; 1                      ; Untyped                    ;
; E0_INITIAL                    ; 1                      ; Untyped                    ;
; E1_INITIAL                    ; 1                      ; Untyped                    ;
; E2_INITIAL                    ; 1                      ; Untyped                    ;
; E3_INITIAL                    ; 1                      ; Untyped                    ;
; L0_MODE                       ; BYPASS                 ; Untyped                    ;
; L1_MODE                       ; BYPASS                 ; Untyped                    ;
; G0_MODE                       ; BYPASS                 ; Untyped                    ;
; G1_MODE                       ; BYPASS                 ; Untyped                    ;
; G2_MODE                       ; BYPASS                 ; Untyped                    ;
; G3_MODE                       ; BYPASS                 ; Untyped                    ;
; E0_MODE                       ; BYPASS                 ; Untyped                    ;
; E1_MODE                       ; BYPASS                 ; Untyped                    ;
; E2_MODE                       ; BYPASS                 ; Untyped                    ;
; E3_MODE                       ; BYPASS                 ; Untyped                    ;
; L0_PH                         ; 0                      ; Untyped                    ;
; L1_PH                         ; 0                      ; Untyped                    ;
; G0_PH                         ; 0                      ; Untyped                    ;
; G1_PH                         ; 0                      ; Untyped                    ;
; G2_PH                         ; 0                      ; Untyped                    ;
; G3_PH                         ; 0                      ; Untyped                    ;
; E0_PH                         ; 0                      ; Untyped                    ;
; E1_PH                         ; 0                      ; Untyped                    ;
; E2_PH                         ; 0                      ; Untyped                    ;
; E3_PH                         ; 0                      ; Untyped                    ;
; M_PH                          ; 0                      ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; CLK0_COUNTER                  ; G0                     ; Untyped                    ;
; CLK1_COUNTER                  ; G0                     ; Untyped                    ;
; CLK2_COUNTER                  ; G0                     ; Untyped                    ;
; CLK3_COUNTER                  ; G0                     ; Untyped                    ;
; CLK4_COUNTER                  ; G0                     ; Untyped                    ;
; CLK5_COUNTER                  ; G0                     ; Untyped                    ;
; CLK6_COUNTER                  ; E0                     ; Untyped                    ;
; CLK7_COUNTER                  ; E1                     ; Untyped                    ;
; CLK8_COUNTER                  ; E2                     ; Untyped                    ;
; CLK9_COUNTER                  ; E3                     ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                    ;
; M_TIME_DELAY                  ; 0                      ; Untyped                    ;
; N_TIME_DELAY                  ; 0                      ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                    ;
; VCO_POST_SCALE                ; 0                      ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone 10 LP          ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                    ;
; PORT_CLK1                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                    ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                    ;
; CBXI_PARAMETER                ; apll_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone 10 LP          ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE             ;
+-------------------------------+------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_svga_top:soc_inst ;
+-----------------+-------+------------------------------------------+
; Parameter Name  ; Value ; Type                                     ;
+-----------------+-------+------------------------------------------+
; UART_RX_CLK_DIV ; 108   ; Signed Integer                           ;
; UART_TX_CLK_DIV ; 434   ; Signed Integer                           ;
; VGA_CLK_DIV     ; 1     ; Signed Integer                           ;
+-----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_svga_top:soc_inst|isp_uart:isp_uart_inst ;
+-----------------+-------+-----------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                            ;
+-----------------+-------+-----------------------------------------------------------------+
; UART_RX_CLK_DIV ; 108   ; Signed Integer                                                  ;
; UART_TX_CLK_DIV ; 434   ; Signed Integer                                                  ;
+-----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst ;
+-----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------+
; UART_RX_CLK_DIV ; 108   ; Signed Integer                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst ;
+-----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------+
; UART_TX_CLK_DIV ; 434   ; Signed Integer                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst ;
+-----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------+
; UART_TX_CLK_DIV ; 434   ; Signed Integer                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_svga_top:soc_inst|video_ram_svga:video_ram_inst ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; VGA_CLK_DIV    ; 1     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; VGA_CLK_DIV    ; 1     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst                                                                                                                             ;
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name ; Value                                                                                                                                                                                            ; Type            ;
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N_MASTER       ; 3                                                                                                                                                                                                ; Signed Integer  ;
; N_SLAVE        ; 6                                                                                                                                                                                                ; Signed Integer  ;
; SLAVES_MASK    ; 000000000000000000000000000011110000000000000000000000000000001100000000000000000000111111111111000000000000000000001111111111110000000000000000000011111111111100000000000000000000111111111111 ; Unsigned Binary ;
; SLAVES_BASE    ; 000000000000001100010000000000000000000000000011000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000000000000000000 ; Unsigned Binary ;
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|ram128B:ram128B_vga_line_buffer_inst|altsyncram:data_ram_cell_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                        ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                                        ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                                                                                        ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_4c81      ; Untyped                                                                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                           ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                                           ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                           ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                                           ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_92h1      ; Untyped                                                                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                      ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                      ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                      ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                      ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_92h1      ; Untyped                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                      ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                      ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                      ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                      ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_92h1      ; Untyped                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                      ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                      ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                      ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                      ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_92h1      ; Untyped                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                      ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                      ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                      ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                      ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_92h1      ; Untyped                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                       ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                                                       ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                                                                       ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                       ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                                                       ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                                                                       ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_7sg1      ; Untyped                                                                                                                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                       ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                                                       ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                                                                       ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                       ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                                                       ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                                                                       ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_7sg1      ; Untyped                                                                                                                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                       ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                       ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_p2h1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                      ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                      ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                      ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                      ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_p2h1      ; Untyped                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                       ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                       ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_p2h1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                      ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                      ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                      ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                      ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_p2h1      ; Untyped                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                       ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                       ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_p2h1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                      ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                      ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                      ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                      ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_p2h1      ; Untyped                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                       ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                       ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_p2h1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                      ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                      ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                      ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                      ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_p2h1      ; Untyped                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|altsyncram:Mux0_rtl_0 ;
+------------------------------------+--------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                            ; Type                                                                                                 ;
+------------------------------------+--------------------------------------------------+------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE                                                                                       ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped                                                                                              ;
; OPERATION_MODE                     ; ROM                                              ; Untyped                                                                                              ;
; WIDTH_A                            ; 8                                                ; Untyped                                                                                              ;
; WIDTHAD_A                          ; 11                                               ; Untyped                                                                                              ;
; NUMWORDS_A                         ; 2048                                             ; Untyped                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped                                                                                              ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped                                                                                              ;
; WIDTH_B                            ; 1                                                ; Untyped                                                                                              ;
; WIDTHAD_B                          ; 1                                                ; Untyped                                                                                              ;
; NUMWORDS_B                         ; 1                                                ; Untyped                                                                                              ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1                                           ; Untyped                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped                                                                                              ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped                                                                                              ;
; BYTE_SIZE                          ; 8                                                ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped                                                                                              ;
; INIT_FILE                          ; HX1006A_HDRVSoC_top.HX1006A_HDRVSoC_top0.rtl.mif ; Untyped                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped                                                                                              ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone 10 LP                                    ; Untyped                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_fo11                                  ; Untyped                                                                                              ;
+------------------------------------+--------------------------------------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 1                                      ;
; Entity Instance               ; apll:apll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                     ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                    ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 17                                                                                                                                                                       ;
; Entity Instance                           ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|ram128B:ram128B_vga_line_buffer_inst|altsyncram:data_ram_cell_rtl_0                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                ;
; Entity Instance                           ; soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                 ;
; Entity Instance                           ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0                                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                 ;
; Entity Instance                           ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0                                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                 ;
; Entity Instance                           ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0                                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                 ;
; Entity Instance                           ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0                                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                 ;
; Entity Instance                           ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                             ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                 ;
; Entity Instance                           ; soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                             ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                 ;
; Entity Instance                           ; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0                                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                 ;
; Entity Instance                           ; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0                                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                 ;
; Entity Instance                           ; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0                                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                 ;
; Entity Instance                           ; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0                                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                 ;
; Entity Instance                           ; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0                                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                 ;
; Entity Instance                           ; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0                                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                 ;
; Entity Instance                           ; soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0                                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                 ;
; Entity Instance                           ; soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0                                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                 ;
; Entity Instance                           ; soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|altsyncram:Mux0_rtl_0                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_3" ;
+-------------+-------+----------+---------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                             ;
+-------------+-------+----------+---------------------------------------------------------------------+
; i_waddr[10] ; Input ; Info     ; Stuck at GND                                                        ;
; i_raddr[10] ; Input ; Info     ; Stuck at GND                                                        ;
+-------------+-------+----------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_2" ;
+-------------+-------+----------+---------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                             ;
+-------------+-------+----------+---------------------------------------------------------------------+
; i_waddr[10] ; Input ; Info     ; Stuck at GND                                                        ;
; i_raddr[10] ; Input ; Info     ; Stuck at GND                                                        ;
+-------------+-------+----------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_1" ;
+-------------+-------+----------+---------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                             ;
+-------------+-------+----------+---------------------------------------------------------------------+
; i_waddr[10] ; Input ; Info     ; Stuck at GND                                                        ;
; i_raddr[10] ; Input ; Info     ; Stuck at GND                                                        ;
+-------------+-------+----------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_0" ;
+-------------+-------+----------+---------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                             ;
+-------------+-------+----------+---------------------------------------------------------------------+
; i_waddr[10] ; Input ; Info     ; Stuck at GND                                                        ;
; i_raddr[10] ; Input ; Info     ; Stuck at GND                                                        ;
+-------------+-------+----------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst" ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                  ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; i_waddr[10] ; Input ; Info     ; Stuck at GND                                                                                             ;
; i_raddr[10] ; Input ; Info     ; Stuck at GND                                                                                             ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_svga_top:soc_inst"                                                                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; led[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 21                          ;
; cycloneiii_ff         ; 1086                        ;
;     CLR               ; 306                         ;
;     CLR SCLR          ; 45                          ;
;     CLR SLD           ; 2                           ;
;     ENA               ; 343                         ;
;     ENA CLR           ; 226                         ;
;     ENA CLR SCLR      ; 12                          ;
;     ENA SCLR          ; 6                           ;
;     ENA SCLR SLD      ; 2                           ;
;     ENA SLD           ; 21                          ;
;     SCLR              ; 64                          ;
;     SLD               ; 34                          ;
;     plain             ; 25                          ;
; cycloneiii_lcell_comb ; 3986                        ;
;     arith             ; 529                         ;
;         2 data inputs ; 238                         ;
;         3 data inputs ; 291                         ;
;     normal            ; 3457                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 409                         ;
;         3 data inputs ; 845                         ;
;         4 data inputs ; 2186                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 184                         ;
;                       ;                             ;
; Max LUT depth         ; 26.90                       ;
; Average LUT depth     ; 11.35                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Jun 19 12:31:29 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HX1006A_HDRVSoC_top -c HX1006A_HDRVSoC_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/video_ram.sv
    Info (12023): Found entity 1: video_ram File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/video_ram.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga_char_86x32.sv
    Info (12023): Found entity 1: vga_char_86x32 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/vga_char_86x32.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/user_uart_tx.sv
    Info (12023): Found entity 1: user_uart_tx File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/user_uart_tx.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/uart_tx_line.sv
    Info (12023): Found entity 1: uart_tx_line File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/uart_tx_line.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/uart_rx.sv
    Info (12023): Found entity 1: uart_rx File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/uart_rx.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ram128b.sv
    Info (12023): Found entity 1: ram128B File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/ram128B.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ram_bus_wrapper.sv
    Info (12023): Found entity 1: ram_bus_wrapper File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/ram_bus_wrapper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ram.sv
    Info (12023): Found entity 1: ram File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/ram.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/naive_bus_router.sv
    Info (12023): Found entity 1: naive_bus_router File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/naive_bus_router.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/naive_bus.sv
    Info (12023): Found entity 1: naive_bus File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/naive_bus.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/isp_uart.sv
    Info (12023): Found entity 1: isp_uart File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/isp_uart.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/instr_rom.sv
    Info (12023): Found entity 1: instr_rom File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/instr_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/dual_read_port_ram_32x32.sv
    Info (12023): Found entity 1: dual_read_port_ram_32x32 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/dual_read_port_ram_32x32.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/core_top.sv
    Info (12023): Found entity 1: core_top File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/core_top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/core_regfile.sv
    Info (12023): Found entity 1: core_regfile File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/core_regfile.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/core_instr_bus_adapter.sv
    Info (12023): Found entity 1: core_instr_bus_adapter File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/core_instr_bus_adapter.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/core_id_stage.sv
    Info (12023): Found entity 1: core_id_stage File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/core_id_stage.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/core_bus_wrapper.sv
    Info (12023): Found entity 1: core_bus_wrapper File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/core_bus_wrapper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/core_alu.sv
    Info (12023): Found entity 1: core_alu File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/core_alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/char8x16_rom.sv
    Info (12023): Found entity 1: char8x16_rom File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/char8x16_rom.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file hx1006a_hdrvsoc_top.v
    Info (12023): Found entity 1: HX1006A_HDRVSoC_top File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/HX1006A_HDRVSoC_top.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pout_led.sv
    Info (12023): Found entity 1: pout_led File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/pout_led.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file apll.v
    Info (12023): Found entity 1: apll File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/apll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file video_ram_svga.sv
    Info (12023): Found entity 1: video_ram_svga File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/video_ram_svga.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_char_svga.sv
    Info (12023): Found entity 1: vga_char_svga File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/vga_char_SVGA.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file soc_svga_top.sv
    Info (12023): Found entity 1: soc_svga_top File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/soc_svga_top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instr_rom_svga.sv
    Info (12023): Found entity 1: instr_rom_svga File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/instr_rom_svga.sv Line: 1
Info (12127): Elaborating entity "HX1006A_HDRVSoC_top" for the top level hierarchy
Info (12128): Elaborating entity "apll" for hierarchy "apll:apll_inst" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/HX1006A_HDRVSoC_top.v Line: 55
Info (12128): Elaborating entity "altpll" for hierarchy "apll:apll_inst|altpll:altpll_component" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/apll.v Line: 90
Info (12130): Elaborated megafunction instantiation "apll:apll_inst|altpll:altpll_component" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/apll.v Line: 90
Info (12133): Instantiated megafunction "apll:apll_inst|altpll:altpll_component" with the following parameter: File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/apll.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=apll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/apll_altpll.v
    Info (12023): Found entity 1: apll_altpll File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/db/apll_altpll.v Line: 30
Info (12128): Elaborating entity "apll_altpll" for hierarchy "apll:apll_inst|altpll:altpll_component|apll_altpll:auto_generated" File: e:/intelfpga/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "soc_svga_top" for hierarchy "soc_svga_top:soc_inst" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/HX1006A_HDRVSoC_top.v Line: 84
Info (12128): Elaborating entity "naive_bus" for hierarchy "soc_svga_top:soc_inst|naive_bus:bus_masters[2]" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/soc_svga_top.sv Line: 20
Info (12128): Elaborating entity "isp_uart" for hierarchy "soc_svga_top:soc_inst|isp_uart:isp_uart_inst" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/soc_svga_top.sv Line: 35
Info (12128): Elaborating entity "uart_rx" for hierarchy "soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_rx:uart_rx_inst" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/isp_uart.sv Line: 51
Info (12128): Elaborating entity "uart_tx_line" for hierarchy "soc_svga_top:soc_inst|isp_uart:isp_uart_inst|uart_tx_line:uart_tx_line_inst" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/isp_uart.sv Line: 61
Info (12128): Elaborating entity "user_uart_tx" for hierarchy "soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/isp_uart.sv Line: 70
Info (12128): Elaborating entity "ram" for hierarchy "soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/user_uart_tx.sv Line: 96
Info (12128): Elaborating entity "core_top" for hierarchy "soc_svga_top:soc_inst|core_top:core_top_inst" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/soc_svga_top.sv Line: 44
Info (12128): Elaborating entity "core_instr_bus_adapter" for hierarchy "soc_svga_top:soc_inst|core_top:core_top_inst|core_instr_bus_adapter:core_instr_bus_adapter_i" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/core_top.sv Line: 71
Info (12128): Elaborating entity "core_id_stage" for hierarchy "soc_svga_top:soc_inst|core_top:core_top_inst|core_id_stage:core_id_stage_inst" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/core_top.sv Line: 91
Info (12128): Elaborating entity "core_regfile" for hierarchy "soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/core_top.sv Line: 116
Info (12128): Elaborating entity "dual_read_port_ram_32x32" for hierarchy "soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/core_regfile.sv Line: 95
Info (12128): Elaborating entity "core_alu" for hierarchy "soc_svga_top:soc_inst|core_top:core_top_inst|core_alu:core_alu_inst" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/core_top.sv Line: 155
Info (12128): Elaborating entity "core_bus_wrapper" for hierarchy "soc_svga_top:soc_inst|core_top:core_top_inst|core_bus_wrapper:core_bus_wrapper_inst" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/core_top.sv Line: 197
Info (12128): Elaborating entity "instr_rom_svga" for hierarchy "soc_svga_top:soc_inst|instr_rom_svga:instr_rom_inst" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/soc_svga_top.sv Line: 51
Info (12128): Elaborating entity "ram_bus_wrapper" for hierarchy "soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/soc_svga_top.sv Line: 58
Info (12128): Elaborating entity "video_ram_svga" for hierarchy "soc_svga_top:soc_inst|video_ram_svga:video_ram_inst" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/soc_svga_top.sv Line: 80
Info (12128): Elaborating entity "vga_char_svga" for hierarchy "soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/video_ram_svga.sv Line: 83
Warning (10230): Verilog HDL assignment warning at vga_char_SVGA.sv(96): truncated value with size 32 to match size of target (12) File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/vga_char_SVGA.sv Line: 96
Warning (10230): Verilog HDL assignment warning at vga_char_SVGA.sv(97): truncated value with size 32 to match size of target (12) File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/vga_char_SVGA.sv Line: 97
Warning (10230): Verilog HDL assignment warning at vga_char_SVGA.sv(111): truncated value with size 12 to match size of target (10) File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/vga_char_SVGA.sv Line: 111
Warning (10230): Verilog HDL assignment warning at vga_char_SVGA.sv(112): truncated value with size 12 to match size of target (10) File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/vga_char_SVGA.sv Line: 112
Info (12128): Elaborating entity "ram128B" for hierarchy "soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|ram128B:ram128B_vga_line_buffer_inst" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/vga_char_SVGA.sv Line: 163
Info (12128): Elaborating entity "char8x16_rom" for hierarchy "soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/vga_char_SVGA.sv Line: 171
Info (12128): Elaborating entity "pout_led" for hierarchy "soc_svga_top:soc_inst|pout_led:pout_led_inst" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/soc_svga_top.sv Line: 88
Info (12128): Elaborating entity "naive_bus_router" for hierarchy "soc_svga_top:soc_inst|naive_bus_router:soc_bus_router_inst" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/soc_svga_top.sv Line: 115
Info (19000): Inferred 17 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|ram128B:ram128B_vga_line_buffer_inst|data_ram_cell_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|data_ram_cell_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_0|data_ram_cell_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_1|data_ram_cell_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_2|data_ram_cell_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|ram:ram_block_inst_3|data_ram_cell_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|data_ram_cell_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|data_ram_cell_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_0|data_ram_cell_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_0|data_ram_cell_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_2|data_ram_cell_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_2|data_ram_cell_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_1|data_ram_cell_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_1|data_ram_cell_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_3|data_ram_cell_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_3|data_ram_cell_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276031): Inferred altsyncram megafunction from the following design logic: "soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|Mux0_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to HX1006A_HDRVSoC_top.HX1006A_HDRVSoC_top0.rtl.mif
Info (12130): Elaborated megafunction instantiation "soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|ram128B:ram128B_vga_line_buffer_inst|altsyncram:data_ram_cell_rtl_0"
Info (12133): Instantiated megafunction "soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|ram128B:ram128B_vga_line_buffer_inst|altsyncram:data_ram_cell_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4c81.tdf
    Info (12023): Found entity 1: altsyncram_4c81 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/db/altsyncram_4c81.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0"
Info (12133): Instantiated megafunction "soc_svga_top:soc_inst|isp_uart:isp_uart_inst|user_uart_tx:user_uart_in_isp_inst|ram:ram_for_uart_tx_fifo_inst|altsyncram:data_ram_cell_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_92h1.tdf
    Info (12023): Found entity 1: altsyncram_92h1 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/db/altsyncram_92h1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0"
Info (12133): Instantiated megafunction "soc_svga_top:soc_inst|core_top:core_top_inst|core_regfile:core_regfile_inst|dual_read_port_ram_32x32:dual_read_port_ram_32x32_for_regfile|altsyncram:data_ram_cell_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7sg1.tdf
    Info (12023): Found entity 1: altsyncram_7sg1 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/db/altsyncram_7sg1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0"
Info (12133): Instantiated megafunction "soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p2h1.tdf
    Info (12023): Found entity 1: altsyncram_p2h1 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/db/altsyncram_p2h1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|altsyncram:Mux0_rtl_0"
Info (12133): Instantiated megafunction "soc_svga_top:soc_inst|video_ram_svga:video_ram_inst|vga_char_svga:vga_char_86x32_inst|char8x16_rom:char_8x16_rom_inst|altsyncram:Mux0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "HX1006A_HDRVSoC_top.HX1006A_HDRVSoC_top0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fo11.tdf
    Info (12023): Found entity 1: altsyncram_fo11 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/db/altsyncram_fo11.tdf Line: 28
Info (13000): Registers with preset signals will power-up high File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/user_uart_tx.sv Line: 6
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ALTSYNCRAM" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/db/altsyncram_p2h1.tdf Line: 38
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_1|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ALTSYNCRAM" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/db/altsyncram_p2h1.tdf Line: 38
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ALTSYNCRAM" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/db/altsyncram_p2h1.tdf Line: 38
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_3|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ALTSYNCRAM" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/db/altsyncram_p2h1.tdf Line: 38
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ALTSYNCRAM" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/db/altsyncram_p2h1.tdf Line: 38
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_2|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ALTSYNCRAM" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/db/altsyncram_p2h1.tdf Line: 38
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "soc_svga_top:soc_inst|ram_bus_wrapper:data_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ALTSYNCRAM" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/db/altsyncram_p2h1.tdf Line: 38
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "soc_svga_top:soc_inst|ram_bus_wrapper:instr_ram_inst|ram:ram_block_inst_0|altsyncram:data_ram_cell_rtl_0|altsyncram_p2h1:auto_generated|ALTSYNCRAM" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/db/altsyncram_p2h1.tdf Line: 38
Info (144001): Generated suppressed messages file C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/HX1006A_HDRVSoC_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4565 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 19 output pins
    Info (21061): Implemented 4359 logic cells
    Info (21064): Implemented 184 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4821 megabytes
    Info: Processing ended: Sat Jun 19 12:31:52 2021
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/HX1006A_HDRVSoC_top.map.smsg.


