# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../senior_lab_hw.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd" \
"../../../../senior_lab_hw.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_48ac_psr_aclk_0.vhd" \
"../../../../senior_lab_hw.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_50M_1/sim/design_1_rst_ps7_0_50M_1.vhd" \
"../../../../senior_lab_hw.ip_user_files/bd/design_1/ipshared/b8a0/hdl/bram_arbiter_v1_0_S00_AXI.vhd" \
"../../../../senior_lab_hw.ip_user_files/bd/design_1/ipshared/b8a0/bram_arbiter.vhd" \
"../../../../senior_lab_hw.ip_user_files/bd/design_1/ipshared/b8a0/hdl/bram_arbiter_v1_0.vhd" \
"../../../../senior_lab_hw.ip_user_files/bd/design_1/ip/design_1_bram_arbiter_0_0/sim/design_1_bram_arbiter_0_0.vhd" \
"../../../../senior_lab_hw.ip_user_files/bd/design_1/ipshared/bcc4/hdl/generation_worker_v1_0_S00_AXI.vhd" \
"../../../../senior_lab_hw.ip_user_files/bd/design_1/ipshared/bcc4/worker_logic.vhd" \
"../../../../senior_lab_hw.ip_user_files/bd/design_1/ipshared/bcc4/hdl/generation_worker_v1_0.vhd" \
"../../../../senior_lab_hw.ip_user_files/bd/design_1/ip/design_1_generation_worker_0_0/sim/design_1_generation_worker_0_0.vhd" \
"../../../../senior_lab_hw.ip_user_files/bd/design_1/sim/design_1.vhd" \

# Do not sort compile order
nosort
