// Seed: 450669460
module module_0 (
    input  wor   id_0,
    input  tri   id_1,
    input  wire  id_2,
    output uwire id_3,
    output wand  id_4
);
  tri0 id_6;
  reg  id_7;
  assign id_3 = id_1;
  initial
    if ((id_2)) @(1) id_7 <= #1 1;
    else id_4 = 1;
  assign id_4 = id_6;
  wire id_8;
endmodule
module module_1 (
    input  tri0  id_0,
    output wor   id_1,
    input  uwire id_2,
    output tri1  id_3,
    output wand  id_4,
    output tri0  id_5
);
  tri0 id_7 = 1'b0;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0,
      id_3,
      id_5
  );
  assign modCall_1.type_11 = 0;
endmodule
