design hardwar softwar system embed high perform comput rio stia rui policarpo duart hora cio neto inesc isel instituto superior engenharia lisboa instituto polit cnico lisboa departamento tecnologia universidad auto noma lisboa inesc instituto superior cnico universidad lisboa portug mvestia rpduart hcn inesc abstract work propos architectur methodolog design hardwar softwar system high perform embed comput fpga hardwar side base core architectur design gener ate automat set architectur paramet architectur methodolog evalu run dens matrix multipl spars matrix vector multipl zynq fpga platform system level design system avoid complex hardwar design good perform introduct comput requir embed system rapid increas stringent real time requir low power low cost singl processor solut unabl provid requir perform time power consumpt low hardwar softwar architectur computa tional demand part applic dedic hardwar good perform area power effici effici hardwar softwar architectur general difficult design dedic hard ware specif algorithm fpgas requir hardwar expertis perspect softwar program mer automat flow design configur hard ware softwar architectur essenti work approach configur hardwar coprocessor design generat automat ical parameter programm coprocessor consist core architectur automat generat integr embed processor core coprocessor configur number core system memori number size local memori cach interfac extern memori topolog interconnect network network chip ring simpli point point connec tion number type arithmet oper core number format includ float point integ configur core local memori arithmet unit input output interfac keep core simpl permit explor parallel reduc power consumpt configur easier design program architectur integr propos design flow start algorithm specif output hardwar softwar system implement soc fpga constrain hardwar design space hardwar templat reduc perform compar fulli optim solut typic good tradeoff hardwar perform hardwar porta biliti design time paper organ describ state art tool architectur design hard ware softwar process architectur fpgas describ propos hardwar softwar architectur describ propos architectur design flow con clude paper work commerci academ tool pro pose rais design synthesi level fpgas reduc design time design effort high level synthesi tool exist generat hardwar verilog catapult mitrion impulsec handelc xilinx autoesl systemc blue spec xilinx autoesl java jhdl maxcompil python myhdl common approach hardwar compil start languag restrict avoid recurs pointer compil techniqu propos generat optim design specif hardwar platform larg design generat hardwar tool achiev better optim hardwar implement compar hand solut tool addit annot code control implement option compil copyright held author owner internationalworkshop fpgas softwar programm fsp london unit kingdom septemb extract instruct level parallel expos techniqu loop unrol pipelin compil automat generat hardwar programm awar hardwar program model requir knowledg circuit design direct hardwar design consist overlay implement intermedi reconfig urabl architectur user logic fpga programm overlay increas perform dsp workload fpga viabil gpu overlay fpga ana lyze gpu program model architectur good design core fpga check care design overlay will low sustain perform compar peak perform propos design hardwar softwar high perform embed system consid hard ware side core coprocessor coprocessor architectur configur system level programm system level paramet number core numer precis arithmet unit core run simpl complex arithmet oper vector multipl matrix multipl oper librari oper microcod pro gram core design fpga propos mplem system consist xilinx microblaz soft core processor connect chip peripher bus opb buse system microblaz core interconnect arteri noc propos system implement virtex fpga tumeo propos real time core sys tem automot applic base microblaz core local data memori core share extern ram share data instruct core communic bus base share memori messag pass subsystem built crossbar modul hemp base system homogen multi processor platform network chip noc inter connect process element plasma pro cessor intern ram block network interfac noc dma engin platform automat generat number processor custom design space explor base simul processor model cycl accur instruct set simul local memori systemc model marc core approach reconfigur pute core templat compris con trol processor multipl processor run task simd singl instruct multipl data unit core configur risc processor synthes full custom datapath core local privat memori access intern share memori processor interconnect network select librari topolog includ crossbar torus smyleref core architectur emb ded system prototyp fpga architectur consist multipl cluster arrang dimension array connect noc cluster number scalar processor connect local bus core dedic instruct data cach second layer cach exist cluster share core processor core geyser core propos reli general purpos embed processor core unit creas flexibl decreas perform area effici approach marc custom processor dedic datapath requir hardwar design peak capac fpga design space explor approach hemp exampl iss system level simul model explor platform architectur core element base simpl process unit reduc control small local memori arithmet unit core unit individu configur term local memori size number type arithmet oper mit improv perform area effici compar core architectur base general purpos embed processor consid customiz interconnect network bus crossbar noc ring point point connect mix topolog reli systemc design space explor model core platform algorithm systemc system level simul help design space explor iii hardwar softwar core architectur propos hardwar softwar architectur consist embed processor core architectur figur core access extern memori dma configur embed processor dma respons send receiv data memori forward data network order improv bandwidth request element store sequenti memori dma cach buffer burst data enabl faster access time sequenti data request memori burst sequenti store element fetch cachelin size element burst data request data forward processor element store cach core organ cluster cluster local lite processor local program core axi cach embed processor dram control axi control core core core core core core local share mem local dma core core core core core core local share mem local dma core core core core core core local share mem local dma interconnect network core architectur fig hardwar softwar core architectur fpu configur memori control local mem address generat fig architectur core unit local dma control data communic share memori local dma transfer data core core connect communic network input output buffer input buffer connect fpu local memori signal core arithmet unit local data memori figur arithmet unit stat ical dynam configur execut set basic function add multipli fuse multipli add recipro cal squar root invers squar root set complex function vector multipl block matrix multipl core configur combin oper complex oper trough microprogram local memori implement dual port block ram store temporari variabl regist implement memori coeffici implement arithmet oper constant output data architectur design flow core generat develop automati calli generat core architectur set architectur specif instanc core platform automat model systemc system level simul determin number execut cycl consid configur architectur version code core core architectur algorithm specif architectur configur core librari systemc model system level simul generat architectur topolog core generat memori configur dma core core architectur algorithm parallel export xps integr embed processor axi che emb ded proce sor dram control ler axi control ler interconnect network core architectur embed core architectur fig core design flow program dma manual figur flow start configur architec ture architectur simul system level specif algorithm systemc model architectur automat generat algorithm parallel model systemc architectur descript step core architectur generat librari core softwar dma core manual generat design core program microcod instruct core export xps xilinx platform studio integr embed processor zynq platform design space explor process manual design respons manual configur core architectur algorithm parallel automat process generat systemc descript architectur configur architectur algorithm generat vhdl descript core architectur synthes integr xps xilinx generat complet hardwar softwar embed architectur flow design design hardwar hardwar generat automat evalu flow architectur consid parallel algorithm dens matrix multipli cation spars matrix vector multipl explor design space best core propos flow architectur implement zynq soc test zedboard devic configur architectur dens trix multipl matrix multipl implement parallel block matrix algorithm partit matrix smaller matric block work block matric squar size matrix divid block size block calcul core simultan core respons block size turn divid smaller block dimens size smaller block cij depend local memori size generat block cij processor multipli block matrix block matrix multipl implement sequenc partial block multipl cij aik bkj partial block multipl block aik block bkj partial block cijk size final cij result accumul partial block partial block multipl implement core receiv store bqj ele ment aiq element broadcast core aiq element arriv multipli bqj element store local memori partial block cij store local memori final iter element result block cij extern memori refer local memori processor store block size size process algorithm level variabl perform chang valu optim final solut consid theoret determin valu referenc theoret number communic extern memori depend dimens block simpli equal order reduc local memori requir local memori store block size doubl order enabl processor store block perform comput block refer dimens block cij minim number communica tion function local memori architectur level matrix multipl requir multipli add oper arithmet unit core configur fuse multipli add configur core core local memori size dma cach support cachelin assum architectur kbyte local memori core kbyte core architectur determin util sourc number execut cycl tabl architectur achiev high perform effici peak perform measur perform core achiev gflop core achiev gflop tabl matrix multipl core arch core arch core lut dsps bram freq mhz cycl time gflop peak gflop effici compar previous implement half perform dedic architectur matrix multipl consum resourc doubl number core architectur provid architectur perform assum memori bandwidth term effici architectur better higher effici compar dedic core propos configur architectur spars trix multipl parallel spars matrix vector multipli cation algorithm core architectur paper describ parallel process detail explan spars matrix vector multipl mathemat oper matrix spars matrix input vector result product matrix size vector size vector size matrix typic store dimension array entri array repres element matrix access indic convent row number top bottom column number left matrix amount memori requir store matrix format proport disregard fact dimens matrix store case spars matrix substanti memori requir reduct realiz store entri depend number distribut entri data structur yield huge save memori compar basic approach work compress spars column csc compress spars column format store initi spars matrix column form three dimension array work attribut core nonzero index row rang singl row attribut processor attribut round robin fashion work schedul processor previous row assign balanc test data set matric percentag nonzero assign processor measur indic system compos processor load balanc measur percentag total number nonzero processor guarante good work load balanc design data perform spars matrix vector multipl extern memori fore system implement read data extern memori write result extern memori algorithm scalabl number core dma modul respons move data tween extern memori core dma control micro instruct provid arm processor locat process system axi general purpos interfac dma unit structur independ modul enabl process read write oper simultan core compos input buffer fuse multipli adder fma local memori tabl repres perform spars matrix vector hardwar implement work oper frequenc mhz core bandwidth processor improv margin execut time tabl perform propos architectur test marag flower bibd nnz nnz col arm exec exec arm column correspond test differ ent matrix vector input nnz stand number element number row input matrix number zero column nnz col extrapol system determin formanc memori bandwidth compar previous work averag effici determin input matric work present superior effici averag case compar effici effici effici present base algorithm solut specif matric effici present theoret consider limit architectur structur memori bandwidth ideal assum model conclus configur hardwar softwar architectur high perform embed comput propos core architectur configur system level design flow automat generat hardwar soft ware architectur propos start configur architectur end impl mentat target fpga previous propos core architectur bed system base general purpos embed processor compar core system general better support control intens kernel thread effici data intens applic term perform area core simpler applic optim support higher oper frequenc evalu architectur parallel dens matrix multipl spars matrix vector multipli cation architectur generat achiev perform close state art dedic circuit perform effici requir hardwar expertis design core architectur vii refer handel languag refer manual http hep handel handel impuls codevelop fpga tool http product technolog mohl mitrion program languag lund sweden mitrion verilog http bluespec tecnolog solut http jhdl http maxel technolog https product softwar maxcompil myhdl python silicon http mcgettrick patel bleakley high perform programm fpga overlay digit signal process lectur note comput scienc volum kingyen steffan potenti gpu overlay architectur fpgas intern journal reconfigur comput volum articl capalija abdelrahman coars grain fpga overlay execut data flow graph workshop intersect carl mplemeno papaefstathiou mplem processor fpga base multiprocessor system inter nation symposium field programm custom pute machin zhoukun wang hammami extern constrain noc base processor mpsoc design implement singl fpga intern design test workshop arteri open core protocol http tumeo dual prioriti real time multipro cessor system fpga automot applic design autom test europ carara oliveira calazan mora hemp framework noc base mpsoc generat ieee intern symposium circuit system lebedev marc core approach reconfigur comput intern confer configur comput fpgas open core plasma processor http project plasma wilson maltez ana rita silva hora cio neto rio stia effici implement singl precis float point arithmet unit fpga interna tional confer field programm logic appli cation kondo nguyen hirao soga sasaki inou smyleref refer architectur manycor processor soc asia south pacif design automarion confer seki fine grain dynam sleep control scheme mip ieic transact system cappello strenski practic measur fpga float point acceler high perform comput ing intern confer applic specif system kumar joshi patkar narayanan fpga base high perform doubl precis matrix multipl intern confer vlsi design jose ana silva neto stia analysi matrix multipl high densiti virtex fpga intern confer field programm logic applic yan zhang shalabi jain nagar bako fpga gpu spars matrix vector multipli intern confer field programm technol ogi dorranc ren markov scalabl spars matrix vector multipl kernel energi effici spars blas fpgas intern confer fpga joa pinha wilson maltez hora cio neto rio stia spars matrix multipl reconfigur core architectur euromicro confer digit system design gregg mcsweeney mcelroy connor mcget trick moloney geraghti fpga base spars matrix vector multipl commod dram memori intern confer field programm logic applic zhuo prasanna spars matrix vector multipli cation fpgas proceed acm sigda interna tional symposium field programm gate array kestur davi chung uni versal fpga matrix vector multipl architectur intern symposium field programm custom comput machin sun monga jone zambreno bandwidth sensit spars matrix vector multipl engin fpgas ieee transact circuit system regular paper jan 