   1              	 .cpu cortex-m0
   2              	 .fpu softvfp
   3              	 .eabi_attribute 20,1
   4              	 .eabi_attribute 21,1
   5              	 .eabi_attribute 23,3
   6              	 .eabi_attribute 24,1
   7              	 .eabi_attribute 25,1
   8              	 .eabi_attribute 26,1
   9              	 .eabi_attribute 30,4
  10              	 .eabi_attribute 34,0
  11              	 .eabi_attribute 18,4
  12              	 .code 16
  13              	 .file "xmc1_scu.c"
  14              	 .section .text.XMC_SCU_INTERRUPT_EnableEvent,"ax",%progbits
  15              	 .align 1
  16              	 .global XMC_SCU_INTERRUPT_EnableEvent
  17              	 .code 16
  18              	 .thumb_func
  20              	XMC_SCU_INTERRUPT_EnableEvent:
  21 0000 024A     	 ldr r2,.L2
  22              	 
  23 0002 5368     	 ldr r3,[r2,#4]
  24 0004 1843     	 orr r0,r3
  25 0006 5060     	 str r0,[r2,#4]
  26 0008 7047     	 bx lr
  27              	.L3:
  28 000a C046     	 .align 2
  29              	.L2:
  30 000c 38000140 	 .word 1073807416
  32              	 .section .text.XMC_SCU_INTERRUPT_DisableEvent,"ax",%progbits
  33              	 .align 1
  34              	 .global XMC_SCU_INTERRUPT_DisableEvent
  35              	 .code 16
  36              	 .thumb_func
  38              	XMC_SCU_INTERRUPT_DisableEvent:
  39 0000 024A     	 ldr r2,.L5
  40              	 
  41 0002 5368     	 ldr r3,[r2,#4]
  42 0004 8343     	 bic r3,r0
  43 0006 5360     	 str r3,[r2,#4]
  44 0008 7047     	 bx lr
  45              	.L6:
  46 000a C046     	 .align 2
  47              	.L5:
  48 000c 38000140 	 .word 1073807416
  50              	 .section .text.XMC_SCU_INTERRUPT_TriggerEvent,"ax",%progbits
  51              	 .align 1
  52              	 .global XMC_SCU_INTERRUPT_TriggerEvent
  53              	 .code 16
  54              	 .thumb_func
  56              	XMC_SCU_INTERRUPT_TriggerEvent:
  57 0000 024A     	 ldr r2,.L8
  58              	 
  59 0002 D368     	 ldr r3,[r2,#12]
  60 0004 1843     	 orr r0,r3
  61 0006 D060     	 str r0,[r2,#12]
  62 0008 7047     	 bx lr
  63              	.L9:
  64 000a C046     	 .align 2
  65              	.L8:
  66 000c 38000140 	 .word 1073807416
  68              	 .section .text.XMC_SCU_INTERUPT_GetEventStatus,"ax",%progbits
  69              	 .align 1
  70              	 .global XMC_SCU_INTERUPT_GetEventStatus
  71              	 .code 16
  72              	 .thumb_func
  74              	XMC_SCU_INTERUPT_GetEventStatus:
  75 0000 014B     	 ldr r3,.L11
  76              	 
  77 0002 1868     	 ldr r0,[r3]
  78 0004 7047     	 bx lr
  79              	.L12:
  80 0006 C046     	 .align 2
  81              	.L11:
  82 0008 38000140 	 .word 1073807416
  84              	 .section .text.XMC_SCU_INTERRUPT_ClearEventStatus,"ax",%progbits
  85              	 .align 1
  86              	 .global XMC_SCU_INTERRUPT_ClearEventStatus
  87              	 .code 16
  88              	 .thumb_func
  90              	XMC_SCU_INTERRUPT_ClearEventStatus:
  91 0000 024A     	 ldr r2,.L14
  92              	 
  93 0002 9368     	 ldr r3,[r2,#8]
  94 0004 1843     	 orr r0,r3
  95 0006 9060     	 str r0,[r2,#8]
  96 0008 7047     	 bx lr
  97              	.L15:
  98 000a C046     	 .align 2
  99              	.L14:
 100 000c 38000140 	 .word 1073807416
 102              	 .section .text.XMC_SCU_LockProtectedBits,"ax",%progbits
 103              	 .align 1
 104              	 .global XMC_SCU_LockProtectedBits
 105              	 .code 16
 106              	 .thumb_func
 108              	XMC_SCU_LockProtectedBits:
 109 0000 C322     	 mov r2,#195
 110 0002 014B     	 ldr r3,.L17
 111              	 
 112 0004 5A62     	 str r2,[r3,#36]
 113 0006 7047     	 bx lr
 114              	.L18:
 115              	 .align 2
 116              	.L17:
 117 0008 00000140 	 .word 1073807360
 119              	 .section .text.XMC_SCU_UnlockProtectedBits,"ax",%progbits
 120              	 .align 1
 121              	 .global XMC_SCU_UnlockProtectedBits
 122              	 .code 16
 123              	 .thumb_func
 125              	XMC_SCU_UnlockProtectedBits:
 126 0000 C022     	 mov r2,#192
 127 0002 034B     	 ldr r3,.L22
 128 0004 5A62     	 str r2,[r3,#36]
 129              	.L20:
 130 0006 5A6A     	 ldr r2,[r3,#36]
 131 0008 5207     	 lsl r2,r2,#29
 132 000a FCD4     	 bmi .L20
 133              	 
 134 000c 7047     	 bx lr
 135              	.L23:
 136 000e C046     	 .align 2
 137              	.L22:
 138 0010 00000140 	 .word 1073807360
 140              	 .section .text.XMC_SCU_SupplyMonitorInit,"ax",%progbits
 141              	 .align 1
 142              	 .global XMC_SCU_SupplyMonitorInit
 143              	 .code 16
 144              	 .thumb_func
 146              	XMC_SCU_SupplyMonitorInit:
 147 0000 4368     	 ldr r3,[r0,#4]
 148 0002 0268     	 ldr r2,[r0]
 149 0004 9B00     	 lsl r3,r3,#2
 150 0006 1343     	 orr r3,r2
 151 0008 C27A     	 ldrb r2,[r0,#11]
 152 000a 002A     	 cmp r2,#0
 153 000c 01D0     	 beq .L25
 154 000e 1022     	 mov r2,#16
 155 0010 1343     	 orr r3,r2
 156              	.L25:
 157 0012 0B4A     	 ldr r2,.L39
 158 0014 9BB2     	 uxth r3,r3
 159 0016 1380     	 strh r3,[r2]
 160 0018 037A     	 ldrb r3,[r0,#8]
 161 001a 5A1E     	 sub r2,r3,#1
 162 001c 9341     	 sbc r3,r3,r2
 163 001e 427A     	 ldrb r2,[r0,#9]
 164 0020 DB00     	 lsl r3,r3,#3
 165 0022 002A     	 cmp r2,#0
 166 0024 01D0     	 beq .L27
 167 0026 8022     	 mov r2,#128
 168 0028 1343     	 orr r3,r2
 169              	.L27:
 170 002a 827A     	 ldrb r2,[r0,#10]
 171 002c 002A     	 cmp r2,#0
 172 002e 02D0     	 beq .L28
 173 0030 8022     	 mov r2,#128
 174 0032 9203     	 lsl r2,r2,#14
 175 0034 1343     	 orr r3,r2
 176              	.L28:
 177 0036 0349     	 ldr r1,.L39+4
 178              	 
 179 0038 4A68     	 ldr r2,[r1,#4]
 180 003a 1343     	 orr r3,r2
 181 003c 4B60     	 str r3,[r1,#4]
 182 003e 7047     	 bx lr
 183              	.L40:
 184              	 .align 2
 185              	.L39:
 186 0040 50100140 	 .word 1073811536
 187 0044 38000140 	 .word 1073807416
 189              	 .section .text.XMC_SCU_SetRawTempLimits,"ax",%progbits
 190              	 .align 1
 191              	 .global XMC_SCU_SetRawTempLimits
 192              	 .code 16
 193              	 .thumb_func
 195              	XMC_SCU_SetRawTempLimits:
 196 0000 024B     	 ldr r3,.L42
 197 0002 89B2     	 uxth r1,r1
 198 0004 80B2     	 uxth r0,r0
 199 0006 1986     	 strh r1,[r3,#48]
 200              	 
 201 0008 9886     	 strh r0,[r3,#52]
 202 000a 7047     	 bx lr
 203              	.L43:
 204              	 .align 2
 205              	.L42:
 206 000c 00100140 	 .word 1073811456
 208              	 .section .text.XMC_SCU_StartTempMeasurement,"ax",%progbits
 209              	 .align 1
 210              	 .global XMC_SCU_StartTempMeasurement
 211              	 .code 16
 212              	 .thumb_func
 214              	XMC_SCU_StartTempMeasurement:
 215 0000 0121     	 mov r1,#1
 216 0002 024A     	 ldr r2,.L45
 217              	 
 218 0004 938C     	 ldrh r3,[r2,#36]
 219 0006 0B43     	 orr r3,r1
 220 0008 9384     	 strh r3,[r2,#36]
 221 000a 7047     	 bx lr
 222              	.L46:
 223              	 .align 2
 224              	.L45:
 225 000c 00100140 	 .word 1073811456
 227              	 .section .text.XMC_SCU_StopTempMeasurement,"ax",%progbits
 228              	 .align 1
 229              	 .global XMC_SCU_StopTempMeasurement
 230              	 .code 16
 231              	 .thumb_func
 233              	XMC_SCU_StopTempMeasurement:
 234 0000 0121     	 mov r1,#1
 235 0002 024A     	 ldr r2,.L48
 236              	 
 237 0004 938C     	 ldrh r3,[r2,#36]
 238 0006 8B43     	 bic r3,r1
 239 0008 9384     	 strh r3,[r2,#36]
 240 000a 7047     	 bx lr
 241              	.L49:
 242              	 .align 2
 243              	.L48:
 244 000c 00100140 	 .word 1073811456
 246              	 .section .text.XMC_SCU_HighTemperature,"ax",%progbits
 247              	 .align 1
 248              	 .global XMC_SCU_HighTemperature
 249              	 .code 16
 250              	 .thumb_func
 252              	XMC_SCU_HighTemperature:
 253 0000 024B     	 ldr r3,.L51
 254              	 
 255 0002 1868     	 ldr r0,[r3]
 256 0004 4000     	 lsl r0,r0,#1
 257 0006 C00F     	 lsr r0,r0,#31
 258 0008 7047     	 bx lr
 259              	.L52:
 260 000a C046     	 .align 2
 261              	.L51:
 262 000c 38000140 	 .word 1073807416
 264              	 .section .text.XMC_SCU_LowTemperature,"ax",%progbits
 265              	 .align 1
 266              	 .global XMC_SCU_LowTemperature
 267              	 .code 16
 268              	 .thumb_func
 270              	XMC_SCU_LowTemperature:
 271 0000 014B     	 ldr r3,.L54
 272              	 
 273 0002 1868     	 ldr r0,[r3]
 274 0004 C00F     	 lsr r0,r0,#31
 275 0006 7047     	 bx lr
 276              	.L55:
 277              	 .align 2
 278              	.L54:
 279 0008 38000140 	 .word 1073807416
 281              	 .section .text.XMC_SCU_GetTemperature,"ax",%progbits
 282              	 .align 1
 283              	 .global XMC_SCU_GetTemperature
 284              	 .code 16
 285              	 .thumb_func
 287              	XMC_SCU_GetTemperature:
 288 0000 014B     	 ldr r3,.L57
 289              	 
 290 0002 D88F     	 ldrh r0,[r3,#62]
 291 0004 80B2     	 uxth r0,r0
 292 0006 7047     	 bx lr
 293              	.L58:
 294              	 .align 2
 295              	.L57:
 296 0008 02100140 	 .word 1073811458
 298              	 .section .text.XMC_SCU_CLOCK_Init,"ax",%progbits
 299              	 .align 1
 300              	 .global XMC_SCU_CLOCK_Init
 301              	 .code 16
 302              	 .thumb_func
 304              	XMC_SCU_CLOCK_Init:
 305 0000 70B5     	 push {r4,r5,r6,lr}
 306 0002 041C     	 mov r4,r0
 307 0004 FF25     	 mov r5,#255
 308 0006 FFF7FEFF 	 bl XMC_SCU_UnlockProtectedBits
 309 000a 254A     	 ldr r2,.L70
 310 000c 6168     	 ldr r1,[r4,#4]
 311 000e 2068     	 ldr r0,[r4]
 312 0010 1368     	 ldr r3,[r2]
 313 0012 0843     	 orr r0,r1
 314 0014 2349     	 ldr r1,.L70+4
 315 0016 0B40     	 and r3,r1
 316 0018 0343     	 orr r3,r0
 317 001a 1360     	 str r3,[r2]
 318 001c 1368     	 ldr r3,[r2]
 319 001e 1068     	 ldr r0,[r2]
 320 0020 617A     	 ldrb r1,[r4,#9]
 321 0022 247A     	 ldrb r4,[r4,#8]
 322 0024 A843     	 bic r0,r5
 323 0026 2043     	 orr r0,r4
 324 0028 1F4C     	 ldr r4,.L70+8
 325 002a 1B04     	 lsl r3,r3,#16
 326 002c 2043     	 orr r0,r4
 327 002e 1060     	 str r0,[r2]
 328 0030 201C     	 mov r0,r4
 329 0032 1B0E     	 lsr r3,r3,#24
 330              	.L60:
 331 0034 1468     	 ldr r4,[r2]
 332 0036 6400     	 lsl r4,r4,#1
 333 0038 FCD4     	 bmi .L60
 334 003a 8D00     	 lsl r5,r1,#2
 335 003c 8B42     	 cmp r3,r1
 336 003e 18D8     	 bhi .L62
 337              	.L64:
 338 0040 9B00     	 lsl r3,r3,#2
 339 0042 8B42     	 cmp r3,r1
 340 0044 0AD2     	 bcs .L69
 341 0046 1568     	 ldr r5,[r2]
 342 0048 184C     	 ldr r4,.L70+12
 343 004a 2C40     	 and r4,r5
 344 004c 0443     	 orr r4,r0
 345 004e 1D02     	 lsl r5,r3,#8
 346 0050 2C43     	 orr r4,r5
 347 0052 1460     	 str r4,[r2]
 348              	.L63:
 349 0054 1468     	 ldr r4,[r2]
 350 0056 6400     	 lsl r4,r4,#1
 351 0058 FCD4     	 bmi .L63
 352 005a F1E7     	 b .L64
 353              	.L69:
 354 005c 1468     	 ldr r4,[r2]
 355 005e 144B     	 ldr r3,.L70+16
 356 0060 0902     	 lsl r1,r1,#8
 357 0062 2340     	 and r3,r4
 358 0064 1843     	 orr r0,r3
 359 0066 0843     	 orr r0,r1
 360 0068 1060     	 str r0,[r2]
 361 006a 10E0     	 b .L66
 362              	.L67:
 363 006c 1468     	 ldr r4,[r2]
 364 006e 6400     	 lsl r4,r4,#1
 365 0070 FCD4     	 bmi .L67
 366              	.L62:
 367 0072 AB42     	 cmp r3,r5
 368 0074 F2D9     	 bls .L69
 369 0076 0324     	 mov r4,#3
 370 0078 1668     	 ldr r6,[r2]
 371 007a A343     	 bic r3,r4
 372 007c 0C4C     	 ldr r4,.L70+16
 373 007e 0433     	 add r3,r3,#4
 374 0080 3440     	 and r4,r6
 375 0082 9B08     	 lsr r3,r3,#2
 376 0084 0443     	 orr r4,r0
 377 0086 1E02     	 lsl r6,r3,#8
 378 0088 3443     	 orr r4,r6
 379 008a 1460     	 str r4,[r2]
 380 008c EEE7     	 b .L67
 381              	.L66:
 382 008e 1368     	 ldr r3,[r2]
 383 0090 5B00     	 lsl r3,r3,#1
 384 0092 FCD4     	 bmi .L66
 385 0094 FFF7FEFF 	 bl SystemCoreClockUpdate
 386 0098 C322     	 mov r2,#195
 387 009a 064B     	 ldr r3,.L70+20
 388              	 
 389 009c 5A62     	 str r2,[r3,#36]
 390 009e 70BD     	 pop {r4,r5,r6,pc}
 391              	.L71:
 392              	 .align 2
 393              	.L70:
 394 00a0 00030140 	 .word 1073808128
 395 00a4 FFFFF0FF 	 .word -983041
 396 00a8 0000F03F 	 .word 1072693248
 397 00ac EB00FFFF 	 .word -65301
 398 00b0 FF000FC0 	 .word -1072758529
 399 00b4 00000140 	 .word 1073807360
 401              	 .section .text.XMC_SCU_CLOCK_SetRtcClockSource,"ax",%progbits
 402              	 .align 1
 403              	 .global XMC_SCU_CLOCK_SetRtcClockSource
 404              	 .code 16
 405              	 .thumb_func
 407              	XMC_SCU_CLOCK_SetRtcClockSource:
 408 0000 10B5     	 push {r4,lr}
 409 0002 041C     	 mov r4,r0
 410 0004 FFF7FEFF 	 bl XMC_SCU_UnlockProtectedBits
 411 0008 044A     	 ldr r2,.L73
 412 000a 054B     	 ldr r3,.L73+4
 413 000c 1068     	 ldr r0,[r2]
 414              	 
 415 000e 1840     	 and r0,r3
 416 0010 2043     	 orr r0,r4
 417 0012 1060     	 str r0,[r2]
 418 0014 C322     	 mov r2,#195
 419 0016 034B     	 ldr r3,.L73+8
 420 0018 5A62     	 str r2,[r3,#36]
 421 001a 10BD     	 pop {r4,pc}
 422              	.L74:
 423              	 .align 2
 424              	.L73:
 425 001c 00030140 	 .word 1073808128
 426 0020 FFFFF1FF 	 .word -917505
 427 0024 00000140 	 .word 1073807360
 429              	 .section .text.XMC_SCU_CLOCK_SetFastPeripheralClockSource,"ax",%progbits
 430              	 .align 1
 431              	 .global XMC_SCU_CLOCK_SetFastPeripheralClockSource
 432              	 .code 16
 433              	 .thumb_func
 435              	XMC_SCU_CLOCK_SetFastPeripheralClockSource:
 436 0000 10B5     	 push {r4,lr}
 437 0002 041C     	 mov r4,r0
 438 0004 FFF7FEFF 	 bl XMC_SCU_UnlockProtectedBits
 439 0008 044A     	 ldr r2,.L76
 440 000a 054B     	 ldr r3,.L76+4
 441 000c 1068     	 ldr r0,[r2]
 442              	 
 443 000e 1840     	 and r0,r3
 444 0010 2043     	 orr r0,r4
 445 0012 1060     	 str r0,[r2]
 446 0014 C322     	 mov r2,#195
 447 0016 034B     	 ldr r3,.L76+8
 448 0018 5A62     	 str r2,[r3,#36]
 449 001a 10BD     	 pop {r4,pc}
 450              	.L77:
 451              	 .align 2
 452              	.L76:
 453 001c 00030140 	 .word 1073808128
 454 0020 FFFFFEFF 	 .word -65537
 455 0024 00000140 	 .word 1073807360
 457              	 .section .text.XMC_SCU_CLOCK_GatePeripheralClock,"ax",%progbits
 458              	 .align 1
 459              	 .global XMC_SCU_CLOCK_GatePeripheralClock
 460              	 .code 16
 461              	 .thumb_func
 463              	XMC_SCU_CLOCK_GatePeripheralClock:
 464 0000 10B5     	 push {r4,lr}
 465 0002 041C     	 mov r4,r0
 466 0004 FFF7FEFF 	 bl XMC_SCU_UnlockProtectedBits
 467 0008 C322     	 mov r2,#195
 468 000a 034B     	 ldr r3,.L79
 469              	 
 470 000c D868     	 ldr r0,[r3,#12]
 471 000e 2043     	 orr r0,r4
 472 0010 D860     	 str r0,[r3,#12]
 473 0012 024B     	 ldr r3,.L79+4
 474 0014 5A62     	 str r2,[r3,#36]
 475 0016 10BD     	 pop {r4,pc}
 476              	.L80:
 477              	 .align 2
 478              	.L79:
 479 0018 00030140 	 .word 1073808128
 480 001c 00000140 	 .word 1073807360
 482              	 .section .text.XMC_SCU_CLOCK_UngatePeripheralClock,"ax",%progbits
 483              	 .align 1
 484              	 .global XMC_SCU_CLOCK_UngatePeripheralClock
 485              	 .code 16
 486              	 .thumb_func
 488              	XMC_SCU_CLOCK_UngatePeripheralClock:
 489 0000 10B5     	 push {r4,lr}
 490 0002 041C     	 mov r4,r0
 491 0004 FFF7FEFF 	 bl XMC_SCU_UnlockProtectedBits
 492 0008 C322     	 mov r2,#195
 493 000a 034B     	 ldr r3,.L82
 494              	 
 495 000c 1869     	 ldr r0,[r3,#16]
 496 000e 2043     	 orr r0,r4
 497 0010 1861     	 str r0,[r3,#16]
 498 0012 024B     	 ldr r3,.L82+4
 499 0014 5A62     	 str r2,[r3,#36]
 500 0016 10BD     	 pop {r4,pc}
 501              	.L83:
 502              	 .align 2
 503              	.L82:
 504 0018 00030140 	 .word 1073808128
 505 001c 00000140 	 .word 1073807360
 507              	 .section .text.XMC_SCU_CLOCK_IsPeripheralClockGated,"ax",%progbits
 508              	 .align 1
 509              	 .global XMC_SCU_CLOCK_IsPeripheralClockGated
 510              	 .code 16
 511              	 .thumb_func
 513              	XMC_SCU_CLOCK_IsPeripheralClockGated:
 514 0000 10B5     	 push {r4,lr}
 515 0002 041C     	 mov r4,r0
 516 0004 FFF7FEFF 	 bl XMC_SCU_UnlockProtectedBits
 517 0008 044B     	 ldr r3,.L85
 518 000a C322     	 mov r2,#195
 519 000c 9868     	 ldr r0,[r3,#8]
 520 000e 044B     	 ldr r3,.L85+4
 521 0010 0440     	 and r4,r0
 522 0012 601E     	 sub r0,r4,#1
 523 0014 8441     	 sbc r4,r4,r0
 524 0016 5A62     	 str r2,[r3,#36]
 525 0018 E0B2     	 uxtb r0,r4
 526              	 
 527 001a 10BD     	 pop {r4,pc}
 528              	.L86:
 529              	 .align 2
 530              	.L85:
 531 001c 00030140 	 .word 1073808128
 532 0020 00000140 	 .word 1073807360
 534              	 .section .text.XMC_SCU_CLOCK_GetPeripheralClockFrequency,"ax",%progbits
 535              	 .align 1
 536              	 .global XMC_SCU_CLOCK_GetPeripheralClockFrequency
 537              	 .code 16
 538              	 .thumb_func
 540              	XMC_SCU_CLOCK_GetPeripheralClockFrequency:
 541 0000 014B     	 ldr r3,.L88
 542              	 
 543 0002 1868     	 ldr r0,[r3]
 544 0004 7047     	 bx lr
 545              	.L89:
 546 0006 C046     	 .align 2
 547              	.L88:
 548 0008 00000000 	 .word SystemCoreClock
 550              	 .section .text.XMC_SCU_CLOCK_GetFastPeripheralClockFrequency,"ax",%progbits
 551              	 .align 1
 552              	 .global XMC_SCU_CLOCK_GetFastPeripheralClockFrequency
 553              	 .code 16
 554              	 .thumb_func
 556              	XMC_SCU_CLOCK_GetFastPeripheralClockFrequency:
 557 0000 044B     	 ldr r3,.L91
 558              	 
 559 0002 1868     	 ldr r0,[r3]
 560 0004 044B     	 ldr r3,.L91+4
 561 0006 C003     	 lsl r0,r0,#15
 562 0008 1B68     	 ldr r3,[r3]
 563 000a C00F     	 lsr r0,r0,#31
 564 000c 8340     	 lsl r3,r3,r0
 565 000e 181C     	 mov r0,r3
 566 0010 7047     	 bx lr
 567              	.L92:
 568 0012 C046     	 .align 2
 569              	.L91:
 570 0014 00030140 	 .word 1073808128
 571 0018 00000000 	 .word SystemCoreClock
 573              	 .section .text.XMC_SCU_INTERRUPT_SetEventHandler,"ax",%progbits
 574              	 .align 1
 575              	 .global XMC_SCU_INTERRUPT_SetEventHandler
 576              	 .code 16
 577              	 .thumb_func
 579              	XMC_SCU_INTERRUPT_SetEventHandler:
 580 0000 10B5     	 push {r4,lr}
 581 0002 0023     	 mov r3,#0
 582 0004 041C     	 mov r4,r0
 583              	.L94:
 584 0006 221C     	 mov r2,r4
 585 0008 0120     	 mov r0,#1
 586 000a DA40     	 lsr r2,r2,r3
 587 000c 0242     	 tst r2,r0
 588 000e 03D1     	 bne .L95
 589 0010 202B     	 cmp r3,#32
 590 0012 07D0     	 beq .L97
 591 0014 0133     	 add r3,r3,#1
 592 0016 F6E7     	 b .L94
 593              	.L95:
 594 0018 202B     	 cmp r3,#32
 595 001a 03D0     	 beq .L97
 596 001c 0020     	 mov r0,#0
 597 001e 024A     	 ldr r2,.L100
 598 0020 9B00     	 lsl r3,r3,#2
 599 0022 9950     	 str r1,[r3,r2]
 600              	.L97:
 601              	 
 602 0024 10BD     	 pop {r4,pc}
 603              	.L101:
 604 0026 C046     	 .align 2
 605              	.L100:
 606 0028 00000000 	 .word .LANCHOR0
 608              	 .section .text.XMC_SCU_IRQHandler,"ax",%progbits
 609              	 .align 1
 610              	 .global XMC_SCU_IRQHandler
 611              	 .code 16
 612              	 .thumb_func
 614              	XMC_SCU_IRQHandler:
 615 0000 38B5     	 push {r3,r4,r5,lr}
 616 0002 0F4A     	 ldr r2,.L116
 617 0004 0F4B     	 ldr r3,.L116+4
 618 0006 8000     	 lsl r0,r0,#2
 619 0008 8458     	 ldr r4,[r0,r2]
 620 000a 1B68     	 ldr r3,[r3]
 621 000c 0025     	 mov r5,#0
 622 000e 1C40     	 and r4,r3
 623 0010 201C     	 mov r0,r4
 624 0012 FFF7FEFF 	 bl XMC_SCU_INTERRUPT_ClearEventStatus
 625              	.L103:
 626 0016 002C     	 cmp r4,#0
 627 0018 10D0     	 beq .L102
 628 001a 202D     	 cmp r5,#32
 629 001c 0ED0     	 beq .L102
 630 001e 221C     	 mov r2,r4
 631 0020 0123     	 mov r3,#1
 632 0022 EA40     	 lsr r2,r2,r5
 633 0024 1A42     	 tst r2,r3
 634 0026 07D0     	 beq .L104
 635 0028 AB40     	 lsl r3,r3,r5
 636 002a 9C43     	 bic r4,r3
 637 002c 064B     	 ldr r3,.L116+8
 638 002e AA00     	 lsl r2,r5,#2
 639 0030 D358     	 ldr r3,[r2,r3]
 640 0032 002B     	 cmp r3,#0
 641 0034 00D0     	 beq .L104
 642 0036 9847     	 blx r3
 643              	.L104:
 644 0038 0135     	 add r5,r5,#1
 645 003a ECE7     	 b .L103
 646              	.L102:
 647              	 
 648 003c 38BD     	 pop {r3,r4,r5,pc}
 649              	.L117:
 650 003e C046     	 .align 2
 651              	.L116:
 652 0040 00000000 	 .word .LANCHOR1
 653 0044 38000140 	 .word 1073807416
 654 0048 00000000 	 .word .LANCHOR0
 656              	 .global event_masks
 657              	 .section .bss.event_handler_list,"aw",%nobits
 658              	 .align 2
 659              	 .set .LANCHOR0,.+0
 662              	event_handler_list:
 663 0000 00000000 	 .space 128
 663      00000000 
 663      00000000 
 663      00000000 
 663      00000000 
 664              	 .section .data.event_masks,"aw",%progbits
 665              	 .align 2
 666              	 .set .LANCHOR1,.+0
 669              	event_masks:
 670 0000 00001F00 	 .word 2031616
 671 0004 8F0060FF 	 .word -10485617
 672 0008 70FF0000 	 .word 65392
 673              	 .ident "GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20141119 (release) [ARM/embedded-4_9-branch revision 218278]"
DEFINED SYMBOLS
                            *ABS*:00000000 xmc1_scu.c
    {standard input}:15     .text.XMC_SCU_INTERRUPT_EnableEvent:00000000 $t
    {standard input}:20     .text.XMC_SCU_INTERRUPT_EnableEvent:00000000 XMC_SCU_INTERRUPT_EnableEvent
    {standard input}:30     .text.XMC_SCU_INTERRUPT_EnableEvent:0000000c $d
    {standard input}:33     .text.XMC_SCU_INTERRUPT_DisableEvent:00000000 $t
    {standard input}:38     .text.XMC_SCU_INTERRUPT_DisableEvent:00000000 XMC_SCU_INTERRUPT_DisableEvent
    {standard input}:48     .text.XMC_SCU_INTERRUPT_DisableEvent:0000000c $d
    {standard input}:51     .text.XMC_SCU_INTERRUPT_TriggerEvent:00000000 $t
    {standard input}:56     .text.XMC_SCU_INTERRUPT_TriggerEvent:00000000 XMC_SCU_INTERRUPT_TriggerEvent
    {standard input}:66     .text.XMC_SCU_INTERRUPT_TriggerEvent:0000000c $d
    {standard input}:69     .text.XMC_SCU_INTERUPT_GetEventStatus:00000000 $t
    {standard input}:74     .text.XMC_SCU_INTERUPT_GetEventStatus:00000000 XMC_SCU_INTERUPT_GetEventStatus
    {standard input}:82     .text.XMC_SCU_INTERUPT_GetEventStatus:00000008 $d
    {standard input}:85     .text.XMC_SCU_INTERRUPT_ClearEventStatus:00000000 $t
    {standard input}:90     .text.XMC_SCU_INTERRUPT_ClearEventStatus:00000000 XMC_SCU_INTERRUPT_ClearEventStatus
    {standard input}:100    .text.XMC_SCU_INTERRUPT_ClearEventStatus:0000000c $d
    {standard input}:103    .text.XMC_SCU_LockProtectedBits:00000000 $t
    {standard input}:108    .text.XMC_SCU_LockProtectedBits:00000000 XMC_SCU_LockProtectedBits
    {standard input}:117    .text.XMC_SCU_LockProtectedBits:00000008 $d
    {standard input}:120    .text.XMC_SCU_UnlockProtectedBits:00000000 $t
    {standard input}:125    .text.XMC_SCU_UnlockProtectedBits:00000000 XMC_SCU_UnlockProtectedBits
    {standard input}:138    .text.XMC_SCU_UnlockProtectedBits:00000010 $d
    {standard input}:141    .text.XMC_SCU_SupplyMonitorInit:00000000 $t
    {standard input}:146    .text.XMC_SCU_SupplyMonitorInit:00000000 XMC_SCU_SupplyMonitorInit
    {standard input}:186    .text.XMC_SCU_SupplyMonitorInit:00000040 $d
    {standard input}:190    .text.XMC_SCU_SetRawTempLimits:00000000 $t
    {standard input}:195    .text.XMC_SCU_SetRawTempLimits:00000000 XMC_SCU_SetRawTempLimits
    {standard input}:206    .text.XMC_SCU_SetRawTempLimits:0000000c $d
    {standard input}:209    .text.XMC_SCU_StartTempMeasurement:00000000 $t
    {standard input}:214    .text.XMC_SCU_StartTempMeasurement:00000000 XMC_SCU_StartTempMeasurement
    {standard input}:225    .text.XMC_SCU_StartTempMeasurement:0000000c $d
    {standard input}:228    .text.XMC_SCU_StopTempMeasurement:00000000 $t
    {standard input}:233    .text.XMC_SCU_StopTempMeasurement:00000000 XMC_SCU_StopTempMeasurement
    {standard input}:244    .text.XMC_SCU_StopTempMeasurement:0000000c $d
    {standard input}:247    .text.XMC_SCU_HighTemperature:00000000 $t
    {standard input}:252    .text.XMC_SCU_HighTemperature:00000000 XMC_SCU_HighTemperature
    {standard input}:262    .text.XMC_SCU_HighTemperature:0000000c $d
    {standard input}:265    .text.XMC_SCU_LowTemperature:00000000 $t
    {standard input}:270    .text.XMC_SCU_LowTemperature:00000000 XMC_SCU_LowTemperature
    {standard input}:279    .text.XMC_SCU_LowTemperature:00000008 $d
    {standard input}:282    .text.XMC_SCU_GetTemperature:00000000 $t
    {standard input}:287    .text.XMC_SCU_GetTemperature:00000000 XMC_SCU_GetTemperature
    {standard input}:296    .text.XMC_SCU_GetTemperature:00000008 $d
    {standard input}:299    .text.XMC_SCU_CLOCK_Init:00000000 $t
    {standard input}:304    .text.XMC_SCU_CLOCK_Init:00000000 XMC_SCU_CLOCK_Init
    {standard input}:394    .text.XMC_SCU_CLOCK_Init:000000a0 $d
    {standard input}:402    .text.XMC_SCU_CLOCK_SetRtcClockSource:00000000 $t
    {standard input}:407    .text.XMC_SCU_CLOCK_SetRtcClockSource:00000000 XMC_SCU_CLOCK_SetRtcClockSource
    {standard input}:425    .text.XMC_SCU_CLOCK_SetRtcClockSource:0000001c $d
    {standard input}:430    .text.XMC_SCU_CLOCK_SetFastPeripheralClockSource:00000000 $t
    {standard input}:435    .text.XMC_SCU_CLOCK_SetFastPeripheralClockSource:00000000 XMC_SCU_CLOCK_SetFastPeripheralClockSource
    {standard input}:453    .text.XMC_SCU_CLOCK_SetFastPeripheralClockSource:0000001c $d
    {standard input}:458    .text.XMC_SCU_CLOCK_GatePeripheralClock:00000000 $t
    {standard input}:463    .text.XMC_SCU_CLOCK_GatePeripheralClock:00000000 XMC_SCU_CLOCK_GatePeripheralClock
    {standard input}:479    .text.XMC_SCU_CLOCK_GatePeripheralClock:00000018 $d
    {standard input}:483    .text.XMC_SCU_CLOCK_UngatePeripheralClock:00000000 $t
    {standard input}:488    .text.XMC_SCU_CLOCK_UngatePeripheralClock:00000000 XMC_SCU_CLOCK_UngatePeripheralClock
    {standard input}:504    .text.XMC_SCU_CLOCK_UngatePeripheralClock:00000018 $d
    {standard input}:508    .text.XMC_SCU_CLOCK_IsPeripheralClockGated:00000000 $t
    {standard input}:513    .text.XMC_SCU_CLOCK_IsPeripheralClockGated:00000000 XMC_SCU_CLOCK_IsPeripheralClockGated
    {standard input}:531    .text.XMC_SCU_CLOCK_IsPeripheralClockGated:0000001c $d
    {standard input}:535    .text.XMC_SCU_CLOCK_GetPeripheralClockFrequency:00000000 $t
    {standard input}:540    .text.XMC_SCU_CLOCK_GetPeripheralClockFrequency:00000000 XMC_SCU_CLOCK_GetPeripheralClockFrequency
    {standard input}:548    .text.XMC_SCU_CLOCK_GetPeripheralClockFrequency:00000008 $d
    {standard input}:551    .text.XMC_SCU_CLOCK_GetFastPeripheralClockFrequency:00000000 $t
    {standard input}:556    .text.XMC_SCU_CLOCK_GetFastPeripheralClockFrequency:00000000 XMC_SCU_CLOCK_GetFastPeripheralClockFrequency
    {standard input}:570    .text.XMC_SCU_CLOCK_GetFastPeripheralClockFrequency:00000014 $d
    {standard input}:574    .text.XMC_SCU_INTERRUPT_SetEventHandler:00000000 $t
    {standard input}:579    .text.XMC_SCU_INTERRUPT_SetEventHandler:00000000 XMC_SCU_INTERRUPT_SetEventHandler
    {standard input}:606    .text.XMC_SCU_INTERRUPT_SetEventHandler:00000028 $d
    {standard input}:609    .text.XMC_SCU_IRQHandler:00000000 $t
    {standard input}:614    .text.XMC_SCU_IRQHandler:00000000 XMC_SCU_IRQHandler
    {standard input}:652    .text.XMC_SCU_IRQHandler:00000040 $d
    {standard input}:669    .data.event_masks:00000000 event_masks
    {standard input}:658    .bss.event_handler_list:00000000 $d
    {standard input}:662    .bss.event_handler_list:00000000 event_handler_list
    {standard input}:665    .data.event_masks:00000000 $d

UNDEFINED SYMBOLS
SystemCoreClockUpdate
SystemCoreClock
