Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan 12 20:21:20 2023
| Host         : WIN-10J6P4VGMFJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file golden_rgmii_1gb_timing_summary_routed.rpt -pb golden_rgmii_1gb_timing_summary_routed.pb -rpx golden_rgmii_1gb_timing_summary_routed.rpx -warn_on_violation
| Design       : golden_rgmii_1gb
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.710        0.000                      0                 1478        0.048        0.000                      0                 1478        3.358        0.000                       0                   658  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
e_rxc    {0.000 4.000}        8.000           125.000         
  e_txc  {4.000 8.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
e_rxc               0.710        0.000                      0                 1446        0.048        0.000                      0                 1446        3.358        0.000                       0                   658  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  e_rxc              e_rxc                    2.736        0.000                      0                   32        4.266        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  e_rxc
  To Clock:  e_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.710ns  (required time - arrival time)
  Source:                 udp_inst0/iprecieve_inst/data_receive_reg/C
                            (rising edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/ipsend_inst/tx_data_counter_reg[12]/CE
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc rise@8.000ns - e_rxc fall@4.000ns)
  Data Path Delay:        2.908ns  (logic 1.249ns (42.945%)  route 1.659ns (57.055%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.410ns = ( 13.410 - 8.000 ) 
    Source Clock Delay      (SCD):    6.199ns = ( 10.199 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.560     5.560 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.687     8.247    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     8.290 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     8.806    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     8.899 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.300    10.199    udp_inst0/iprecieve_inst/gmii_rx_clk
    SLICE_X11Y196        FDRE                                         r  udp_inst0/iprecieve_inst/data_receive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y196        FDRE (Prop_fdre_C_Q)         0.223    10.422 r  udp_inst0/iprecieve_inst/data_receive_reg/Q
                         net (fo=49, routed)          0.389    10.810    udp_inst0/iprecieve_inst/data_receive
    SLICE_X10Y197        LUT2 (Prop_lut2_I0_O)        0.043    10.853 r  udp_inst0/iprecieve_inst/ip_header[6][16]_i_1/O
                         net (fo=3, routed)           0.116    10.969    udp_inst0/ipsend_inst/D[0]
    SLICE_X11Y197        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    11.256 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.256    udp_inst0/ipsend_inst/ram_rd_addr2_carry_n_0
    SLICE_X11Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.309 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.309    udp_inst0/ipsend_inst/ram_rd_addr2_carry__0_n_0
    SLICE_X11Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.362 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__1/CO[3]
                         net (fo=1, routed)           0.001    11.363    udp_inst0/ipsend_inst/ram_rd_addr2_carry__1_n_0
    SLICE_X11Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.416 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__2/CO[3]
                         net (fo=6, routed)           0.479    11.895    udp_inst0/iprecieve_inst/CO[0]
    SLICE_X10Y199        LUT3 (Prop_lut3_I0_O)        0.043    11.938 r  udp_inst0/iprecieve_inst/ram_rd_addr1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.938    udp_inst0/ipsend_inst/ram_rd_addr1_carry__1_0[0]
    SLICE_X10Y199        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.194 r  udp_inst0/ipsend_inst/ram_rd_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.001    12.195    udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_n_0
    SLICE_X10Y200        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    12.305 f  udp_inst0/ipsend_inst/ram_rd_addr1_carry__1/CO[2]
                         net (fo=4, routed)           0.347    12.652    udp_inst0/ipsend_inst/ram_rd_addr1_carry__1_n_1
    SLICE_X10Y197        LUT4 (Prop_lut4_I0_O)        0.128    12.780 r  udp_inst0/ipsend_inst/tx_data_counter[0]_i_1/O
                         net (fo=17, routed)          0.328    13.107    udp_inst0/ipsend_inst/tx_data_counter[0]_i_1_n_0
    SLICE_X9Y200         FDRE                                         r  udp_inst0/ipsend_inst/tx_data_counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc rise edge)      8.000     8.000 r  
    E10                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.428     9.428 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.265    11.693    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036    11.729 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448    12.176    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.259 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.151    13.410    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X9Y200         FDRE                                         r  udp_inst0/ipsend_inst/tx_data_counter_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.640    14.050    
                         clock uncertainty           -0.035    14.015    
    SLICE_X9Y200         FDRE (Setup_fdre_C_CE)      -0.197    13.818    udp_inst0/ipsend_inst/tx_data_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         13.818    
                         arrival time                         -13.107    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.710ns  (required time - arrival time)
  Source:                 udp_inst0/iprecieve_inst/data_receive_reg/C
                            (rising edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/ipsend_inst/tx_data_counter_reg[13]/CE
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc rise@8.000ns - e_rxc fall@4.000ns)
  Data Path Delay:        2.908ns  (logic 1.249ns (42.945%)  route 1.659ns (57.055%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.410ns = ( 13.410 - 8.000 ) 
    Source Clock Delay      (SCD):    6.199ns = ( 10.199 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.560     5.560 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.687     8.247    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     8.290 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     8.806    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     8.899 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.300    10.199    udp_inst0/iprecieve_inst/gmii_rx_clk
    SLICE_X11Y196        FDRE                                         r  udp_inst0/iprecieve_inst/data_receive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y196        FDRE (Prop_fdre_C_Q)         0.223    10.422 r  udp_inst0/iprecieve_inst/data_receive_reg/Q
                         net (fo=49, routed)          0.389    10.810    udp_inst0/iprecieve_inst/data_receive
    SLICE_X10Y197        LUT2 (Prop_lut2_I0_O)        0.043    10.853 r  udp_inst0/iprecieve_inst/ip_header[6][16]_i_1/O
                         net (fo=3, routed)           0.116    10.969    udp_inst0/ipsend_inst/D[0]
    SLICE_X11Y197        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    11.256 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.256    udp_inst0/ipsend_inst/ram_rd_addr2_carry_n_0
    SLICE_X11Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.309 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.309    udp_inst0/ipsend_inst/ram_rd_addr2_carry__0_n_0
    SLICE_X11Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.362 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__1/CO[3]
                         net (fo=1, routed)           0.001    11.363    udp_inst0/ipsend_inst/ram_rd_addr2_carry__1_n_0
    SLICE_X11Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.416 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__2/CO[3]
                         net (fo=6, routed)           0.479    11.895    udp_inst0/iprecieve_inst/CO[0]
    SLICE_X10Y199        LUT3 (Prop_lut3_I0_O)        0.043    11.938 r  udp_inst0/iprecieve_inst/ram_rd_addr1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.938    udp_inst0/ipsend_inst/ram_rd_addr1_carry__1_0[0]
    SLICE_X10Y199        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.194 r  udp_inst0/ipsend_inst/ram_rd_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.001    12.195    udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_n_0
    SLICE_X10Y200        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    12.305 f  udp_inst0/ipsend_inst/ram_rd_addr1_carry__1/CO[2]
                         net (fo=4, routed)           0.347    12.652    udp_inst0/ipsend_inst/ram_rd_addr1_carry__1_n_1
    SLICE_X10Y197        LUT4 (Prop_lut4_I0_O)        0.128    12.780 r  udp_inst0/ipsend_inst/tx_data_counter[0]_i_1/O
                         net (fo=17, routed)          0.328    13.107    udp_inst0/ipsend_inst/tx_data_counter[0]_i_1_n_0
    SLICE_X9Y200         FDRE                                         r  udp_inst0/ipsend_inst/tx_data_counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc rise edge)      8.000     8.000 r  
    E10                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.428     9.428 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.265    11.693    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036    11.729 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448    12.176    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.259 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.151    13.410    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X9Y200         FDRE                                         r  udp_inst0/ipsend_inst/tx_data_counter_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.640    14.050    
                         clock uncertainty           -0.035    14.015    
    SLICE_X9Y200         FDRE (Setup_fdre_C_CE)      -0.197    13.818    udp_inst0/ipsend_inst/tx_data_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         13.818    
                         arrival time                         -13.107    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.710ns  (required time - arrival time)
  Source:                 udp_inst0/iprecieve_inst/data_receive_reg/C
                            (rising edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/ipsend_inst/tx_data_counter_reg[14]/CE
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc rise@8.000ns - e_rxc fall@4.000ns)
  Data Path Delay:        2.908ns  (logic 1.249ns (42.945%)  route 1.659ns (57.055%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.410ns = ( 13.410 - 8.000 ) 
    Source Clock Delay      (SCD):    6.199ns = ( 10.199 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.560     5.560 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.687     8.247    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     8.290 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     8.806    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     8.899 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.300    10.199    udp_inst0/iprecieve_inst/gmii_rx_clk
    SLICE_X11Y196        FDRE                                         r  udp_inst0/iprecieve_inst/data_receive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y196        FDRE (Prop_fdre_C_Q)         0.223    10.422 r  udp_inst0/iprecieve_inst/data_receive_reg/Q
                         net (fo=49, routed)          0.389    10.810    udp_inst0/iprecieve_inst/data_receive
    SLICE_X10Y197        LUT2 (Prop_lut2_I0_O)        0.043    10.853 r  udp_inst0/iprecieve_inst/ip_header[6][16]_i_1/O
                         net (fo=3, routed)           0.116    10.969    udp_inst0/ipsend_inst/D[0]
    SLICE_X11Y197        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    11.256 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.256    udp_inst0/ipsend_inst/ram_rd_addr2_carry_n_0
    SLICE_X11Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.309 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.309    udp_inst0/ipsend_inst/ram_rd_addr2_carry__0_n_0
    SLICE_X11Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.362 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__1/CO[3]
                         net (fo=1, routed)           0.001    11.363    udp_inst0/ipsend_inst/ram_rd_addr2_carry__1_n_0
    SLICE_X11Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.416 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__2/CO[3]
                         net (fo=6, routed)           0.479    11.895    udp_inst0/iprecieve_inst/CO[0]
    SLICE_X10Y199        LUT3 (Prop_lut3_I0_O)        0.043    11.938 r  udp_inst0/iprecieve_inst/ram_rd_addr1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.938    udp_inst0/ipsend_inst/ram_rd_addr1_carry__1_0[0]
    SLICE_X10Y199        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.194 r  udp_inst0/ipsend_inst/ram_rd_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.001    12.195    udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_n_0
    SLICE_X10Y200        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    12.305 f  udp_inst0/ipsend_inst/ram_rd_addr1_carry__1/CO[2]
                         net (fo=4, routed)           0.347    12.652    udp_inst0/ipsend_inst/ram_rd_addr1_carry__1_n_1
    SLICE_X10Y197        LUT4 (Prop_lut4_I0_O)        0.128    12.780 r  udp_inst0/ipsend_inst/tx_data_counter[0]_i_1/O
                         net (fo=17, routed)          0.328    13.107    udp_inst0/ipsend_inst/tx_data_counter[0]_i_1_n_0
    SLICE_X9Y200         FDRE                                         r  udp_inst0/ipsend_inst/tx_data_counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc rise edge)      8.000     8.000 r  
    E10                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.428     9.428 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.265    11.693    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036    11.729 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448    12.176    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.259 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.151    13.410    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X9Y200         FDRE                                         r  udp_inst0/ipsend_inst/tx_data_counter_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.640    14.050    
                         clock uncertainty           -0.035    14.015    
    SLICE_X9Y200         FDRE (Setup_fdre_C_CE)      -0.197    13.818    udp_inst0/ipsend_inst/tx_data_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         13.818    
                         arrival time                         -13.107    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.710ns  (required time - arrival time)
  Source:                 udp_inst0/iprecieve_inst/data_receive_reg/C
                            (rising edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/ipsend_inst/tx_data_counter_reg[15]/CE
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc rise@8.000ns - e_rxc fall@4.000ns)
  Data Path Delay:        2.908ns  (logic 1.249ns (42.945%)  route 1.659ns (57.055%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.410ns = ( 13.410 - 8.000 ) 
    Source Clock Delay      (SCD):    6.199ns = ( 10.199 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.560     5.560 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.687     8.247    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     8.290 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     8.806    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     8.899 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.300    10.199    udp_inst0/iprecieve_inst/gmii_rx_clk
    SLICE_X11Y196        FDRE                                         r  udp_inst0/iprecieve_inst/data_receive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y196        FDRE (Prop_fdre_C_Q)         0.223    10.422 r  udp_inst0/iprecieve_inst/data_receive_reg/Q
                         net (fo=49, routed)          0.389    10.810    udp_inst0/iprecieve_inst/data_receive
    SLICE_X10Y197        LUT2 (Prop_lut2_I0_O)        0.043    10.853 r  udp_inst0/iprecieve_inst/ip_header[6][16]_i_1/O
                         net (fo=3, routed)           0.116    10.969    udp_inst0/ipsend_inst/D[0]
    SLICE_X11Y197        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    11.256 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.256    udp_inst0/ipsend_inst/ram_rd_addr2_carry_n_0
    SLICE_X11Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.309 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.309    udp_inst0/ipsend_inst/ram_rd_addr2_carry__0_n_0
    SLICE_X11Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.362 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__1/CO[3]
                         net (fo=1, routed)           0.001    11.363    udp_inst0/ipsend_inst/ram_rd_addr2_carry__1_n_0
    SLICE_X11Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.416 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__2/CO[3]
                         net (fo=6, routed)           0.479    11.895    udp_inst0/iprecieve_inst/CO[0]
    SLICE_X10Y199        LUT3 (Prop_lut3_I0_O)        0.043    11.938 r  udp_inst0/iprecieve_inst/ram_rd_addr1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.938    udp_inst0/ipsend_inst/ram_rd_addr1_carry__1_0[0]
    SLICE_X10Y199        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.194 r  udp_inst0/ipsend_inst/ram_rd_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.001    12.195    udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_n_0
    SLICE_X10Y200        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    12.305 f  udp_inst0/ipsend_inst/ram_rd_addr1_carry__1/CO[2]
                         net (fo=4, routed)           0.347    12.652    udp_inst0/ipsend_inst/ram_rd_addr1_carry__1_n_1
    SLICE_X10Y197        LUT4 (Prop_lut4_I0_O)        0.128    12.780 r  udp_inst0/ipsend_inst/tx_data_counter[0]_i_1/O
                         net (fo=17, routed)          0.328    13.107    udp_inst0/ipsend_inst/tx_data_counter[0]_i_1_n_0
    SLICE_X9Y200         FDRE                                         r  udp_inst0/ipsend_inst/tx_data_counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc rise edge)      8.000     8.000 r  
    E10                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.428     9.428 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.265    11.693    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036    11.729 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448    12.176    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.259 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.151    13.410    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X9Y200         FDRE                                         r  udp_inst0/ipsend_inst/tx_data_counter_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.640    14.050    
                         clock uncertainty           -0.035    14.015    
    SLICE_X9Y200         FDRE (Setup_fdre_C_CE)      -0.197    13.818    udp_inst0/ipsend_inst/tx_data_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         13.818    
                         arrival time                         -13.107    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 udp_inst0/iprecieve_inst/data_receive_reg/C
                            (rising edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/ipsend_inst/ram_rd_addr_reg[0]/CE
                            (falling edge-triggered cell FDSE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc rise@8.000ns - e_rxc fall@4.000ns)
  Data Path Delay:        3.017ns  (logic 1.292ns (42.827%)  route 1.725ns (57.173%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 13.425 - 8.000 ) 
    Source Clock Delay      (SCD):    6.199ns = ( 10.199 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.560     5.560 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.687     8.247    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     8.290 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     8.806    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     8.899 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.300    10.199    udp_inst0/iprecieve_inst/gmii_rx_clk
    SLICE_X11Y196        FDRE                                         r  udp_inst0/iprecieve_inst/data_receive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y196        FDRE (Prop_fdre_C_Q)         0.223    10.422 r  udp_inst0/iprecieve_inst/data_receive_reg/Q
                         net (fo=49, routed)          0.389    10.810    udp_inst0/iprecieve_inst/data_receive
    SLICE_X10Y197        LUT2 (Prop_lut2_I0_O)        0.043    10.853 r  udp_inst0/iprecieve_inst/ip_header[6][16]_i_1/O
                         net (fo=3, routed)           0.116    10.969    udp_inst0/ipsend_inst/D[0]
    SLICE_X11Y197        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    11.256 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.256    udp_inst0/ipsend_inst/ram_rd_addr2_carry_n_0
    SLICE_X11Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.309 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.309    udp_inst0/ipsend_inst/ram_rd_addr2_carry__0_n_0
    SLICE_X11Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.362 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__1/CO[3]
                         net (fo=1, routed)           0.001    11.363    udp_inst0/ipsend_inst/ram_rd_addr2_carry__1_n_0
    SLICE_X11Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.416 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__2/CO[3]
                         net (fo=6, routed)           0.479    11.895    udp_inst0/iprecieve_inst/CO[0]
    SLICE_X10Y199        LUT3 (Prop_lut3_I0_O)        0.043    11.938 r  udp_inst0/iprecieve_inst/ram_rd_addr1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.938    udp_inst0/ipsend_inst/ram_rd_addr1_carry__1_0[0]
    SLICE_X10Y199        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.194 r  udp_inst0/ipsend_inst/ram_rd_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.001    12.195    udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_n_0
    SLICE_X10Y200        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    12.305 f  udp_inst0/ipsend_inst/ram_rd_addr1_carry__1/CO[2]
                         net (fo=4, routed)           0.347    12.652    udp_inst0/ipsend_inst/ram_rd_addr1_carry__1_n_1
    SLICE_X10Y197        LUT4 (Prop_lut4_I0_O)        0.128    12.780 r  udp_inst0/ipsend_inst/tx_data_counter[0]_i_1/O
                         net (fo=17, routed)          0.192    12.972    udp_inst0/ipsend_inst/tx_data_counter[0]_i_1_n_0
    SLICE_X11Y196        LUT6 (Prop_lut6_I0_O)        0.043    13.015 r  udp_inst0/ipsend_inst/ram_rd_addr[8]_i_1/O
                         net (fo=9, routed)           0.201    13.216    udp_inst0/ipsend_inst/ram_rd_addr[8]_i_1_n_0
    SLICE_X8Y196         FDSE                                         r  udp_inst0/ipsend_inst/ram_rd_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc rise edge)      8.000     8.000 r  
    E10                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.428     9.428 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.265    11.693    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036    11.729 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448    12.176    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.259 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.166    13.425    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X8Y196         FDSE                                         r  udp_inst0/ipsend_inst/ram_rd_addr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.726    14.151    
                         clock uncertainty           -0.035    14.116    
    SLICE_X8Y196         FDSE (Setup_fdse_C_CE)      -0.175    13.941    udp_inst0/ipsend_inst/ram_rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         13.941    
                         arrival time                         -13.216    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 udp_inst0/iprecieve_inst/data_receive_reg/C
                            (rising edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/ipsend_inst/ram_rd_addr_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc rise@8.000ns - e_rxc fall@4.000ns)
  Data Path Delay:        3.017ns  (logic 1.292ns (42.827%)  route 1.725ns (57.173%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 13.425 - 8.000 ) 
    Source Clock Delay      (SCD):    6.199ns = ( 10.199 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.560     5.560 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.687     8.247    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     8.290 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     8.806    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     8.899 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.300    10.199    udp_inst0/iprecieve_inst/gmii_rx_clk
    SLICE_X11Y196        FDRE                                         r  udp_inst0/iprecieve_inst/data_receive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y196        FDRE (Prop_fdre_C_Q)         0.223    10.422 r  udp_inst0/iprecieve_inst/data_receive_reg/Q
                         net (fo=49, routed)          0.389    10.810    udp_inst0/iprecieve_inst/data_receive
    SLICE_X10Y197        LUT2 (Prop_lut2_I0_O)        0.043    10.853 r  udp_inst0/iprecieve_inst/ip_header[6][16]_i_1/O
                         net (fo=3, routed)           0.116    10.969    udp_inst0/ipsend_inst/D[0]
    SLICE_X11Y197        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    11.256 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.256    udp_inst0/ipsend_inst/ram_rd_addr2_carry_n_0
    SLICE_X11Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.309 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.309    udp_inst0/ipsend_inst/ram_rd_addr2_carry__0_n_0
    SLICE_X11Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.362 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__1/CO[3]
                         net (fo=1, routed)           0.001    11.363    udp_inst0/ipsend_inst/ram_rd_addr2_carry__1_n_0
    SLICE_X11Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.416 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__2/CO[3]
                         net (fo=6, routed)           0.479    11.895    udp_inst0/iprecieve_inst/CO[0]
    SLICE_X10Y199        LUT3 (Prop_lut3_I0_O)        0.043    11.938 r  udp_inst0/iprecieve_inst/ram_rd_addr1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.938    udp_inst0/ipsend_inst/ram_rd_addr1_carry__1_0[0]
    SLICE_X10Y199        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.194 r  udp_inst0/ipsend_inst/ram_rd_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.001    12.195    udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_n_0
    SLICE_X10Y200        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    12.305 f  udp_inst0/ipsend_inst/ram_rd_addr1_carry__1/CO[2]
                         net (fo=4, routed)           0.347    12.652    udp_inst0/ipsend_inst/ram_rd_addr1_carry__1_n_1
    SLICE_X10Y197        LUT4 (Prop_lut4_I0_O)        0.128    12.780 r  udp_inst0/ipsend_inst/tx_data_counter[0]_i_1/O
                         net (fo=17, routed)          0.192    12.972    udp_inst0/ipsend_inst/tx_data_counter[0]_i_1_n_0
    SLICE_X11Y196        LUT6 (Prop_lut6_I0_O)        0.043    13.015 r  udp_inst0/ipsend_inst/ram_rd_addr[8]_i_1/O
                         net (fo=9, routed)           0.201    13.216    udp_inst0/ipsend_inst/ram_rd_addr[8]_i_1_n_0
    SLICE_X8Y196         FDRE                                         r  udp_inst0/ipsend_inst/ram_rd_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc rise edge)      8.000     8.000 r  
    E10                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.428     9.428 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.265    11.693    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036    11.729 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448    12.176    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.259 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.166    13.425    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X8Y196         FDRE                                         r  udp_inst0/ipsend_inst/ram_rd_addr_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.726    14.151    
                         clock uncertainty           -0.035    14.116    
    SLICE_X8Y196         FDRE (Setup_fdre_C_CE)      -0.175    13.941    udp_inst0/ipsend_inst/ram_rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         13.941    
                         arrival time                         -13.216    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 udp_inst0/iprecieve_inst/data_receive_reg/C
                            (rising edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/ipsend_inst/i_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc rise@8.000ns - e_rxc fall@4.000ns)
  Data Path Delay:        3.158ns  (logic 1.292ns (40.916%)  route 1.866ns (59.084%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 13.464 - 8.000 ) 
    Source Clock Delay      (SCD):    6.199ns = ( 10.199 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.560     5.560 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.687     8.247    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     8.290 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     8.806    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     8.899 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.300    10.199    udp_inst0/iprecieve_inst/gmii_rx_clk
    SLICE_X11Y196        FDRE                                         r  udp_inst0/iprecieve_inst/data_receive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y196        FDRE (Prop_fdre_C_Q)         0.223    10.422 r  udp_inst0/iprecieve_inst/data_receive_reg/Q
                         net (fo=49, routed)          0.389    10.810    udp_inst0/iprecieve_inst/data_receive
    SLICE_X10Y197        LUT2 (Prop_lut2_I0_O)        0.043    10.853 r  udp_inst0/iprecieve_inst/ip_header[6][16]_i_1/O
                         net (fo=3, routed)           0.116    10.969    udp_inst0/ipsend_inst/D[0]
    SLICE_X11Y197        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    11.256 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.256    udp_inst0/ipsend_inst/ram_rd_addr2_carry_n_0
    SLICE_X11Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.309 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.309    udp_inst0/ipsend_inst/ram_rd_addr2_carry__0_n_0
    SLICE_X11Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.362 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__1/CO[3]
                         net (fo=1, routed)           0.001    11.363    udp_inst0/ipsend_inst/ram_rd_addr2_carry__1_n_0
    SLICE_X11Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.416 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__2/CO[3]
                         net (fo=6, routed)           0.479    11.895    udp_inst0/iprecieve_inst/CO[0]
    SLICE_X10Y199        LUT3 (Prop_lut3_I0_O)        0.043    11.938 r  udp_inst0/iprecieve_inst/ram_rd_addr1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.938    udp_inst0/ipsend_inst/ram_rd_addr1_carry__1_0[0]
    SLICE_X10Y199        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.194 r  udp_inst0/ipsend_inst/ram_rd_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.001    12.195    udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_n_0
    SLICE_X10Y200        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    12.305 f  udp_inst0/ipsend_inst/ram_rd_addr1_carry__1/CO[2]
                         net (fo=4, routed)           0.555    12.860    udp_inst0/ipsend_inst/ram_rd_addr1_carry__1_n_1
    SLICE_X4Y202         LUT6 (Prop_lut6_I4_O)        0.128    12.988 r  udp_inst0/ipsend_inst/i[1]_i_2/O
                         net (fo=1, routed)           0.326    13.314    udp_inst0/ipsend_inst/i[1]_i_2_n_0
    SLICE_X4Y202         LUT6 (Prop_lut6_I0_O)        0.043    13.357 r  udp_inst0/ipsend_inst/i[1]_i_1__0/O
                         net (fo=1, routed)           0.000    13.357    udp_inst0/ipsend_inst/i[1]_i_1__0_n_0
    SLICE_X4Y202         FDRE                                         r  udp_inst0/ipsend_inst/i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc rise edge)      8.000     8.000 r  
    E10                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.428     9.428 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.265    11.693    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036    11.729 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448    12.176    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.259 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.205    13.464    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X4Y202         FDRE                                         r  udp_inst0/ipsend_inst/i_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.640    14.104    
                         clock uncertainty           -0.035    14.069    
    SLICE_X4Y202         FDRE (Setup_fdre_C_D)        0.038    14.107    udp_inst0/ipsend_inst/i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.107    
                         arrival time                         -13.357    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 udp_inst0/iprecieve_inst/data_receive_reg/C
                            (rising edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/ipsend_inst/ram_rd_addr_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc rise@8.000ns - e_rxc fall@4.000ns)
  Data Path Delay:        3.011ns  (logic 1.292ns (42.903%)  route 1.719ns (57.097%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 13.426 - 8.000 ) 
    Source Clock Delay      (SCD):    6.199ns = ( 10.199 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.560     5.560 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.687     8.247    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     8.290 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     8.806    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     8.899 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.300    10.199    udp_inst0/iprecieve_inst/gmii_rx_clk
    SLICE_X11Y196        FDRE                                         r  udp_inst0/iprecieve_inst/data_receive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y196        FDRE (Prop_fdre_C_Q)         0.223    10.422 r  udp_inst0/iprecieve_inst/data_receive_reg/Q
                         net (fo=49, routed)          0.389    10.810    udp_inst0/iprecieve_inst/data_receive
    SLICE_X10Y197        LUT2 (Prop_lut2_I0_O)        0.043    10.853 r  udp_inst0/iprecieve_inst/ip_header[6][16]_i_1/O
                         net (fo=3, routed)           0.116    10.969    udp_inst0/ipsend_inst/D[0]
    SLICE_X11Y197        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    11.256 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.256    udp_inst0/ipsend_inst/ram_rd_addr2_carry_n_0
    SLICE_X11Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.309 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.309    udp_inst0/ipsend_inst/ram_rd_addr2_carry__0_n_0
    SLICE_X11Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.362 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__1/CO[3]
                         net (fo=1, routed)           0.001    11.363    udp_inst0/ipsend_inst/ram_rd_addr2_carry__1_n_0
    SLICE_X11Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.416 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__2/CO[3]
                         net (fo=6, routed)           0.479    11.895    udp_inst0/iprecieve_inst/CO[0]
    SLICE_X10Y199        LUT3 (Prop_lut3_I0_O)        0.043    11.938 r  udp_inst0/iprecieve_inst/ram_rd_addr1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.938    udp_inst0/ipsend_inst/ram_rd_addr1_carry__1_0[0]
    SLICE_X10Y199        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.194 r  udp_inst0/ipsend_inst/ram_rd_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.001    12.195    udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_n_0
    SLICE_X10Y200        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    12.305 f  udp_inst0/ipsend_inst/ram_rd_addr1_carry__1/CO[2]
                         net (fo=4, routed)           0.347    12.652    udp_inst0/ipsend_inst/ram_rd_addr1_carry__1_n_1
    SLICE_X10Y197        LUT4 (Prop_lut4_I0_O)        0.128    12.780 r  udp_inst0/ipsend_inst/tx_data_counter[0]_i_1/O
                         net (fo=17, routed)          0.192    12.972    udp_inst0/ipsend_inst/tx_data_counter[0]_i_1_n_0
    SLICE_X11Y196        LUT6 (Prop_lut6_I0_O)        0.043    13.015 r  udp_inst0/ipsend_inst/ram_rd_addr[8]_i_1/O
                         net (fo=9, routed)           0.196    13.210    udp_inst0/ipsend_inst/ram_rd_addr[8]_i_1_n_0
    SLICE_X10Y195        FDRE                                         r  udp_inst0/ipsend_inst/ram_rd_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc rise edge)      8.000     8.000 r  
    E10                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.428     9.428 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.265    11.693    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036    11.729 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448    12.176    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.259 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.167    13.426    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X10Y195        FDRE                                         r  udp_inst0/ipsend_inst/ram_rd_addr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.748    14.174    
                         clock uncertainty           -0.035    14.139    
    SLICE_X10Y195        FDRE (Setup_fdre_C_CE)      -0.175    13.964    udp_inst0/ipsend_inst/ram_rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         13.964    
                         arrival time                         -13.210    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 udp_inst0/iprecieve_inst/data_receive_reg/C
                            (rising edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/ipsend_inst/ram_rd_addr_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc rise@8.000ns - e_rxc fall@4.000ns)
  Data Path Delay:        3.011ns  (logic 1.292ns (42.903%)  route 1.719ns (57.097%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 13.426 - 8.000 ) 
    Source Clock Delay      (SCD):    6.199ns = ( 10.199 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.560     5.560 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.687     8.247    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     8.290 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     8.806    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     8.899 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.300    10.199    udp_inst0/iprecieve_inst/gmii_rx_clk
    SLICE_X11Y196        FDRE                                         r  udp_inst0/iprecieve_inst/data_receive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y196        FDRE (Prop_fdre_C_Q)         0.223    10.422 r  udp_inst0/iprecieve_inst/data_receive_reg/Q
                         net (fo=49, routed)          0.389    10.810    udp_inst0/iprecieve_inst/data_receive
    SLICE_X10Y197        LUT2 (Prop_lut2_I0_O)        0.043    10.853 r  udp_inst0/iprecieve_inst/ip_header[6][16]_i_1/O
                         net (fo=3, routed)           0.116    10.969    udp_inst0/ipsend_inst/D[0]
    SLICE_X11Y197        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    11.256 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.256    udp_inst0/ipsend_inst/ram_rd_addr2_carry_n_0
    SLICE_X11Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.309 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.309    udp_inst0/ipsend_inst/ram_rd_addr2_carry__0_n_0
    SLICE_X11Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.362 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__1/CO[3]
                         net (fo=1, routed)           0.001    11.363    udp_inst0/ipsend_inst/ram_rd_addr2_carry__1_n_0
    SLICE_X11Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.416 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__2/CO[3]
                         net (fo=6, routed)           0.479    11.895    udp_inst0/iprecieve_inst/CO[0]
    SLICE_X10Y199        LUT3 (Prop_lut3_I0_O)        0.043    11.938 r  udp_inst0/iprecieve_inst/ram_rd_addr1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.938    udp_inst0/ipsend_inst/ram_rd_addr1_carry__1_0[0]
    SLICE_X10Y199        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.194 r  udp_inst0/ipsend_inst/ram_rd_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.001    12.195    udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_n_0
    SLICE_X10Y200        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    12.305 f  udp_inst0/ipsend_inst/ram_rd_addr1_carry__1/CO[2]
                         net (fo=4, routed)           0.347    12.652    udp_inst0/ipsend_inst/ram_rd_addr1_carry__1_n_1
    SLICE_X10Y197        LUT4 (Prop_lut4_I0_O)        0.128    12.780 r  udp_inst0/ipsend_inst/tx_data_counter[0]_i_1/O
                         net (fo=17, routed)          0.192    12.972    udp_inst0/ipsend_inst/tx_data_counter[0]_i_1_n_0
    SLICE_X11Y196        LUT6 (Prop_lut6_I0_O)        0.043    13.015 r  udp_inst0/ipsend_inst/ram_rd_addr[8]_i_1/O
                         net (fo=9, routed)           0.196    13.210    udp_inst0/ipsend_inst/ram_rd_addr[8]_i_1_n_0
    SLICE_X10Y195        FDRE                                         r  udp_inst0/ipsend_inst/ram_rd_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc rise edge)      8.000     8.000 r  
    E10                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.428     9.428 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.265    11.693    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036    11.729 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448    12.176    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.259 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.167    13.426    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X10Y195        FDRE                                         r  udp_inst0/ipsend_inst/ram_rd_addr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.748    14.174    
                         clock uncertainty           -0.035    14.139    
    SLICE_X10Y195        FDRE (Setup_fdre_C_CE)      -0.175    13.964    udp_inst0/ipsend_inst/ram_rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         13.964    
                         arrival time                         -13.210    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 udp_inst0/iprecieve_inst/data_receive_reg/C
                            (rising edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/ipsend_inst/ram_rd_addr_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc rise@8.000ns - e_rxc fall@4.000ns)
  Data Path Delay:        3.011ns  (logic 1.292ns (42.903%)  route 1.719ns (57.097%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 13.426 - 8.000 ) 
    Source Clock Delay      (SCD):    6.199ns = ( 10.199 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.560     5.560 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.687     8.247    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     8.290 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     8.806    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     8.899 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.300    10.199    udp_inst0/iprecieve_inst/gmii_rx_clk
    SLICE_X11Y196        FDRE                                         r  udp_inst0/iprecieve_inst/data_receive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y196        FDRE (Prop_fdre_C_Q)         0.223    10.422 r  udp_inst0/iprecieve_inst/data_receive_reg/Q
                         net (fo=49, routed)          0.389    10.810    udp_inst0/iprecieve_inst/data_receive
    SLICE_X10Y197        LUT2 (Prop_lut2_I0_O)        0.043    10.853 r  udp_inst0/iprecieve_inst/ip_header[6][16]_i_1/O
                         net (fo=3, routed)           0.116    10.969    udp_inst0/ipsend_inst/D[0]
    SLICE_X11Y197        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    11.256 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.256    udp_inst0/ipsend_inst/ram_rd_addr2_carry_n_0
    SLICE_X11Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.309 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.309    udp_inst0/ipsend_inst/ram_rd_addr2_carry__0_n_0
    SLICE_X11Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.362 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__1/CO[3]
                         net (fo=1, routed)           0.001    11.363    udp_inst0/ipsend_inst/ram_rd_addr2_carry__1_n_0
    SLICE_X11Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.416 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__2/CO[3]
                         net (fo=6, routed)           0.479    11.895    udp_inst0/iprecieve_inst/CO[0]
    SLICE_X10Y199        LUT3 (Prop_lut3_I0_O)        0.043    11.938 r  udp_inst0/iprecieve_inst/ram_rd_addr1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.938    udp_inst0/ipsend_inst/ram_rd_addr1_carry__1_0[0]
    SLICE_X10Y199        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.194 r  udp_inst0/ipsend_inst/ram_rd_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.001    12.195    udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_n_0
    SLICE_X10Y200        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    12.305 f  udp_inst0/ipsend_inst/ram_rd_addr1_carry__1/CO[2]
                         net (fo=4, routed)           0.347    12.652    udp_inst0/ipsend_inst/ram_rd_addr1_carry__1_n_1
    SLICE_X10Y197        LUT4 (Prop_lut4_I0_O)        0.128    12.780 r  udp_inst0/ipsend_inst/tx_data_counter[0]_i_1/O
                         net (fo=17, routed)          0.192    12.972    udp_inst0/ipsend_inst/tx_data_counter[0]_i_1_n_0
    SLICE_X11Y196        LUT6 (Prop_lut6_I0_O)        0.043    13.015 r  udp_inst0/ipsend_inst/ram_rd_addr[8]_i_1/O
                         net (fo=9, routed)           0.196    13.210    udp_inst0/ipsend_inst/ram_rd_addr[8]_i_1_n_0
    SLICE_X10Y195        FDRE                                         r  udp_inst0/ipsend_inst/ram_rd_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc rise edge)      8.000     8.000 r  
    E10                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.428     9.428 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.265    11.693    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036    11.729 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448    12.176    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.259 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.167    13.426    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X10Y195        FDRE                                         r  udp_inst0/ipsend_inst/ram_rd_addr_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.748    14.174    
                         clock uncertainty           -0.035    14.139    
    SLICE_X10Y195        FDRE (Setup_fdre_C_CE)      -0.175    13.964    udp_inst0/ipsend_inst/ram_rd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         13.964    
                         arrival time                         -13.210    
  -------------------------------------------------------------------
                         slack                                  0.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 udp_inst0/crc_inst/Crc_reg[24]/C
                            (rising edge-triggered cell FDPE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[22]/D
                            (rising edge-triggered cell FDPE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e_rxc fall@4.000ns - e_rxc fall@4.000ns)
  Data Path Delay:        0.314ns  (logic 0.130ns (41.354%)  route 0.184ns (58.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 7.630 - 4.000 ) 
    Source Clock Delay      (SCD):    2.921ns = ( 6.921 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.485     4.485 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.523     6.008    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028     6.036 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235     6.270    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.296 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.625     6.921    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X3Y199         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y199         FDPE (Prop_fdpe_C_Q)         0.100     7.021 r  udp_inst0/crc_inst/Crc_reg[24]/Q
                         net (fo=9, routed)           0.184     7.206    udp_inst0/crc_inst/Q[18]
    SLICE_X3Y200         LUT3 (Prop_lut3_I1_O)        0.030     7.236 r  udp_inst0/crc_inst/Crc[22]_i_1/O
                         net (fo=1, routed)           0.000     7.236    udp_inst0/crc_inst/Crc[22]_i_1_n_0
    SLICE_X3Y200         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.681     4.681 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.792     6.473    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     6.508 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     6.784    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.814 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.816     7.630    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X3Y200         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[22]/C
                         clock pessimism             -0.518     7.112    
    SLICE_X3Y200         FDPE (Hold_fdpe_C_D)         0.075     7.187    udp_inst0/crc_inst/Crc_reg[22]
  -------------------------------------------------------------------
                         required time                         -7.187    
                         arrival time                           7.236    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 udp_inst0/crc_inst/Crc_reg[24]/C
                            (rising edge-triggered cell FDPE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e_rxc fall@4.000ns - e_rxc fall@4.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (40.979%)  route 0.184ns (59.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 7.630 - 4.000 ) 
    Source Clock Delay      (SCD):    2.921ns = ( 6.921 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.485     4.485 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.523     6.008    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028     6.036 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235     6.270    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.296 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.625     6.921    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X3Y199         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y199         FDPE (Prop_fdpe_C_Q)         0.100     7.021 r  udp_inst0/crc_inst/Crc_reg[24]/Q
                         net (fo=9, routed)           0.184     7.206    udp_inst0/crc_inst/Q[18]
    SLICE_X3Y200         LUT4 (Prop_lut4_I1_O)        0.028     7.234 r  udp_inst0/crc_inst/Crc[16]_i_1/O
                         net (fo=1, routed)           0.000     7.234    udp_inst0/crc_inst/Crc[16]_i_1_n_0
    SLICE_X3Y200         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.681     4.681 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.792     6.473    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     6.508 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     6.784    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.814 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.816     7.630    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X3Y200         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[16]/C
                         clock pessimism             -0.518     7.112    
    SLICE_X3Y200         FDPE (Hold_fdpe_C_D)         0.060     7.172    udp_inst0/crc_inst/Crc_reg[16]
  -------------------------------------------------------------------
                         required time                         -7.172    
                         arrival time                           7.234    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 udp_inst0/crc_inst/Crc_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[24]/D
                            (rising edge-triggered cell FDPE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e_rxc fall@4.000ns - e_rxc fall@4.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (36.004%)  route 0.228ns (63.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.639ns = ( 7.639 - 4.000 ) 
    Source Clock Delay      (SCD):    2.907ns = ( 6.907 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.485     4.485 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.523     6.008    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028     6.036 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235     6.270    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.296 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.611     6.907    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X3Y200         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y200         FDPE (Prop_fdpe_C_Q)         0.100     7.007 r  udp_inst0/crc_inst/Crc_reg[16]/Q
                         net (fo=2, routed)           0.228     7.235    udp_inst0/crc_inst/Q[13]
    SLICE_X3Y199         LUT6 (Prop_lut6_I0_O)        0.028     7.263 r  udp_inst0/crc_inst/Crc[24]_i_1/O
                         net (fo=1, routed)           0.000     7.263    udp_inst0/crc_inst/Crc[24]_i_1_n_0
    SLICE_X3Y199         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.681     4.681 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.792     6.473    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     6.508 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     6.784    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.814 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.825     7.639    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X3Y199         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[24]/C
                         clock pessimism             -0.518     7.121    
    SLICE_X3Y199         FDPE (Hold_fdpe_C_D)         0.060     7.181    udp_inst0/crc_inst/Crc_reg[24]
  -------------------------------------------------------------------
                         required time                         -7.181    
                         arrival time                           7.263    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 udp_inst0/ipsend_inst/time_counter_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/ipsend_inst/time_counter_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e_rxc rise@0.000ns - e_rxc rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.260ns (72.538%)  route 0.098ns (27.462%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.629ns
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      0.000     0.000 r  
    E10                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.485     0.485 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.523     2.008    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028     2.036 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235     2.270    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.296 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.623     2.919    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X7Y199         FDRE                                         r  udp_inst0/ipsend_inst/time_counter_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y199         FDRE (Prop_fdre_C_Q)         0.107     3.026 r  udp_inst0/ipsend_inst/time_counter_reg[28]/Q
                         net (fo=2, routed)           0.098     3.124    udp_inst0/ipsend_inst/time_counter_reg_n_0_[28]
    SLICE_X7Y199         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     3.236 r  udp_inst0/ipsend_inst/time_counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     3.237    udp_inst0/ipsend_inst/time_counter0_carry__5_n_0
    SLICE_X7Y200         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.278 r  udp_inst0/ipsend_inst/time_counter0_carry__6/O[0]
                         net (fo=1, routed)           0.000     3.278    udp_inst0/ipsend_inst/data0[29]
    SLICE_X7Y200         FDRE                                         r  udp_inst0/ipsend_inst/time_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc rise edge)      0.000     0.000 r  
    E10                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.681     0.681 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.473    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     2.508 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     2.784    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.814 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.815     3.629    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X7Y200         FDRE                                         r  udp_inst0/ipsend_inst/time_counter_reg[29]/C  (IS_INVERTED)
                         clock pessimism             -0.518     3.111    
    SLICE_X7Y200         FDRE (Hold_fdre_C_D)         0.079     3.190    udp_inst0/ipsend_inst/time_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.190    
                         arrival time                           3.278    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 udp_inst0/ipsend_inst/tx_data_counter_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/ipsend_inst/tx_data_counter_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e_rxc rise@0.000ns - e_rxc rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.260ns (71.864%)  route 0.102ns (28.136%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.598ns
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      0.000     0.000 r  
    E10                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.485     0.485 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.523     2.008    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028     2.036 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235     2.270    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.296 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.592     2.888    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X9Y199         FDRE                                         r  udp_inst0/ipsend_inst/tx_data_counter_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y199         FDRE (Prop_fdre_C_Q)         0.107     2.995 r  udp_inst0/ipsend_inst/tx_data_counter_reg[11]/Q
                         net (fo=2, routed)           0.101     3.096    udp_inst0/ipsend_inst/tx_data_counter_reg[11]
    SLICE_X9Y199         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     3.208 r  udp_inst0/ipsend_inst/tx_data_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.209    udp_inst0/ipsend_inst/tx_data_counter_reg[8]_i_1_n_0
    SLICE_X9Y200         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.250 r  udp_inst0/ipsend_inst/tx_data_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.250    udp_inst0/ipsend_inst/tx_data_counter_reg[12]_i_1_n_7
    SLICE_X9Y200         FDRE                                         r  udp_inst0/ipsend_inst/tx_data_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc rise edge)      0.000     0.000 r  
    E10                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.681     0.681 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.473    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     2.508 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     2.784    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.814 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.784     3.598    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X9Y200         FDRE                                         r  udp_inst0/ipsend_inst/tx_data_counter_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.518     3.080    
    SLICE_X9Y200         FDRE (Hold_fdre_C_D)         0.079     3.159    udp_inst0/ipsend_inst/tx_data_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.159    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 udp_inst0/iprecieve_inst/myIP_layer_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/iprecieve_inst/IP_layer_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e_rxc fall@4.000ns - e_rxc fall@4.000ns)
  Data Path Delay:        0.318ns  (logic 0.118ns (37.121%)  route 0.200ns (62.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.597ns = ( 7.597 - 4.000 ) 
    Source Clock Delay      (SCD):    2.887ns = ( 6.887 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.485     4.485 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.523     6.008    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028     6.036 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235     6.270    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.296 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.591     6.887    udp_inst0/iprecieve_inst/gmii_rx_clk
    SLICE_X16Y199        FDRE                                         r  udp_inst0/iprecieve_inst/myIP_layer_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y199        FDRE (Prop_fdre_C_Q)         0.118     7.005 r  udp_inst0/iprecieve_inst/myIP_layer_reg[123]/Q
                         net (fo=2, routed)           0.200     7.205    udp_inst0/iprecieve_inst/myIP_layer__0[123]
    SLICE_X16Y200        FDRE                                         r  udp_inst0/iprecieve_inst/IP_layer_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.681     4.681 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.792     6.473    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     6.508 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     6.784    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.814 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.783     7.597    udp_inst0/iprecieve_inst/gmii_rx_clk
    SLICE_X16Y200        FDRE                                         r  udp_inst0/iprecieve_inst/IP_layer_reg[131]/C
                         clock pessimism             -0.518     7.079    
    SLICE_X16Y200        FDRE (Hold_fdre_C_D)         0.032     7.111    udp_inst0/iprecieve_inst/IP_layer_reg[131]
  -------------------------------------------------------------------
                         required time                         -7.111    
                         arrival time                           7.205    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 udp_inst0/iprecieve_inst/IP_layer_reg[138]/C
                            (rising edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/iprecieve_inst/rx_total_length_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e_rxc fall@4.000ns - e_rxc fall@4.000ns)
  Data Path Delay:        0.318ns  (logic 0.100ns (31.430%)  route 0.218ns (68.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.598ns = ( 7.598 - 4.000 ) 
    Source Clock Delay      (SCD):    2.888ns = ( 6.888 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.485     4.485 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.523     6.008    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028     6.036 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235     6.270    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.296 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.592     6.888    udp_inst0/iprecieve_inst/gmii_rx_clk
    SLICE_X15Y199        FDRE                                         r  udp_inst0/iprecieve_inst/IP_layer_reg[138]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y199        FDRE (Prop_fdre_C_Q)         0.100     6.988 r  udp_inst0/iprecieve_inst/IP_layer_reg[138]/Q
                         net (fo=1, routed)           0.218     7.207    udp_inst0/iprecieve_inst/IP_layer_reg_n_0_[138]
    SLICE_X15Y200        FDRE                                         r  udp_inst0/iprecieve_inst/rx_total_length_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.681     4.681 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.792     6.473    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     6.508 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     6.784    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.814 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.784     7.598    udp_inst0/iprecieve_inst/gmii_rx_clk
    SLICE_X15Y200        FDRE                                         r  udp_inst0/iprecieve_inst/rx_total_length_reg[10]/C
                         clock pessimism             -0.518     7.080    
    SLICE_X15Y200        FDRE (Hold_fdre_C_D)         0.032     7.112    udp_inst0/iprecieve_inst/rx_total_length_reg[10]
  -------------------------------------------------------------------
                         required time                         -7.112    
                         arrival time                           7.207    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 udp_inst0/ipsend_inst/time_counter_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/ipsend_inst/time_counter_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e_rxc rise@0.000ns - e_rxc rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.271ns (73.356%)  route 0.098ns (26.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.629ns
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      0.000     0.000 r  
    E10                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.485     0.485 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.523     2.008    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028     2.036 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235     2.270    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.296 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.623     2.919    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X7Y199         FDRE                                         r  udp_inst0/ipsend_inst/time_counter_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y199         FDRE (Prop_fdre_C_Q)         0.107     3.026 r  udp_inst0/ipsend_inst/time_counter_reg[28]/Q
                         net (fo=2, routed)           0.098     3.124    udp_inst0/ipsend_inst/time_counter_reg_n_0_[28]
    SLICE_X7Y199         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     3.236 r  udp_inst0/ipsend_inst/time_counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     3.237    udp_inst0/ipsend_inst/time_counter0_carry__5_n_0
    SLICE_X7Y200         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     3.289 r  udp_inst0/ipsend_inst/time_counter0_carry__6/O[2]
                         net (fo=1, routed)           0.000     3.289    udp_inst0/ipsend_inst/data0[31]
    SLICE_X7Y200         FDRE                                         r  udp_inst0/ipsend_inst/time_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc rise edge)      0.000     0.000 r  
    E10                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.681     0.681 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.473    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     2.508 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     2.784    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.814 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.815     3.629    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X7Y200         FDRE                                         r  udp_inst0/ipsend_inst/time_counter_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.518     3.111    
    SLICE_X7Y200         FDRE (Hold_fdre_C_D)         0.079     3.190    udp_inst0/ipsend_inst/time_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.190    
                         arrival time                           3.289    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 udp_inst0/crc_inst/Crc_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e_rxc fall@4.000ns - e_rxc fall@4.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.252%)  route 0.225ns (63.748%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 7.630 - 4.000 ) 
    Source Clock Delay      (SCD):    2.921ns = ( 6.921 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.485     4.485 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.523     6.008    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028     6.036 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235     6.270    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.296 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.625     6.921    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X3Y199         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y199         FDPE (Prop_fdpe_C_Q)         0.100     7.021 r  udp_inst0/crc_inst/Crc_reg[11]/Q
                         net (fo=2, routed)           0.225     7.246    udp_inst0/crc_inst/crc32[11]
    SLICE_X3Y201         LUT5 (Prop_lut5_I4_O)        0.028     7.274 r  udp_inst0/crc_inst/Crc[19]_i_1/O
                         net (fo=1, routed)           0.000     7.274    udp_inst0/crc_inst/Crc[19]_i_1_n_0
    SLICE_X3Y201         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.681     4.681 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.792     6.473    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     6.508 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     6.784    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.814 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.816     7.630    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X3Y201         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[19]/C
                         clock pessimism             -0.518     7.112    
    SLICE_X3Y201         FDPE (Hold_fdpe_C_D)         0.061     7.173    udp_inst0/crc_inst/Crc_reg[19]
  -------------------------------------------------------------------
                         required time                         -7.173    
                         arrival time                           7.274    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 udp_inst0/ipsend_inst/tx_data_counter_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/ipsend_inst/tx_data_counter_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e_rxc rise@0.000ns - e_rxc rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.271ns (72.694%)  route 0.102ns (27.306%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.598ns
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      0.000     0.000 r  
    E10                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.485     0.485 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.523     2.008    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028     2.036 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235     2.270    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.296 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.592     2.888    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X9Y199         FDRE                                         r  udp_inst0/ipsend_inst/tx_data_counter_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y199         FDRE (Prop_fdre_C_Q)         0.107     2.995 r  udp_inst0/ipsend_inst/tx_data_counter_reg[11]/Q
                         net (fo=2, routed)           0.101     3.096    udp_inst0/ipsend_inst/tx_data_counter_reg[11]
    SLICE_X9Y199         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     3.208 r  udp_inst0/ipsend_inst/tx_data_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.209    udp_inst0/ipsend_inst/tx_data_counter_reg[8]_i_1_n_0
    SLICE_X9Y200         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     3.261 r  udp_inst0/ipsend_inst/tx_data_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.261    udp_inst0/ipsend_inst/tx_data_counter_reg[12]_i_1_n_5
    SLICE_X9Y200         FDRE                                         r  udp_inst0/ipsend_inst/tx_data_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc rise edge)      0.000     0.000 r  
    E10                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.681     0.681 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.473    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     2.508 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     2.784    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.814 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.784     3.598    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X9Y200         FDRE                                         r  udp_inst0/ipsend_inst/tx_data_counter_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.518     3.080    
    SLICE_X9Y200         FDRE (Hold_fdre_C_D)         0.079     3.159    udp_inst0/ipsend_inst/tx_data_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.159    
                         arrival time                           3.261    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         e_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { e_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y76   ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y76   ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.408         8.000       6.591      BUFGCTRL_X0Y0  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/I
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y207  gmii_to_rgmii_inst0/U3_ODDR2/C
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y209  gmii_to_rgmii_inst0/U_ODDR2/C
Min Period        n/a     IDDR/C              n/a            1.070         8.000       6.930      ILOGIC_X0Y229  gmii_to_rgmii_inst0/gen_rx_data[0].rgmii_rx_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         8.000       6.930      ILOGIC_X0Y232  gmii_to_rgmii_inst0/gen_rx_data[1].rgmii_rx_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         8.000       6.930      ILOGIC_X0Y206  gmii_to_rgmii_inst0/gen_rx_data[2].rgmii_rx_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         8.000       6.930      ILOGIC_X0Y205  gmii_to_rgmii_inst0/gen_rx_data[3].rgmii_rx_iddr/C
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y210  gmii_to_rgmii_inst0/gen_tx_data[0].U2_ODDR2/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X18Y197  udp_inst0/iprecieve_inst/mymac_reg[32]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X18Y197  udp_inst0/iprecieve_inst/mymac_reg[33]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X18Y197  udp_inst0/iprecieve_inst/mymac_reg[34]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X18Y197  udp_inst0/iprecieve_inst/mymac_reg[35]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X18Y197  udp_inst0/iprecieve_inst/mymac_reg[36]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X18Y197  udp_inst0/iprecieve_inst/mymac_reg[37]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X18Y197  udp_inst0/iprecieve_inst/mymac_reg[38]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X18Y197  udp_inst0/iprecieve_inst/mymac_reg[39]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X16Y199  udp_inst0/iprecieve_inst/myIP_layer_reg[112]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X16Y199  udp_inst0/iprecieve_inst/myIP_layer_reg[113]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X18Y197  udp_inst0/iprecieve_inst/mymac_reg[32]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X18Y197  udp_inst0/iprecieve_inst/mymac_reg[33]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X18Y197  udp_inst0/iprecieve_inst/mymac_reg[34]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X18Y197  udp_inst0/iprecieve_inst/mymac_reg[35]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X18Y197  udp_inst0/iprecieve_inst/mymac_reg[36]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X18Y197  udp_inst0/iprecieve_inst/mymac_reg[37]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X18Y197  udp_inst0/iprecieve_inst/mymac_reg[38]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X18Y197  udp_inst0/iprecieve_inst/mymac_reg[39]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X16Y199  udp_inst0/iprecieve_inst/myIP_layer_reg[112]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X16Y199  udp_inst0/iprecieve_inst/myIP_layer_reg[113]_srl15/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  e_rxc
  To Clock:  e_rxc

Setup :            0  Failing Endpoints,  Worst Slack        2.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[0]/PRE
                            (recovery check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc fall@4.000ns - e_rxc rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.209ns (25.031%)  route 0.626ns (74.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.481ns = ( 9.481 - 4.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      0.000     0.000 r  
    E10                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.560     1.560 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.687     4.247    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     4.290 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     4.806    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.899 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.346     6.245    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X5Y202         FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y202         FDRE (Prop_fdre_C_Q)         0.209     6.454 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.626     7.080    udp_inst0/crc_inst/AS[0]
    SLICE_X2Y199         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.428     5.428 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.265     7.693    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036     7.729 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448     8.176    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.259 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.222     9.481    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X2Y199         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[0]/C
                         clock pessimism              0.640    10.121    
                         clock uncertainty           -0.035    10.086    
    SLICE_X2Y199         FDPE (Recov_fdpe_C_PRE)     -0.270     9.816    udp_inst0/crc_inst/Crc_reg[0]
  -------------------------------------------------------------------
                         required time                          9.816    
                         arrival time                          -7.080    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[11]/PRE
                            (recovery check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc fall@4.000ns - e_rxc rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.209ns (25.031%)  route 0.626ns (74.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.481ns = ( 9.481 - 4.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      0.000     0.000 r  
    E10                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.560     1.560 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.687     4.247    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     4.290 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     4.806    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.899 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.346     6.245    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X5Y202         FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y202         FDRE (Prop_fdre_C_Q)         0.209     6.454 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.626     7.080    udp_inst0/crc_inst/AS[0]
    SLICE_X3Y199         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.428     5.428 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.265     7.693    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036     7.729 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448     8.176    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.259 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.222     9.481    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X3Y199         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[11]/C
                         clock pessimism              0.640    10.121    
                         clock uncertainty           -0.035    10.086    
    SLICE_X3Y199         FDPE (Recov_fdpe_C_PRE)     -0.261     9.825    udp_inst0/crc_inst/Crc_reg[11]
  -------------------------------------------------------------------
                         required time                          9.825    
                         arrival time                          -7.080    
  -------------------------------------------------------------------
                         slack                                  2.745    

Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[24]/PRE
                            (recovery check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc fall@4.000ns - e_rxc rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.209ns (25.031%)  route 0.626ns (74.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.481ns = ( 9.481 - 4.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      0.000     0.000 r  
    E10                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.560     1.560 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.687     4.247    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     4.290 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     4.806    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.899 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.346     6.245    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X5Y202         FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y202         FDRE (Prop_fdre_C_Q)         0.209     6.454 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.626     7.080    udp_inst0/crc_inst/AS[0]
    SLICE_X3Y199         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.428     5.428 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.265     7.693    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036     7.729 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448     8.176    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.259 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.222     9.481    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X3Y199         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[24]/C
                         clock pessimism              0.640    10.121    
                         clock uncertainty           -0.035    10.086    
    SLICE_X3Y199         FDPE (Recov_fdpe_C_PRE)     -0.261     9.825    udp_inst0/crc_inst/Crc_reg[24]
  -------------------------------------------------------------------
                         required time                          9.825    
                         arrival time                          -7.080    
  -------------------------------------------------------------------
                         slack                                  2.745    

Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[3]/PRE
                            (recovery check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc fall@4.000ns - e_rxc rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.209ns (25.031%)  route 0.626ns (74.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.481ns = ( 9.481 - 4.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      0.000     0.000 r  
    E10                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.560     1.560 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.687     4.247    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     4.290 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     4.806    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.899 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.346     6.245    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X5Y202         FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y202         FDRE (Prop_fdre_C_Q)         0.209     6.454 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.626     7.080    udp_inst0/crc_inst/AS[0]
    SLICE_X3Y199         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.428     5.428 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.265     7.693    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036     7.729 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448     8.176    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.259 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.222     9.481    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X3Y199         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[3]/C
                         clock pessimism              0.640    10.121    
                         clock uncertainty           -0.035    10.086    
    SLICE_X3Y199         FDPE (Recov_fdpe_C_PRE)     -0.261     9.825    udp_inst0/crc_inst/Crc_reg[3]
  -------------------------------------------------------------------
                         required time                          9.825    
                         arrival time                          -7.080    
  -------------------------------------------------------------------
                         slack                                  2.745    

Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[8]/PRE
                            (recovery check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc fall@4.000ns - e_rxc rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.209ns (25.031%)  route 0.626ns (74.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.481ns = ( 9.481 - 4.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      0.000     0.000 r  
    E10                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.560     1.560 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.687     4.247    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     4.290 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     4.806    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.899 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.346     6.245    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X5Y202         FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y202         FDRE (Prop_fdre_C_Q)         0.209     6.454 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.626     7.080    udp_inst0/crc_inst/AS[0]
    SLICE_X3Y199         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.428     5.428 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.265     7.693    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036     7.729 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448     8.176    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.259 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.222     9.481    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X3Y199         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[8]/C
                         clock pessimism              0.640    10.121    
                         clock uncertainty           -0.035    10.086    
    SLICE_X3Y199         FDPE (Recov_fdpe_C_PRE)     -0.261     9.825    udp_inst0/crc_inst/Crc_reg[8]
  -------------------------------------------------------------------
                         required time                          9.825    
                         arrival time                          -7.080    
  -------------------------------------------------------------------
                         slack                                  2.745    

Slack (MET) :             2.880ns  (required time - arrival time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[13]/PRE
                            (recovery check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc fall@4.000ns - e_rxc rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.209ns (27.229%)  route 0.559ns (72.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 9.465 - 4.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      0.000     0.000 r  
    E10                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.560     1.560 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.687     4.247    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     4.290 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     4.806    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.899 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.346     6.245    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X5Y202         FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y202         FDRE (Prop_fdre_C_Q)         0.209     6.454 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.559     7.013    udp_inst0/crc_inst/AS[0]
    SLICE_X2Y200         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.428     5.428 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.265     7.693    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036     7.729 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448     8.176    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.259 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.206     9.465    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X2Y200         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[13]/C
                         clock pessimism              0.733    10.198    
                         clock uncertainty           -0.035    10.163    
    SLICE_X2Y200         FDPE (Recov_fdpe_C_PRE)     -0.270     9.893    udp_inst0/crc_inst/Crc_reg[13]
  -------------------------------------------------------------------
                         required time                          9.893    
                         arrival time                          -7.013    
  -------------------------------------------------------------------
                         slack                                  2.880    

Slack (MET) :             2.880ns  (required time - arrival time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[14]/PRE
                            (recovery check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc fall@4.000ns - e_rxc rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.209ns (27.229%)  route 0.559ns (72.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 9.465 - 4.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      0.000     0.000 r  
    E10                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.560     1.560 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.687     4.247    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     4.290 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     4.806    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.899 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.346     6.245    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X5Y202         FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y202         FDRE (Prop_fdre_C_Q)         0.209     6.454 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.559     7.013    udp_inst0/crc_inst/AS[0]
    SLICE_X2Y200         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.428     5.428 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.265     7.693    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036     7.729 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448     8.176    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.259 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.206     9.465    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X2Y200         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[14]/C
                         clock pessimism              0.733    10.198    
                         clock uncertainty           -0.035    10.163    
    SLICE_X2Y200         FDPE (Recov_fdpe_C_PRE)     -0.270     9.893    udp_inst0/crc_inst/Crc_reg[14]
  -------------------------------------------------------------------
                         required time                          9.893    
                         arrival time                          -7.013    
  -------------------------------------------------------------------
                         slack                                  2.880    

Slack (MET) :             2.880ns  (required time - arrival time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[5]/PRE
                            (recovery check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc fall@4.000ns - e_rxc rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.209ns (27.229%)  route 0.559ns (72.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 9.465 - 4.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      0.000     0.000 r  
    E10                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.560     1.560 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.687     4.247    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     4.290 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     4.806    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.899 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.346     6.245    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X5Y202         FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y202         FDRE (Prop_fdre_C_Q)         0.209     6.454 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.559     7.013    udp_inst0/crc_inst/AS[0]
    SLICE_X2Y200         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.428     5.428 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.265     7.693    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036     7.729 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448     8.176    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.259 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.206     9.465    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X2Y200         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[5]/C
                         clock pessimism              0.733    10.198    
                         clock uncertainty           -0.035    10.163    
    SLICE_X2Y200         FDPE (Recov_fdpe_C_PRE)     -0.270     9.893    udp_inst0/crc_inst/Crc_reg[5]
  -------------------------------------------------------------------
                         required time                          9.893    
                         arrival time                          -7.013    
  -------------------------------------------------------------------
                         slack                                  2.880    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[16]/PRE
                            (recovery check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc fall@4.000ns - e_rxc rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.209ns (27.229%)  route 0.559ns (72.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 9.465 - 4.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      0.000     0.000 r  
    E10                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.560     1.560 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.687     4.247    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     4.290 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     4.806    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.899 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.346     6.245    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X5Y202         FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y202         FDRE (Prop_fdre_C_Q)         0.209     6.454 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.559     7.013    udp_inst0/crc_inst/AS[0]
    SLICE_X3Y200         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.428     5.428 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.265     7.693    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036     7.729 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448     8.176    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.259 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.206     9.465    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X3Y200         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[16]/C
                         clock pessimism              0.733    10.198    
                         clock uncertainty           -0.035    10.163    
    SLICE_X3Y200         FDPE (Recov_fdpe_C_PRE)     -0.261     9.902    udp_inst0/crc_inst/Crc_reg[16]
  -------------------------------------------------------------------
                         required time                          9.902    
                         arrival time                          -7.013    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[22]/PRE
                            (recovery check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc fall@4.000ns - e_rxc rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.209ns (27.229%)  route 0.559ns (72.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 9.465 - 4.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      0.000     0.000 r  
    E10                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.560     1.560 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.687     4.247    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     4.290 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     4.806    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.899 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.346     6.245    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X5Y202         FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y202         FDRE (Prop_fdre_C_Q)         0.209     6.454 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.559     7.013    udp_inst0/crc_inst/AS[0]
    SLICE_X3Y200         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         1.428     5.428 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.265     7.693    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036     7.729 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448     8.176    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.259 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.206     9.465    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X3Y200         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[22]/C
                         clock pessimism              0.733    10.198    
                         clock uncertainty           -0.035    10.163    
    SLICE_X3Y200         FDPE (Recov_fdpe_C_PRE)     -0.261     9.902    udp_inst0/crc_inst/Crc_reg[22]
  -------------------------------------------------------------------
                         required time                          9.902    
                         arrival time                          -7.013    
  -------------------------------------------------------------------
                         slack                                  2.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.266ns  (arrival time - required time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[0]/PRE
                            (removal check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (e_rxc fall@4.000ns - e_rxc rise@8.000ns)
  Data Path Delay:        0.426ns  (logic 0.098ns (23.007%)  route 0.328ns (76.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.639ns = ( 7.639 - 4.000 ) 
    Source Clock Delay      (SCD):    2.906ns = ( 10.906 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      8.000     8.000 r  
    E10                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.485     8.485 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.523    10.008    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028    10.036 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235    10.270    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.296 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.610    10.906    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X5Y202         FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y202         FDRE (Prop_fdre_C_Q)         0.098    11.004 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.328    11.332    udp_inst0/crc_inst/AS[0]
    SLICE_X2Y199         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.681     4.681 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.792     6.473    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     6.508 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     6.784    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.814 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.825     7.639    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X2Y199         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[0]/C
                         clock pessimism             -0.518     7.121    
                         clock uncertainty            0.035     7.157    
    SLICE_X2Y199         FDPE (Remov_fdpe_C_PRE)     -0.090     7.067    udp_inst0/crc_inst/Crc_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.067    
                         arrival time                          11.332    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.284ns  (arrival time - required time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[17]/PRE
                            (removal check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (e_rxc fall@4.000ns - e_rxc rise@8.000ns)
  Data Path Delay:        0.262ns  (logic 0.098ns (37.411%)  route 0.164ns (62.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 7.630 - 4.000 ) 
    Source Clock Delay      (SCD):    2.906ns = ( 10.906 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      8.000     8.000 r  
    E10                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.485     8.485 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.523    10.008    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028    10.036 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235    10.270    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.296 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.610    10.906    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X5Y202         FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y202         FDRE (Prop_fdre_C_Q)         0.098    11.004 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.164    11.168    udp_inst0/crc_inst/AS[0]
    SLICE_X2Y201         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.681     4.681 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.792     6.473    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     6.508 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     6.784    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.814 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.816     7.630    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X2Y201         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[17]/C
                         clock pessimism             -0.691     6.939    
                         clock uncertainty            0.035     6.975    
    SLICE_X2Y201         FDPE (Remov_fdpe_C_PRE)     -0.090     6.885    udp_inst0/crc_inst/Crc_reg[17]
  -------------------------------------------------------------------
                         required time                         -6.885    
                         arrival time                          11.168    
  -------------------------------------------------------------------
                         slack                                  4.284    

Slack (MET) :             4.284ns  (arrival time - required time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[6]/PRE
                            (removal check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (e_rxc fall@4.000ns - e_rxc rise@8.000ns)
  Data Path Delay:        0.262ns  (logic 0.098ns (37.411%)  route 0.164ns (62.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 7.630 - 4.000 ) 
    Source Clock Delay      (SCD):    2.906ns = ( 10.906 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      8.000     8.000 r  
    E10                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.485     8.485 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.523    10.008    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028    10.036 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235    10.270    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.296 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.610    10.906    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X5Y202         FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y202         FDRE (Prop_fdre_C_Q)         0.098    11.004 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.164    11.168    udp_inst0/crc_inst/AS[0]
    SLICE_X2Y201         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.681     4.681 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.792     6.473    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     6.508 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     6.784    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.814 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.816     7.630    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X2Y201         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[6]/C
                         clock pessimism             -0.691     6.939    
                         clock uncertainty            0.035     6.975    
    SLICE_X2Y201         FDPE (Remov_fdpe_C_PRE)     -0.090     6.885    udp_inst0/crc_inst/Crc_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.885    
                         arrival time                          11.168    
  -------------------------------------------------------------------
                         slack                                  4.284    

Slack (MET) :             4.284ns  (arrival time - required time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[9]/PRE
                            (removal check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (e_rxc fall@4.000ns - e_rxc rise@8.000ns)
  Data Path Delay:        0.262ns  (logic 0.098ns (37.411%)  route 0.164ns (62.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 7.630 - 4.000 ) 
    Source Clock Delay      (SCD):    2.906ns = ( 10.906 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      8.000     8.000 r  
    E10                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.485     8.485 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.523    10.008    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028    10.036 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235    10.270    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.296 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.610    10.906    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X5Y202         FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y202         FDRE (Prop_fdre_C_Q)         0.098    11.004 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.164    11.168    udp_inst0/crc_inst/AS[0]
    SLICE_X2Y201         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.681     4.681 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.792     6.473    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     6.508 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     6.784    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.814 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.816     7.630    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X2Y201         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[9]/C
                         clock pessimism             -0.691     6.939    
                         clock uncertainty            0.035     6.975    
    SLICE_X2Y201         FDPE (Remov_fdpe_C_PRE)     -0.090     6.885    udp_inst0/crc_inst/Crc_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.885    
                         arrival time                          11.168    
  -------------------------------------------------------------------
                         slack                                  4.284    

Slack (MET) :             4.286ns  (arrival time - required time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[11]/PRE
                            (removal check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (e_rxc fall@4.000ns - e_rxc rise@8.000ns)
  Data Path Delay:        0.426ns  (logic 0.098ns (23.007%)  route 0.328ns (76.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.639ns = ( 7.639 - 4.000 ) 
    Source Clock Delay      (SCD):    2.906ns = ( 10.906 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      8.000     8.000 r  
    E10                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.485     8.485 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.523    10.008    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028    10.036 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235    10.270    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.296 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.610    10.906    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X5Y202         FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y202         FDRE (Prop_fdre_C_Q)         0.098    11.004 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.328    11.332    udp_inst0/crc_inst/AS[0]
    SLICE_X3Y199         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.681     4.681 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.792     6.473    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     6.508 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     6.784    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.814 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.825     7.639    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X3Y199         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[11]/C
                         clock pessimism             -0.518     7.121    
                         clock uncertainty            0.035     7.157    
    SLICE_X3Y199         FDPE (Remov_fdpe_C_PRE)     -0.110     7.047    udp_inst0/crc_inst/Crc_reg[11]
  -------------------------------------------------------------------
                         required time                         -7.047    
                         arrival time                          11.332    
  -------------------------------------------------------------------
                         slack                                  4.286    

Slack (MET) :             4.286ns  (arrival time - required time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[24]/PRE
                            (removal check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (e_rxc fall@4.000ns - e_rxc rise@8.000ns)
  Data Path Delay:        0.426ns  (logic 0.098ns (23.007%)  route 0.328ns (76.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.639ns = ( 7.639 - 4.000 ) 
    Source Clock Delay      (SCD):    2.906ns = ( 10.906 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      8.000     8.000 r  
    E10                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.485     8.485 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.523    10.008    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028    10.036 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235    10.270    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.296 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.610    10.906    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X5Y202         FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y202         FDRE (Prop_fdre_C_Q)         0.098    11.004 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.328    11.332    udp_inst0/crc_inst/AS[0]
    SLICE_X3Y199         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.681     4.681 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.792     6.473    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     6.508 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     6.784    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.814 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.825     7.639    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X3Y199         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[24]/C
                         clock pessimism             -0.518     7.121    
                         clock uncertainty            0.035     7.157    
    SLICE_X3Y199         FDPE (Remov_fdpe_C_PRE)     -0.110     7.047    udp_inst0/crc_inst/Crc_reg[24]
  -------------------------------------------------------------------
                         required time                         -7.047    
                         arrival time                          11.332    
  -------------------------------------------------------------------
                         slack                                  4.286    

Slack (MET) :             4.286ns  (arrival time - required time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[3]/PRE
                            (removal check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (e_rxc fall@4.000ns - e_rxc rise@8.000ns)
  Data Path Delay:        0.426ns  (logic 0.098ns (23.007%)  route 0.328ns (76.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.639ns = ( 7.639 - 4.000 ) 
    Source Clock Delay      (SCD):    2.906ns = ( 10.906 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      8.000     8.000 r  
    E10                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.485     8.485 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.523    10.008    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028    10.036 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235    10.270    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.296 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.610    10.906    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X5Y202         FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y202         FDRE (Prop_fdre_C_Q)         0.098    11.004 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.328    11.332    udp_inst0/crc_inst/AS[0]
    SLICE_X3Y199         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.681     4.681 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.792     6.473    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     6.508 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     6.784    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.814 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.825     7.639    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X3Y199         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[3]/C
                         clock pessimism             -0.518     7.121    
                         clock uncertainty            0.035     7.157    
    SLICE_X3Y199         FDPE (Remov_fdpe_C_PRE)     -0.110     7.047    udp_inst0/crc_inst/Crc_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.047    
                         arrival time                          11.332    
  -------------------------------------------------------------------
                         slack                                  4.286    

Slack (MET) :             4.286ns  (arrival time - required time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[8]/PRE
                            (removal check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (e_rxc fall@4.000ns - e_rxc rise@8.000ns)
  Data Path Delay:        0.426ns  (logic 0.098ns (23.007%)  route 0.328ns (76.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.639ns = ( 7.639 - 4.000 ) 
    Source Clock Delay      (SCD):    2.906ns = ( 10.906 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      8.000     8.000 r  
    E10                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.485     8.485 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.523    10.008    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028    10.036 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235    10.270    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.296 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.610    10.906    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X5Y202         FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y202         FDRE (Prop_fdre_C_Q)         0.098    11.004 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.328    11.332    udp_inst0/crc_inst/AS[0]
    SLICE_X3Y199         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.681     4.681 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.792     6.473    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     6.508 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     6.784    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.814 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.825     7.639    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X3Y199         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[8]/C
                         clock pessimism             -0.518     7.121    
                         clock uncertainty            0.035     7.157    
    SLICE_X3Y199         FDPE (Remov_fdpe_C_PRE)     -0.110     7.047    udp_inst0/crc_inst/Crc_reg[8]
  -------------------------------------------------------------------
                         required time                         -7.047    
                         arrival time                          11.332    
  -------------------------------------------------------------------
                         slack                                  4.286    

Slack (MET) :             4.298ns  (arrival time - required time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[1]/PRE
                            (removal check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (e_rxc fall@4.000ns - e_rxc rise@8.000ns)
  Data Path Delay:        0.277ns  (logic 0.098ns (35.431%)  route 0.179ns (64.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 7.630 - 4.000 ) 
    Source Clock Delay      (SCD):    2.906ns = ( 10.906 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      8.000     8.000 r  
    E10                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.485     8.485 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.523    10.008    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028    10.036 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235    10.270    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.296 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.610    10.906    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X5Y202         FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y202         FDRE (Prop_fdre_C_Q)         0.098    11.004 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.179    11.183    udp_inst0/crc_inst/AS[0]
    SLICE_X2Y202         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.681     4.681 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.792     6.473    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     6.508 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     6.784    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.814 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.816     7.630    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X2Y202         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[1]/C
                         clock pessimism             -0.691     6.939    
                         clock uncertainty            0.035     6.975    
    SLICE_X2Y202         FDPE (Remov_fdpe_C_PRE)     -0.090     6.885    udp_inst0/crc_inst/Crc_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.885    
                         arrival time                          11.183    
  -------------------------------------------------------------------
                         slack                                  4.298    

Slack (MET) :             4.298ns  (arrival time - required time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[23]/PRE
                            (removal check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (e_rxc fall@4.000ns - e_rxc rise@8.000ns)
  Data Path Delay:        0.277ns  (logic 0.098ns (35.431%)  route 0.179ns (64.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 7.630 - 4.000 ) 
    Source Clock Delay      (SCD):    2.906ns = ( 10.906 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      8.000     8.000 r  
    E10                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.485     8.485 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.523    10.008    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028    10.036 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235    10.270    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.296 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.610    10.906    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X5Y202         FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y202         FDRE (Prop_fdre_C_Q)         0.098    11.004 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.179    11.183    udp_inst0/crc_inst/AS[0]
    SLICE_X2Y202         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    E10                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    E10                  IBUF (Prop_ibuf_I_O)         0.681     4.681 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.792     6.473    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     6.508 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     6.784    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.814 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.816     7.630    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X2Y202         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[23]/C
                         clock pessimism             -0.691     6.939    
                         clock uncertainty            0.035     6.975    
    SLICE_X2Y202         FDPE (Remov_fdpe_C_PRE)     -0.090     6.885    udp_inst0/crc_inst/Crc_reg[23]
  -------------------------------------------------------------------
                         required time                         -6.885    
                         arrival time                          11.183    
  -------------------------------------------------------------------
                         slack                                  4.298    





