<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-shmobile › intc-sh7377.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>intc-sh7377.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * sh7377 processor support - INTC hardware block</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010  Magnus Damm</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; version 2 of the License.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/sh_intc.h&gt;</span>
<span class="cp">#include &lt;mach/intc.h&gt;</span>
<span class="cp">#include &lt;mach/irqs.h&gt;</span>
<span class="cp">#include &lt;asm/mach-types.h&gt;</span>
<span class="cp">#include &lt;asm/mach/arch.h&gt;</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">UNUSED_INTCA</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">ENABLED</span><span class="p">,</span>
	<span class="n">DISABLED</span><span class="p">,</span>

	<span class="cm">/* interrupt sources INTCA */</span>
	<span class="n">DIRC</span><span class="p">,</span>
	<span class="n">_2DG</span><span class="p">,</span>
	<span class="n">CRYPT_STD</span><span class="p">,</span>
	<span class="n">IIC1_ALI1</span><span class="p">,</span> <span class="n">IIC1_TACKI1</span><span class="p">,</span> <span class="n">IIC1_WAITI1</span><span class="p">,</span> <span class="n">IIC1_DTEI1</span><span class="p">,</span>
	<span class="n">AP_ARM_IRQPMU</span><span class="p">,</span> <span class="n">AP_ARM_COMMTX</span><span class="p">,</span> <span class="n">AP_ARM_COMMRX</span><span class="p">,</span>
	<span class="n">MFI_MFIM</span><span class="p">,</span> <span class="n">MFI_MFIS</span><span class="p">,</span>
	<span class="n">BBIF1</span><span class="p">,</span> <span class="n">BBIF2</span><span class="p">,</span>
	<span class="n">USBDMAC_USHDMI</span><span class="p">,</span>
	<span class="n">USBHS_USHI0</span><span class="p">,</span> <span class="n">USBHS_USHI1</span><span class="p">,</span>
	<span class="n">_3DG_SGX540</span><span class="p">,</span>
	<span class="n">CMT1_CMT10</span><span class="p">,</span> <span class="n">CMT1_CMT11</span><span class="p">,</span> <span class="n">CMT1_CMT12</span><span class="p">,</span> <span class="n">CMT1_CMT13</span><span class="p">,</span> <span class="n">CMT2</span><span class="p">,</span> <span class="n">CMT3</span><span class="p">,</span>
	<span class="n">KEYSC_KEY</span><span class="p">,</span>
	<span class="n">SCIFA0</span><span class="p">,</span> <span class="n">SCIFA1</span><span class="p">,</span> <span class="n">SCIFA2</span><span class="p">,</span> <span class="n">SCIFA3</span><span class="p">,</span>
	<span class="n">MSIOF2</span><span class="p">,</span> <span class="n">MSIOF1</span><span class="p">,</span>
	<span class="n">SCIFA4</span><span class="p">,</span> <span class="n">SCIFA5</span><span class="p">,</span> <span class="n">SCIFB</span><span class="p">,</span>
	<span class="n">FLCTL_FLSTEI</span><span class="p">,</span> <span class="n">FLCTL_FLTENDI</span><span class="p">,</span> <span class="n">FLCTL_FLTREQ0I</span><span class="p">,</span> <span class="n">FLCTL_FLTREQ1I</span><span class="p">,</span>
	<span class="n">SDHI0</span><span class="p">,</span>
	<span class="n">SDHI1</span><span class="p">,</span>
	<span class="n">MSU_MSU</span><span class="p">,</span> <span class="n">MSU_MSU2</span><span class="p">,</span>
	<span class="n">IRREM</span><span class="p">,</span>
	<span class="n">MSUG</span><span class="p">,</span>
	<span class="n">IRDA</span><span class="p">,</span>
	<span class="n">TPU0</span><span class="p">,</span> <span class="n">TPU1</span><span class="p">,</span> <span class="n">TPU2</span><span class="p">,</span> <span class="n">TPU3</span><span class="p">,</span> <span class="n">TPU4</span><span class="p">,</span>
	<span class="n">LCRC</span><span class="p">,</span>
	<span class="n">PINTCA_PINT1</span><span class="p">,</span> <span class="n">PINTCA_PINT2</span><span class="p">,</span>
	<span class="n">TTI20</span><span class="p">,</span>
	<span class="n">MISTY</span><span class="p">,</span>
	<span class="n">DDM</span><span class="p">,</span>
	<span class="n">RWDT0</span><span class="p">,</span> <span class="n">RWDT1</span><span class="p">,</span>
	<span class="n">DMAC_1_DEI0</span><span class="p">,</span> <span class="n">DMAC_1_DEI1</span><span class="p">,</span> <span class="n">DMAC_1_DEI2</span><span class="p">,</span> <span class="n">DMAC_1_DEI3</span><span class="p">,</span>
	<span class="n">DMAC_2_DEI4</span><span class="p">,</span> <span class="n">DMAC_2_DEI5</span><span class="p">,</span> <span class="n">DMAC_2_DADERR</span><span class="p">,</span>
	<span class="n">DMAC2_1_DEI0</span><span class="p">,</span> <span class="n">DMAC2_1_DEI1</span><span class="p">,</span> <span class="n">DMAC2_1_DEI2</span><span class="p">,</span> <span class="n">DMAC2_1_DEI3</span><span class="p">,</span>
	<span class="n">DMAC2_2_DEI4</span><span class="p">,</span> <span class="n">DMAC2_2_DEI5</span><span class="p">,</span> <span class="n">DMAC2_2_DADERR</span><span class="p">,</span>
	<span class="n">DMAC3_1_DEI0</span><span class="p">,</span> <span class="n">DMAC3_1_DEI1</span><span class="p">,</span> <span class="n">DMAC3_1_DEI2</span><span class="p">,</span> <span class="n">DMAC3_1_DEI3</span><span class="p">,</span>
	<span class="n">DMAC3_2_DEI4</span><span class="p">,</span> <span class="n">DMAC3_2_DEI5</span><span class="p">,</span> <span class="n">DMAC3_2_DADERR</span><span class="p">,</span>
	<span class="n">SHWYSTAT_RT</span><span class="p">,</span> <span class="n">SHWYSTAT_HS</span><span class="p">,</span> <span class="n">SHWYSTAT_COM</span><span class="p">,</span>
	<span class="n">ICUSB_ICUSB0</span><span class="p">,</span> <span class="n">ICUSB_ICUSB1</span><span class="p">,</span>
	<span class="n">ICUDMC_ICUDMC1</span><span class="p">,</span> <span class="n">ICUDMC_ICUDMC2</span><span class="p">,</span>
	<span class="n">SPU2_SPU0</span><span class="p">,</span> <span class="n">SPU2_SPU1</span><span class="p">,</span>
	<span class="n">FSI</span><span class="p">,</span>
	<span class="n">FMSI</span><span class="p">,</span>
	<span class="n">SCUV</span><span class="p">,</span>
	<span class="n">IPMMU_IPMMUB</span><span class="p">,</span>
	<span class="n">AP_ARM_CTIIRQ</span><span class="p">,</span> <span class="n">AP_ARM_DMAEXTERRIRQ</span><span class="p">,</span> <span class="n">AP_ARM_DMAIRQ</span><span class="p">,</span> <span class="n">AP_ARM_DMASIRQ</span><span class="p">,</span>
	<span class="n">MFIS2</span><span class="p">,</span>
	<span class="n">CPORTR2S</span><span class="p">,</span>
	<span class="n">CMT14</span><span class="p">,</span> <span class="n">CMT15</span><span class="p">,</span>
	<span class="n">SCIFA6</span><span class="p">,</span>

	<span class="cm">/* interrupt groups INTCA */</span>
	<span class="n">DMAC_1</span><span class="p">,</span> <span class="n">DMAC_2</span><span class="p">,</span>	<span class="n">DMAC2_1</span><span class="p">,</span> <span class="n">DMAC2_2</span><span class="p">,</span> <span class="n">DMAC3_1</span><span class="p">,</span> <span class="n">DMAC3_2</span><span class="p">,</span> <span class="n">SHWYSTAT</span><span class="p">,</span>
	<span class="n">AP_ARM1</span><span class="p">,</span> <span class="n">AP_ARM2</span><span class="p">,</span> <span class="n">USBHS</span><span class="p">,</span> <span class="n">SPU2</span><span class="p">,</span> <span class="n">FLCTL</span><span class="p">,</span> <span class="n">IIC1</span><span class="p">,</span>
	<span class="n">ICUSB</span><span class="p">,</span> <span class="n">ICUDMC</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_vect</span> <span class="n">intca_vectors</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DIRC</span><span class="p">,</span> <span class="mh">0x0560</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">_2DG</span><span class="p">,</span> <span class="mh">0x05e0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">CRYPT_STD</span><span class="p">,</span> <span class="mh">0x0700</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC1_ALI1</span><span class="p">,</span> <span class="mh">0x0780</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC1_TACKI1</span><span class="p">,</span> <span class="mh">0x07a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC1_WAITI1</span><span class="p">,</span> <span class="mh">0x07c0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IIC1_DTEI1</span><span class="p">,</span> <span class="mh">0x07e0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">AP_ARM_IRQPMU</span><span class="p">,</span> <span class="mh">0x0800</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">AP_ARM_COMMTX</span><span class="p">,</span> <span class="mh">0x0840</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">AP_ARM_COMMRX</span><span class="p">,</span> <span class="mh">0x0860</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">MFI_MFIM</span><span class="p">,</span> <span class="mh">0x0900</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">MFI_MFIS</span><span class="p">,</span> <span class="mh">0x0920</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">BBIF1</span><span class="p">,</span> <span class="mh">0x0940</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">BBIF2</span><span class="p">,</span> <span class="mh">0x0960</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">USBDMAC_USHDMI</span><span class="p">,</span> <span class="mh">0x0a00</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">USBHS_USHI0</span><span class="p">,</span> <span class="mh">0x0a20</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">USBHS_USHI1</span><span class="p">,</span> <span class="mh">0x0a40</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">_3DG_SGX540</span><span class="p">,</span> <span class="mh">0x0a60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">CMT1_CMT10</span><span class="p">,</span> <span class="mh">0x0b00</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">CMT1_CMT11</span><span class="p">,</span> <span class="mh">0x0b20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">CMT1_CMT12</span><span class="p">,</span> <span class="mh">0x0b40</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">CMT1_CMT13</span><span class="p">,</span> <span class="mh">0x0b60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">CMT2</span><span class="p">,</span> <span class="mh">0x0b80</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">CMT3</span><span class="p">,</span> <span class="mh">0x0ba0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">KEYSC_KEY</span><span class="p">,</span> <span class="mh">0x0be0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIFA0</span><span class="p">,</span> <span class="mh">0x0c00</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIFA1</span><span class="p">,</span> <span class="mh">0x0c20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIFA2</span><span class="p">,</span> <span class="mh">0x0c40</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIFA3</span><span class="p">,</span> <span class="mh">0x0c60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">MSIOF2</span><span class="p">,</span> <span class="mh">0x0c80</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">MSIOF1</span><span class="p">,</span> <span class="mh">0x0d00</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIFA4</span><span class="p">,</span> <span class="mh">0x0d20</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIFA5</span><span class="p">,</span> <span class="mh">0x0d40</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIFB</span><span class="p">,</span> <span class="mh">0x0d60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">FLCTL_FLSTEI</span><span class="p">,</span> <span class="mh">0x0d80</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">FLCTL_FLTENDI</span><span class="p">,</span> <span class="mh">0x0da0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">FLCTL_FLTREQ0I</span><span class="p">,</span> <span class="mh">0x0dc0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">FLCTL_FLTREQ1I</span><span class="p">,</span> <span class="mh">0x0de0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI0</span><span class="p">,</span> <span class="mh">0x0e00</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI0</span><span class="p">,</span> <span class="mh">0x0e20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI0</span><span class="p">,</span> <span class="mh">0x0e40</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI0</span><span class="p">,</span> <span class="mh">0x0e60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI1</span><span class="p">,</span> <span class="mh">0x0e80</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI1</span><span class="p">,</span> <span class="mh">0x0ea0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI1</span><span class="p">,</span> <span class="mh">0x0ec0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI1</span><span class="p">,</span> <span class="mh">0x0ee0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">MSU_MSU</span><span class="p">,</span> <span class="mh">0x0f20</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">MSU_MSU2</span><span class="p">,</span> <span class="mh">0x0f40</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRREM</span><span class="p">,</span> <span class="mh">0x0f60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">MSUG</span><span class="p">,</span> <span class="mh">0x0fa0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRDA</span><span class="p">,</span> <span class="mh">0x0480</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TPU0</span><span class="p">,</span> <span class="mh">0x04a0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TPU1</span><span class="p">,</span> <span class="mh">0x04c0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TPU2</span><span class="p">,</span> <span class="mh">0x04e0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TPU3</span><span class="p">,</span> <span class="mh">0x0500</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TPU4</span><span class="p">,</span> <span class="mh">0x0520</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">LCRC</span><span class="p">,</span> <span class="mh">0x0540</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PINTCA_PINT1</span><span class="p">,</span> <span class="mh">0x1000</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PINTCA_PINT2</span><span class="p">,</span> <span class="mh">0x1020</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TTI20</span><span class="p">,</span> <span class="mh">0x1100</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">MISTY</span><span class="p">,</span> <span class="mh">0x1120</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DDM</span><span class="p">,</span> <span class="mh">0x1140</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">RWDT0</span><span class="p">,</span> <span class="mh">0x1280</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">RWDT1</span><span class="p">,</span> <span class="mh">0x12a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC_1_DEI0</span><span class="p">,</span> <span class="mh">0x2000</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC_1_DEI1</span><span class="p">,</span> <span class="mh">0x2020</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC_1_DEI2</span><span class="p">,</span> <span class="mh">0x2040</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC_1_DEI3</span><span class="p">,</span> <span class="mh">0x2060</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC_2_DEI4</span><span class="p">,</span> <span class="mh">0x2080</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC_2_DEI5</span><span class="p">,</span> <span class="mh">0x20a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC_2_DADERR</span><span class="p">,</span> <span class="mh">0x20c0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC2_1_DEI0</span><span class="p">,</span> <span class="mh">0x2100</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC2_1_DEI1</span><span class="p">,</span> <span class="mh">0x2120</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC2_1_DEI2</span><span class="p">,</span> <span class="mh">0x2140</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC2_1_DEI3</span><span class="p">,</span> <span class="mh">0x2160</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC2_2_DEI4</span><span class="p">,</span> <span class="mh">0x2180</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC2_2_DEI5</span><span class="p">,</span> <span class="mh">0x21a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC2_2_DADERR</span><span class="p">,</span> <span class="mh">0x21c0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC3_1_DEI0</span><span class="p">,</span> <span class="mh">0x2200</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC3_1_DEI1</span><span class="p">,</span> <span class="mh">0x2220</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC3_1_DEI2</span><span class="p">,</span> <span class="mh">0x2240</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC3_1_DEI3</span><span class="p">,</span> <span class="mh">0x2260</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC3_2_DEI4</span><span class="p">,</span> <span class="mh">0x2280</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC3_2_DEI5</span><span class="p">,</span> <span class="mh">0x22a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC3_2_DADERR</span><span class="p">,</span> <span class="mh">0x22c0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SHWYSTAT_RT</span><span class="p">,</span> <span class="mh">0x1300</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SHWYSTAT_HS</span><span class="p">,</span> <span class="mh">0x1d20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SHWYSTAT_COM</span><span class="p">,</span> <span class="mh">0x1340</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">ICUSB_ICUSB0</span><span class="p">,</span> <span class="mh">0x1700</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">ICUSB_ICUSB1</span><span class="p">,</span> <span class="mh">0x1720</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">ICUDMC_ICUDMC1</span><span class="p">,</span> <span class="mh">0x1780</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">ICUDMC_ICUDMC2</span><span class="p">,</span> <span class="mh">0x17a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SPU2_SPU0</span><span class="p">,</span> <span class="mh">0x1800</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SPU2_SPU1</span><span class="p">,</span> <span class="mh">0x1820</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">FSI</span><span class="p">,</span> <span class="mh">0x1840</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">FMSI</span><span class="p">,</span> <span class="mh">0x1860</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCUV</span><span class="p">,</span> <span class="mh">0x1880</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IPMMU_IPMMUB</span><span class="p">,</span> <span class="mh">0x1900</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">AP_ARM_CTIIRQ</span><span class="p">,</span> <span class="mh">0x1980</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">AP_ARM_DMAEXTERRIRQ</span><span class="p">,</span> <span class="mh">0x19a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">AP_ARM_DMAIRQ</span><span class="p">,</span> <span class="mh">0x19c0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">AP_ARM_DMASIRQ</span><span class="p">,</span> <span class="mh">0x19e0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">MFIS2</span><span class="p">,</span> <span class="mh">0x1a00</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">CPORTR2S</span><span class="p">,</span> <span class="mh">0x1a20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">CMT14</span><span class="p">,</span> <span class="mh">0x1a40</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">CMT15</span><span class="p">,</span> <span class="mh">0x1a60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIFA6</span><span class="p">,</span> <span class="mh">0x1a80</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_group</span> <span class="n">intca_groups</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">DMAC_1</span><span class="p">,</span> <span class="n">DMAC_1_DEI0</span><span class="p">,</span>
		   <span class="n">DMAC_1_DEI1</span><span class="p">,</span> <span class="n">DMAC_1_DEI2</span><span class="p">,</span> <span class="n">DMAC_1_DEI3</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">DMAC_2</span><span class="p">,</span> <span class="n">DMAC_2_DEI4</span><span class="p">,</span>
		   <span class="n">DMAC_2_DEI5</span><span class="p">,</span> <span class="n">DMAC_2_DADERR</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">DMAC2_1</span><span class="p">,</span> <span class="n">DMAC2_1_DEI0</span><span class="p">,</span>
		   <span class="n">DMAC2_1_DEI1</span><span class="p">,</span> <span class="n">DMAC2_1_DEI2</span><span class="p">,</span> <span class="n">DMAC2_1_DEI3</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">DMAC2_2</span><span class="p">,</span> <span class="n">DMAC2_2_DEI4</span><span class="p">,</span>
		   <span class="n">DMAC2_2_DEI5</span><span class="p">,</span> <span class="n">DMAC2_2_DADERR</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">DMAC3_1</span><span class="p">,</span> <span class="n">DMAC3_1_DEI0</span><span class="p">,</span>
		   <span class="n">DMAC3_1_DEI1</span><span class="p">,</span> <span class="n">DMAC3_1_DEI2</span><span class="p">,</span> <span class="n">DMAC3_1_DEI3</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">DMAC3_2</span><span class="p">,</span> <span class="n">DMAC3_2_DEI4</span><span class="p">,</span>
		   <span class="n">DMAC3_2_DEI5</span><span class="p">,</span> <span class="n">DMAC3_2_DADERR</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">AP_ARM1</span><span class="p">,</span> <span class="n">AP_ARM_IRQPMU</span><span class="p">,</span> <span class="n">AP_ARM_COMMTX</span><span class="p">,</span> <span class="n">AP_ARM_COMMTX</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">USBHS</span><span class="p">,</span> <span class="n">USBHS_USHI0</span><span class="p">,</span> <span class="n">USBHS_USHI1</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">SPU2</span><span class="p">,</span> <span class="n">SPU2_SPU0</span><span class="p">,</span> <span class="n">SPU2_SPU1</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">FLCTL</span><span class="p">,</span> <span class="n">FLCTL_FLSTEI</span><span class="p">,</span> <span class="n">FLCTL_FLTENDI</span><span class="p">,</span>
		   <span class="n">FLCTL_FLTREQ0I</span><span class="p">,</span> <span class="n">FLCTL_FLTREQ1I</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">IIC1</span><span class="p">,</span> <span class="n">IIC1_ALI1</span><span class="p">,</span> <span class="n">IIC1_TACKI1</span><span class="p">,</span> <span class="n">IIC1_WAITI1</span><span class="p">,</span> <span class="n">IIC1_DTEI1</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">SHWYSTAT</span><span class="p">,</span> <span class="n">SHWYSTAT_RT</span><span class="p">,</span> <span class="n">SHWYSTAT_HS</span><span class="p">,</span> <span class="n">SHWYSTAT_COM</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">ICUSB</span><span class="p">,</span> <span class="n">ICUSB_ICUSB0</span><span class="p">,</span> <span class="n">ICUSB_ICUSB1</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">ICUDMC</span><span class="p">,</span> <span class="n">ICUDMC_ICUDMC1</span><span class="p">,</span> <span class="n">ICUDMC_ICUDMC2</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_mask_reg</span> <span class="n">intca_mask_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xe6940080</span><span class="p">,</span> <span class="mh">0xe69400c0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR0A / IMCR0A */</span>
	  <span class="p">{</span> <span class="n">DMAC2_1_DEI3</span><span class="p">,</span> <span class="n">DMAC2_1_DEI2</span><span class="p">,</span> <span class="n">DMAC2_1_DEI1</span><span class="p">,</span> <span class="n">DMAC2_1_DEI0</span><span class="p">,</span>
	    <span class="n">AP_ARM_IRQPMU</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">AP_ARM_COMMTX</span><span class="p">,</span> <span class="n">AP_ARM_COMMRX</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6940084</span><span class="p">,</span> <span class="mh">0xe69400c4</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR1A / IMCR1A */</span>
	  <span class="p">{</span> <span class="n">_2DG</span><span class="p">,</span> <span class="n">CRYPT_STD</span><span class="p">,</span> <span class="n">DIRC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="n">DMAC_1_DEI3</span><span class="p">,</span> <span class="n">DMAC_1_DEI2</span><span class="p">,</span> <span class="n">DMAC_1_DEI1</span><span class="p">,</span> <span class="n">DMAC_1_DEI0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6940088</span><span class="p">,</span> <span class="mh">0xe69400c8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR2A / IMCR2A */</span>
	  <span class="p">{</span> <span class="n">PINTCA_PINT1</span><span class="p">,</span> <span class="n">PINTCA_PINT2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="n">BBIF1</span><span class="p">,</span> <span class="n">BBIF2</span><span class="p">,</span> <span class="n">MFI_MFIS</span><span class="p">,</span> <span class="n">MFI_MFIM</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe694008c</span><span class="p">,</span> <span class="mh">0xe69400cc</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR3A / IMCR3A */</span>
	  <span class="p">{</span> <span class="n">DMAC3_1_DEI3</span><span class="p">,</span> <span class="n">DMAC3_1_DEI2</span><span class="p">,</span> <span class="n">DMAC3_1_DEI1</span><span class="p">,</span> <span class="n">DMAC3_1_DEI0</span><span class="p">,</span>
	    <span class="n">DMAC3_2_DADERR</span><span class="p">,</span> <span class="n">DMAC3_2_DEI5</span><span class="p">,</span> <span class="n">DMAC3_2_DEI4</span><span class="p">,</span> <span class="n">IRDA</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6940090</span><span class="p">,</span> <span class="mh">0xe69400d0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR4A / IMCR4A */</span>
	  <span class="p">{</span> <span class="n">DDM</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6940094</span><span class="p">,</span> <span class="mh">0xe69400d4</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR5A / IMCR5A */</span>
	  <span class="p">{</span> <span class="n">KEYSC_KEY</span><span class="p">,</span> <span class="n">DMAC_2_DADERR</span><span class="p">,</span> <span class="n">DMAC_2_DEI5</span><span class="p">,</span> <span class="n">DMAC_2_DEI4</span><span class="p">,</span>
	    <span class="n">SCIFA3</span><span class="p">,</span> <span class="n">SCIFA2</span><span class="p">,</span> <span class="n">SCIFA1</span><span class="p">,</span> <span class="n">SCIFA0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6940098</span><span class="p">,</span> <span class="mh">0xe69400d8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR6A / IMCR6A */</span>
	  <span class="p">{</span> <span class="n">SCIFB</span><span class="p">,</span> <span class="n">SCIFA5</span><span class="p">,</span> <span class="n">SCIFA4</span><span class="p">,</span> <span class="n">MSIOF1</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">MSIOF2</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe694009c</span><span class="p">,</span> <span class="mh">0xe69400dc</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR7A / IMCR7A */</span>
	  <span class="p">{</span> <span class="n">DISABLED</span><span class="p">,</span> <span class="n">ENABLED</span><span class="p">,</span> <span class="n">ENABLED</span><span class="p">,</span> <span class="n">ENABLED</span><span class="p">,</span>
	    <span class="n">FLCTL_FLTREQ1I</span><span class="p">,</span> <span class="n">FLCTL_FLTREQ0I</span><span class="p">,</span> <span class="n">FLCTL_FLTENDI</span><span class="p">,</span> <span class="n">FLCTL_FLSTEI</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe69400a0</span><span class="p">,</span> <span class="mh">0xe69400e0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR8A / IMCR8A */</span>
	  <span class="p">{</span> <span class="n">DISABLED</span><span class="p">,</span> <span class="n">ENABLED</span><span class="p">,</span> <span class="n">ENABLED</span><span class="p">,</span> <span class="n">ENABLED</span><span class="p">,</span>
	    <span class="n">TTI20</span><span class="p">,</span> <span class="n">USBDMAC_USHDMI</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">MSUG</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe69400a4</span><span class="p">,</span> <span class="mh">0xe69400e4</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR9A / IMCR9A */</span>
	  <span class="p">{</span> <span class="n">CMT1_CMT13</span><span class="p">,</span> <span class="n">CMT1_CMT12</span><span class="p">,</span> <span class="n">CMT1_CMT11</span><span class="p">,</span> <span class="n">CMT1_CMT10</span><span class="p">,</span>
	    <span class="n">CMT2</span><span class="p">,</span> <span class="n">USBHS_USHI1</span><span class="p">,</span> <span class="n">USBHS_USHI0</span><span class="p">,</span> <span class="n">_3DG_SGX540</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe69400a8</span><span class="p">,</span> <span class="mh">0xe69400e8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR10A / IMCR10A */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="n">DMAC2_2_DADERR</span><span class="p">,</span> <span class="n">DMAC2_2_DEI5</span><span class="p">,</span> <span class="n">DMAC2_2_DEI4</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe69400ac</span><span class="p">,</span> <span class="mh">0xe69400ec</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR11A / IMCR11A */</span>
	  <span class="p">{</span> <span class="n">IIC1_DTEI1</span><span class="p">,</span> <span class="n">IIC1_WAITI1</span><span class="p">,</span> <span class="n">IIC1_TACKI1</span><span class="p">,</span> <span class="n">IIC1_ALI1</span><span class="p">,</span>
	    <span class="n">LCRC</span><span class="p">,</span> <span class="n">MSU_MSU2</span><span class="p">,</span> <span class="n">IRREM</span><span class="p">,</span> <span class="n">MSU_MSU</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe69400b0</span><span class="p">,</span> <span class="mh">0xe69400f0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR12A / IMCR12A */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">TPU0</span><span class="p">,</span> <span class="n">TPU1</span><span class="p">,</span>
	    <span class="n">TPU2</span><span class="p">,</span> <span class="n">TPU3</span><span class="p">,</span> <span class="n">TPU4</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe69400b4</span><span class="p">,</span> <span class="mh">0xe69400f4</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR13A / IMCR13A */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="n">MISTY</span><span class="p">,</span> <span class="n">CMT3</span><span class="p">,</span> <span class="n">RWDT1</span><span class="p">,</span> <span class="n">RWDT0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6950080</span><span class="p">,</span> <span class="mh">0xe69500c0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR0A3 / IMCR0A3 */</span>
	  <span class="p">{</span> <span class="n">SHWYSTAT_RT</span><span class="p">,</span> <span class="n">SHWYSTAT_HS</span><span class="p">,</span> <span class="n">SHWYSTAT_COM</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6950090</span><span class="p">,</span> <span class="mh">0xe69500d0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR4A3 / IMCR4A3 */</span>
	  <span class="p">{</span> <span class="n">ICUSB_ICUSB0</span><span class="p">,</span> <span class="n">ICUSB_ICUSB1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="n">ICUDMC_ICUDMC1</span><span class="p">,</span> <span class="n">ICUDMC_ICUDMC2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6950094</span><span class="p">,</span> <span class="mh">0xe69500d4</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR5A3 / IMCR5A3 */</span>
	  <span class="p">{</span> <span class="n">SPU2_SPU0</span><span class="p">,</span> <span class="n">SPU2_SPU1</span><span class="p">,</span> <span class="n">FSI</span><span class="p">,</span> <span class="n">FMSI</span><span class="p">,</span>
	    <span class="n">SCUV</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6950098</span><span class="p">,</span> <span class="mh">0xe69500d8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR6A3 / IMCR6A3 */</span>
	  <span class="p">{</span> <span class="n">IPMMU_IPMMUB</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="n">AP_ARM_CTIIRQ</span><span class="p">,</span> <span class="n">AP_ARM_DMAEXTERRIRQ</span><span class="p">,</span>
	    <span class="n">AP_ARM_DMAIRQ</span><span class="p">,</span> <span class="n">AP_ARM_DMASIRQ</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe695009c</span><span class="p">,</span> <span class="mh">0xe69500dc</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR7A3 / IMCR7A3 */</span>
	  <span class="p">{</span> <span class="n">MFIS2</span><span class="p">,</span> <span class="n">CPORTR2S</span><span class="p">,</span> <span class="n">CMT14</span><span class="p">,</span> <span class="n">CMT15</span><span class="p">,</span>
	    <span class="n">SCIFA6</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_prio_reg</span> <span class="n">intca_prio_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xe6940000</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRAA */</span> <span class="p">{</span> <span class="n">DMAC3_1</span><span class="p">,</span> <span class="n">DMAC3_2</span><span class="p">,</span> <span class="n">CMT2</span><span class="p">,</span> <span class="n">LCRC</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6940004</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRBA */</span> <span class="p">{</span> <span class="n">IRDA</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">BBIF1</span><span class="p">,</span> <span class="n">BBIF2</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6940008</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRCA */</span> <span class="p">{</span> <span class="n">_2DG</span><span class="p">,</span> <span class="n">CRYPT_STD</span><span class="p">,</span>
					      <span class="n">CMT1_CMT11</span><span class="p">,</span> <span class="n">AP_ARM1</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe694000c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRDA */</span> <span class="p">{</span> <span class="n">PINTCA_PINT1</span><span class="p">,</span> <span class="n">PINTCA_PINT2</span><span class="p">,</span>
					      <span class="n">CMT1_CMT12</span><span class="p">,</span> <span class="n">TPU4</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6940010</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPREA */</span> <span class="p">{</span> <span class="n">DMAC_1</span><span class="p">,</span> <span class="n">MFI_MFIS</span><span class="p">,</span>
					      <span class="n">MFI_MFIM</span><span class="p">,</span> <span class="n">USBHS</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6940014</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRFA */</span> <span class="p">{</span> <span class="n">KEYSC_KEY</span><span class="p">,</span> <span class="n">DMAC_2</span><span class="p">,</span>
					      <span class="n">_3DG_SGX540</span><span class="p">,</span> <span class="n">CMT1_CMT10</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6940018</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRGA */</span> <span class="p">{</span> <span class="n">SCIFA0</span><span class="p">,</span> <span class="n">SCIFA1</span><span class="p">,</span>
					      <span class="n">SCIFA2</span><span class="p">,</span> <span class="n">SCIFA3</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe694001c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRGH */</span> <span class="p">{</span> <span class="n">MSIOF2</span><span class="p">,</span> <span class="n">USBDMAC_USHDMI</span><span class="p">,</span>
					      <span class="n">FLCTL</span><span class="p">,</span> <span class="n">SDHI0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6940020</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRIA */</span> <span class="p">{</span> <span class="n">MSIOF1</span><span class="p">,</span> <span class="n">SCIFA4</span><span class="p">,</span> <span class="n">MSU_MSU</span><span class="p">,</span> <span class="n">IIC1</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6940024</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRJA */</span> <span class="p">{</span> <span class="n">DMAC2_1</span><span class="p">,</span> <span class="n">DMAC2_2</span><span class="p">,</span> <span class="n">MSUG</span><span class="p">,</span> <span class="n">TTI20</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6940028</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRKA */</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="n">CMT1_CMT13</span><span class="p">,</span> <span class="n">IRREM</span><span class="p">,</span> <span class="n">SDHI1</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe694002c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRLA */</span> <span class="p">{</span> <span class="n">TPU0</span><span class="p">,</span> <span class="n">TPU1</span><span class="p">,</span> <span class="n">TPU2</span><span class="p">,</span> <span class="n">TPU3</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6940030</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRMA */</span> <span class="p">{</span> <span class="n">MISTY</span><span class="p">,</span> <span class="n">CMT3</span><span class="p">,</span> <span class="n">RWDT1</span><span class="p">,</span> <span class="n">RWDT0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6940034</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRNA */</span> <span class="p">{</span> <span class="n">SCIFB</span><span class="p">,</span> <span class="n">SCIFA5</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">DDM</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6940038</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPROA */</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">DIRC</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6950000</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRAA3 */</span> <span class="p">{</span> <span class="n">SHWYSTAT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6950020</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRIA3 */</span> <span class="p">{</span> <span class="n">ICUSB</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6950024</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRJA3 */</span> <span class="p">{</span> <span class="n">ICUDMC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6950028</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRKA3 */</span> <span class="p">{</span> <span class="n">SPU2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">FSI</span><span class="p">,</span> <span class="n">FMSI</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe695002c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRLA3 */</span> <span class="p">{</span> <span class="n">SCUV</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6950030</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRMA3 */</span> <span class="p">{</span> <span class="n">IPMMU_IPMMUB</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6950034</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRNA3 */</span> <span class="p">{</span> <span class="n">AP_ARM2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe6950038</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPROA3 */</span> <span class="p">{</span> <span class="n">MFIS2</span><span class="p">,</span> <span class="n">CPORTR2S</span><span class="p">,</span>
					       <span class="n">CMT14</span><span class="p">,</span> <span class="n">CMT15</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xe694003c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRPA3 */</span> <span class="p">{</span> <span class="n">SCIFA6</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_desc</span> <span class="n">intca_desc</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sh7377-intca&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">force_enable</span> <span class="o">=</span> <span class="n">ENABLED</span><span class="p">,</span>
	<span class="p">.</span><span class="n">force_disable</span> <span class="o">=</span> <span class="n">DISABLED</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hw</span> <span class="o">=</span> <span class="n">INTC_HW_DESC</span><span class="p">(</span><span class="n">intca_vectors</span><span class="p">,</span> <span class="n">intca_groups</span><span class="p">,</span>
			   <span class="n">intca_mask_registers</span><span class="p">,</span> <span class="n">intca_prio_registers</span><span class="p">,</span>
			   <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
<span class="p">};</span>

<span class="n">INTC_IRQ_PINS_32</span><span class="p">(</span><span class="n">intca_irq_pins</span><span class="p">,</span> <span class="mh">0xe6900000</span><span class="p">,</span>
		 <span class="n">INTC_VECT</span><span class="p">,</span> <span class="s">&quot;sh7377-intca-irq-pins&quot;</span><span class="p">);</span>

<span class="cm">/* this macro ignore entry which is also in INTCA */</span>
<span class="cp">#define __IGNORE(a...)</span>
<span class="cp">#define __IGNORE0(a...) 0</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">UNUSED_INTCS</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>

	<span class="n">INTCS</span><span class="p">,</span>

	<span class="cm">/* interrupt sources INTCS */</span>
	<span class="n">VEU_VEU0</span><span class="p">,</span> <span class="n">VEU_VEU1</span><span class="p">,</span> <span class="n">VEU_VEU2</span><span class="p">,</span> <span class="n">VEU_VEU3</span><span class="p">,</span>
	<span class="n">RTDMAC1_1_DEI0</span><span class="p">,</span> <span class="n">RTDMAC1_1_DEI1</span><span class="p">,</span> <span class="n">RTDMAC1_1_DEI2</span><span class="p">,</span> <span class="n">RTDMAC1_1_DEI3</span><span class="p">,</span>
	<span class="n">CEU</span><span class="p">,</span>
	<span class="n">BEU_BEU0</span><span class="p">,</span> <span class="n">BEU_BEU1</span><span class="p">,</span> <span class="n">BEU_BEU2</span><span class="p">,</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">MFI</span><span class="p">)</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">BBIF2</span><span class="p">)</span>
	<span class="n">VPU</span><span class="p">,</span>
	<span class="n">TSIF1</span><span class="p">,</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">SGX540</span><span class="p">)</span>
	<span class="n">_2DDMAC</span><span class="p">,</span>
	<span class="n">IIC2_ALI2</span><span class="p">,</span> <span class="n">IIC2_TACKI2</span><span class="p">,</span> <span class="n">IIC2_WAITI2</span><span class="p">,</span> <span class="n">IIC2_DTEI2</span><span class="p">,</span>
	<span class="n">IPMMU_IPMMUR</span><span class="p">,</span> <span class="n">IPMMU_IPMMUR2</span><span class="p">,</span>
	<span class="n">RTDMAC1_2_DEI4</span><span class="p">,</span> <span class="n">RTDMAC1_2_DEI5</span><span class="p">,</span> <span class="n">RTDMAC1_2_DADERR</span><span class="p">,</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">KEYSC</span><span class="p">)</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">TTI20</span><span class="p">)</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">MSIOF</span><span class="p">)</span>
	<span class="n">IIC0_ALI0</span><span class="p">,</span> <span class="n">IIC0_TACKI0</span><span class="p">,</span> <span class="n">IIC0_WAITI0</span><span class="p">,</span> <span class="n">IIC0_DTEI0</span><span class="p">,</span>
	<span class="n">TMU_TUNI0</span><span class="p">,</span> <span class="n">TMU_TUNI1</span><span class="p">,</span> <span class="n">TMU_TUNI2</span><span class="p">,</span>
	<span class="n">CMT0</span><span class="p">,</span>
	<span class="n">TSIF0</span><span class="p">,</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">CMT2</span><span class="p">)</span>
	<span class="n">LMB</span><span class="p">,</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">MSUG</span><span class="p">)</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">MSU_MSU</span><span class="p">,</span> <span class="n">MSU_MSU2</span><span class="p">)</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">CTI</span><span class="p">)</span>
	<span class="n">MVI3</span><span class="p">,</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">RWDT0</span><span class="p">)</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">RWDT1</span><span class="p">)</span>
	<span class="n">ICB</span><span class="p">,</span>
	<span class="n">PEP</span><span class="p">,</span>
	<span class="n">ASA</span><span class="p">,</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">_2DG</span><span class="p">)</span>
	<span class="n">HQE</span><span class="p">,</span>
	<span class="n">JPU</span><span class="p">,</span>
	<span class="n">LCDC0</span><span class="p">,</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">LCRC</span><span class="p">)</span>
	<span class="n">RTDMAC2_1_DEI0</span><span class="p">,</span> <span class="n">RTDMAC2_1_DEI1</span><span class="p">,</span> <span class="n">RTDMAC2_1_DEI2</span><span class="p">,</span> <span class="n">RTDMAC2_1_DEI3</span><span class="p">,</span>
	<span class="n">RTDMAC2_2_DEI4</span><span class="p">,</span> <span class="n">RTDMAC2_2_DEI5</span><span class="p">,</span> <span class="n">RTDMAC2_2_DADERR</span><span class="p">,</span>
	<span class="n">FRC</span><span class="p">,</span>
	<span class="n">LCDC1</span><span class="p">,</span>
	<span class="n">CSIRX</span><span class="p">,</span>
	<span class="n">DSITX_DSITX0</span><span class="p">,</span> <span class="n">DSITX_DSITX1</span><span class="p">,</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">SPU2_SPU0</span><span class="p">,</span> <span class="n">SPU2_SPU1</span><span class="p">)</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">FSI</span><span class="p">)</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">FMSI</span><span class="p">)</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">SCUV</span><span class="p">)</span>
	<span class="n">TMU1_TUNI10</span><span class="p">,</span> <span class="n">TMU1_TUNI11</span><span class="p">,</span> <span class="n">TMU1_TUNI12</span><span class="p">,</span>
	<span class="n">TSIF2</span><span class="p">,</span>
	<span class="n">CMT4</span><span class="p">,</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">MFIS2</span><span class="p">)</span>
	<span class="n">CPORTS2R</span><span class="p">,</span>

	<span class="cm">/* interrupt groups INTCS */</span>
	<span class="n">RTDMAC1_1</span><span class="p">,</span> <span class="n">RTDMAC1_2</span><span class="p">,</span> <span class="n">VEU</span><span class="p">,</span> <span class="n">BEU</span><span class="p">,</span> <span class="n">IIC0</span><span class="p">,</span> <span class="n">__IGNORE</span><span class="p">(</span><span class="n">MSU</span><span class="p">)</span> <span class="n">IPMMU</span><span class="p">,</span>
	<span class="n">IIC2</span><span class="p">,</span> <span class="n">RTDMAC2_1</span><span class="p">,</span> <span class="n">RTDMAC2_2</span><span class="p">,</span> <span class="n">DSITX</span><span class="p">,</span> <span class="n">__IGNORE</span><span class="p">(</span><span class="n">SPU2</span><span class="p">)</span> <span class="n">TMU1</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define INTCS_INTVECT 0x0F80</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_vect</span> <span class="n">intcs_vectors</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">VEU_VEU0</span><span class="p">,</span> <span class="mh">0x0700</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">VEU_VEU1</span><span class="p">,</span> <span class="mh">0x0720</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">VEU_VEU2</span><span class="p">,</span> <span class="mh">0x0740</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">VEU_VEU3</span><span class="p">,</span> <span class="mh">0x0760</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">RTDMAC1_1_DEI0</span><span class="p">,</span> <span class="mh">0x0800</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">RTDMAC1_1_DEI1</span><span class="p">,</span> <span class="mh">0x0820</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">RTDMAC1_1_DEI2</span><span class="p">,</span> <span class="mh">0x0840</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">RTDMAC1_1_DEI3</span><span class="p">,</span> <span class="mh">0x0860</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">CEU</span><span class="p">,</span> <span class="mh">0x0880</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">BEU_BEU0</span><span class="p">,</span> <span class="mh">0x08A0</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">BEU_BEU1</span><span class="p">,</span> <span class="mh">0x08C0</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">BEU_BEU2</span><span class="p">,</span> <span class="mh">0x08E0</span><span class="p">),</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">MFI</span><span class="p">,</span> <span class="mh">0x0900</span><span class="p">))</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">BBIF2</span><span class="p">,</span> <span class="mh">0x0960</span><span class="p">))</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">VPU</span><span class="p">,</span> <span class="mh">0x0980</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">TSIF1</span><span class="p">,</span> <span class="mh">0x09A0</span><span class="p">),</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">SGX540</span><span class="p">,</span> <span class="mh">0x09E0</span><span class="p">))</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">_2DDMAC</span><span class="p">,</span> <span class="mh">0x0A00</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">IIC2_ALI2</span><span class="p">,</span> <span class="mh">0x0A80</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">IIC2_TACKI2</span><span class="p">,</span> <span class="mh">0x0AA0</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">IIC2_WAITI2</span><span class="p">,</span> <span class="mh">0x0AC0</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">IIC2_DTEI2</span><span class="p">,</span> <span class="mh">0x0AE0</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">IPMMU_IPMMUR</span><span class="p">,</span> <span class="mh">0x0B00</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">IPMMU_IPMMUR2</span><span class="p">,</span> <span class="mh">0x0B20</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">RTDMAC1_2_DEI4</span><span class="p">,</span> <span class="mh">0x0B80</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">RTDMAC1_2_DEI5</span><span class="p">,</span> <span class="mh">0x0BA0</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">RTDMAC1_2_DADERR</span><span class="p">,</span> <span class="mh">0x0BC0</span><span class="p">),</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">KEYSC</span> <span class="mh">0x0BE0</span><span class="p">))</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">TTI20</span><span class="p">,</span> <span class="mh">0x0C80</span><span class="p">))</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">MSIOF</span><span class="p">,</span> <span class="mh">0x0D20</span><span class="p">))</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">IIC0_ALI0</span><span class="p">,</span> <span class="mh">0x0E00</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">IIC0_TACKI0</span><span class="p">,</span> <span class="mh">0x0E20</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">IIC0_WAITI0</span><span class="p">,</span> <span class="mh">0x0E40</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">IIC0_DTEI0</span><span class="p">,</span> <span class="mh">0x0E60</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">TMU_TUNI0</span><span class="p">,</span> <span class="mh">0x0E80</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">TMU_TUNI1</span><span class="p">,</span> <span class="mh">0x0EA0</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">TMU_TUNI2</span><span class="p">,</span> <span class="mh">0x0EC0</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">CMT0</span><span class="p">,</span> <span class="mh">0x0F00</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">TSIF0</span><span class="p">,</span> <span class="mh">0x0F20</span><span class="p">),</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">CMT2</span><span class="p">,</span> <span class="mh">0x0F40</span><span class="p">))</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">LMB</span><span class="p">,</span> <span class="mh">0x0F60</span><span class="p">),</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">MSUG</span><span class="p">,</span> <span class="mh">0x0F80</span><span class="p">))</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">MSU_MSU</span><span class="p">,</span> <span class="mh">0x0FA0</span><span class="p">))</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">MSU_MSU2</span><span class="p">,</span> <span class="mh">0x0FC0</span><span class="p">))</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">CTI</span><span class="p">,</span> <span class="mh">0x0400</span><span class="p">))</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">MVI3</span><span class="p">,</span> <span class="mh">0x0420</span><span class="p">),</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">RWDT0</span><span class="p">,</span> <span class="mh">0x0440</span><span class="p">))</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">RWDT1</span><span class="p">,</span> <span class="mh">0x0460</span><span class="p">))</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">ICB</span><span class="p">,</span> <span class="mh">0x0480</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">PEP</span><span class="p">,</span> <span class="mh">0x04A0</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">ASA</span><span class="p">,</span> <span class="mh">0x04C0</span><span class="p">),</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">_2DG</span><span class="p">,</span> <span class="mh">0x04E0</span><span class="p">))</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">HQE</span><span class="p">,</span> <span class="mh">0x0540</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">JPU</span><span class="p">,</span> <span class="mh">0x0560</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">LCDC0</span><span class="p">,</span> <span class="mh">0x0580</span><span class="p">),</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">LCRC</span><span class="p">,</span> <span class="mh">0x05A0</span><span class="p">))</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">RTDMAC2_1_DEI0</span><span class="p">,</span> <span class="mh">0x1300</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">RTDMAC2_1_DEI1</span><span class="p">,</span> <span class="mh">0x1320</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">RTDMAC2_1_DEI2</span><span class="p">,</span> <span class="mh">0x1340</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">RTDMAC2_1_DEI3</span><span class="p">,</span> <span class="mh">0x1360</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">RTDMAC2_2_DEI4</span><span class="p">,</span> <span class="mh">0x1380</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">RTDMAC2_2_DEI5</span><span class="p">,</span> <span class="mh">0x13A0</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">RTDMAC2_2_DADERR</span><span class="p">,</span> <span class="mh">0x13C0</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">FRC</span><span class="p">,</span> <span class="mh">0x1700</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">LCDC1</span><span class="p">,</span> <span class="mh">0x1780</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">CSIRX</span><span class="p">,</span> <span class="mh">0x17A0</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">DSITX_DSITX0</span><span class="p">,</span> <span class="mh">0x17C0</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">DSITX_DSITX1</span><span class="p">,</span> <span class="mh">0x17E0</span><span class="p">),</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">SPU2_SPU0</span><span class="p">,</span> <span class="mh">0x1800</span><span class="p">))</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">SPU2_SPU1</span><span class="p">,</span> <span class="mh">0x1820</span><span class="p">))</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">FSI</span><span class="p">,</span> <span class="mh">0x1840</span><span class="p">))</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">FMSI</span><span class="p">,</span> <span class="mh">0x1860</span><span class="p">))</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">SCUV</span><span class="p">,</span> <span class="mh">0x1880</span><span class="p">))</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">TMU1_TUNI10</span><span class="p">,</span> <span class="mh">0x1900</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">TMU1_TUNI11</span><span class="p">,</span> <span class="mh">0x1920</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">TMU1_TUNI12</span><span class="p">,</span> <span class="mh">0x1940</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">TSIF2</span><span class="p">,</span> <span class="mh">0x1960</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">CMT4</span><span class="p">,</span> <span class="mh">0x1980</span><span class="p">),</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">MFIS2</span><span class="p">,</span> <span class="mh">0x1A00</span><span class="p">))</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">CPORTS2R</span><span class="p">,</span> <span class="mh">0x1A20</span><span class="p">),</span>

	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">INTCS</span><span class="p">,</span> <span class="n">INTCS_INTVECT</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_group</span> <span class="n">intcs_groups</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">RTDMAC1_1</span><span class="p">,</span>
		   <span class="n">RTDMAC1_1_DEI0</span><span class="p">,</span> <span class="n">RTDMAC1_1_DEI1</span><span class="p">,</span>
		   <span class="n">RTDMAC1_1_DEI2</span><span class="p">,</span> <span class="n">RTDMAC1_1_DEI3</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">RTDMAC1_2</span><span class="p">,</span>
		   <span class="n">RTDMAC1_2_DEI4</span><span class="p">,</span> <span class="n">RTDMAC1_2_DEI5</span><span class="p">,</span> <span class="n">RTDMAC1_2_DADERR</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">VEU</span><span class="p">,</span> <span class="n">VEU_VEU0</span><span class="p">,</span> <span class="n">VEU_VEU1</span><span class="p">,</span> <span class="n">VEU_VEU2</span><span class="p">,</span> <span class="n">VEU_VEU3</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">BEU</span><span class="p">,</span> <span class="n">BEU_BEU0</span><span class="p">,</span> <span class="n">BEU_BEU1</span><span class="p">,</span> <span class="n">BEU_BEU2</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">IIC0</span><span class="p">,</span> <span class="n">IIC0_ALI0</span><span class="p">,</span> <span class="n">IIC0_TACKI0</span><span class="p">,</span> <span class="n">IIC0_WAITI0</span><span class="p">,</span> <span class="n">IIC0_DTEI0</span><span class="p">),</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">MSU</span><span class="p">,</span> <span class="n">MSU_MSU</span><span class="p">,</span> <span class="n">MSU_MSU2</span><span class="p">))</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">IPMMU</span><span class="p">,</span> <span class="n">IPMMU_IPMMUR</span><span class="p">,</span> <span class="n">IPMMU_IPMMUR2</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">IIC2</span><span class="p">,</span> <span class="n">IIC2_ALI2</span><span class="p">,</span> <span class="n">IIC2_TACKI2</span><span class="p">,</span> <span class="n">IIC2_WAITI2</span><span class="p">,</span> <span class="n">IIC2_DTEI2</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">RTDMAC2_1</span><span class="p">,</span>
		   <span class="n">RTDMAC2_1_DEI0</span><span class="p">,</span> <span class="n">RTDMAC2_1_DEI1</span><span class="p">,</span>
		   <span class="n">RTDMAC2_1_DEI2</span><span class="p">,</span> <span class="n">RTDMAC2_1_DEI3</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">RTDMAC2_2</span><span class="p">,</span> <span class="n">RTDMAC2_2_DEI4</span><span class="p">,</span> <span class="n">RTDMAC2_2_DEI5</span><span class="p">,</span> <span class="n">RTDMAC2_2_DADERR</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">DSITX</span><span class="p">,</span> <span class="n">DSITX_DSITX0</span><span class="p">,</span> <span class="n">DSITX_DSITX1</span><span class="p">),</span>
	<span class="n">__IGNORE</span><span class="p">(</span><span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">SPU2</span><span class="p">,</span> <span class="n">SPU2_SPU0</span><span class="p">,</span> <span class="n">SPU2_SPU1</span><span class="p">))</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">TMU1</span><span class="p">,</span> <span class="n">TMU1_TUNI10</span><span class="p">,</span> <span class="n">TMU1_TUNI11</span><span class="p">,</span> <span class="n">TMU1_TUNI12</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_mask_reg</span> <span class="n">intcs_mask_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xE6940184</span><span class="p">,</span> <span class="mh">0xE69401C4</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR1AS / IMCR1AS  */</span>
	  <span class="p">{</span> <span class="n">BEU_BEU2</span><span class="p">,</span> <span class="n">BEU_BEU1</span><span class="p">,</span> <span class="n">BEU_BEU0</span><span class="p">,</span> <span class="n">CEU</span><span class="p">,</span>
	    <span class="n">VEU_VEU3</span><span class="p">,</span> <span class="n">VEU_VEU2</span><span class="p">,</span> <span class="n">VEU_VEU1</span><span class="p">,</span> <span class="n">VEU_VEU0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xE6940188</span><span class="p">,</span> <span class="mh">0xE69401C8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR2AS / IMCR2AS */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">VPU</span><span class="p">,</span>
	    <span class="n">__IGNORE0</span><span class="p">(</span><span class="n">BBIF2</span><span class="p">),</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">__IGNORE0</span><span class="p">(</span><span class="n">MFI</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xE694018C</span><span class="p">,</span> <span class="mh">0xE69401CC</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR3AS / IMCR3AS */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">_2DDMAC</span><span class="p">,</span>
	    <span class="n">__IGNORE0</span><span class="p">(</span><span class="n">_2DG</span><span class="p">),</span> <span class="n">ASA</span><span class="p">,</span> <span class="n">PEP</span><span class="p">,</span> <span class="n">ICB</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xE6940190</span><span class="p">,</span> <span class="mh">0xE69401D0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR4AS / IMCR4AS */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">MVI3</span><span class="p">,</span> <span class="n">__IGNORE0</span><span class="p">(</span><span class="n">CTI</span><span class="p">),</span>
	    <span class="n">JPU</span><span class="p">,</span> <span class="n">HQE</span><span class="p">,</span> <span class="n">__IGNORE0</span><span class="p">(</span><span class="n">LCRC</span><span class="p">),</span> <span class="n">LCDC0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xE6940194</span><span class="p">,</span> <span class="mh">0xE69401D4</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR5AS / IMCR5AS */</span>
	  <span class="p">{</span> <span class="n">__IGNORE0</span><span class="p">(</span><span class="n">KEYSC</span><span class="p">),</span> <span class="n">RTDMAC1_2_DADERR</span><span class="p">,</span> <span class="n">RTDMAC1_2_DEI5</span><span class="p">,</span> <span class="n">RTDMAC1_2_DEI4</span><span class="p">,</span>
	    <span class="n">RTDMAC1_1_DEI3</span><span class="p">,</span> <span class="n">RTDMAC1_1_DEI2</span><span class="p">,</span> <span class="n">RTDMAC1_1_DEI1</span><span class="p">,</span> <span class="n">RTDMAC1_1_DEI0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="n">__IGNORE</span><span class="p">({</span> <span class="mh">0xE6940198</span><span class="p">,</span> <span class="mh">0xE69401D8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR6AS / IMCR6AS */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">MSIOF</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="n">SGX540</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">TTI20</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">})</span>
	<span class="p">{</span> <span class="mh">0xE694019C</span><span class="p">,</span> <span class="mh">0xE69401DC</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR7AS / IMCR7AS */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="n">TMU_TUNI2</span><span class="p">,</span> <span class="n">TMU_TUNI1</span><span class="p">,</span> <span class="n">TMU_TUNI0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="n">__IGNORE</span><span class="p">({</span> <span class="mh">0xE69401A0</span><span class="p">,</span> <span class="mh">0xE69401E0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR8AS / IMCR8AS */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="n">MSU_MSU</span><span class="p">,</span> <span class="n">MSU_MSU2</span><span class="p">,</span> <span class="n">MSUG</span> <span class="p">}</span> <span class="p">})</span>
	<span class="p">{</span> <span class="mh">0xE69401A4</span><span class="p">,</span> <span class="mh">0xE69401E4</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR9AS / IMCR9AS */</span>
	  <span class="p">{</span> <span class="n">__IGNORE0</span><span class="p">(</span><span class="n">RWDT1</span><span class="p">),</span> <span class="n">__IGNORE0</span><span class="p">(</span><span class="n">RWDT0</span><span class="p">),</span> <span class="n">__IGNORE0</span><span class="p">(</span><span class="n">CMT2</span><span class="p">),</span> <span class="n">CMT0</span><span class="p">,</span>
	    <span class="n">IIC2_DTEI2</span><span class="p">,</span> <span class="n">IIC2_WAITI2</span><span class="p">,</span> <span class="n">IIC2_TACKI2</span><span class="p">,</span> <span class="n">IIC2_ALI2</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xE69401A8</span><span class="p">,</span> <span class="mh">0xE69401E8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR10AS / IMCR10AS */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">IPMMU_IPMMUR</span><span class="p">,</span> <span class="n">IPMMU_IPMMUR2</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xE69401AC</span><span class="p">,</span> <span class="mh">0xE69401EC</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR11AS / IMCR11AS */</span>
	  <span class="p">{</span> <span class="n">IIC0_DTEI0</span><span class="p">,</span> <span class="n">IIC0_WAITI0</span><span class="p">,</span> <span class="n">IIC0_TACKI0</span><span class="p">,</span> <span class="n">IIC0_ALI0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="n">TSIF1</span><span class="p">,</span> <span class="n">LMB</span><span class="p">,</span> <span class="n">TSIF0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xE6950180</span><span class="p">,</span> <span class="mh">0xE69501C0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR0AS3 / IMCR0AS3 */</span>
	  <span class="p">{</span> <span class="n">RTDMAC2_1_DEI0</span><span class="p">,</span> <span class="n">RTDMAC2_1_DEI1</span><span class="p">,</span> <span class="n">RTDMAC2_1_DEI2</span><span class="p">,</span> <span class="n">RTDMAC2_1_DEI3</span><span class="p">,</span>
	    <span class="n">RTDMAC2_2_DEI4</span><span class="p">,</span> <span class="n">RTDMAC2_2_DEI5</span><span class="p">,</span> <span class="n">RTDMAC2_2_DADERR</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xE6950190</span><span class="p">,</span> <span class="mh">0xE69501D0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR4AS3 / IMCR4AS3 */</span>
	  <span class="p">{</span> <span class="n">FRC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="n">LCDC1</span><span class="p">,</span> <span class="n">CSIRX</span><span class="p">,</span> <span class="n">DSITX_DSITX0</span><span class="p">,</span> <span class="n">DSITX_DSITX1</span> <span class="p">}</span> <span class="p">},</span>
	<span class="n">__IGNORE</span><span class="p">({</span> <span class="mh">0xE6950194</span><span class="p">,</span> <span class="mh">0xE69501D4</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR5AS3 / IMCR5AS3 */</span>
	  <span class="p">{</span><span class="n">SPU2_SPU0</span><span class="p">,</span> <span class="n">SPU2_SPU1</span><span class="p">,</span> <span class="n">FSI</span><span class="p">,</span> <span class="n">FMSI</span><span class="p">,</span>
	   <span class="n">SCUV</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">})</span>
	<span class="p">{</span> <span class="mh">0xE6950198</span><span class="p">,</span> <span class="mh">0xE69501D8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR6AS3 / IMCR6AS3 */</span>
	  <span class="p">{</span> <span class="n">TMU1_TUNI10</span><span class="p">,</span> <span class="n">TMU1_TUNI11</span><span class="p">,</span> <span class="n">TMU1_TUNI12</span><span class="p">,</span> <span class="n">TSIF2</span><span class="p">,</span>
	    <span class="n">CMT4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xE695019C</span><span class="p">,</span> <span class="mh">0xE69501DC</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR7AS3 / IMCR7AS3 */</span>
	  <span class="p">{</span> <span class="n">__IGNORE0</span><span class="p">(</span><span class="n">MFIS2</span><span class="p">),</span> <span class="n">CPORTS2R</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xFFD20104</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="cm">/* INTAMASK */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">INTCS</span> <span class="p">}</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_prio_reg</span> <span class="n">intcs_prio_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* IPRAS */</span>
	<span class="p">{</span> <span class="mh">0xFFD20000</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="p">{</span> <span class="n">__IGNORE0</span><span class="p">(</span><span class="n">CTI</span><span class="p">),</span> <span class="n">MVI3</span><span class="p">,</span> <span class="n">_2DDMAC</span><span class="p">,</span> <span class="n">ICB</span> <span class="p">}</span> <span class="p">},</span>
	<span class="cm">/* IPRBS */</span>
	<span class="p">{</span> <span class="mh">0xFFD20004</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="p">{</span> <span class="n">JPU</span><span class="p">,</span> <span class="n">LCDC0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">__IGNORE0</span><span class="p">(</span><span class="n">LCRC</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="cm">/* IPRCS */</span>
	<span class="n">__IGNORE</span><span class="p">({</span> <span class="mh">0xFFD20008</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="p">{</span> <span class="n">BBIF2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">})</span>
	<span class="cm">/* IPRES */</span>
	<span class="p">{</span> <span class="mh">0xFFD20010</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="p">{</span> <span class="n">RTDMAC1_1</span><span class="p">,</span> <span class="n">CEU</span><span class="p">,</span> <span class="n">__IGNORE0</span><span class="p">(</span><span class="n">MFI</span><span class="p">),</span> <span class="n">VPU</span> <span class="p">}</span> <span class="p">},</span>
	<span class="cm">/* IPRFS */</span>
	<span class="p">{</span> <span class="mh">0xFFD20014</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span>
	  <span class="p">{</span> <span class="n">__IGNORE0</span><span class="p">(</span><span class="n">KEYSC</span><span class="p">),</span> <span class="n">RTDMAC1_2</span><span class="p">,</span> <span class="n">__IGNORE0</span><span class="p">(</span><span class="n">CMT2</span><span class="p">),</span> <span class="n">CMT0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="cm">/* IPRGS */</span>
	<span class="p">{</span> <span class="mh">0xFFD20018</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="p">{</span> <span class="n">TMU_TUNI0</span><span class="p">,</span> <span class="n">TMU_TUNI1</span><span class="p">,</span> <span class="n">TMU_TUNI2</span><span class="p">,</span> <span class="n">TSIF1</span> <span class="p">}</span> <span class="p">},</span>
	<span class="cm">/* IPRHS */</span>
	<span class="p">{</span> <span class="mh">0xFFD2001C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="p">{</span> <span class="n">__IGNORE0</span><span class="p">(</span><span class="n">TTI20</span><span class="p">),</span> <span class="mi">0</span><span class="p">,</span> <span class="n">VEU</span><span class="p">,</span> <span class="n">BEU</span> <span class="p">}</span> <span class="p">},</span>
	<span class="cm">/* IPRIS */</span>
	<span class="p">{</span> <span class="mh">0xFFD20020</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="n">__IGNORE0</span><span class="p">(</span><span class="n">MSIOF</span><span class="p">),</span> <span class="n">TSIF0</span><span class="p">,</span> <span class="n">IIC0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="cm">/* IPRJS */</span>
	<span class="n">__IGNORE</span><span class="p">({</span> <span class="mh">0xFFD20024</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="n">SGX540</span><span class="p">,</span> <span class="n">MSUG</span><span class="p">,</span> <span class="n">MSU</span> <span class="p">}</span> <span class="p">})</span>
	<span class="cm">/* IPRKS */</span>
	<span class="p">{</span> <span class="mh">0xFFD20028</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="p">{</span> <span class="n">__IGNORE0</span><span class="p">(</span><span class="n">_2DG</span><span class="p">),</span> <span class="n">ASA</span><span class="p">,</span> <span class="n">LMB</span><span class="p">,</span> <span class="n">PEP</span> <span class="p">}</span> <span class="p">},</span>
	<span class="cm">/* IPRLS */</span>
	<span class="p">{</span> <span class="mh">0xFFD2002C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="p">{</span> <span class="n">IPMMU</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">HQE</span> <span class="p">}</span> <span class="p">},</span>
	<span class="cm">/* IPRMS */</span>
	<span class="p">{</span> <span class="mh">0xFFD20030</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span>
	  <span class="p">{</span> <span class="n">IIC2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">__IGNORE0</span><span class="p">(</span><span class="n">RWDT1</span><span class="p">),</span> <span class="n">__IGNORE0</span><span class="p">(</span><span class="n">RWDT0</span><span class="p">)</span> <span class="p">}</span> <span class="p">},</span>
	<span class="cm">/* IPRAS3 */</span>
	<span class="p">{</span> <span class="mh">0xFFD50000</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="p">{</span> <span class="n">RTDMAC2_1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="cm">/* IPRBS3 */</span>
	<span class="p">{</span> <span class="mh">0xFFD50004</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="p">{</span> <span class="n">RTDMAC2_2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="cm">/* IPRIS3 */</span>
	<span class="p">{</span> <span class="mh">0xFFD50020</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="p">{</span> <span class="n">FRC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="cm">/* IPRJS3 */</span>
	<span class="p">{</span> <span class="mh">0xFFD50024</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="p">{</span> <span class="n">LCDC1</span><span class="p">,</span> <span class="n">CSIRX</span><span class="p">,</span> <span class="n">DSITX</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="cm">/* IPRKS3 */</span>
	<span class="n">__IGNORE</span><span class="p">({</span> <span class="mh">0xFFD50028</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="p">{</span> <span class="n">SPU2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">FSI</span><span class="p">,</span> <span class="n">FMSI</span> <span class="p">}</span> <span class="p">})</span>
	<span class="cm">/* IPRLS3 */</span>
	<span class="n">__IGNORE</span><span class="p">({</span> <span class="mh">0xFFD5002C</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="p">{</span> <span class="n">SCUV</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">})</span>
	<span class="cm">/* IPRMS3 */</span>
	<span class="p">{</span> <span class="mh">0xFFD50030</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="p">{</span> <span class="n">TMU1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">TSIF2</span> <span class="p">}</span> <span class="p">},</span>
	<span class="cm">/* IPRNS3 */</span>
	<span class="p">{</span> <span class="mh">0xFFD50034</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="p">{</span> <span class="n">CMT4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="cm">/* IPROS3 */</span>
	<span class="p">{</span> <span class="mh">0xFFD50038</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="p">{</span> <span class="n">__IGNORE0</span><span class="p">(</span><span class="n">MFIS2</span><span class="p">),</span> <span class="n">CPORTS2R</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">intcs_resources</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffd20000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffd500ff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_desc</span> <span class="n">intcs_desc</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sh7377-intcs&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resource</span> <span class="o">=</span> <span class="n">intcs_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">intcs_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">hw</span> <span class="o">=</span> <span class="n">INTC_HW_DESC</span><span class="p">(</span><span class="n">intcs_vectors</span><span class="p">,</span> <span class="n">intcs_groups</span><span class="p">,</span>
			   <span class="n">intcs_mask_registers</span><span class="p">,</span> <span class="n">intcs_prio_registers</span><span class="p">,</span>
			   <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intcs_demux</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">irq_get_handler_data</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">evtcodeas</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>

	<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">intcs_evt2irq</span><span class="p">(</span><span class="n">evtcodeas</span><span class="p">));</span>
<span class="p">}</span>

<span class="cp">#define INTEVTSA 0xFFD20100</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">sh7377_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">intevtsa</span> <span class="o">=</span> <span class="n">ioremap_nocache</span><span class="p">(</span><span class="n">INTEVTSA</span><span class="p">,</span> <span class="n">PAGE_SIZE</span><span class="p">);</span>

	<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intca_desc</span><span class="p">);</span>
	<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intca_irq_pins_desc</span><span class="p">);</span>
	<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intcs_desc</span><span class="p">);</span>

	<span class="cm">/* demux using INTEVTSA */</span>
	<span class="n">irq_set_handler_data</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="n">INTCS_INTVECT</span><span class="p">),</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">intevtsa</span><span class="p">);</span>
	<span class="n">irq_set_chained_handler</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="n">INTCS_INTVECT</span><span class="p">),</span> <span class="n">intcs_demux</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
