// Seed: 2718157278
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wor id_1;
  assign module_1.id_11 = 0;
  assign id_1 = -1;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    input tri1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    input supply1 id_6,
    input supply0 id_7,
    input supply1 id_8,
    output tri id_9,
    input wand id_10,
    input supply1 id_11
);
  logic id_13;
  ;
  module_0 modCall_1 (
      id_13,
      id_13
  );
  wire id_14;
endmodule
