<?xml version="1.0" encoding="UTF-8"?>
<cdfg:DBCdfg xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:cdfg="http://www.autoesl.com/DBCdfg" timeStamp="1584911399000">
  <ports id="1" name="fifo_A_in_V_V" type="PortType" originalName="fifo_A_in.V.V" coreName="FIFO_SRL" bitwidth="128" iftype="IfTypeRom">
    <dataOutputObjs>call</dataOutputObjs>
    <dataOutputObjs>call</dataOutputObjs>
  </ports>
  <ports id="2" name="fifo_A_out_V_V" type="PortType" originalName="fifo_A_out.V.V" coreName="FIFO_SRL" bitwidth="128" direction="DirOut" iftype="IfTypeRom">
    <dataInputObjs>call</dataInputObjs>
    <dataInputObjs>call</dataInputObjs>
  </ports>
  <ports id="3" name="fifo_A_local_out_V_V" type="PortType" originalName="fifo_A_local_out.V.V" coreName="FIFO_SRL" bitwidth="64" direction="DirOut" iftype="IfTypeRom">
    <dataInputObjs>call</dataInputObjs>
    <dataInputObjs>call</dataInputObjs>
    <dataInputObjs>call</dataInputObjs>
  </ports>
  <edges id="66" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@blocks.0/@node_objs.3"/>
  <edges id="67" edge_type="CtrlEdge" source_obj="//@blocks.1" sink_obj="//@blocks.0/@node_objs.4"/>
  <edges id="68" edge_type="CtrlEdge" source_obj="//@blocks.1" sink_obj="//@blocks.11/@node_objs.0"/>
  <edges id="71" edge_type="CtrlEdge" source_obj="//@blocks.0" sink_obj="//@blocks.1/@node_objs.0"/>
  <edges id="72" source_obj="//@blocks.1/@node_objs.2" sink_obj="//@blocks.1/@node_objs.0" is_back_edge="1"/>
  <edges id="73" edge_type="CtrlEdge" source_obj="//@blocks.11" sink_obj="//@blocks.1/@node_objs.0" is_back_edge="1"/>
  <edges id="74" source_obj="//@blocks.1/@node_objs.0" sink_obj="//@blocks.1/@node_objs.1"/>
  <edges id="77" source_obj="//@blocks.1/@node_objs.0" sink_obj="//@blocks.1/@node_objs.2"/>
  <edges id="80" source_obj="//@blocks.1/@node_objs.1" sink_obj="//@blocks.1/@node_objs.3"/>
  <edges id="81" edge_type="CtrlEdge" source_obj="//@blocks.2" sink_obj="//@blocks.1/@node_objs.3"/>
  <edges id="82" edge_type="CtrlEdge" source_obj="//@blocks.12" sink_obj="//@blocks.1/@node_objs.3"/>
  <edges id="83" edge_type="CtrlEdge" source_obj="//@blocks.3" sink_obj="//@blocks.2/@node_objs.0"/>
  <edges id="84" edge_type="CtrlEdge" source_obj="//@blocks.3" sink_obj="//@blocks.10/@node_objs.0"/>
  <edges id="85" source_obj="//@blocks.3/@node_objs.2" sink_obj="//@blocks.3/@node_objs.0" is_back_edge="1"/>
  <edges id="86" edge_type="CtrlEdge" source_obj="//@blocks.10" sink_obj="//@blocks.3/@node_objs.0" is_back_edge="1"/>
  <edges id="88" edge_type="CtrlEdge" source_obj="//@blocks.2" sink_obj="//@blocks.3/@node_objs.0"/>
  <edges id="89" source_obj="//@blocks.3/@node_objs.0" sink_obj="//@blocks.3/@node_objs.1"/>
  <edges id="91" source_obj="//@blocks.3/@node_objs.0" sink_obj="//@blocks.3/@node_objs.2"/>
  <edges id="93" source_obj="//@blocks.3/@node_objs.1" sink_obj="//@blocks.3/@node_objs.3"/>
  <edges id="94" edge_type="CtrlEdge" source_obj="//@blocks.4" sink_obj="//@blocks.3/@node_objs.3"/>
  <edges id="95" edge_type="CtrlEdge" source_obj="//@blocks.11" sink_obj="//@blocks.3/@node_objs.3"/>
  <edges id="96" edge_type="CtrlEdge" source_obj="//@blocks.5" sink_obj="//@blocks.4/@node_objs.0"/>
  <edges id="97" source_obj="//@blocks.9/@node_objs.0" sink_obj="//@blocks.5/@node_objs.0" is_back_edge="1"/>
  <edges id="98" edge_type="CtrlEdge" source_obj="//@blocks.9" sink_obj="//@blocks.5/@node_objs.0" is_back_edge="1"/>
  <edges id="100" edge_type="CtrlEdge" source_obj="//@blocks.4" sink_obj="//@blocks.5/@node_objs.0"/>
  <edges id="101" source_obj="//@blocks.5/@node_objs.3" sink_obj="//@blocks.5/@node_objs.1" is_back_edge="1"/>
  <edges id="102" edge_type="CtrlEdge" source_obj="//@blocks.9" sink_obj="//@blocks.5/@node_objs.1" is_back_edge="1"/>
  <edges id="104" edge_type="CtrlEdge" source_obj="//@blocks.4" sink_obj="//@blocks.5/@node_objs.1"/>
  <edges id="105" source_obj="//@blocks.5/@node_objs.1" sink_obj="//@blocks.5/@node_objs.2"/>
  <edges id="107" source_obj="//@blocks.5/@node_objs.1" sink_obj="//@blocks.5/@node_objs.3"/>
  <edges id="109" source_obj="//@blocks.5/@node_objs.2" sink_obj="//@blocks.5/@node_objs.4"/>
  <edges id="110" edge_type="CtrlEdge" source_obj="//@blocks.6" sink_obj="//@blocks.5/@node_objs.4"/>
  <edges id="111" edge_type="CtrlEdge" source_obj="//@blocks.10" sink_obj="//@blocks.5/@node_objs.4"/>
  <edges id="112" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@blocks.6/@node_objs.0"/>
  <edges id="113" source_obj="//@blocks.5/@node_objs.0" sink_obj="//@blocks.6/@node_objs.1"/>
  <edges id="114" edge_type="CtrlEdge" source_obj="//@blocks.7" sink_obj="//@blocks.6/@node_objs.1"/>
  <edges id="115" edge_type="CtrlEdge" source_obj="//@blocks.8" sink_obj="//@blocks.6/@node_objs.1"/>
  <edges id="118" source_obj="//@blocks.0/@node_objs.2" sink_obj="//@blocks.7/@node_objs.0"/>
  <edges id="119" source_obj="//@ports.0" sink_obj="//@blocks.7/@node_objs.0"/>
  <edges id="120" source_obj="//@blocks.7/@node_objs.0" sink_obj="//@ports.1"/>
  <edges id="123" source_obj="//@blocks.0/@node_objs.1" sink_obj="//@blocks.7/@node_objs.1"/>
  <edges id="124" source_obj="//@blocks.7/@node_objs.1" sink_obj="//@ports.2"/>
  <edges id="125" source_obj="//@blocks.6/@node_objs.0" sink_obj="//@blocks.7/@node_objs.1"/>
  <edges id="126" edge_type="CtrlEdge" source_obj="//@blocks.9" sink_obj="//@blocks.7/@node_objs.2"/>
  <edges id="128" source_obj="//@blocks.0/@node_objs.1" sink_obj="//@blocks.8/@node_objs.0"/>
  <edges id="129" source_obj="//@ports.0" sink_obj="//@blocks.8/@node_objs.0"/>
  <edges id="130" source_obj="//@blocks.8/@node_objs.0" sink_obj="//@ports.1"/>
  <edges id="132" source_obj="//@blocks.0/@node_objs.2" sink_obj="//@blocks.8/@node_objs.1"/>
  <edges id="133" source_obj="//@blocks.8/@node_objs.1" sink_obj="//@ports.2"/>
  <edges id="134" source_obj="//@blocks.6/@node_objs.0" sink_obj="//@blocks.8/@node_objs.1"/>
  <edges id="135" edge_type="CtrlEdge" source_obj="//@blocks.9" sink_obj="//@blocks.8/@node_objs.2"/>
  <edges id="136" source_obj="//@blocks.5/@node_objs.0" sink_obj="//@blocks.9/@node_objs.0"/>
  <edges id="140" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@blocks.9/@node_objs.1"/>
  <edges id="141" edge_type="CtrlEdge" source_obj="//@blocks.5" sink_obj="//@blocks.9/@node_objs.2"/>
  <edges id="142" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@blocks.12/@node_objs.0"/>
  <edges id="144" source_obj="//@blocks.0/@node_objs.1" sink_obj="//@blocks.12/@node_objs.1"/>
  <edges id="145" source_obj="//@blocks.12/@node_objs.1" sink_obj="//@ports.2"/>
  <edges id="146" source_obj="//@blocks.12/@node_objs.0" sink_obj="//@blocks.12/@node_objs.1"/>
  <edges id="237" edge_type="CtrlEdge" source_obj="//@blocks.0" sink_obj="//@blocks.1"/>
  <edges id="238" edge_type="CtrlEdge" source_obj="//@blocks.1" sink_obj="//@blocks.12"/>
  <edges id="239" edge_type="CtrlEdge" source_obj="//@blocks.1" sink_obj="//@blocks.2"/>
  <edges id="240" edge_type="CtrlEdge" source_obj="//@blocks.2" sink_obj="//@blocks.3"/>
  <edges id="241" edge_type="CtrlEdge" source_obj="//@blocks.3" sink_obj="//@blocks.11"/>
  <edges id="242" edge_type="CtrlEdge" source_obj="//@blocks.3" sink_obj="//@blocks.4"/>
  <edges id="243" edge_type="CtrlEdge" source_obj="//@blocks.4" sink_obj="//@blocks.5"/>
  <edges id="244" edge_type="CtrlEdge" source_obj="//@blocks.5" sink_obj="//@blocks.10"/>
  <edges id="245" edge_type="CtrlEdge" source_obj="//@blocks.5" sink_obj="//@blocks.6"/>
  <edges id="246" edge_type="CtrlEdge" source_obj="//@blocks.6" sink_obj="//@blocks.8"/>
  <edges id="247" edge_type="CtrlEdge" source_obj="//@blocks.6" sink_obj="//@blocks.7"/>
  <edges id="248" edge_type="CtrlEdge" source_obj="//@blocks.7" sink_obj="//@blocks.9"/>
  <edges id="249" edge_type="CtrlEdge" source_obj="//@blocks.8" sink_obj="//@blocks.9"/>
  <edges id="250" edge_type="CtrlEdge" source_obj="//@blocks.9" sink_obj="//@blocks.5" is_back_edge="1"/>
  <edges id="251" edge_type="CtrlEdge" source_obj="//@blocks.10" sink_obj="//@blocks.3" is_back_edge="1"/>
  <edges id="252" edge_type="CtrlEdge" source_obj="//@blocks.11" sink_obj="//@blocks.1" is_back_edge="1"/>
  <blocks id="12" name="arrayctor.loop4.preheader" type="BlockType">
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>.preheader12</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="4" name="intra_trans_en_0" bitwidth="1" opcode="alloca" m_display="0" m_topoIndex="1" m_clusterGroupNumber="-1">
      <dataOutputObjs>store</dataOutputObjs>
      <dataOutputObjs>load</dataOutputObjs>
      <dataOutputObjs>store</dataOutputObjs>
      <dataOutputObjs>load</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="8" name="local_A_ping_0_V" lineNumber="120" originalName="local_A_ping[0].V" fileName="src/kernel_xilinx.cpp" fileDirectory=".." rtlName="local_A_ping_0_V_U" coreName="RAM" contextFuncName="A_IO_L2_in" bitwidth="128" opcode="alloca" m_display="0" m_topoIndex="2" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="120" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="A_IO_L2_in"/>
      <dataOutputObjs>call</dataOutputObjs>
      <dataOutputObjs>call</dataOutputObjs>
      <dataOutputObjs>call</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="9" name="local_A_pong_0_V" lineNumber="121" originalName="local_A_pong[0].V" fileName="src/kernel_xilinx.cpp" fileDirectory=".." rtlName="local_A_pong_0_V_U" coreName="RAM" contextFuncName="A_IO_L2_in" bitwidth="128" opcode="alloca" m_display="0" m_topoIndex="3" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="121" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="A_IO_L2_in"/>
      <dataOutputObjs>call</dataOutputObjs>
      <dataOutputObjs>call</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="10" name="intra_trans_en_0_write_ln130" lineNumber="130" fileName="src/kernel_xilinx.cpp" fileDirectory=".." contextFuncName="A_IO_L2_in" opcode="store" m_display="0" m_delay="0.6" m_topoIndex="4" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="130" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="A_IO_L2_in"/>
      <dataInputObjs>alloca</dataInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="11" name="_ln130" lineNumber="130" fileName="src/kernel_xilinx.cpp" fileDirectory=".." contextFuncName="A_IO_L2_in" opcode="br" m_display="0" m_delay="0.6" m_topoIndex="5" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="130" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="A_IO_L2_in"/>
      <controlInputObjs>.preheader12</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="src/kernel_xilinx.cpp">
      <validLinenumbers>120</validLinenumbers>
      <validLinenumbers>121</validLinenumbers>
      <validLinenumbers>130</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="18" name=".preheader12" type="BlockType">
    <controlInputObjs>arrayctor.loop4.preheader</controlInputObjs>
    <controlInputObjs>.preheader12.loopexit</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>block_58</controlOutputObjs>
    <controlOutputObjs>.preheader11.preheader</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="13" name="c0_prev" originalName="c0" bitwidth="2" opcode="phi" nodeLabel="1.0" m_display="0" m_topoIndex="6" m_clusterGroupNumber="-1">
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <controlInputObjs>arrayctor.loop4.preheader</controlInputObjs>
      <controlInputObjs>.preheader12.loopexit</controlInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="14" name="icmp_ln130" lineNumber="130" fileName="src/kernel_xilinx.cpp" fileDirectory=".." rtlName="icmp_ln130_fu_157_p2" contextFuncName="A_IO_L2_in" bitwidth="1" opcode="icmp" nodeLabel="1.0" m_display="0" m_delay="0.34" m_topoIndex="7" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="130" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="A_IO_L2_in"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>br</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="16" name="c0" lineNumber="130" originalName="c0" fileName="src/kernel_xilinx.cpp" fileDirectory=".." rtlName="c0_fu_163_p2" contextFuncName="A_IO_L2_in" bitwidth="2" opcode="add" nodeLabel="1.0" m_display="0" m_delay="0.23" m_topoIndex="8" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="130" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="A_IO_L2_in"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="17" name="_ln130" lineNumber="130" fileName="src/kernel_xilinx.cpp" fileDirectory=".." contextFuncName="A_IO_L2_in" opcode="br" nodeLabel="1.0" m_display="0" m_topoIndex="9" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="130" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="A_IO_L2_in"/>
      <dataInputObjs>icmp</dataInputObjs>
      <controlInputObjs>.preheader11.preheader</controlInputObjs>
      <controlInputObjs>block_58</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="src/kernel_xilinx.cpp">
      <validLinenumbers>130</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="20" name=".preheader11.preheader" type="BlockType">
    <controlInputObjs>.preheader12</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>.preheader11</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="19" name="_ln131" lineNumber="131" fileName="src/kernel_xilinx.cpp" fileDirectory=".." contextFuncName="A_IO_L2_in" opcode="br" nodeLabel="1.0" m_display="0" m_delay="0.6" m_topoIndex="10" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="131" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="A_IO_L2_in"/>
      <controlInputObjs>.preheader11</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="src/kernel_xilinx.cpp">
      <validLinenumbers>131</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="26" name=".preheader11" type="BlockType">
    <controlInputObjs>.preheader11.preheader</controlInputObjs>
    <controlInputObjs>.preheader11.loopexit</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>.preheader12.loopexit</controlOutputObjs>
    <controlOutputObjs>.preheader.preheader</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="21" name="c1_prev" originalName="c1" bitwidth="2" opcode="phi" nodeLabel="2.0" m_display="0" m_topoIndex="13" m_clusterGroupNumber="-1">
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <controlInputObjs>.preheader11.loopexit</controlInputObjs>
      <controlInputObjs>.preheader11.preheader</controlInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="22" name="icmp_ln131" lineNumber="131" fileName="src/kernel_xilinx.cpp" fileDirectory=".." rtlName="icmp_ln131_fu_169_p2" contextFuncName="A_IO_L2_in" bitwidth="1" opcode="icmp" nodeLabel="2.0" m_display="0" m_delay="0.34" m_topoIndex="14" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="131" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="A_IO_L2_in"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>br</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="24" name="c1" lineNumber="131" originalName="c1" fileName="src/kernel_xilinx.cpp" fileDirectory=".." rtlName="c1_fu_175_p2" contextFuncName="A_IO_L2_in" bitwidth="2" opcode="add" nodeLabel="2.0" m_display="0" m_delay="0.23" m_topoIndex="15" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="131" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="A_IO_L2_in"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="25" name="_ln131" lineNumber="131" fileName="src/kernel_xilinx.cpp" fileDirectory=".." contextFuncName="A_IO_L2_in" opcode="br" nodeLabel="2.0" m_display="0" m_topoIndex="16" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="131" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="A_IO_L2_in"/>
      <dataInputObjs>icmp</dataInputObjs>
      <controlInputObjs>.preheader.preheader</controlInputObjs>
      <controlInputObjs>.preheader12.loopexit</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="src/kernel_xilinx.cpp">
      <validLinenumbers>131</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="28" name=".preheader.preheader" type="BlockType">
    <controlInputObjs>.preheader11</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>.preheader</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="27" name="_ln132" lineNumber="132" fileName="src/kernel_xilinx.cpp" fileDirectory=".." contextFuncName="A_IO_L2_in" opcode="br" nodeLabel="2.0" m_display="0" m_delay="0.6" m_topoIndex="17" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="132" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="A_IO_L2_in"/>
      <controlInputObjs>.preheader</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="src/kernel_xilinx.cpp">
      <validLinenumbers>132</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="35" name=".preheader" type="BlockType">
    <controlInputObjs>.preheader.preheader</controlInputObjs>
    <controlInputObjs>block_50</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>.preheader11.loopexit</controlOutputObjs>
    <controlOutputObjs>block_38</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="29" name="arb_2" lineNumber="151" fileName="src/kernel_xilinx.cpp" fileDirectory=".." contextFuncName="A_IO_L2_in" bitwidth="1" opcode="phi" nodeLabel="3.0" m_display="0" m_topoIndex="19" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="151" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="A_IO_L2_in"/>
      <dataInputObjs>xor</dataInputObjs>
      <dataOutputObjs>br</dataOutputObjs>
      <dataOutputObjs>xor</dataOutputObjs>
      <controlInputObjs>block_50</controlInputObjs>
      <controlInputObjs>.preheader.preheader</controlInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="30" name="c2_prev" originalName="c2" bitwidth="2" opcode="phi" nodeLabel="3.0" m_display="0" m_topoIndex="20" m_clusterGroupNumber="-1">
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <controlInputObjs>block_50</controlInputObjs>
      <controlInputObjs>.preheader.preheader</controlInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="31" name="icmp_ln132" lineNumber="132" fileName="src/kernel_xilinx.cpp" fileDirectory=".." rtlName="icmp_ln132_fu_181_p2" contextFuncName="A_IO_L2_in" bitwidth="1" opcode="icmp" nodeLabel="3.0" m_display="0" m_delay="0.34" m_topoIndex="21" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="132" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="A_IO_L2_in"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>br</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="33" name="c2" lineNumber="132" originalName="c2" fileName="src/kernel_xilinx.cpp" fileDirectory=".." rtlName="c2_fu_187_p2" contextFuncName="A_IO_L2_in" bitwidth="2" opcode="add" nodeLabel="3.0" m_display="0" m_delay="0.23" m_topoIndex="22" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="132" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="A_IO_L2_in"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="34" name="_ln132" lineNumber="132" fileName="src/kernel_xilinx.cpp" fileDirectory=".." contextFuncName="A_IO_L2_in" opcode="br" nodeLabel="3.0" m_display="0" m_topoIndex="23" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="132" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="A_IO_L2_in"/>
      <dataInputObjs>icmp</dataInputObjs>
      <controlInputObjs>block_38</controlInputObjs>
      <controlInputObjs>.preheader11.loopexit</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="src/kernel_xilinx.cpp">
      <validLinenumbers>151</validLinenumbers>
      <validLinenumbers>132</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="38" name="block_38" type="BlockType">
    <controlInputObjs>.preheader</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>block_46</controlOutputObjs>
    <controlOutputObjs>block_42</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="36" name="intra_trans_en_0_loa" lineNumber="145" fileName="src/kernel_xilinx.cpp" fileDirectory=".." contextFuncName="A_IO_L2_in" bitwidth="1" opcode="load" nodeLabel="3.0" m_display="0" m_topoIndex="24" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="145" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="A_IO_L2_in"/>
      <dataInputObjs>alloca</dataInputObjs>
      <dataOutputObjs>call</dataOutputObjs>
      <dataOutputObjs>call</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="37" name="_ln140" lineNumber="140" fileName="src/kernel_xilinx.cpp" fileDirectory=".." contextFuncName="A_IO_L2_in" opcode="br" nodeLabel="3.0" m_display="0" m_topoIndex="25" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="140" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="A_IO_L2_in"/>
      <dataInputObjs>phi</dataInputObjs>
      <controlInputObjs>block_42</controlInputObjs>
      <controlInputObjs>block_46</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="src/kernel_xilinx.cpp">
      <validLinenumbers>145</validLinenumbers>
      <validLinenumbers>140</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="42" name="block_42" type="BlockType">
    <controlInputObjs>block_38</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>block_50</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="39" name="_ln141" lineNumber="141" fileName="src/kernel_xilinx.cpp" fileDirectory=".." rtlName="grp_A_IO_L2_in_inter_tra_1_fu_139" contextFuncName="A_IO_L2_in" opcode="call" nodeLabel="3.0" nodeLatency="1" m_display="0" m_delay="0.6" m_topoIndex="26" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="141" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="A_IO_L2_in"/>
      <dataInputObjs>alloca</dataInputObjs>
      <dataInputObjs>fifo_A_in_V_V</dataInputObjs>
      <dataOutputObjs>fifo_A_out_V_V</dataOutputObjs>
      <constName>A_IO_L2_in_inter_tra_1</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="40" name="_ln142" lineNumber="142" fileName="src/kernel_xilinx.cpp" fileDirectory=".." rtlName="grp_A_IO_L2_in_intra_tra_fu_131" contextFuncName="A_IO_L2_in" opcode="call" nodeLabel="3.0" nodeLatency="1" m_display="0" m_delay="0.61" m_topoIndex="27" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="142" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="A_IO_L2_in"/>
      <dataInputObjs>alloca</dataInputObjs>
      <dataInputObjs>load</dataInputObjs>
      <dataOutputObjs>fifo_A_local_out_V_V</dataOutputObjs>
      <constName>A_IO_L2_in_intra_tra</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="41" name="_ln143" lineNumber="143" fileName="src/kernel_xilinx.cpp" fileDirectory=".." contextFuncName="A_IO_L2_in" opcode="br" nodeLabel="4.0" m_display="0" m_topoIndex="31" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="143" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="A_IO_L2_in"/>
      <controlInputObjs>block_50</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="src/kernel_xilinx.cpp">
      <validLinenumbers>141</validLinenumbers>
      <validLinenumbers>142</validLinenumbers>
      <validLinenumbers>143</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="46" name="block_46" type="BlockType">
    <controlInputObjs>block_38</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>block_50</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="43" name="_ln144" lineNumber="144" fileName="src/kernel_xilinx.cpp" fileDirectory=".." rtlName="grp_A_IO_L2_in_inter_tra_1_fu_139" contextFuncName="A_IO_L2_in" opcode="call" nodeLabel="3.0" nodeLatency="1" m_display="0" m_delay="0.6" m_topoIndex="28" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="144" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="A_IO_L2_in"/>
      <dataInputObjs>alloca</dataInputObjs>
      <dataInputObjs>fifo_A_in_V_V</dataInputObjs>
      <dataOutputObjs>fifo_A_out_V_V</dataOutputObjs>
      <constName>A_IO_L2_in_inter_tra_1</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="44" name="_ln145" lineNumber="145" fileName="src/kernel_xilinx.cpp" fileDirectory=".." rtlName="grp_A_IO_L2_in_intra_tra_fu_131" contextFuncName="A_IO_L2_in" opcode="call" nodeLabel="3.0" nodeLatency="1" m_display="0" m_delay="0.61" m_topoIndex="29" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="145" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="A_IO_L2_in"/>
      <dataInputObjs>alloca</dataInputObjs>
      <dataInputObjs>load</dataInputObjs>
      <dataOutputObjs>fifo_A_local_out_V_V</dataOutputObjs>
      <constName>A_IO_L2_in_intra_tra</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="45" name="_ln0" opcode="br" nodeLabel="4.0" m_display="0" m_topoIndex="32" m_clusterGroupNumber="-1">
      <controlInputObjs>block_50</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="src/kernel_xilinx.cpp">
      <validLinenumbers>144</validLinenumbers>
      <validLinenumbers>145</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="50" name="block_50" type="BlockType">
    <controlInputObjs>block_42</controlInputObjs>
    <controlInputObjs>block_46</controlInputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>.preheader</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="47" name="xor_ln151" lineNumber="151" fileName="src/kernel_xilinx.cpp" fileDirectory=".." rtlName="xor_ln151_fu_193_p2" contextFuncName="A_IO_L2_in" bitwidth="1" opcode="xor" nodeLabel="4.0" m_display="0" m_delay="0.12" m_topoIndex="33" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="151" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="A_IO_L2_in"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="48" name="intra_trans_en_0_write_ln132" lineNumber="132" fileName="src/kernel_xilinx.cpp" fileDirectory=".." contextFuncName="A_IO_L2_in" opcode="store" nodeLabel="4.0" m_display="0" m_delay="0.6" m_topoIndex="34" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="132" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="A_IO_L2_in"/>
      <dataInputObjs>alloca</dataInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="49" name="_ln132" lineNumber="132" fileName="src/kernel_xilinx.cpp" fileDirectory=".." contextFuncName="A_IO_L2_in" opcode="br" nodeLabel="4.0" m_display="0" m_topoIndex="35" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="132" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="A_IO_L2_in"/>
      <controlInputObjs>.preheader</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="src/kernel_xilinx.cpp">
      <validLinenumbers>151</validLinenumbers>
      <validLinenumbers>132</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="52" name=".preheader11.loopexit" type="BlockType">
    <controlInputObjs>.preheader</controlInputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>.preheader11</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="51" name="_ln0" opcode="br" nodeLabel="3.0" m_display="0" m_topoIndex="30" m_clusterGroupNumber="-1">
      <controlInputObjs>.preheader11</controlInputObjs>
    </node_objs>
  </blocks>
  <blocks id="54" name=".preheader12.loopexit" type="BlockType">
    <controlInputObjs>.preheader11</controlInputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>.preheader12</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="53" name="_ln0" opcode="br" nodeLabel="2.0" m_display="0" m_topoIndex="18" m_clusterGroupNumber="-1">
      <controlInputObjs>.preheader12</controlInputObjs>
    </node_objs>
  </blocks>
  <blocks id="58" name="block_58" type="BlockType">
    <controlInputObjs>.preheader12</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="55" name="intra_trans_en_0_loa_4" lineNumber="159" fileName="src/kernel_xilinx.cpp" fileDirectory=".." contextFuncName="A_IO_L2_in" bitwidth="1" opcode="load" nodeLabel="1.0" m_display="0" m_topoIndex="11" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="159" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="A_IO_L2_in"/>
      <dataInputObjs>alloca</dataInputObjs>
      <dataOutputObjs>call</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="56" name="_ln159" lineNumber="159" fileName="src/kernel_xilinx.cpp" fileDirectory=".." rtlName="grp_A_IO_L2_in_intra_tra_fu_131" contextFuncName="A_IO_L2_in" opcode="call" nodeLabel="1.0" nodeLatency="1" m_display="0" m_delay="0.61" m_topoIndex="12" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="159" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="A_IO_L2_in"/>
      <dataInputObjs>alloca</dataInputObjs>
      <dataInputObjs>load</dataInputObjs>
      <dataOutputObjs>fifo_A_local_out_V_V</dataOutputObjs>
      <constName>A_IO_L2_in_intra_tra</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="57" name="_ln164" lineNumber="164" fileName="src/kernel_xilinx.cpp" fileDirectory=".." contextFuncName="A_IO_L2_in" opcode="ret" nodeLabel="5.0" m_display="0" m_topoIndex="36" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="164" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="A_IO_L2_in"/>
    </node_objs>
    <fileValidLineNumbers fileName="src/kernel_xilinx.cpp">
      <validLinenumbers>159</validLinenumbers>
      <validLinenumbers>164</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <ScheduleInfo time="0"/>
  <ScheduleInfo time="1"/>
  <ScheduleInfo time="2"/>
  <ScheduleInfo time="3"/>
  <ScheduleInfo time="4"/>
  <ScheduleInfo time="5"/>
  <regnodes realName="arb_2_reg_108">
    <nodeIds>29</nodeIds>
  </regnodes>
  <regnodes realName="intra_trans_en_0_loa_reg_240">
    <nodeIds>36</nodeIds>
  </regnodes>
  <regnodes realName="c2_reg_235">
    <nodeIds>33</nodeIds>
  </regnodes>
  <regnodes realName="c0_prev_reg_86">
    <nodeIds>13</nodeIds>
  </regnodes>
  <regnodes realName="intra_trans_en_0_reg_204">
    <nodeIds>4</nodeIds>
  </regnodes>
  <regnodes realName="xor_ln151_reg_245">
    <nodeIds>47</nodeIds>
  </regnodes>
  <regnodes realName="c0_reg_214">
    <nodeIds>16</nodeIds>
  </regnodes>
  <regnodes realName="intra_trans_en_0_loa_4_reg_219">
    <nodeIds>55</nodeIds>
  </regnodes>
  <regnodes realName="c1_reg_227">
    <nodeIds>24</nodeIds>
  </regnodes>
  <regnodes realName="c1_prev_reg_97">
    <nodeIds>21</nodeIds>
  </regnodes>
  <regnodes realName="c2_prev_reg_120">
    <nodeIds>30</nodeIds>
  </regnodes>
  <expressionNodes realName="c1_prev_phi_fu_101">
    <nodeIds>21</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln132_fu_181">
    <nodeIds>31</nodeIds>
  </expressionNodes>
  <expressionNodes realName="intra_trans_en_0_fu_74">
    <nodeIds>4</nodeIds>
  </expressionNodes>
  <expressionNodes realName="xor_ln151_fu_193">
    <nodeIds>47</nodeIds>
  </expressionNodes>
  <expressionNodes realName="c0_fu_163">
    <nodeIds>16</nodeIds>
  </expressionNodes>
  <expressionNodes realName="c1_fu_175">
    <nodeIds>24</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln130_fu_157">
    <nodeIds>14</nodeIds>
  </expressionNodes>
  <expressionNodes realName="c0_prev_phi_fu_90">
    <nodeIds>13</nodeIds>
  </expressionNodes>
  <expressionNodes realName="c2_fu_187">
    <nodeIds>33</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln131_fu_169">
    <nodeIds>22</nodeIds>
  </expressionNodes>
  <expressionNodes realName="arb_2_phi_fu_112">
    <nodeIds>29</nodeIds>
  </expressionNodes>
  <expressionNodes realName="local_A_pong_0_V_alloca_fu_82">
    <nodeIds>9</nodeIds>
  </expressionNodes>
  <expressionNodes realName="c2_prev_phi_fu_124">
    <nodeIds>30</nodeIds>
  </expressionNodes>
  <expressionNodes realName="local_A_ping_0_V_alloca_fu_78">
    <nodeIds>8</nodeIds>
  </expressionNodes>
  <moduleNodes realName="grp_A_IO_L2_in_inter_tra_1_fu_139">
    <nodeIds>39</nodeIds>
    <nodeIds>43</nodeIds>
  </moduleNodes>
  <moduleNodes realName="grp_A_IO_L2_in_intra_tra_fu_131">
    <nodeIds>56</nodeIds>
    <nodeIds>40</nodeIds>
    <nodeIds>44</nodeIds>
  </moduleNodes>
  <ioNodes realName="store_ln130_store_fu_152">
    <nodeIds>10</nodeIds>
  </ioNodes>
  <ioNodes realName="grp_load_fu_148">
    <nodeIds>55</nodeIds>
    <nodeIds>36</nodeIds>
  </ioNodes>
  <ioNodes realName="store_ln132_store_fu_199">
    <nodeIds>48</nodeIds>
  </ioNodes>
  <ioPorts name="fifo_A_in_V_V">
    <contents name="call">
      <nodeIds>39</nodeIds>
      <nodeIds>43</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="fifo_A_local_out_V_V">
    <contents name="call">
      <nodeIds>40</nodeIds>
      <nodeIds>44</nodeIds>
      <nodeIds>56</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="fifo_A_out_V_V">
    <contents name="call">
      <nodeIds>39</nodeIds>
      <nodeIds>43</nodeIds>
    </contents>
  </ioPorts>
  <fsm>
    <states id="1">
      <operations id="4" stage="1" latency="1"/>
      <operations id="5" stage="1" latency="1"/>
      <operations id="6" stage="1" latency="1"/>
      <operations id="7" stage="1" latency="1"/>
      <operations id="8" stage="1" latency="1"/>
      <operations id="9" stage="1" latency="1"/>
      <operations id="10" stage="1" latency="1"/>
      <operations id="11" stage="1" latency="1"/>
    </states>
    <states id="2">
      <operations id="13" stage="1" latency="1"/>
      <operations id="14" stage="1" latency="1"/>
      <operations id="15" stage="1" latency="1"/>
      <operations id="16" stage="1" latency="1"/>
      <operations id="17" stage="1" latency="1"/>
      <operations id="19" stage="1" latency="1"/>
      <operations id="55" stage="1" latency="1"/>
      <operations id="56" stage="2" latency="2"/>
    </states>
    <states id="3">
      <operations id="21" stage="1" latency="1"/>
      <operations id="22" stage="1" latency="1"/>
      <operations id="23" stage="1" latency="1"/>
      <operations id="24" stage="1" latency="1"/>
      <operations id="25" stage="1" latency="1"/>
      <operations id="27" stage="1" latency="1"/>
      <operations id="53" stage="1" latency="1"/>
    </states>
    <states id="4">
      <operations id="29" stage="1" latency="1"/>
      <operations id="30" stage="1" latency="1"/>
      <operations id="31" stage="1" latency="1"/>
      <operations id="32" stage="1" latency="1"/>
      <operations id="33" stage="1" latency="1"/>
      <operations id="34" stage="1" latency="1"/>
      <operations id="36" stage="1" latency="1"/>
      <operations id="37" stage="1" latency="1"/>
      <operations id="39" stage="2" latency="2"/>
      <operations id="40" stage="2" latency="2"/>
      <operations id="43" stage="2" latency="2"/>
      <operations id="44" stage="2" latency="2"/>
      <operations id="51" stage="1" latency="1"/>
    </states>
    <states id="5">
      <operations id="39" stage="1" latency="2"/>
      <operations id="40" stage="1" latency="2"/>
      <operations id="41" stage="1" latency="1"/>
      <operations id="43" stage="1" latency="2"/>
      <operations id="44" stage="1" latency="2"/>
      <operations id="45" stage="1" latency="1"/>
      <operations id="47" stage="1" latency="1"/>
      <operations id="48" stage="1" latency="1"/>
      <operations id="49" stage="1" latency="1"/>
    </states>
    <states id="6">
      <operations id="56" stage="1" latency="2"/>
      <operations id="57" stage="1" latency="1"/>
    </states>
    <transitions inState="1" outState="2">
      <condition id="-1"/>
    </transitions>
    <transitions inState="2" outState="6">
      <condition id="-1"/>
    </transitions>
    <transitions inState="2" outState="3">
      <condition id="-1"/>
    </transitions>
    <transitions inState="3" outState="4">
      <condition id="-1"/>
    </transitions>
    <transitions inState="4" outState="5">
      <condition id="-1"/>
    </transitions>
    <transitions inState="5" outState="4">
      <condition id="-1"/>
    </transitions>
    <transitions inState="4" outState="3">
      <condition id="-1"/>
    </transitions>
    <transitions inState="3" outState="2">
      <condition id="-1"/>
    </transitions>
  </fsm>
  <CFGRegionsRoot>
    <cfgRegions mId="1" mTag="A_IO_L2_in" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1" mMinLatency="79" mMaxLatency="120">
      <subRegions>2</subRegions>
      <subRegions>3</subRegions>
      <subRegions>10</subRegions>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="2" mTag="Entry" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>12</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="3" mTag="Loop 1" mII="-1" mDepth="-1" mMinTripCount="2" mMaxTripCount="2" mMinLatency="76" mMaxLatency="108" mType="1">
      <subRegions>4</subRegions>
      <subRegions>5</subRegions>
      <subRegions>9</subRegions>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="4" mTag="Region 1" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>18</basicBlocks>
      <basicBlocks>20</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="5" mTag="Loop 1.1" mII="-1" mDepth="-1" mMinTripCount="2" mMaxTripCount="2" mMinLatency="36" mMaxLatency="52" mType="1">
      <subRegions>6</subRegions>
      <subRegions>7</subRegions>
      <subRegions>8</subRegions>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="6" mTag="Region 2" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>26</basicBlocks>
      <basicBlocks>28</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="7" mTag="Loop 1.1.1" mII="-1" mDepth="-1" mMinTripCount="2" mMaxTripCount="2" mMinLatency="16" mMaxLatency="24" mType="1">
      <basicBlocks>35</basicBlocks>
      <basicBlocks>38</basicBlocks>
      <basicBlocks>42</basicBlocks>
      <basicBlocks>46</basicBlocks>
      <basicBlocks>50</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="8" mTag="Region 3" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>52</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="9" mTag="Region 4" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>54</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="10" mTag="Return" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1" mMinLatency="2" mMaxLatency="11">
      <basicBlocks>58</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
  </CFGRegionsRoot>
</cdfg:DBCdfg>
