// Seed: 2597551686
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd32,
    parameter id_3 = 32'd90
) (
    input wor id_0,
    input tri id_1,
    input tri _id_2,
    output supply0 _id_3,
    output wand id_4,
    input supply0 id_5
);
  logic [id_3 : id_2] id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8[-1 : 1],
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output wire id_10;
  input wire id_9;
  output logic [7:0] id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_10 = -1;
  wire id_12, id_13;
  wire id_14;
  ;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_6,
      id_13
  );
  logic id_15;
endmodule
