
*** Running vivado
    with args -log design_1_pulse_gen_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_pulse_gen_0_2.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_pulse_gen_0_2.tcl -notrace
Command: synth_design -top design_1_pulse_gen_0_2 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1992 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 416.805 ; gain = 103.180
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_pulse_gen_0_2' [c:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/ip/design_1_pulse_gen_0_2/synth/design_1_pulse_gen_0_2.v:58]
INFO: [Synth 8-6157] synthesizing module 'pulse_gen' [C:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/pulse_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_divider_250KHZ' [C:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/clock_divider_1HZ.v:22]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider_250KHZ' (1#1) [C:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/clock_divider_1HZ.v:22]
WARNING: [Synth 8-5788] Register count_reg in module pulse_gen is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/pulse_gen.v:47]
INFO: [Synth 8-6155] done synthesizing module 'pulse_gen' (2#1) [C:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/pulse_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_pulse_gen_0_2' (3#1) [c:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/ip/design_1_pulse_gen_0_2/synth/design_1_pulse_gen_0_2.v:58]
WARNING: [Synth 8-3331] design pulse_gen has unconnected port din[31]
WARNING: [Synth 8-3331] design pulse_gen has unconnected port din[30]
WARNING: [Synth 8-3331] design pulse_gen has unconnected port din[29]
WARNING: [Synth 8-3331] design pulse_gen has unconnected port din[28]
WARNING: [Synth 8-3331] design pulse_gen has unconnected port din[27]
WARNING: [Synth 8-3331] design pulse_gen has unconnected port din[26]
WARNING: [Synth 8-3331] design pulse_gen has unconnected port din[25]
WARNING: [Synth 8-3331] design pulse_gen has unconnected port din[24]
WARNING: [Synth 8-3331] design pulse_gen has unconnected port din[23]
WARNING: [Synth 8-3331] design pulse_gen has unconnected port din[22]
WARNING: [Synth 8-3331] design pulse_gen has unconnected port din[21]
WARNING: [Synth 8-3331] design pulse_gen has unconnected port din[20]
WARNING: [Synth 8-3331] design pulse_gen has unconnected port din[19]
WARNING: [Synth 8-3331] design pulse_gen has unconnected port din[18]
WARNING: [Synth 8-3331] design pulse_gen has unconnected port din[17]
WARNING: [Synth 8-3331] design pulse_gen has unconnected port din[16]
WARNING: [Synth 8-3331] design pulse_gen has unconnected port datacount[11]
WARNING: [Synth 8-3331] design pulse_gen has unconnected port datacount[10]
WARNING: [Synth 8-3331] design pulse_gen has unconnected port datacount[9]
WARNING: [Synth 8-3331] design pulse_gen has unconnected port datacount[8]
WARNING: [Synth 8-3331] design pulse_gen has unconnected port datacount[7]
WARNING: [Synth 8-3331] design pulse_gen has unconnected port datacount[6]
WARNING: [Synth 8-3331] design pulse_gen has unconnected port datacount[5]
WARNING: [Synth 8-3331] design pulse_gen has unconnected port datacount[4]
WARNING: [Synth 8-3331] design pulse_gen has unconnected port datacount[3]
WARNING: [Synth 8-3331] design pulse_gen has unconnected port datacount[2]
WARNING: [Synth 8-3331] design pulse_gen has unconnected port datacount[1]
WARNING: [Synth 8-3331] design pulse_gen has unconnected port datacount[0]
WARNING: [Synth 8-3331] design pulse_gen has unconnected port empty
WARNING: [Synth 8-3331] design pulse_gen has unconnected port vld
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 471.676 ; gain = 158.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 471.676 ; gain = 158.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 471.676 ; gain = 158.051
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 799.496 ; gain = 2.379
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 799.496 ; gain = 485.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 799.496 ; gain = 485.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 799.496 ; gain = 485.871
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "CLK250KHZ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 799.496 ; gain = 485.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_divider_250KHZ 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pulse_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_pulse_gen_0_2 has unconnected port din[31]
WARNING: [Synth 8-3331] design design_1_pulse_gen_0_2 has unconnected port din[30]
WARNING: [Synth 8-3331] design design_1_pulse_gen_0_2 has unconnected port din[29]
WARNING: [Synth 8-3331] design design_1_pulse_gen_0_2 has unconnected port din[28]
WARNING: [Synth 8-3331] design design_1_pulse_gen_0_2 has unconnected port din[27]
WARNING: [Synth 8-3331] design design_1_pulse_gen_0_2 has unconnected port din[26]
WARNING: [Synth 8-3331] design design_1_pulse_gen_0_2 has unconnected port din[25]
WARNING: [Synth 8-3331] design design_1_pulse_gen_0_2 has unconnected port din[24]
WARNING: [Synth 8-3331] design design_1_pulse_gen_0_2 has unconnected port din[23]
WARNING: [Synth 8-3331] design design_1_pulse_gen_0_2 has unconnected port din[22]
WARNING: [Synth 8-3331] design design_1_pulse_gen_0_2 has unconnected port din[21]
WARNING: [Synth 8-3331] design design_1_pulse_gen_0_2 has unconnected port din[20]
WARNING: [Synth 8-3331] design design_1_pulse_gen_0_2 has unconnected port din[19]
WARNING: [Synth 8-3331] design design_1_pulse_gen_0_2 has unconnected port din[18]
WARNING: [Synth 8-3331] design design_1_pulse_gen_0_2 has unconnected port din[17]
WARNING: [Synth 8-3331] design design_1_pulse_gen_0_2 has unconnected port din[16]
WARNING: [Synth 8-3331] design design_1_pulse_gen_0_2 has unconnected port datacount[11]
WARNING: [Synth 8-3331] design design_1_pulse_gen_0_2 has unconnected port datacount[10]
WARNING: [Synth 8-3331] design design_1_pulse_gen_0_2 has unconnected port datacount[9]
WARNING: [Synth 8-3331] design design_1_pulse_gen_0_2 has unconnected port datacount[8]
WARNING: [Synth 8-3331] design design_1_pulse_gen_0_2 has unconnected port datacount[7]
WARNING: [Synth 8-3331] design design_1_pulse_gen_0_2 has unconnected port datacount[6]
WARNING: [Synth 8-3331] design design_1_pulse_gen_0_2 has unconnected port datacount[5]
WARNING: [Synth 8-3331] design design_1_pulse_gen_0_2 has unconnected port datacount[4]
WARNING: [Synth 8-3331] design design_1_pulse_gen_0_2 has unconnected port datacount[3]
WARNING: [Synth 8-3331] design design_1_pulse_gen_0_2 has unconnected port datacount[2]
WARNING: [Synth 8-3331] design design_1_pulse_gen_0_2 has unconnected port datacount[1]
WARNING: [Synth 8-3331] design design_1_pulse_gen_0_2 has unconnected port datacount[0]
WARNING: [Synth 8-3331] design design_1_pulse_gen_0_2 has unconnected port empty
WARNING: [Synth 8-3331] design design_1_pulse_gen_0_2 has unconnected port vld
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/read_reg )
INFO: [Synth 8-3332] Sequential element (inst/read_reg) is unused and will be removed from module design_1_pulse_gen_0_2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 799.496 ; gain = 485.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 819.238 ; gain = 505.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 819.238 ; gain = 505.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 828.773 ; gain = 515.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 828.773 ; gain = 515.148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 828.773 ; gain = 515.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 828.773 ; gain = 515.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 828.773 ; gain = 515.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 828.773 ; gain = 515.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 828.773 ; gain = 515.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |     1|
|3     |LUT2   |    16|
|4     |LUT3   |     2|
|5     |LUT6   |     5|
|6     |FDCE   |    16|
|7     |FDRE   |     7|
+------+-------+------+

Report Instance Areas: 
+------+-----------+---------------------+------+
|      |Instance   |Module               |Cells |
+------+-----------+---------------------+------+
|1     |top        |                     |    51|
|2     |  inst     |pulse_gen            |    51|
|3     |    ticker |clock_divider_250KHZ |    15|
+------+-----------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 828.773 ; gain = 515.148
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 828.773 ; gain = 187.328
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 828.773 ; gain = 515.148
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 62 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 839.512 ; gain = 538.383
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.runs/design_1_pulse_gen_0_2_synth_1/design_1_pulse_gen_0_2.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.runs/design_1_pulse_gen_0_2_synth_1/design_1_pulse_gen_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_pulse_gen_0_2_utilization_synth.rpt -pb design_1_pulse_gen_0_2_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 839.512 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 11:39:40 2019...
