

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_2'
================================================================
* Date:           Thu Jan  2 19:12:54 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.310|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  15689|  62729|  15689|  62729|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+--------------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |     Trip     |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  |     Count    | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+--------------+----------+
        |- Loop 1  |  15687|  62727|        11|          5|          1| 3136 ~ 12544 |    yes   |
        +----------+-------+-------+----------+-----------+-----------+--------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     10|       -|      -|    -|
|Expression       |        -|      0|       0|   1107|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    311|    -|
|Register         |        -|      -|     640|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     10|     640|   1418|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------------------------+---------------------------------------+--------------+
    |                  Instance                 |                 Module                |  Expression  |
    +-------------------------------------------+---------------------------------------+--------------+
    |network_mac_muladd_6ns_9ns_5ns_14_1_1_U40  |network_mac_muladd_6ns_9ns_5ns_14_1_1  | i0 + i1 * i2 |
    |network_mul_mul_16s_16s_30_1_1_U32         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U33         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U34         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U35         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U36         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U37         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U38         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U39         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U41         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    +-------------------------------------------+---------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln40_1_fu_557_p2          |     *    |      0|  0|  33|           5|           7|
    |mul_ln40_fu_475_p2            |     *    |      0|  0|  33|           5|           7|
    |mul_ln48_1_fu_762_p2          |     *    |      0|  0|  26|           5|           6|
    |mul_ln48_fu_1006_p2           |     *    |      0|  0|  26|           5|           6|
    |mul_ln4_fu_425_p2             |     *    |      0|  0|  17|           5|           5|
    |tmp10_0_0_mid2_fu_657_p2      |     *    |      0|  0|  51|           7|           9|
    |tmp10_1_0_mid2_fu_671_p2      |     *    |      0|  0|  51|           7|           9|
    |tmp10_2_0_mid2_fu_705_p2      |     *    |      0|  0|  51|           7|           9|
    |add_ln23_fu_794_p2            |     +    |      0|  0|  19|           1|          14|
    |add_ln24_3_fu_644_p2          |     +    |      0|  0|  15|           2|           8|
    |add_ln24_4_fu_676_p2          |     +    |      0|  0|  15|           2|           8|
    |add_ln24_5_fu_686_p2          |     +    |      0|  0|  15|           3|           8|
    |add_ln24_6_fu_742_p2          |     +    |      0|  0|  15|           3|           8|
    |add_ln24_7_fu_752_p2          |     +    |      0|  0|  15|           3|           8|
    |add_ln24_8_fu_808_p2          |     +    |      0|  0|  15|           3|           8|
    |add_ln24_9_fu_818_p2          |     +    |      0|  0|  15|           4|           8|
    |add_ln24_fu_634_p2            |     +    |      0|  0|  15|           1|           8|
    |add_ln27_4_fu_538_p2          |     +    |      0|  0|  15|           8|           8|
    |add_ln27_fu_469_p2            |     +    |      0|  0|  15|           8|           8|
    |add_ln32_1_fu_628_p2          |     +    |      0|  0|  14|           1|          10|
    |add_ln40_10_fu_945_p2         |     +    |      0|  0|  19|          14|          14|
    |add_ln40_2_fu_732_p2          |     +    |      0|  0|  19|          14|          14|
    |add_ln40_3_fu_766_p2          |     +    |      0|  0|  15|           2|           5|
    |add_ln40_4_fu_775_p2          |     +    |      0|  0|  19|          14|          14|
    |add_ln40_5_fu_785_p2          |     +    |      0|  0|  19|          14|          14|
    |add_ln40_6_fu_865_p2          |     +    |      0|  0|  19|          14|          14|
    |add_ln40_7_fu_874_p2          |     +    |      0|  0|  19|          14|          14|
    |add_ln40_8_fu_927_p2          |     +    |      0|  0|  19|          14|          14|
    |add_ln40_9_fu_936_p2          |     +    |      0|  0|  19|          14|          14|
    |add_ln40_fu_713_p2            |     +    |      0|  0|  19|          14|          14|
    |add_ln48_1_fu_986_p2          |     +    |      0|  0|  23|          16|          16|
    |add_ln48_2_fu_991_p2          |     +    |      0|  0|  23|          16|          16|
    |add_ln48_3_fu_995_p2          |     +    |      0|  0|  16|          16|          16|
    |add_ln48_4_fu_1000_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln48_5_fu_1073_p2         |     +    |      0|  0|  23|          16|          16|
    |add_ln48_6_fu_1097_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln48_7_fu_1101_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln48_8_fu_1106_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln48_9_fu_1111_p2         |     +    |      0|  0|  16|          16|          16|
    |out_d_fu_495_p2               |     +    |      0|  0|  15|           1|           5|
    |out_h_fu_590_p2               |     +    |      0|  0|  15|           1|           5|
    |out_w_fu_723_p2               |     +    |      0|  0|  15|           1|           5|
    |tmp10_1_0_mid2_v_v_fu_662_p2  |     +    |      0|  0|  15|           1|           9|
    |tmp10_2_0_mid2_v_v_fu_696_p2  |     +    |      0|  0|  15|           2|           9|
    |tmp11_fu_1010_p2              |     +    |      0|  0|  15|           9|           9|
    |tmp11_mid1_fu_1035_p2         |     +    |      0|  0|  15|           9|           9|
    |tmp_0_0_fu_484_p2             |     +    |      0|  0|  15|           9|           9|
    |tmp_0_0_mid1_fu_614_p2        |     +    |      0|  0|  15|           9|           9|
    |ap_condition_135              |    and   |      0|  0|   2|           1|           1|
    |ap_condition_150              |    and   |      0|  0|   2|           1|           1|
    |icmp_ln23_fu_490_p2           |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln32_fu_501_p2           |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln33_1_fu_578_p2         |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln33_fu_439_p2           |   icmp   |      0|  0|  11|           5|           1|
    |empty_55_fu_596_p2            |    or    |      0|  0|   2|           1|           1|
    |out_w_0_mid2_fu_602_p3        |  select  |      0|  0|   5|           1|           1|
    |select_ln24_1_fu_544_p3       |  select  |      0|  0|   8|           1|           8|
    |select_ln24_2_fu_828_p3       |  select  |      0|  0|   5|           1|           5|
    |select_ln24_3_fu_562_p3       |  select  |      0|  0|   9|           1|           9|
    |select_ln24_4_fu_1023_p3      |  select  |      0|  0|   9|           1|           9|
    |select_ln24_5_fu_570_p3       |  select  |      0|  0|   9|           1|           9|
    |select_ln24_6_fu_1029_p3      |  select  |      0|  0|   9|           1|           9|
    |select_ln24_7_fu_583_p3       |  select  |      0|  0|   2|           1|           1|
    |select_ln24_fu_506_p3         |  select  |      0|  0|   5|           1|           1|
    |select_ln32_13_fu_883_p3      |  select  |      0|  0|  10|           1|           1|
    |select_ln32_fu_834_p3         |  select  |      0|  0|   5|           1|           5|
    |tmp10_0_0_mid2_v_v_fu_620_p3  |  select  |      0|  0|   9|           1|           9|
    |tmp12_mid2_v_v_fu_1040_p3     |  select  |      0|  0|   9|           1|           9|
    |ap_enable_pp0                 |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0|1107|         450|         617|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                    |  15|          3|    1|          3|
    |ap_phi_mux_indvar_flatten48_phi_fu_308_p4  |   9|          2|   14|         28|
    |ap_phi_mux_indvar_flatten_phi_fu_332_p4    |   9|          2|   10|         20|
    |ap_phi_mux_out_d_0_phi_fu_320_p4           |   9|          2|    5|         10|
    |ap_phi_mux_out_h_0_phi_fu_343_p4           |   9|          2|    5|         10|
    |ap_phi_mux_out_w_0_phi_fu_354_p4           |   9|          2|    5|         10|
    |indvar_flatten48_reg_304                   |   9|          2|   14|         28|
    |indvar_flatten_reg_328                     |   9|          2|   10|         20|
    |input_r_address0                           |  33|          6|   14|         84|
    |input_r_address1                           |  27|          5|   14|         70|
    |kernel_0_address0                          |  33|          6|    8|         48|
    |kernel_0_address1                          |  27|          5|    8|         40|
    |out_d_0_reg_316                            |   9|          2|    5|         10|
    |out_h_0_reg_339                            |   9|          2|    5|         10|
    |out_w_0_reg_350                            |   9|          2|    5|         10|
    |reg_361                                    |   9|          2|   16|         32|
    |reg_374                                    |   9|          2|   16|         32|
    |reg_379                                    |   9|          2|   16|         32|
    |reg_384                                    |   9|          2|   16|         32|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 311|         63|  189|        539|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |add_ln23_reg_1428                            |  14|   0|   14|          0|
    |add_ln32_1_reg_1317                          |  10|   0|   10|          0|
    |add_ln40_10_reg_1504                         |  14|   0|   14|          0|
    |add_ln48_4_reg_1524                          |  16|   0|   16|          0|
    |add_ln48_5_reg_1544                          |  16|   0|   16|          0|
    |add_ln48_9_reg_1559                          |  16|   0|   16|          0|
    |add_ln48_reg_1554                            |  14|   0|   14|          0|
    |ap_CS_fsm                                    |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |empty_reg_1213                               |   5|   0|    5|          0|
    |icmp_ln23_reg_1243                           |   1|   0|    1|          0|
    |icmp_ln23_reg_1243_pp0_iter1_reg             |   1|   0|    1|          0|
    |icmp_ln32_reg_1252                           |   1|   0|    1|          0|
    |icmp_ln32_reg_1252_pp0_iter1_reg             |   1|   0|    1|          0|
    |icmp_ln33_reg_1228                           |   1|   0|    1|          0|
    |indvar_flatten48_reg_304                     |  14|   0|   14|          0|
    |indvar_flatten_reg_328                       |  10|   0|   10|          0|
    |kernel_0_load_4_reg_1391                     |  16|   0|   16|          0|
    |mul_ln48_1_reg_1406                          |   9|   0|    9|          0|
    |mul_ln4_reg_1218                             |  10|   0|   10|          0|
    |out_d_0_reg_316                              |   5|   0|    5|          0|
    |out_d_reg_1247                               |   5|   0|    5|          0|
    |out_h_0_reg_339                              |   5|   0|    5|          0|
    |out_h_reg_1293                               |   5|   0|    5|          0|
    |out_w_0_mid2_reg_1298                        |   5|   0|    5|          0|
    |out_w_0_reg_350                              |   5|   0|    5|          0|
    |out_w_reg_1375                               |   5|   0|    5|          0|
    |reg_361                                      |  16|   0|   16|          0|
    |reg_366                                      |  16|   0|   16|          0|
    |reg_370                                      |  16|   0|   16|          0|
    |reg_374                                      |  16|   0|   16|          0|
    |reg_379                                      |  16|   0|   16|          0|
    |reg_384                                      |  16|   0|   16|          0|
    |select_ln24_1_reg_1270                       |   8|   0|    8|          0|
    |select_ln24_2_reg_1443                       |   5|   0|    5|          0|
    |select_ln24_7_reg_1287                       |   1|   0|    1|          0|
    |select_ln24_7_reg_1287_pp0_iter1_reg         |   1|   0|    1|          0|
    |select_ln24_reg_1260                         |   5|   0|    5|          0|
    |select_ln32_13_reg_1474                      |  10|   0|   10|          0|
    |select_ln32_reg_1449                         |   5|   0|    5|          0|
    |tmp10_0_0_mid2_reg_1332                      |  14|   0|   14|          0|
    |tmp10_0_0_mid2_v_v_reg_1310                  |   9|   0|    9|          0|
    |tmp10_1_0_mid2_reg_1339                      |  14|   0|   14|          0|
    |tmp10_2_0_mid2_reg_1356                      |  14|   0|   14|          0|
    |tmp12_mid2_v_v_reg_1529                      |   9|   0|    9|          0|
    |tmp_1_reg_1223                               |  10|   0|   14|          4|
    |trunc_ln48_1_reg_1484                        |  16|   0|   16|          0|
    |trunc_ln48_2_reg_1489                        |  16|   0|   16|          0|
    |trunc_ln48_3_reg_1509                        |  16|   0|   16|          0|
    |trunc_ln48_4_reg_1514                        |  16|   0|   16|          0|
    |trunc_ln48_5_reg_1534                        |  16|   0|   16|          0|
    |trunc_ln48_6_reg_1539                        |  16|   0|   16|          0|
    |trunc_ln48_7_reg_1549                        |  16|   0|   16|          0|
    |trunc_ln48_s_reg_1459                        |  16|   0|   16|          0|
    |trunc_ln_reg_1454                            |  16|   0|   16|          0|
    |zext_ln40_1_cast14_reg_1195                  |   7|   0|   14|          7|
    |zext_ln40_1_reg_1363                         |   5|   0|   14|          9|
    |zext_ln40_1_reg_1363_pp0_iter1_reg           |   5|   0|   14|          9|
    |zext_ln40_2_cast_mid_reg_1305                |   5|   0|    9|          4|
    |zext_ln40_2_cast_mid_reg_1305_pp0_iter1_reg  |   5|   0|    9|          4|
    |zext_ln40_2_cast_reg_1238                    |   5|   0|    9|          4|
    |zext_ln40_2_cast_reg_1238_pp0_iter1_reg      |   5|   0|    9|          4|
    |zext_ln40_3_reg_1380                         |   5|   0|   14|          9|
    |zext_ln40_5_reg_1412                         |   5|   0|   14|          9|
    |zext_ln40_reg_1189                           |   7|   0|    9|          2|
    |zext_ln48_1_cast_reg_1208                    |   6|   0|   14|          8|
    |zext_ln48_1_reg_1233                         |   5|   0|    9|          4|
    |zext_ln48_1_reg_1233_pp0_iter1_reg           |   5|   0|    9|          4|
    |zext_ln48_2_reg_1265                         |   5|   0|    9|          4|
    |zext_ln48_reg_1202                           |   6|   0|    9|          3|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 640|   0|  728|         88|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|input_height       |  in |    7|   ap_none  |      input_height      |    scalar    |
|input_width        |  in |    6|   ap_none  |       input_width      |    scalar    |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|input_r_address1   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce1        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q1         |  in |   16|  ap_memory |         input_r        |     array    |
|output_height      |  in |    6|   ap_none  |      output_height     |    scalar    |
|output_width       |  in |    6|   ap_none  |      output_width      |    scalar    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
|bias_address0      | out |    4|  ap_memory |          bias          |     array    |
|bias_ce0           | out |    1|  ap_memory |          bias          |     array    |
|bias_q0            |  in |   16|  ap_memory |          bias          |     array    |
|kernel_0_address0  | out |    8|  ap_memory |        kernel_0        |     array    |
|kernel_0_ce0       | out |    1|  ap_memory |        kernel_0        |     array    |
|kernel_0_q0        |  in |   16|  ap_memory |        kernel_0        |     array    |
|kernel_0_address1  | out |    8|  ap_memory |        kernel_0        |     array    |
|kernel_0_ce1       | out |    1|  ap_memory |        kernel_0        |     array    |
|kernel_0_q1        |  in |   16|  ap_memory |        kernel_0        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 5, D = 11, States = { 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 13 10 
10 --> 11 
11 --> 12 
12 --> 2 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.49>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_width)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 14 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%output_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_height)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 15 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 16 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 17 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln4 = sext i6 %input_width_read to i7" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 18 'sext' 'sext_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i7 %input_height_read to i9" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 19 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln40_1_cast14 = zext i7 %sext_ln4 to i14" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 20 'zext' 'zext_ln40_1_cast14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i6 %output_height_read to i9" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 21 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln48_1_cast = zext i6 %output_width_read to i14" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 22 'zext' 'zext_ln48_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = trunc i6 %output_width_read to i5" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 23 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_53 = trunc i6 %output_height_read to i5" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 24 'trunc' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i5 %empty_53 to i10" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 25 'zext' 'zext_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln4_1 = zext i5 %empty to i10" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 26 'zext' 'zext_ln4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (3.49ns)   --->   "%mul_ln4 = mul i10 %zext_ln4, %zext_ln4_1" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 27 'mul' 'mul_ln4' <Predicate = true> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %mul_ln4, i4 0)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 28 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.36ns)   --->   "%icmp_ln33 = icmp eq i5 %empty, 0" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 29 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.31>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten48 = phi i14 [ 0, %0 ], [ %add_ln23, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 31 'phi' 'indvar_flatten48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %select_ln24_2, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 32 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %select_ln32_13, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 33 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ 0, %0 ], [ %select_ln32, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 34 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ 0, %0 ], [ %out_w, %hls_label_2 ]"   --->   Operation 35 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i5 %out_d_0 to i9" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 36 'zext' 'zext_ln48_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i5 %out_d_0 to i8" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 37 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i5 %out_d_0 to i4" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 38 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln27, i3 0)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 39 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i7 %shl_ln to i8" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 40 'zext' 'zext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.87ns)   --->   "%add_ln27 = add i8 %zext_ln27, %zext_ln27_1" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 41 'add' 'add_ln27' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (3.74ns)   --->   "%mul_ln40 = mul i9 %zext_ln48_1, %zext_ln40" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 42 'mul' 'mul_ln40' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln40_2_cast = zext i5 %out_h_0 to i9" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 43 'zext' 'zext_ln40_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.82ns)   --->   "%tmp_0_0 = add i9 %zext_ln40_2_cast, %mul_ln40" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 44 'add' 'tmp_0_0' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (2.20ns)   --->   "%icmp_ln23 = icmp eq i14 %indvar_flatten48, %tmp_1" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 45 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.78ns)   --->   "%out_d = add i5 1, %out_d_0" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 46 'add' 'out_d' <Predicate = (!icmp_ln23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.77ns)   --->   "%icmp_ln32 = icmp eq i10 %indvar_flatten, %mul_ln4" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 47 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln23)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.21ns)   --->   "%select_ln24 = select i1 %icmp_ln32, i5 0, i5 %out_h_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 48 'select' 'select_ln24' <Predicate = (!icmp_ln23)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln48_2 = zext i5 %out_d to i9" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 49 'zext' 'zext_ln48_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i5 %out_d to i8" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 50 'zext' 'zext_ln27_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = trunc i5 %out_d to i4" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 51 'trunc' 'trunc_ln27_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln27_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln27_1, i3 0)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 52 'bitconcatenate' 'shl_ln27_mid1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i7 %shl_ln27_mid1 to i8" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 53 'zext' 'zext_ln27_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.87ns)   --->   "%add_ln27_4 = add i8 %zext_ln27_2, %zext_ln27_3" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 54 'add' 'add_ln27_4' <Predicate = (!icmp_ln23)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.24ns)   --->   "%select_ln24_1 = select i1 %icmp_ln32, i8 %add_ln27_4, i8 %add_ln27" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 55 'select' 'select_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i8 %select_ln24_1 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 56 'zext' 'zext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%kernel_0_addr = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %zext_ln24" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 57 'getelementptr' 'kernel_0_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (3.25ns)   --->   "%kernel_0_load = load i16* %kernel_0_addr, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 58 'load' 'kernel_0_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_2 : Operation 59 [1/1] (3.74ns)   --->   "%mul_ln40_1 = mul i9 %zext_ln48_2, %zext_ln40" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 59 'mul' 'mul_ln40_1' <Predicate = (!icmp_ln23)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node tmp_0_0_mid1)   --->   "%select_ln24_3 = select i1 %icmp_ln32, i9 %mul_ln40_1, i9 %mul_ln40" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 60 'select' 'select_ln24_3' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node tmp10_0_0_mid2_v_v)   --->   "%select_ln24_5 = select i1 %icmp_ln32, i9 %mul_ln40_1, i9 %tmp_0_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 61 'select' 'select_ln24_5' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.36ns)   --->   "%icmp_ln33_1 = icmp eq i5 %out_w_0, %empty" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 62 'icmp' 'icmp_ln33_1' <Predicate = (!icmp_ln23)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.99ns)   --->   "%select_ln24_7 = select i1 %icmp_ln32, i1 %icmp_ln33, i1 %icmp_ln33_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 63 'select' 'select_ln24_7' <Predicate = (!icmp_ln23)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.78ns)   --->   "%out_h = add i5 1, %select_ln24" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 64 'add' 'out_h' <Predicate = (!icmp_ln23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node out_w_0_mid2)   --->   "%empty_55 = or i1 %select_ln24_7, %icmp_ln32" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 65 'or' 'empty_55' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.21ns) (out node of the LUT)   --->   "%out_w_0_mid2 = select i1 %empty_55, i5 0, i5 %out_w_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 66 'select' 'out_w_0_mid2' <Predicate = (!icmp_ln23)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln40_2_cast_mid = zext i5 %out_h to i9" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 67 'zext' 'zext_ln40_2_cast_mid' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp_0_0_mid1 = add i9 %zext_ln40_2_cast_mid, %select_ln24_3" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 68 'add' 'tmp_0_0_mid1' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.96ns) (out node of the LUT)   --->   "%tmp10_0_0_mid2_v_v = select i1 %select_ln24_7, i9 %tmp_0_0_mid1, i9 %select_ln24_5" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 69 'select' 'tmp10_0_0_mid2_v_v' <Predicate = (!icmp_ln23)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.73ns)   --->   "%add_ln32_1 = add i10 1, %indvar_flatten" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 70 'add' 'add_ln32_1' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.17>
ST_3 : Operation 71 [1/2] (3.25ns)   --->   "%kernel_0_load = load i16* %kernel_0_addr, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 71 'load' 'kernel_0_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_3 : Operation 72 [1/1] (1.91ns)   --->   "%add_ln24 = add i8 1, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 72 'add' 'add_ln24' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i8 %add_ln24 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 73 'zext' 'zext_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%kernel_0_addr_1 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %zext_ln24_1" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 74 'getelementptr' 'kernel_0_addr_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (3.25ns)   --->   "%kernel_0_load_1 = load i16* %kernel_0_addr_1, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 75 'load' 'kernel_0_load_1' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_3 : Operation 76 [1/1] (1.91ns)   --->   "%add_ln24_3 = add i8 2, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 76 'add' 'add_ln24_3' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln24_2 = zext i8 %add_ln24_3 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 77 'zext' 'zext_ln24_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%kernel_0_addr_2 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %zext_ln24_2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 78 'getelementptr' 'kernel_0_addr_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 79 [2/2] (3.25ns)   --->   "%kernel_0_load_2 = load i16* %kernel_0_addr_2, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 79 'load' 'kernel_0_load_2' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp10_0_0_mid2_v = zext i9 %tmp10_0_0_mid2_v_v to i14" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 80 'zext' 'tmp10_0_0_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (4.35ns)   --->   "%tmp10_0_0_mid2 = mul i14 %zext_ln40_1_cast14, %tmp10_0_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 81 'mul' 'tmp10_0_0_mid2' <Predicate = (!icmp_ln23)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (1.82ns)   --->   "%tmp10_1_0_mid2_v_v = add i9 1, %tmp10_0_0_mid2_v_v" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 82 'add' 'tmp10_1_0_mid2_v_v' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp10_1_0_mid2_v = zext i9 %tmp10_1_0_mid2_v_v to i14" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 83 'zext' 'tmp10_1_0_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (4.35ns)   --->   "%tmp10_1_0_mid2 = mul i14 %zext_ln40_1_cast14, %tmp10_1_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 84 'mul' 'tmp10_1_0_mid2' <Predicate = (!icmp_ln23)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.84>
ST_4 : Operation 85 [1/2] (3.25ns)   --->   "%kernel_0_load_1 = load i16* %kernel_0_addr_1, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 85 'load' 'kernel_0_load_1' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_4 : Operation 86 [1/2] (3.25ns)   --->   "%kernel_0_load_2 = load i16* %kernel_0_addr_2, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 86 'load' 'kernel_0_load_2' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_4 : Operation 87 [1/1] (1.91ns)   --->   "%add_ln24_4 = add i8 3, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 87 'add' 'add_ln24_4' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln24_3 = zext i8 %add_ln24_4 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 88 'zext' 'zext_ln24_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%kernel_0_addr_3 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %zext_ln24_3" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 89 'getelementptr' 'kernel_0_addr_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 90 [2/2] (3.25ns)   --->   "%kernel_0_load_3 = load i16* %kernel_0_addr_3, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 90 'load' 'kernel_0_load_3' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_4 : Operation 91 [1/1] (1.91ns)   --->   "%add_ln24_5 = add i8 4, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 91 'add' 'add_ln24_5' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln24_4 = zext i8 %add_ln24_5 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 92 'zext' 'zext_ln24_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%kernel_0_addr_4 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %zext_ln24_4" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 93 'getelementptr' 'kernel_0_addr_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 94 [2/2] (3.25ns)   --->   "%kernel_0_load_4 = load i16* %kernel_0_addr_4, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 94 'load' 'kernel_0_load_4' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_4 : Operation 95 [1/1] (1.82ns)   --->   "%tmp10_2_0_mid2_v_v = add i9 2, %tmp10_0_0_mid2_v_v" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 95 'add' 'tmp10_2_0_mid2_v_v' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%tmp10_2_0_mid2_v = zext i9 %tmp10_2_0_mid2_v_v to i14" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 96 'zext' 'tmp10_2_0_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (4.35ns)   --->   "%tmp10_2_0_mid2 = mul i14 %zext_ln40_1_cast14, %tmp10_2_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 97 'mul' 'tmp10_2_0_mid2' <Predicate = (!icmp_ln23)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i5 %out_w_0_mid2 to i14" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 98 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (1.81ns)   --->   "%add_ln40 = add i14 %zext_ln40_1, %tmp10_0_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 99 'add' 'add_ln40' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i14 %add_ln40 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 100 'zext' 'zext_ln40_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 101 'getelementptr' 'input_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 102 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 102 'load' 'input_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_4 : Operation 103 [1/1] (1.78ns)   --->   "%out_w = add i5 1, %out_w_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 103 'add' 'out_w' <Predicate = (!icmp_ln23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i5 %out_w to i14" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 104 'zext' 'zext_ln40_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (1.81ns)   --->   "%add_ln40_2 = add i14 %tmp10_0_0_mid2, %zext_ln40_3" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 105 'add' 'add_ln40_2' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln40_4 = zext i14 %add_ln40_2 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 106 'zext' 'zext_ln40_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_4" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 107 'getelementptr' 'input_addr_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 108 [2/2] (3.25ns)   --->   "%input_load_7 = load i16* %input_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 108 'load' 'input_load_7' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 5 <SV = 4> <Delay = 6.84>
ST_5 : Operation 109 [1/2] (3.25ns)   --->   "%kernel_0_load_3 = load i16* %kernel_0_addr_3, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 109 'load' 'kernel_0_load_3' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 110 [1/2] (3.25ns)   --->   "%kernel_0_load_4 = load i16* %kernel_0_addr_4, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 110 'load' 'kernel_0_load_4' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 111 [1/1] (1.91ns)   --->   "%add_ln24_6 = add i8 5, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 111 'add' 'add_ln24_6' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln24_5 = zext i8 %add_ln24_6 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 112 'zext' 'zext_ln24_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%kernel_0_addr_5 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %zext_ln24_5" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 113 'getelementptr' 'kernel_0_addr_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 114 [2/2] (3.25ns)   --->   "%kernel_0_load_5 = load i16* %kernel_0_addr_5, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 114 'load' 'kernel_0_load_5' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 115 [1/1] (1.91ns)   --->   "%add_ln24_7 = add i8 6, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 115 'add' 'add_ln24_7' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln24_6 = zext i8 %add_ln24_7 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 116 'zext' 'zext_ln24_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%kernel_0_addr_6 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %zext_ln24_6" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 117 'getelementptr' 'kernel_0_addr_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 118 [2/2] (3.25ns)   --->   "%kernel_0_load_6 = load i16* %kernel_0_addr_6, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 118 'load' 'kernel_0_load_6' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 119 [1/1] (3.78ns)   --->   "%mul_ln48_1 = mul i9 %zext_ln48_2, %zext_ln48" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 119 'mul' 'mul_ln48_1' <Predicate = (!icmp_ln23)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 120 'load' 'input_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 121 [1/2] (3.25ns)   --->   "%input_load_7 = load i16* %input_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 121 'load' 'input_load_7' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 122 [1/1] (1.78ns)   --->   "%add_ln40_3 = add i5 2, %out_w_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 122 'add' 'add_ln40_3' <Predicate = (!icmp_ln23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln40_5 = zext i5 %add_ln40_3 to i14" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 123 'zext' 'zext_ln40_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (1.81ns)   --->   "%add_ln40_4 = add i14 %tmp10_0_0_mid2, %zext_ln40_5" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 124 'add' 'add_ln40_4' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln40_6 = zext i14 %add_ln40_4 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 125 'zext' 'zext_ln40_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_6" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 126 'getelementptr' 'input_addr_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 127 [2/2] (3.25ns)   --->   "%input_load_8 = load i16* %input_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 127 'load' 'input_load_8' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 128 [1/1] (1.81ns)   --->   "%add_ln40_5 = add i14 %zext_ln40_1, %tmp10_1_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 128 'add' 'add_ln40_5' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln40_7 = zext i14 %add_ln40_5 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 129 'zext' 'zext_ln40_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_7" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 130 'getelementptr' 'input_addr_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 131 [2/2] (3.25ns)   --->   "%input_load_9 = load i16* %input_addr_9, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 131 'load' 'input_load_9' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 6 <SV = 5> <Delay = 6.38>
ST_6 : Operation 132 [1/1] (1.81ns)   --->   "%add_ln23 = add i14 1, %indvar_flatten48" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 132 'add' 'add_ln23' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i16 %kernel_0_load to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 133 'sext' 'sext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln24_1 = sext i16 %kernel_0_load_1 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 134 'sext' 'sext_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 135 [1/2] (3.25ns)   --->   "%kernel_0_load_5 = load i16* %kernel_0_addr_5, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 135 'load' 'kernel_0_load_5' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 136 [1/2] (3.25ns)   --->   "%kernel_0_load_6 = load i16* %kernel_0_addr_6, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 136 'load' 'kernel_0_load_6' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 137 [1/1] (1.91ns)   --->   "%add_ln24_8 = add i8 7, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 137 'add' 'add_ln24_8' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln24_7 = zext i8 %add_ln24_8 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 138 'zext' 'zext_ln24_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%kernel_0_addr_7 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %zext_ln24_7" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 139 'getelementptr' 'kernel_0_addr_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 140 [2/2] (3.25ns)   --->   "%kernel_0_load_7 = load i16* %kernel_0_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 140 'load' 'kernel_0_load_7' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 141 [1/1] (1.91ns)   --->   "%add_ln24_9 = add i8 8, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 141 'add' 'add_ln24_9' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln24_8 = zext i8 %add_ln24_9 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 142 'zext' 'zext_ln24_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%kernel_0_addr_8 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %zext_ln24_8" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 143 'getelementptr' 'kernel_0_addr_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 144 [2/2] (3.25ns)   --->   "%kernel_0_load_8 = load i16* %kernel_0_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 144 'load' 'kernel_0_load_8' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 145 [1/1] (1.21ns)   --->   "%select_ln24_2 = select i1 %icmp_ln32, i5 %out_d, i5 %out_d_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 145 'select' 'select_ln24_2' <Predicate = (!icmp_ln23)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (1.21ns)   --->   "%select_ln32 = select i1 %select_ln24_7, i5 %out_h, i5 %select_ln24" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 146 'select' 'select_ln32' <Predicate = (!icmp_ln23)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i16 %input_load to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 147 'sext' 'sext_ln40' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_2 = mul i30 %sext_ln40, %sext_ln24" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 148 'mul' 'mul_ln40_2' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_2, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 149 'partselect' 'trunc_ln' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln40_1 = sext i16 %input_load_7 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 150 'sext' 'sext_ln40_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_3 = mul i30 %sext_ln40_1, %sext_ln24_1" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 151 'mul' 'mul_ln40_3' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln48_s = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_3, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 152 'partselect' 'trunc_ln48_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 153 [1/2] (3.25ns)   --->   "%input_load_8 = load i16* %input_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 153 'load' 'input_load_8' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 154 [1/2] (3.25ns)   --->   "%input_load_9 = load i16* %input_addr_9, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 154 'load' 'input_load_9' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 155 [1/1] (1.81ns)   --->   "%add_ln40_6 = add i14 %tmp10_1_0_mid2, %zext_ln40_3" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 155 'add' 'add_ln40_6' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln40_8 = zext i14 %add_ln40_6 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 156 'zext' 'zext_ln40_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%input_addr_10 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_8" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 157 'getelementptr' 'input_addr_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 158 [2/2] (3.25ns)   --->   "%input_load_10 = load i16* %input_addr_10, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 158 'load' 'input_load_10' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 159 [1/1] (1.81ns)   --->   "%add_ln40_7 = add i14 %tmp10_1_0_mid2, %zext_ln40_5" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 159 'add' 'add_ln40_7' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln40_9 = zext i14 %add_ln40_7 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 160 'zext' 'zext_ln40_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%input_addr_11 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_9" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 161 'getelementptr' 'input_addr_11' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 162 [2/2] (3.25ns)   --->   "%input_load_11 = load i16* %input_addr_11, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 162 'load' 'input_load_11' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 163 [1/1] (0.68ns)   --->   "%select_ln32_13 = select i1 %icmp_ln32, i10 1, i10 %add_ln32_1" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 163 'select' 'select_ln32_13' <Predicate = (!icmp_ln23)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %1, label %hls_label_2" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln24_2 = sext i16 %kernel_0_load_2 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 165 'sext' 'sext_ln24_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln24_3 = sext i16 %kernel_0_load_3 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 166 'sext' 'sext_ln24_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 167 [1/2] (3.25ns)   --->   "%kernel_0_load_7 = load i16* %kernel_0_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 167 'load' 'kernel_0_load_7' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 168 [1/2] (3.25ns)   --->   "%kernel_0_load_8 = load i16* %kernel_0_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 168 'load' 'kernel_0_load_8' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln24_9 = zext i5 %select_ln24_2 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 169 'zext' 'zext_ln24_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr [16 x i16]* %bias, i64 0, i64 %zext_ln24_9" [../layers_c/depthwise_conv2d.cpp:30]   --->   Operation 170 'getelementptr' 'bias_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 171 [2/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 171 'load' 'bias_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln40_2 = sext i16 %input_load_8 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 172 'sext' 'sext_ln40_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_4 = mul i30 %sext_ln40_2, %sext_ln24_2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 173 'mul' 'mul_ln40_4' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_4, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 174 'partselect' 'trunc_ln48_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln40_3 = sext i16 %input_load_9 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 175 'sext' 'sext_ln40_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_5 = mul i30 %sext_ln40_3, %sext_ln24_3" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 176 'mul' 'mul_ln40_5' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln48_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_5, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 177 'partselect' 'trunc_ln48_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 178 [1/2] (3.25ns)   --->   "%input_load_10 = load i16* %input_addr_10, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 178 'load' 'input_load_10' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 179 [1/2] (3.25ns)   --->   "%input_load_11 = load i16* %input_addr_11, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 179 'load' 'input_load_11' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 180 [1/1] (1.81ns)   --->   "%add_ln40_8 = add i14 %zext_ln40_1, %tmp10_2_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 180 'add' 'add_ln40_8' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln40_10 = zext i14 %add_ln40_8 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 181 'zext' 'zext_ln40_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%input_addr_12 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_10" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 182 'getelementptr' 'input_addr_12' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 183 [2/2] (3.25ns)   --->   "%input_load_12 = load i16* %input_addr_12, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 183 'load' 'input_load_12' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 184 [1/1] (1.81ns)   --->   "%add_ln40_9 = add i14 %tmp10_2_0_mid2, %zext_ln40_3" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 184 'add' 'add_ln40_9' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln40_11 = zext i14 %add_ln40_9 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 185 'zext' 'zext_ln40_11' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%input_addr_13 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_11" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 186 'getelementptr' 'input_addr_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 187 [2/2] (3.25ns)   --->   "%input_load_13 = load i16* %input_addr_13, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 187 'load' 'input_load_13' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 188 [1/1] (1.81ns)   --->   "%add_ln40_10 = add i14 %tmp10_2_0_mid2, %zext_ln40_5" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 188 'add' 'add_ln40_10' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.30>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln24_4 = sext i16 %kernel_0_load_4 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 189 'sext' 'sext_ln24_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln24_5 = sext i16 %kernel_0_load_5 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 190 'sext' 'sext_ln24_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 191 [1/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 191 'load' 'bias_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln40_4 = sext i16 %input_load_10 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 192 'sext' 'sext_ln40_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_6 = mul i30 %sext_ln40_4, %sext_ln24_4" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 193 'mul' 'mul_ln40_6' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln48_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_6, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 194 'partselect' 'trunc_ln48_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln40_5 = sext i16 %input_load_11 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 195 'sext' 'sext_ln40_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_7 = mul i30 %sext_ln40_5, %sext_ln24_5" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 196 'mul' 'mul_ln40_7' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln48_4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_7, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 197 'partselect' 'trunc_ln48_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 198 [1/2] (3.25ns)   --->   "%input_load_12 = load i16* %input_addr_12, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 198 'load' 'input_load_12' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 199 [1/2] (3.25ns)   --->   "%input_load_13 = load i16* %input_addr_13, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 199 'load' 'input_load_13' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln40_12 = zext i14 %add_ln40_10 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 200 'zext' 'zext_ln40_12' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%input_addr_14 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_12" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 201 'getelementptr' 'input_addr_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 202 [2/2] (3.25ns)   --->   "%input_load_14 = load i16* %input_addr_14, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 202 'load' 'input_load_14' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 203 [1/1] (2.07ns)   --->   "%add_ln48_1 = add i16 %trunc_ln, %bias_load" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 203 'add' 'add_ln48_1' <Predicate = (!icmp_ln23)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 204 [1/1] (2.07ns)   --->   "%add_ln48_2 = add i16 %trunc_ln48_2, %trunc_ln48_1" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 204 'add' 'add_ln48_2' <Predicate = (!icmp_ln23)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_3 = add i16 %trunc_ln48_s, %add_ln48_2" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 205 'add' 'add_ln48_3' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 206 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln48_4 = add i16 %add_ln48_1, %add_ln48_3" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 206 'add' 'add_ln48_4' <Predicate = (!icmp_ln23)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 6.57>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 207 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (3.78ns)   --->   "%mul_ln48 = mul i9 %zext_ln48_1, %zext_ln48" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 208 'mul' 'mul_ln48' <Predicate = true> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 209 [1/1] (1.82ns)   --->   "%tmp11 = add i9 %zext_ln40_2_cast, %mul_ln48" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 209 'add' 'tmp11' <Predicate = (!icmp_ln32 & !select_ln24_7)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln24_6 = sext i16 %kernel_0_load_6 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 210 'sext' 'sext_ln24_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln24_7 = sext i16 %kernel_0_load_7 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 211 'sext' 'sext_ln24_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node tmp11_mid1)   --->   "%select_ln24_4 = select i1 %icmp_ln32, i9 %mul_ln48_1, i9 %mul_ln48" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 212 'select' 'select_ln24_4' <Predicate = (!icmp_ln23 & select_ln24_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node tmp12_mid2_v_v)   --->   "%select_ln24_6 = select i1 %icmp_ln32, i9 %mul_ln48_1, i9 %tmp11" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 213 'select' 'select_ln24_6' <Predicate = (!icmp_ln23 & !select_ln24_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 214 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp11_mid1 = add i9 %zext_ln40_2_cast_mid, %select_ln24_4" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 214 'add' 'tmp11_mid1' <Predicate = (!icmp_ln23 & select_ln24_7)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 215 [1/1] (0.96ns) (out node of the LUT)   --->   "%tmp12_mid2_v_v = select i1 %select_ln24_7, i9 %tmp11_mid1, i9 %select_ln24_6" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 215 'select' 'tmp12_mid2_v_v' <Predicate = (!icmp_ln23)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln40_6 = sext i16 %input_load_12 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 216 'sext' 'sext_ln40_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_8 = mul i30 %sext_ln40_6, %sext_ln24_6" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 217 'mul' 'mul_ln40_8' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln48_5 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_8, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 218 'partselect' 'trunc_ln48_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln40_7 = sext i16 %input_load_13 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 219 'sext' 'sext_ln40_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 220 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_9 = mul i30 %sext_ln40_7, %sext_ln24_7" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 220 'mul' 'mul_ln40_9' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln48_6 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_9, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 221 'partselect' 'trunc_ln48_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 222 [1/2] (3.25ns)   --->   "%input_load_14 = load i16* %input_addr_14, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 222 'load' 'input_load_14' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_9 : Operation 223 [1/1] (2.07ns)   --->   "%add_ln48_5 = add i16 %trunc_ln48_4, %trunc_ln48_3" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 223 'add' 'add_ln48_5' <Predicate = (!icmp_ln23)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.38>
ST_10 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln24_8 = sext i16 %kernel_0_load_8 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 224 'sext' 'sext_ln24_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 225 [1/1] (0.00ns)   --->   "%tmp12_mid2_v = zext i9 %tmp12_mid2_v_v to i14" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 225 'zext' 'tmp12_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 226 [1/1] (3.36ns) (grouped into DSP with root node add_ln48)   --->   "%tmp12_mid2 = mul i14 %zext_ln48_1_cast, %tmp12_mid2_v" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 226 'mul' 'tmp12_mid2' <Predicate = (!icmp_ln23)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln40_8 = sext i16 %input_load_14 to i30" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 227 'sext' 'sext_ln40_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 228 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_10 = mul i30 %sext_ln40_8, %sext_ln24_8" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 228 'mul' 'mul_ln40_10' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln48_7 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln40_10, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 229 'partselect' 'trunc_ln48_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 230 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln48 = add i14 %zext_ln40_1, %tmp12_mid2" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 230 'add' 'add_ln48' <Predicate = (!icmp_ln23)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 7.80>
ST_11 : Operation 231 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_6 = add i16 %trunc_ln48_7, %trunc_ln48_6" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 231 'add' 'add_ln48_6' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 232 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln48_7 = add i16 %trunc_ln48_5, %add_ln48_6" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 232 'add' 'add_ln48_7' <Predicate = (!icmp_ln23)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_8 = add i16 %add_ln48_5, %add_ln48_7" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 233 'add' 'add_ln48_8' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 234 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln48_9 = add i16 %add_ln48_4, %add_ln48_8" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 234 'add' 'add_ln48_9' <Predicate = (!icmp_ln23)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 235 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3136, i64 12544, i64 0)"   --->   Operation 236 'speclooptripcount' 'empty_54' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 237 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 238 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 239 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln48_3 = zext i14 %add_ln48 to i64" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 240 'zext' 'zext_ln48_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 241 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln48_3" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 241 'getelementptr' 'output_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 242 [1/1] (3.25ns)   --->   "store i16 %add_ln48_9, i16* %output_addr, align 2" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 242 'store' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_12 : Operation 243 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_s)" [../layers_c/depthwise_conv2d.cpp:50]   --->   Operation 243 'specregionend' 'empty_56' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 244 [1/1] (0.00ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 244 'br' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 245 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 245 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read    (read             ) [ 00000000000000]
output_height_read   (read             ) [ 00000000000000]
input_width_read     (read             ) [ 00000000000000]
input_height_read    (read             ) [ 00000000000000]
sext_ln4             (sext             ) [ 00000000000000]
zext_ln40            (zext             ) [ 00111111111110]
zext_ln40_1_cast14   (zext             ) [ 00111111111110]
zext_ln48            (zext             ) [ 00111111111110]
zext_ln48_1_cast     (zext             ) [ 00111111111110]
empty                (trunc            ) [ 00111111111110]
empty_53             (trunc            ) [ 00000000000000]
zext_ln4             (zext             ) [ 00000000000000]
zext_ln4_1           (zext             ) [ 00000000000000]
mul_ln4              (mul              ) [ 00111111111110]
tmp_1                (bitconcatenate   ) [ 00111111111110]
icmp_ln33            (icmp             ) [ 00111111111110]
br_ln23              (br               ) [ 01111111111110]
indvar_flatten48     (phi              ) [ 00111110000000]
out_d_0              (phi              ) [ 00111110000000]
indvar_flatten       (phi              ) [ 00100000000000]
out_h_0              (phi              ) [ 00100000000000]
out_w_0              (phi              ) [ 00100000000000]
zext_ln48_1          (zext             ) [ 00111111110000]
zext_ln27            (zext             ) [ 00000000000000]
trunc_ln27           (trunc            ) [ 00000000000000]
shl_ln               (bitconcatenate   ) [ 00000000000000]
zext_ln27_1          (zext             ) [ 00000000000000]
add_ln27             (add              ) [ 00000000000000]
mul_ln40             (mul              ) [ 00000000000000]
zext_ln40_2_cast     (zext             ) [ 00111111110000]
tmp_0_0              (add              ) [ 00000000000000]
icmp_ln23            (icmp             ) [ 00111111111110]
out_d                (add              ) [ 00011110000000]
icmp_ln32            (icmp             ) [ 00111111110000]
select_ln24          (select           ) [ 00011110000000]
zext_ln48_2          (zext             ) [ 00011100000000]
zext_ln27_2          (zext             ) [ 00000000000000]
trunc_ln27_1         (trunc            ) [ 00000000000000]
shl_ln27_mid1        (bitconcatenate   ) [ 00000000000000]
zext_ln27_3          (zext             ) [ 00000000000000]
add_ln27_4           (add              ) [ 00000000000000]
select_ln24_1        (select           ) [ 00011110000000]
zext_ln24            (zext             ) [ 00000000000000]
kernel_0_addr        (getelementptr    ) [ 00010000000000]
mul_ln40_1           (mul              ) [ 00000000000000]
select_ln24_3        (select           ) [ 00000000000000]
select_ln24_5        (select           ) [ 00000000000000]
icmp_ln33_1          (icmp             ) [ 00000000000000]
select_ln24_7        (select           ) [ 00111111110000]
out_h                (add              ) [ 00011110000000]
empty_55             (or               ) [ 00000000000000]
out_w_0_mid2         (select           ) [ 00011100000000]
zext_ln40_2_cast_mid (zext             ) [ 00111111110000]
tmp_0_0_mid1         (add              ) [ 00000000000000]
tmp10_0_0_mid2_v_v   (select           ) [ 00011000000000]
add_ln32_1           (add              ) [ 00011110000000]
kernel_0_load        (load             ) [ 00001110000000]
add_ln24             (add              ) [ 00000000000000]
zext_ln24_1          (zext             ) [ 00000000000000]
kernel_0_addr_1      (getelementptr    ) [ 00001000000000]
add_ln24_3           (add              ) [ 00000000000000]
zext_ln24_2          (zext             ) [ 00000000000000]
kernel_0_addr_2      (getelementptr    ) [ 00001000000000]
tmp10_0_0_mid2_v     (zext             ) [ 00000000000000]
tmp10_0_0_mid2       (mul              ) [ 00001100000000]
tmp10_1_0_mid2_v_v   (add              ) [ 00000000000000]
tmp10_1_0_mid2_v     (zext             ) [ 00000000000000]
tmp10_1_0_mid2       (mul              ) [ 00001110000000]
kernel_0_load_1      (load             ) [ 00000110000000]
kernel_0_load_2      (load             ) [ 00100111000000]
add_ln24_4           (add              ) [ 00000000000000]
zext_ln24_3          (zext             ) [ 00000000000000]
kernel_0_addr_3      (getelementptr    ) [ 00000100000000]
add_ln24_5           (add              ) [ 00000000000000]
zext_ln24_4          (zext             ) [ 00000000000000]
kernel_0_addr_4      (getelementptr    ) [ 00000100000000]
tmp10_2_0_mid2_v_v   (add              ) [ 00000000000000]
tmp10_2_0_mid2_v     (zext             ) [ 00000000000000]
tmp10_2_0_mid2       (mul              ) [ 00100111000000]
zext_ln40_1          (zext             ) [ 00111111111000]
add_ln40             (add              ) [ 00000000000000]
zext_ln40_2          (zext             ) [ 00000000000000]
input_addr           (getelementptr    ) [ 00000100000000]
out_w                (add              ) [ 01111111111110]
zext_ln40_3          (zext             ) [ 00100111000000]
add_ln40_2           (add              ) [ 00000000000000]
zext_ln40_4          (zext             ) [ 00000000000000]
input_addr_7         (getelementptr    ) [ 00000100000000]
kernel_0_load_3      (load             ) [ 00100011000000]
kernel_0_load_4      (load             ) [ 00110011100000]
add_ln24_6           (add              ) [ 00000000000000]
zext_ln24_5          (zext             ) [ 00000000000000]
kernel_0_addr_5      (getelementptr    ) [ 00000010000000]
add_ln24_7           (add              ) [ 00000000000000]
zext_ln24_6          (zext             ) [ 00000000000000]
kernel_0_addr_6      (getelementptr    ) [ 00000010000000]
mul_ln48_1           (mul              ) [ 00111011110000]
input_load           (load             ) [ 00000010000000]
input_load_7         (load             ) [ 00000010000000]
add_ln40_3           (add              ) [ 00000000000000]
zext_ln40_5          (zext             ) [ 00100011000000]
add_ln40_4           (add              ) [ 00000000000000]
zext_ln40_6          (zext             ) [ 00000000000000]
input_addr_8         (getelementptr    ) [ 00000010000000]
add_ln40_5           (add              ) [ 00000000000000]
zext_ln40_7          (zext             ) [ 00000000000000]
input_addr_9         (getelementptr    ) [ 00000010000000]
add_ln23             (add              ) [ 01111111111110]
sext_ln24            (sext             ) [ 00000000000000]
sext_ln24_1          (sext             ) [ 00000000000000]
kernel_0_load_5      (load             ) [ 00110001100000]
kernel_0_load_6      (load             ) [ 00111001110000]
add_ln24_8           (add              ) [ 00000000000000]
zext_ln24_7          (zext             ) [ 00000000000000]
kernel_0_addr_7      (getelementptr    ) [ 00100001000000]
add_ln24_9           (add              ) [ 00000000000000]
zext_ln24_8          (zext             ) [ 00000000000000]
kernel_0_addr_8      (getelementptr    ) [ 00100001000000]
select_ln24_2        (select           ) [ 01111111111110]
select_ln32          (select           ) [ 01111111111110]
sext_ln40            (sext             ) [ 00000000000000]
mul_ln40_2           (mul              ) [ 00000000000000]
trunc_ln             (partselect       ) [ 00110001100000]
sext_ln40_1          (sext             ) [ 00000000000000]
mul_ln40_3           (mul              ) [ 00000000000000]
trunc_ln48_s         (partselect       ) [ 00110001100000]
input_load_8         (load             ) [ 00100001000000]
input_load_9         (load             ) [ 00100001000000]
add_ln40_6           (add              ) [ 00000000000000]
zext_ln40_8          (zext             ) [ 00000000000000]
input_addr_10        (getelementptr    ) [ 00100001000000]
add_ln40_7           (add              ) [ 00000000000000]
zext_ln40_9          (zext             ) [ 00000000000000]
input_addr_11        (getelementptr    ) [ 00100001000000]
select_ln32_13       (select           ) [ 01111111111110]
br_ln23              (br               ) [ 00000000000000]
sext_ln24_2          (sext             ) [ 00000000000000]
sext_ln24_3          (sext             ) [ 00000000000000]
kernel_0_load_7      (load             ) [ 00011000110000]
kernel_0_load_8      (load             ) [ 00011100111000]
zext_ln24_9          (zext             ) [ 00000000000000]
bias_addr            (getelementptr    ) [ 00010000100000]
sext_ln40_2          (sext             ) [ 00000000000000]
mul_ln40_4           (mul              ) [ 00000000000000]
trunc_ln48_1         (partselect       ) [ 00010000100000]
sext_ln40_3          (sext             ) [ 00000000000000]
mul_ln40_5           (mul              ) [ 00000000000000]
trunc_ln48_2         (partselect       ) [ 00010000100000]
input_load_10        (load             ) [ 00010000100000]
input_load_11        (load             ) [ 00010000100000]
add_ln40_8           (add              ) [ 00000000000000]
zext_ln40_10         (zext             ) [ 00000000000000]
input_addr_12        (getelementptr    ) [ 00010000100000]
add_ln40_9           (add              ) [ 00000000000000]
zext_ln40_11         (zext             ) [ 00000000000000]
input_addr_13        (getelementptr    ) [ 00010000100000]
add_ln40_10          (add              ) [ 00010000100000]
sext_ln24_4          (sext             ) [ 00000000000000]
sext_ln24_5          (sext             ) [ 00000000000000]
bias_load            (load             ) [ 00000000000000]
sext_ln40_4          (sext             ) [ 00000000000000]
mul_ln40_6           (mul              ) [ 00000000000000]
trunc_ln48_3         (partselect       ) [ 00001000010000]
sext_ln40_5          (sext             ) [ 00000000000000]
mul_ln40_7           (mul              ) [ 00000000000000]
trunc_ln48_4         (partselect       ) [ 00001000010000]
input_load_12        (load             ) [ 00001000010000]
input_load_13        (load             ) [ 00001000010000]
zext_ln40_12         (zext             ) [ 00000000000000]
input_addr_14        (getelementptr    ) [ 00001000010000]
add_ln48_1           (add              ) [ 00000000000000]
add_ln48_2           (add              ) [ 00000000000000]
add_ln48_3           (add              ) [ 00000000000000]
add_ln48_4           (add              ) [ 00001110011100]
specpipeline_ln24    (specpipeline     ) [ 00000000000000]
mul_ln48             (mul              ) [ 00000000000000]
tmp11                (add              ) [ 00000000000000]
sext_ln24_6          (sext             ) [ 00000000000000]
sext_ln24_7          (sext             ) [ 00000000000000]
select_ln24_4        (select           ) [ 00000000000000]
select_ln24_6        (select           ) [ 00000000000000]
tmp11_mid1           (add              ) [ 00000000000000]
tmp12_mid2_v_v       (select           ) [ 00000100001000]
sext_ln40_6          (sext             ) [ 00000000000000]
mul_ln40_8           (mul              ) [ 00000000000000]
trunc_ln48_5         (partselect       ) [ 00000110001100]
sext_ln40_7          (sext             ) [ 00000000000000]
mul_ln40_9           (mul              ) [ 00000000000000]
trunc_ln48_6         (partselect       ) [ 00000110001100]
input_load_14        (load             ) [ 00000100001000]
add_ln48_5           (add              ) [ 00000110001100]
sext_ln24_8          (sext             ) [ 00000000000000]
tmp12_mid2_v         (zext             ) [ 00000000000000]
tmp12_mid2           (mul              ) [ 00000000000000]
sext_ln40_8          (sext             ) [ 00000000000000]
mul_ln40_10          (mul              ) [ 00000000000000]
trunc_ln48_7         (partselect       ) [ 00000010000100]
add_ln48             (add              ) [ 00100010000110]
add_ln48_6           (add              ) [ 00000000000000]
add_ln48_7           (add              ) [ 00000000000000]
add_ln48_8           (add              ) [ 00000000000000]
add_ln48_9           (add              ) [ 00100000000010]
specpipeline_ln24    (specpipeline     ) [ 00000000000000]
empty_54             (speclooptripcount) [ 00000000000000]
specpipeline_ln24    (specpipeline     ) [ 00000000000000]
tmp_s                (specregionbegin  ) [ 00000000000000]
specpipeline_ln34    (specpipeline     ) [ 00000000000000]
zext_ln48_3          (zext             ) [ 00000000000000]
output_addr          (getelementptr    ) [ 00000000000000]
store_ln48           (store            ) [ 00000000000000]
empty_56             (specregionend    ) [ 00000000000000]
br_ln33              (br               ) [ 01111111111110]
ret_ln0              (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="output_width_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="6" slack="0"/>
<pin id="94" dir="0" index="1" bw="6" slack="0"/>
<pin id="95" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="output_height_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="6" slack="0"/>
<pin id="100" dir="0" index="1" bw="6" slack="0"/>
<pin id="101" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="input_width_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="6" slack="0"/>
<pin id="106" dir="0" index="1" bw="6" slack="0"/>
<pin id="107" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="input_height_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="0"/>
<pin id="112" dir="0" index="1" bw="7" slack="0"/>
<pin id="113" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="kernel_0_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="8" slack="0"/>
<pin id="120" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_0_addr/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="0"/>
<pin id="144" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="145" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="146" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="16" slack="2"/>
<pin id="147" dir="1" index="7" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_0_load/2 kernel_0_load_1/3 kernel_0_load_2/3 kernel_0_load_3/4 kernel_0_load_4/4 kernel_0_load_5/5 kernel_0_load_6/5 kernel_0_load_7/6 kernel_0_load_8/6 "/>
</bind>
</comp>

<comp id="129" class="1004" name="kernel_0_addr_1_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="8" slack="0"/>
<pin id="133" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_0_addr_1/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="kernel_0_addr_2_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="8" slack="0"/>
<pin id="141" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_0_addr_2/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="kernel_0_addr_3_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="8" slack="0"/>
<pin id="153" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_0_addr_3/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="kernel_0_addr_4_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="8" slack="0"/>
<pin id="161" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_0_addr_4/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="input_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="14" slack="0"/>
<pin id="169" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="14" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="0"/>
<pin id="177" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="178" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="179" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="16" slack="1"/>
<pin id="180" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/4 input_load_7/4 input_load_8/5 input_load_9/5 input_load_10/6 input_load_11/6 input_load_12/7 input_load_13/7 input_load_14/8 "/>
</bind>
</comp>

<comp id="182" class="1004" name="input_addr_7_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="14" slack="0"/>
<pin id="186" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_7/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="kernel_0_addr_5_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="8" slack="0"/>
<pin id="194" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_0_addr_5/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="kernel_0_addr_6_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="8" slack="0"/>
<pin id="202" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_0_addr_6/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="input_addr_8_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="14" slack="0"/>
<pin id="210" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_8/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="input_addr_9_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="14" slack="0"/>
<pin id="218" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_9/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="kernel_0_addr_7_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="8" slack="0"/>
<pin id="226" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_0_addr_7/6 "/>
</bind>
</comp>

<comp id="230" class="1004" name="kernel_0_addr_8_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="8" slack="0"/>
<pin id="234" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_0_addr_8/6 "/>
</bind>
</comp>

<comp id="238" class="1004" name="input_addr_10_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="14" slack="0"/>
<pin id="242" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_10/6 "/>
</bind>
</comp>

<comp id="246" class="1004" name="input_addr_11_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="14" slack="0"/>
<pin id="250" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_11/6 "/>
</bind>
</comp>

<comp id="254" class="1004" name="bias_addr_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="5" slack="0"/>
<pin id="258" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/7 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_access_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/7 "/>
</bind>
</comp>

<comp id="267" class="1004" name="input_addr_12_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="14" slack="0"/>
<pin id="271" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_12/7 "/>
</bind>
</comp>

<comp id="275" class="1004" name="input_addr_13_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="14" slack="0"/>
<pin id="279" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_13/7 "/>
</bind>
</comp>

<comp id="283" class="1004" name="input_addr_14_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="14" slack="0"/>
<pin id="287" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_14/8 "/>
</bind>
</comp>

<comp id="291" class="1004" name="output_addr_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="16" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="14" slack="0"/>
<pin id="295" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/12 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln48_access_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="14" slack="0"/>
<pin id="300" dir="0" index="1" bw="16" slack="1"/>
<pin id="301" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/12 "/>
</bind>
</comp>

<comp id="304" class="1005" name="indvar_flatten48_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="14" slack="1"/>
<pin id="306" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten48 (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="indvar_flatten48_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="14" slack="1"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten48/2 "/>
</bind>
</comp>

<comp id="316" class="1005" name="out_d_0_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="1"/>
<pin id="318" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="out_d_0_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="5" slack="1"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="328" class="1005" name="indvar_flatten_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="10" slack="1"/>
<pin id="330" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="indvar_flatten_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="10" slack="1"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="339" class="1005" name="out_h_0_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="5" slack="1"/>
<pin id="341" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="343" class="1004" name="out_h_0_phi_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="1"/>
<pin id="345" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="5" slack="1"/>
<pin id="347" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/2 "/>
</bind>
</comp>

<comp id="350" class="1005" name="out_w_0_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="1"/>
<pin id="352" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="out_w_0_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="5" slack="1"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/2 "/>
</bind>
</comp>

<comp id="361" class="1005" name="reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="2"/>
<pin id="363" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="kernel_0_load kernel_0_load_5 "/>
</bind>
</comp>

<comp id="366" class="1005" name="reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="2"/>
<pin id="368" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="kernel_0_load_1 kernel_0_load_6 "/>
</bind>
</comp>

<comp id="370" class="1005" name="reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="16" slack="2"/>
<pin id="372" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="kernel_0_load_2 kernel_0_load_7 "/>
</bind>
</comp>

<comp id="374" class="1005" name="reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="2"/>
<pin id="376" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="kernel_0_load_3 kernel_0_load_8 "/>
</bind>
</comp>

<comp id="379" class="1005" name="reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="1"/>
<pin id="381" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_8 input_load_10 input_load_12 input_load_14 "/>
</bind>
</comp>

<comp id="384" class="1005" name="reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="1"/>
<pin id="386" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load_7 input_load_9 input_load_11 input_load_13 "/>
</bind>
</comp>

<comp id="389" class="1004" name="sext_ln4_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="6" slack="0"/>
<pin id="391" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln4/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln40_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="7" slack="0"/>
<pin id="395" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln40_1_cast14_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="6" slack="0"/>
<pin id="399" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1_cast14/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln48_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="6" slack="0"/>
<pin id="403" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln48_1_cast_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="6" slack="0"/>
<pin id="407" dir="1" index="1" bw="14" slack="9"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_1_cast/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="empty_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="6" slack="0"/>
<pin id="411" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="empty_53_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="6" slack="0"/>
<pin id="415" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_53/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln4_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="0"/>
<pin id="419" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln4_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="5" slack="0"/>
<pin id="423" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4_1/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="mul_ln4_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="5" slack="0"/>
<pin id="427" dir="0" index="1" bw="5" slack="0"/>
<pin id="428" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln4/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="14" slack="0"/>
<pin id="433" dir="0" index="1" bw="10" slack="0"/>
<pin id="434" dir="0" index="2" bw="1" slack="0"/>
<pin id="435" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="icmp_ln33_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="5" slack="0"/>
<pin id="441" dir="0" index="1" bw="5" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln48_1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="5" slack="0"/>
<pin id="447" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_1/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln27_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="5" slack="0"/>
<pin id="451" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="trunc_ln27_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="5" slack="0"/>
<pin id="455" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="shl_ln_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="7" slack="0"/>
<pin id="459" dir="0" index="1" bw="4" slack="0"/>
<pin id="460" dir="0" index="2" bw="1" slack="0"/>
<pin id="461" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln27_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="7" slack="0"/>
<pin id="467" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln27_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="5" slack="0"/>
<pin id="471" dir="0" index="1" bw="7" slack="0"/>
<pin id="472" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="mul_ln40_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="5" slack="0"/>
<pin id="477" dir="0" index="1" bw="7" slack="1"/>
<pin id="478" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln40_2_cast_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="5" slack="0"/>
<pin id="482" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2_cast/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_0_0_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="0"/>
<pin id="486" dir="0" index="1" bw="9" slack="0"/>
<pin id="487" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_0_0/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="icmp_ln23_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="14" slack="0"/>
<pin id="492" dir="0" index="1" bw="14" slack="1"/>
<pin id="493" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="out_d_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="5" slack="0"/>
<pin id="498" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="icmp_ln32_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="10" slack="0"/>
<pin id="503" dir="0" index="1" bw="10" slack="1"/>
<pin id="504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="select_ln24_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="5" slack="0"/>
<pin id="509" dir="0" index="2" bw="5" slack="0"/>
<pin id="510" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="zext_ln48_2_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="5" slack="0"/>
<pin id="516" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_2/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln27_2_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="5" slack="0"/>
<pin id="520" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_2/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="trunc_ln27_1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="5" slack="0"/>
<pin id="524" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_1/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="shl_ln27_mid1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="7" slack="0"/>
<pin id="528" dir="0" index="1" bw="4" slack="0"/>
<pin id="529" dir="0" index="2" bw="1" slack="0"/>
<pin id="530" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln27_mid1/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="zext_ln27_3_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="7" slack="0"/>
<pin id="536" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_3/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="add_ln27_4_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="5" slack="0"/>
<pin id="540" dir="0" index="1" bw="7" slack="0"/>
<pin id="541" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_4/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="select_ln24_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="8" slack="0"/>
<pin id="547" dir="0" index="2" bw="8" slack="0"/>
<pin id="548" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_1/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln24_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="0"/>
<pin id="554" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="mul_ln40_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="5" slack="0"/>
<pin id="559" dir="0" index="1" bw="7" slack="1"/>
<pin id="560" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_1/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="select_ln24_3_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="9" slack="0"/>
<pin id="565" dir="0" index="2" bw="9" slack="0"/>
<pin id="566" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_3/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="select_ln24_5_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="9" slack="0"/>
<pin id="573" dir="0" index="2" bw="9" slack="0"/>
<pin id="574" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_5/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="icmp_ln33_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="5" slack="0"/>
<pin id="580" dir="0" index="1" bw="5" slack="1"/>
<pin id="581" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_1/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="select_ln24_7_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="1"/>
<pin id="586" dir="0" index="2" bw="1" slack="0"/>
<pin id="587" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_7/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="out_h_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="5" slack="0"/>
<pin id="593" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="empty_55_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_55/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="out_w_0_mid2_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="5" slack="0"/>
<pin id="605" dir="0" index="2" bw="5" slack="0"/>
<pin id="606" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_w_0_mid2/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="zext_ln40_2_cast_mid_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="5" slack="0"/>
<pin id="612" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2_cast_mid/2 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_0_0_mid1_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="5" slack="0"/>
<pin id="616" dir="0" index="1" bw="9" slack="0"/>
<pin id="617" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_0_0_mid1/2 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp10_0_0_mid2_v_v_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="9" slack="0"/>
<pin id="623" dir="0" index="2" bw="9" slack="0"/>
<pin id="624" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp10_0_0_mid2_v_v/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="add_ln32_1_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="10" slack="0"/>
<pin id="631" dir="1" index="2" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_1/2 "/>
</bind>
</comp>

<comp id="634" class="1004" name="add_ln24_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="8" slack="1"/>
<pin id="637" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/3 "/>
</bind>
</comp>

<comp id="639" class="1004" name="zext_ln24_1_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="8" slack="0"/>
<pin id="641" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="add_ln24_3_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="3" slack="0"/>
<pin id="646" dir="0" index="1" bw="8" slack="1"/>
<pin id="647" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_3/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="zext_ln24_2_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="8" slack="0"/>
<pin id="651" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_2/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp10_0_0_mid2_v_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="9" slack="1"/>
<pin id="656" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp10_0_0_mid2_v/3 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp10_0_0_mid2_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="7" slack="2"/>
<pin id="659" dir="0" index="1" bw="9" slack="0"/>
<pin id="660" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp10_0_0_mid2/3 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp10_1_0_mid2_v_v_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="9" slack="1"/>
<pin id="665" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10_1_0_mid2_v_v/3 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp10_1_0_mid2_v_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="9" slack="0"/>
<pin id="669" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp10_1_0_mid2_v/3 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp10_1_0_mid2_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="7" slack="2"/>
<pin id="673" dir="0" index="1" bw="9" slack="0"/>
<pin id="674" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp10_1_0_mid2/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="add_ln24_4_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="3" slack="0"/>
<pin id="678" dir="0" index="1" bw="8" slack="2"/>
<pin id="679" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_4/4 "/>
</bind>
</comp>

<comp id="681" class="1004" name="zext_ln24_3_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="8" slack="0"/>
<pin id="683" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_3/4 "/>
</bind>
</comp>

<comp id="686" class="1004" name="add_ln24_5_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="4" slack="0"/>
<pin id="688" dir="0" index="1" bw="8" slack="2"/>
<pin id="689" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_5/4 "/>
</bind>
</comp>

<comp id="691" class="1004" name="zext_ln24_4_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="8" slack="0"/>
<pin id="693" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_4/4 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp10_2_0_mid2_v_v_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="3" slack="0"/>
<pin id="698" dir="0" index="1" bw="9" slack="2"/>
<pin id="699" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10_2_0_mid2_v_v/4 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp10_2_0_mid2_v_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="9" slack="0"/>
<pin id="703" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp10_2_0_mid2_v/4 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp10_2_0_mid2_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="7" slack="3"/>
<pin id="707" dir="0" index="1" bw="9" slack="0"/>
<pin id="708" dir="1" index="2" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp10_2_0_mid2/4 "/>
</bind>
</comp>

<comp id="710" class="1004" name="zext_ln40_1_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="5" slack="2"/>
<pin id="712" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/4 "/>
</bind>
</comp>

<comp id="713" class="1004" name="add_ln40_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="5" slack="0"/>
<pin id="715" dir="0" index="1" bw="14" slack="1"/>
<pin id="716" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/4 "/>
</bind>
</comp>

<comp id="718" class="1004" name="zext_ln40_2_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="14" slack="0"/>
<pin id="720" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2/4 "/>
</bind>
</comp>

<comp id="723" class="1004" name="out_w_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="5" slack="2"/>
<pin id="726" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/4 "/>
</bind>
</comp>

<comp id="728" class="1004" name="zext_ln40_3_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="5" slack="0"/>
<pin id="730" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_3/4 "/>
</bind>
</comp>

<comp id="732" class="1004" name="add_ln40_2_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="14" slack="1"/>
<pin id="734" dir="0" index="1" bw="5" slack="0"/>
<pin id="735" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_2/4 "/>
</bind>
</comp>

<comp id="737" class="1004" name="zext_ln40_4_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="14" slack="0"/>
<pin id="739" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_4/4 "/>
</bind>
</comp>

<comp id="742" class="1004" name="add_ln24_6_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="4" slack="0"/>
<pin id="744" dir="0" index="1" bw="8" slack="3"/>
<pin id="745" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_6/5 "/>
</bind>
</comp>

<comp id="747" class="1004" name="zext_ln24_5_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="8" slack="0"/>
<pin id="749" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_5/5 "/>
</bind>
</comp>

<comp id="752" class="1004" name="add_ln24_7_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="4" slack="0"/>
<pin id="754" dir="0" index="1" bw="8" slack="3"/>
<pin id="755" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_7/5 "/>
</bind>
</comp>

<comp id="757" class="1004" name="zext_ln24_6_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="8" slack="0"/>
<pin id="759" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_6/5 "/>
</bind>
</comp>

<comp id="762" class="1004" name="mul_ln48_1_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="5" slack="3"/>
<pin id="764" dir="0" index="1" bw="6" slack="4"/>
<pin id="765" dir="1" index="2" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln48_1/5 "/>
</bind>
</comp>

<comp id="766" class="1004" name="add_ln40_3_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="3" slack="0"/>
<pin id="768" dir="0" index="1" bw="5" slack="3"/>
<pin id="769" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_3/5 "/>
</bind>
</comp>

<comp id="771" class="1004" name="zext_ln40_5_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="5" slack="0"/>
<pin id="773" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_5/5 "/>
</bind>
</comp>

<comp id="775" class="1004" name="add_ln40_4_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="14" slack="2"/>
<pin id="777" dir="0" index="1" bw="5" slack="0"/>
<pin id="778" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_4/5 "/>
</bind>
</comp>

<comp id="780" class="1004" name="zext_ln40_6_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="14" slack="0"/>
<pin id="782" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_6/5 "/>
</bind>
</comp>

<comp id="785" class="1004" name="add_ln40_5_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="5" slack="1"/>
<pin id="787" dir="0" index="1" bw="14" slack="2"/>
<pin id="788" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_5/5 "/>
</bind>
</comp>

<comp id="789" class="1004" name="zext_ln40_7_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="14" slack="0"/>
<pin id="791" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_7/5 "/>
</bind>
</comp>

<comp id="794" class="1004" name="add_ln23_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="0" index="1" bw="14" slack="4"/>
<pin id="797" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/6 "/>
</bind>
</comp>

<comp id="800" class="1004" name="sext_ln24_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="16" slack="3"/>
<pin id="802" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/6 "/>
</bind>
</comp>

<comp id="804" class="1004" name="sext_ln24_1_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="16" slack="2"/>
<pin id="806" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_1/6 "/>
</bind>
</comp>

<comp id="808" class="1004" name="add_ln24_8_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="4" slack="0"/>
<pin id="810" dir="0" index="1" bw="8" slack="4"/>
<pin id="811" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_8/6 "/>
</bind>
</comp>

<comp id="813" class="1004" name="zext_ln24_7_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="0"/>
<pin id="815" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_7/6 "/>
</bind>
</comp>

<comp id="818" class="1004" name="add_ln24_9_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="5" slack="0"/>
<pin id="820" dir="0" index="1" bw="8" slack="4"/>
<pin id="821" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_9/6 "/>
</bind>
</comp>

<comp id="823" class="1004" name="zext_ln24_8_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="8" slack="0"/>
<pin id="825" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_8/6 "/>
</bind>
</comp>

<comp id="828" class="1004" name="select_ln24_2_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="4"/>
<pin id="830" dir="0" index="1" bw="5" slack="4"/>
<pin id="831" dir="0" index="2" bw="5" slack="4"/>
<pin id="832" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_2/6 "/>
</bind>
</comp>

<comp id="834" class="1004" name="select_ln32_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="4"/>
<pin id="836" dir="0" index="1" bw="5" slack="4"/>
<pin id="837" dir="0" index="2" bw="5" slack="4"/>
<pin id="838" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/6 "/>
</bind>
</comp>

<comp id="839" class="1004" name="sext_ln40_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="16" slack="1"/>
<pin id="841" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/6 "/>
</bind>
</comp>

<comp id="843" class="1004" name="trunc_ln_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="16" slack="0"/>
<pin id="845" dir="0" index="1" bw="30" slack="0"/>
<pin id="846" dir="0" index="2" bw="5" slack="0"/>
<pin id="847" dir="0" index="3" bw="6" slack="0"/>
<pin id="848" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/6 "/>
</bind>
</comp>

<comp id="852" class="1004" name="sext_ln40_1_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="16" slack="1"/>
<pin id="854" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_1/6 "/>
</bind>
</comp>

<comp id="856" class="1004" name="trunc_ln48_s_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="16" slack="0"/>
<pin id="858" dir="0" index="1" bw="30" slack="0"/>
<pin id="859" dir="0" index="2" bw="5" slack="0"/>
<pin id="860" dir="0" index="3" bw="6" slack="0"/>
<pin id="861" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_s/6 "/>
</bind>
</comp>

<comp id="865" class="1004" name="add_ln40_6_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="14" slack="3"/>
<pin id="867" dir="0" index="1" bw="5" slack="2"/>
<pin id="868" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_6/6 "/>
</bind>
</comp>

<comp id="869" class="1004" name="zext_ln40_8_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="14" slack="0"/>
<pin id="871" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_8/6 "/>
</bind>
</comp>

<comp id="874" class="1004" name="add_ln40_7_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="14" slack="3"/>
<pin id="876" dir="0" index="1" bw="5" slack="1"/>
<pin id="877" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_7/6 "/>
</bind>
</comp>

<comp id="878" class="1004" name="zext_ln40_9_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="14" slack="0"/>
<pin id="880" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_9/6 "/>
</bind>
</comp>

<comp id="883" class="1004" name="select_ln32_13_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="4"/>
<pin id="885" dir="0" index="1" bw="10" slack="0"/>
<pin id="886" dir="0" index="2" bw="10" slack="4"/>
<pin id="887" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_13/6 "/>
</bind>
</comp>

<comp id="889" class="1004" name="sext_ln24_2_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="16" slack="3"/>
<pin id="891" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_2/7 "/>
</bind>
</comp>

<comp id="893" class="1004" name="sext_ln24_3_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="16" slack="2"/>
<pin id="895" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_3/7 "/>
</bind>
</comp>

<comp id="897" class="1004" name="zext_ln24_9_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="5" slack="1"/>
<pin id="899" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_9/7 "/>
</bind>
</comp>

<comp id="901" class="1004" name="sext_ln40_2_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="16" slack="1"/>
<pin id="903" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_2/7 "/>
</bind>
</comp>

<comp id="905" class="1004" name="trunc_ln48_1_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="16" slack="0"/>
<pin id="907" dir="0" index="1" bw="30" slack="0"/>
<pin id="908" dir="0" index="2" bw="5" slack="0"/>
<pin id="909" dir="0" index="3" bw="6" slack="0"/>
<pin id="910" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_1/7 "/>
</bind>
</comp>

<comp id="914" class="1004" name="sext_ln40_3_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="16" slack="1"/>
<pin id="916" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_3/7 "/>
</bind>
</comp>

<comp id="918" class="1004" name="trunc_ln48_2_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="16" slack="0"/>
<pin id="920" dir="0" index="1" bw="30" slack="0"/>
<pin id="921" dir="0" index="2" bw="5" slack="0"/>
<pin id="922" dir="0" index="3" bw="6" slack="0"/>
<pin id="923" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_2/7 "/>
</bind>
</comp>

<comp id="927" class="1004" name="add_ln40_8_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="5" slack="3"/>
<pin id="929" dir="0" index="1" bw="14" slack="3"/>
<pin id="930" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_8/7 "/>
</bind>
</comp>

<comp id="931" class="1004" name="zext_ln40_10_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="14" slack="0"/>
<pin id="933" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_10/7 "/>
</bind>
</comp>

<comp id="936" class="1004" name="add_ln40_9_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="14" slack="3"/>
<pin id="938" dir="0" index="1" bw="5" slack="3"/>
<pin id="939" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_9/7 "/>
</bind>
</comp>

<comp id="940" class="1004" name="zext_ln40_11_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="14" slack="0"/>
<pin id="942" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_11/7 "/>
</bind>
</comp>

<comp id="945" class="1004" name="add_ln40_10_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="14" slack="3"/>
<pin id="947" dir="0" index="1" bw="5" slack="2"/>
<pin id="948" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_10/7 "/>
</bind>
</comp>

<comp id="949" class="1004" name="sext_ln24_4_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="16" slack="3"/>
<pin id="951" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_4/8 "/>
</bind>
</comp>

<comp id="952" class="1004" name="sext_ln24_5_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="16" slack="2"/>
<pin id="954" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_5/8 "/>
</bind>
</comp>

<comp id="956" class="1004" name="sext_ln40_4_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="16" slack="1"/>
<pin id="958" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_4/8 "/>
</bind>
</comp>

<comp id="960" class="1004" name="trunc_ln48_3_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="16" slack="0"/>
<pin id="962" dir="0" index="1" bw="30" slack="0"/>
<pin id="963" dir="0" index="2" bw="5" slack="0"/>
<pin id="964" dir="0" index="3" bw="6" slack="0"/>
<pin id="965" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_3/8 "/>
</bind>
</comp>

<comp id="969" class="1004" name="sext_ln40_5_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="16" slack="1"/>
<pin id="971" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_5/8 "/>
</bind>
</comp>

<comp id="973" class="1004" name="trunc_ln48_4_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="16" slack="0"/>
<pin id="975" dir="0" index="1" bw="30" slack="0"/>
<pin id="976" dir="0" index="2" bw="5" slack="0"/>
<pin id="977" dir="0" index="3" bw="6" slack="0"/>
<pin id="978" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_4/8 "/>
</bind>
</comp>

<comp id="982" class="1004" name="zext_ln40_12_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="14" slack="1"/>
<pin id="984" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_12/8 "/>
</bind>
</comp>

<comp id="986" class="1004" name="add_ln48_1_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="16" slack="2"/>
<pin id="988" dir="0" index="1" bw="16" slack="0"/>
<pin id="989" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_1/8 "/>
</bind>
</comp>

<comp id="991" class="1004" name="add_ln48_2_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="16" slack="1"/>
<pin id="993" dir="0" index="1" bw="16" slack="1"/>
<pin id="994" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_2/8 "/>
</bind>
</comp>

<comp id="995" class="1004" name="add_ln48_3_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="16" slack="2"/>
<pin id="997" dir="0" index="1" bw="16" slack="0"/>
<pin id="998" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_3/8 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="add_ln48_4_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="16" slack="0"/>
<pin id="1002" dir="0" index="1" bw="16" slack="0"/>
<pin id="1003" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_4/8 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="mul_ln48_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="5" slack="7"/>
<pin id="1008" dir="0" index="1" bw="6" slack="8"/>
<pin id="1009" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln48/9 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="tmp11_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="5" slack="7"/>
<pin id="1012" dir="0" index="1" bw="9" slack="0"/>
<pin id="1013" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11/9 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="sext_ln24_6_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="16" slack="3"/>
<pin id="1017" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_6/9 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="sext_ln24_7_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="16" slack="2"/>
<pin id="1021" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_7/9 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="select_ln24_4_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="7"/>
<pin id="1025" dir="0" index="1" bw="9" slack="4"/>
<pin id="1026" dir="0" index="2" bw="9" slack="0"/>
<pin id="1027" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_4/9 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="select_ln24_6_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="7"/>
<pin id="1031" dir="0" index="1" bw="9" slack="4"/>
<pin id="1032" dir="0" index="2" bw="9" slack="0"/>
<pin id="1033" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_6/9 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="tmp11_mid1_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="5" slack="7"/>
<pin id="1037" dir="0" index="1" bw="9" slack="0"/>
<pin id="1038" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11_mid1/9 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="tmp12_mid2_v_v_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="7"/>
<pin id="1042" dir="0" index="1" bw="9" slack="0"/>
<pin id="1043" dir="0" index="2" bw="9" slack="0"/>
<pin id="1044" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp12_mid2_v_v/9 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="sext_ln40_6_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="16" slack="1"/>
<pin id="1049" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_6/9 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="trunc_ln48_5_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="16" slack="0"/>
<pin id="1053" dir="0" index="1" bw="30" slack="0"/>
<pin id="1054" dir="0" index="2" bw="5" slack="0"/>
<pin id="1055" dir="0" index="3" bw="6" slack="0"/>
<pin id="1056" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_5/9 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="sext_ln40_7_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="16" slack="1"/>
<pin id="1062" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_7/9 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="trunc_ln48_6_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="16" slack="0"/>
<pin id="1066" dir="0" index="1" bw="30" slack="0"/>
<pin id="1067" dir="0" index="2" bw="5" slack="0"/>
<pin id="1068" dir="0" index="3" bw="6" slack="0"/>
<pin id="1069" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_6/9 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="add_ln48_5_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="16" slack="1"/>
<pin id="1075" dir="0" index="1" bw="16" slack="1"/>
<pin id="1076" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_5/9 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="sext_ln24_8_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="16" slack="3"/>
<pin id="1079" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_8/10 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="tmp12_mid2_v_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="9" slack="1"/>
<pin id="1083" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp12_mid2_v/10 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="sext_ln40_8_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="16" slack="1"/>
<pin id="1086" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_8/10 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="trunc_ln48_7_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="16" slack="0"/>
<pin id="1090" dir="0" index="1" bw="30" slack="0"/>
<pin id="1091" dir="0" index="2" bw="5" slack="0"/>
<pin id="1092" dir="0" index="3" bw="6" slack="0"/>
<pin id="1093" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_7/10 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="add_ln48_6_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="16" slack="1"/>
<pin id="1099" dir="0" index="1" bw="16" slack="2"/>
<pin id="1100" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_6/11 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="add_ln48_7_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="16" slack="2"/>
<pin id="1103" dir="0" index="1" bw="16" slack="0"/>
<pin id="1104" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_7/11 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="add_ln48_8_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="16" slack="2"/>
<pin id="1108" dir="0" index="1" bw="16" slack="0"/>
<pin id="1109" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_8/11 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="add_ln48_9_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="16" slack="3"/>
<pin id="1113" dir="0" index="1" bw="16" slack="0"/>
<pin id="1114" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_9/11 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="zext_ln48_3_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="14" slack="2"/>
<pin id="1118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_3/12 "/>
</bind>
</comp>

<comp id="1120" class="1007" name="mul_ln40_2_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="16" slack="0"/>
<pin id="1122" dir="0" index="1" bw="16" slack="0"/>
<pin id="1123" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_2/6 "/>
</bind>
</comp>

<comp id="1127" class="1007" name="mul_ln40_3_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="16" slack="0"/>
<pin id="1129" dir="0" index="1" bw="16" slack="0"/>
<pin id="1130" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_3/6 "/>
</bind>
</comp>

<comp id="1134" class="1007" name="mul_ln40_4_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="16" slack="0"/>
<pin id="1136" dir="0" index="1" bw="16" slack="0"/>
<pin id="1137" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_4/7 "/>
</bind>
</comp>

<comp id="1141" class="1007" name="mul_ln40_5_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="16" slack="0"/>
<pin id="1143" dir="0" index="1" bw="16" slack="0"/>
<pin id="1144" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_5/7 "/>
</bind>
</comp>

<comp id="1148" class="1007" name="mul_ln40_6_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="16" slack="0"/>
<pin id="1150" dir="0" index="1" bw="16" slack="0"/>
<pin id="1151" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_6/8 "/>
</bind>
</comp>

<comp id="1155" class="1007" name="mul_ln40_7_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="16" slack="0"/>
<pin id="1157" dir="0" index="1" bw="16" slack="0"/>
<pin id="1158" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_7/8 "/>
</bind>
</comp>

<comp id="1162" class="1007" name="mul_ln40_8_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="16" slack="0"/>
<pin id="1164" dir="0" index="1" bw="16" slack="0"/>
<pin id="1165" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_8/9 "/>
</bind>
</comp>

<comp id="1169" class="1007" name="mul_ln40_9_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="16" slack="0"/>
<pin id="1171" dir="0" index="1" bw="16" slack="0"/>
<pin id="1172" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_9/9 "/>
</bind>
</comp>

<comp id="1176" class="1007" name="grp_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="6" slack="6"/>
<pin id="1178" dir="0" index="1" bw="9" slack="0"/>
<pin id="1179" dir="0" index="2" bw="5" slack="2147483647"/>
<pin id="1180" dir="1" index="3" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp12_mid2/10 add_ln48/10 "/>
</bind>
</comp>

<comp id="1182" class="1007" name="mul_ln40_10_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="16" slack="0"/>
<pin id="1184" dir="0" index="1" bw="16" slack="0"/>
<pin id="1185" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_10/10 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="zext_ln40_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="9" slack="1"/>
<pin id="1191" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40 "/>
</bind>
</comp>

<comp id="1195" class="1005" name="zext_ln40_1_cast14_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="14" slack="2"/>
<pin id="1197" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln40_1_cast14 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="zext_ln48_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="9" slack="4"/>
<pin id="1204" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln48 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="zext_ln48_1_cast_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="14" slack="9"/>
<pin id="1210" dir="1" index="1" bw="14" slack="9"/>
</pin_list>
<bind>
<opset="zext_ln48_1_cast "/>
</bind>
</comp>

<comp id="1213" class="1005" name="empty_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="5" slack="1"/>
<pin id="1215" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1218" class="1005" name="mul_ln4_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="10" slack="1"/>
<pin id="1220" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln4 "/>
</bind>
</comp>

<comp id="1223" class="1005" name="tmp_1_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="14" slack="1"/>
<pin id="1225" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="icmp_ln33_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="1" slack="1"/>
<pin id="1230" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="1233" class="1005" name="zext_ln48_1_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="9" slack="7"/>
<pin id="1235" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln48_1 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="zext_ln40_2_cast_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="9" slack="7"/>
<pin id="1240" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln40_2_cast "/>
</bind>
</comp>

<comp id="1243" class="1005" name="icmp_ln23_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="1" slack="1"/>
<pin id="1245" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="1247" class="1005" name="out_d_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="5" slack="4"/>
<pin id="1249" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="1252" class="1005" name="icmp_ln32_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="4"/>
<pin id="1254" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="select_ln24_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="5" slack="4"/>
<pin id="1262" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="select_ln24 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="zext_ln48_2_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="9" slack="3"/>
<pin id="1267" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln48_2 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="select_ln24_1_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="8" slack="1"/>
<pin id="1272" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24_1 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="kernel_0_addr_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="8" slack="1"/>
<pin id="1284" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_0_addr "/>
</bind>
</comp>

<comp id="1287" class="1005" name="select_ln24_7_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="1" slack="4"/>
<pin id="1289" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="select_ln24_7 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="out_h_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="5" slack="4"/>
<pin id="1295" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="1298" class="1005" name="out_w_0_mid2_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="5" slack="2"/>
<pin id="1300" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="out_w_0_mid2 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="zext_ln40_2_cast_mid_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="9" slack="7"/>
<pin id="1307" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln40_2_cast_mid "/>
</bind>
</comp>

<comp id="1310" class="1005" name="tmp10_0_0_mid2_v_v_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="9" slack="1"/>
<pin id="1312" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp10_0_0_mid2_v_v "/>
</bind>
</comp>

<comp id="1317" class="1005" name="add_ln32_1_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="10" slack="4"/>
<pin id="1319" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="add_ln32_1 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="kernel_0_addr_1_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="8" slack="1"/>
<pin id="1324" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_0_addr_1 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="kernel_0_addr_2_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="8" slack="1"/>
<pin id="1329" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_0_addr_2 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="tmp10_0_0_mid2_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="14" slack="1"/>
<pin id="1334" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp10_0_0_mid2 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="tmp10_1_0_mid2_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="14" slack="2"/>
<pin id="1341" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp10_1_0_mid2 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="kernel_0_addr_3_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="8" slack="1"/>
<pin id="1348" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_0_addr_3 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="kernel_0_addr_4_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="8" slack="1"/>
<pin id="1353" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_0_addr_4 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="tmp10_2_0_mid2_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="14" slack="3"/>
<pin id="1358" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="tmp10_2_0_mid2 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="zext_ln40_1_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="14" slack="1"/>
<pin id="1365" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40_1 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="input_addr_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="14" slack="1"/>
<pin id="1372" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1375" class="1005" name="out_w_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="5" slack="1"/>
<pin id="1377" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="1380" class="1005" name="zext_ln40_3_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="14" slack="2"/>
<pin id="1382" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln40_3 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="input_addr_7_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="14" slack="1"/>
<pin id="1388" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_7 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="kernel_0_load_4_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="16" slack="3"/>
<pin id="1393" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="kernel_0_load_4 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="kernel_0_addr_5_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="8" slack="1"/>
<pin id="1398" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_0_addr_5 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="kernel_0_addr_6_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="8" slack="1"/>
<pin id="1403" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_0_addr_6 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="mul_ln48_1_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="9" slack="4"/>
<pin id="1408" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="mul_ln48_1 "/>
</bind>
</comp>

<comp id="1412" class="1005" name="zext_ln40_5_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="14" slack="1"/>
<pin id="1414" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40_5 "/>
</bind>
</comp>

<comp id="1418" class="1005" name="input_addr_8_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="14" slack="1"/>
<pin id="1420" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_8 "/>
</bind>
</comp>

<comp id="1423" class="1005" name="input_addr_9_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="14" slack="1"/>
<pin id="1425" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_9 "/>
</bind>
</comp>

<comp id="1428" class="1005" name="add_ln23_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="14" slack="1"/>
<pin id="1430" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="1433" class="1005" name="kernel_0_addr_7_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="8" slack="1"/>
<pin id="1435" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_0_addr_7 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="kernel_0_addr_8_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="8" slack="1"/>
<pin id="1440" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_0_addr_8 "/>
</bind>
</comp>

<comp id="1443" class="1005" name="select_ln24_2_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="5" slack="1"/>
<pin id="1445" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24_2 "/>
</bind>
</comp>

<comp id="1449" class="1005" name="select_ln32_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="5" slack="1"/>
<pin id="1451" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32 "/>
</bind>
</comp>

<comp id="1454" class="1005" name="trunc_ln_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="16" slack="2"/>
<pin id="1456" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1459" class="1005" name="trunc_ln48_s_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="16" slack="2"/>
<pin id="1461" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln48_s "/>
</bind>
</comp>

<comp id="1464" class="1005" name="input_addr_10_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="14" slack="1"/>
<pin id="1466" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_10 "/>
</bind>
</comp>

<comp id="1469" class="1005" name="input_addr_11_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="14" slack="1"/>
<pin id="1471" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_11 "/>
</bind>
</comp>

<comp id="1474" class="1005" name="select_ln32_13_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="10" slack="1"/>
<pin id="1476" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32_13 "/>
</bind>
</comp>

<comp id="1479" class="1005" name="bias_addr_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="4" slack="1"/>
<pin id="1481" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="1484" class="1005" name="trunc_ln48_1_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="16" slack="1"/>
<pin id="1486" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_1 "/>
</bind>
</comp>

<comp id="1489" class="1005" name="trunc_ln48_2_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="16" slack="1"/>
<pin id="1491" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_2 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="input_addr_12_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="14" slack="1"/>
<pin id="1496" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_12 "/>
</bind>
</comp>

<comp id="1499" class="1005" name="input_addr_13_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="14" slack="1"/>
<pin id="1501" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_13 "/>
</bind>
</comp>

<comp id="1504" class="1005" name="add_ln40_10_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="14" slack="1"/>
<pin id="1506" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_10 "/>
</bind>
</comp>

<comp id="1509" class="1005" name="trunc_ln48_3_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="16" slack="1"/>
<pin id="1511" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_3 "/>
</bind>
</comp>

<comp id="1514" class="1005" name="trunc_ln48_4_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="16" slack="1"/>
<pin id="1516" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_4 "/>
</bind>
</comp>

<comp id="1519" class="1005" name="input_addr_14_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="14" slack="1"/>
<pin id="1521" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_14 "/>
</bind>
</comp>

<comp id="1524" class="1005" name="add_ln48_4_reg_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="16" slack="3"/>
<pin id="1526" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="add_ln48_4 "/>
</bind>
</comp>

<comp id="1529" class="1005" name="tmp12_mid2_v_v_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="9" slack="1"/>
<pin id="1531" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp12_mid2_v_v "/>
</bind>
</comp>

<comp id="1534" class="1005" name="trunc_ln48_5_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="16" slack="2"/>
<pin id="1536" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln48_5 "/>
</bind>
</comp>

<comp id="1539" class="1005" name="trunc_ln48_6_reg_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="16" slack="2"/>
<pin id="1541" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln48_6 "/>
</bind>
</comp>

<comp id="1544" class="1005" name="add_ln48_5_reg_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="16" slack="2"/>
<pin id="1546" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln48_5 "/>
</bind>
</comp>

<comp id="1549" class="1005" name="trunc_ln48_7_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="16" slack="1"/>
<pin id="1551" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_7 "/>
</bind>
</comp>

<comp id="1554" class="1005" name="add_ln48_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="14" slack="2"/>
<pin id="1556" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="add_ln48 "/>
</bind>
</comp>

<comp id="1559" class="1005" name="add_ln48_9_reg_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="16" slack="1"/>
<pin id="1561" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="36" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="129" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="36" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="137" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="149" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="157" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="170"><net_src comp="4" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="36" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="181"><net_src comp="165" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="187"><net_src comp="4" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="36" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="182" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="36" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="190" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="203"><net_src comp="14" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="36" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="198" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="211"><net_src comp="4" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="36" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="206" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="219"><net_src comp="4" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="214" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="227"><net_src comp="14" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="222" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="235"><net_src comp="14" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="36" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="230" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="243"><net_src comp="4" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="36" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="238" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="251"><net_src comp="4" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="36" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="246" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="259"><net_src comp="12" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="36" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="254" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="272"><net_src comp="4" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="36" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="267" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="280"><net_src comp="4" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="36" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="275" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="288"><net_src comp="4" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="36" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="283" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="296"><net_src comp="10" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="36" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="303"><net_src comp="291" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="26" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="308" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="319"><net_src comp="24" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="320" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="331"><net_src comp="28" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="24" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="339" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="24" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="350" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="123" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="123" pin="7"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="123" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="123" pin="7"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="123" pin="7"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="123" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="172" pin="7"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="172" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="172" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="172" pin="7"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="104" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="110" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="389" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="98" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="92" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="92" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="98" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="413" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="409" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="417" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="421" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="436"><net_src comp="20" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="425" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="22" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="443"><net_src comp="409" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="24" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="320" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="320" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="320" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="30" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="453" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="32" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="468"><net_src comp="457" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="449" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="465" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="445" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="343" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="480" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="475" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="308" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="34" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="320" pin="4"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="332" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="511"><net_src comp="501" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="24" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="343" pin="4"/><net_sink comp="506" pin=2"/></net>

<net id="517"><net_src comp="495" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="495" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="495" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="531"><net_src comp="30" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="522" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="32" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="537"><net_src comp="526" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="542"><net_src comp="518" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="534" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="549"><net_src comp="501" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="538" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="469" pin="2"/><net_sink comp="544" pin=2"/></net>

<net id="555"><net_src comp="544" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="561"><net_src comp="514" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="567"><net_src comp="501" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="557" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="475" pin="2"/><net_sink comp="562" pin=2"/></net>

<net id="575"><net_src comp="501" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="557" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="484" pin="2"/><net_sink comp="570" pin=2"/></net>

<net id="582"><net_src comp="354" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="588"><net_src comp="501" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="578" pin="2"/><net_sink comp="583" pin=2"/></net>

<net id="594"><net_src comp="34" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="506" pin="3"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="583" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="501" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="607"><net_src comp="596" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="24" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="354" pin="4"/><net_sink comp="602" pin=2"/></net>

<net id="613"><net_src comp="590" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="618"><net_src comp="610" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="562" pin="3"/><net_sink comp="614" pin=1"/></net>

<net id="625"><net_src comp="583" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="614" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="627"><net_src comp="570" pin="3"/><net_sink comp="620" pin=2"/></net>

<net id="632"><net_src comp="38" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="332" pin="4"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="40" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="642"><net_src comp="634" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="648"><net_src comp="42" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="652"><net_src comp="644" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="661"><net_src comp="654" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="666"><net_src comp="44" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="670"><net_src comp="662" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="675"><net_src comp="667" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="680"><net_src comp="46" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="684"><net_src comp="676" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="690"><net_src comp="48" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="694"><net_src comp="686" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="700"><net_src comp="50" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="704"><net_src comp="696" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="709"><net_src comp="701" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="717"><net_src comp="710" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="721"><net_src comp="713" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="727"><net_src comp="34" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="731"><net_src comp="723" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="736"><net_src comp="728" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="740"><net_src comp="732" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="746"><net_src comp="52" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="750"><net_src comp="742" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="756"><net_src comp="54" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="760"><net_src comp="752" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="770"><net_src comp="56" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="774"><net_src comp="766" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="779"><net_src comp="771" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="783"><net_src comp="775" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="792"><net_src comp="785" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="798"><net_src comp="58" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="304" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="803"><net_src comp="361" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="807"><net_src comp="366" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="812"><net_src comp="60" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="816"><net_src comp="808" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="822"><net_src comp="62" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="826"><net_src comp="818" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="833"><net_src comp="316" pin="1"/><net_sink comp="828" pin=2"/></net>

<net id="842"><net_src comp="379" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="849"><net_src comp="64" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="850"><net_src comp="66" pin="0"/><net_sink comp="843" pin=2"/></net>

<net id="851"><net_src comp="68" pin="0"/><net_sink comp="843" pin=3"/></net>

<net id="855"><net_src comp="384" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="862"><net_src comp="64" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="863"><net_src comp="66" pin="0"/><net_sink comp="856" pin=2"/></net>

<net id="864"><net_src comp="68" pin="0"/><net_sink comp="856" pin=3"/></net>

<net id="872"><net_src comp="865" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="881"><net_src comp="874" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="888"><net_src comp="38" pin="0"/><net_sink comp="883" pin=1"/></net>

<net id="892"><net_src comp="370" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="896"><net_src comp="374" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="900"><net_src comp="897" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="904"><net_src comp="379" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="911"><net_src comp="64" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="912"><net_src comp="66" pin="0"/><net_sink comp="905" pin=2"/></net>

<net id="913"><net_src comp="68" pin="0"/><net_sink comp="905" pin=3"/></net>

<net id="917"><net_src comp="384" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="924"><net_src comp="64" pin="0"/><net_sink comp="918" pin=0"/></net>

<net id="925"><net_src comp="66" pin="0"/><net_sink comp="918" pin=2"/></net>

<net id="926"><net_src comp="68" pin="0"/><net_sink comp="918" pin=3"/></net>

<net id="934"><net_src comp="927" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="943"><net_src comp="936" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="955"><net_src comp="361" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="959"><net_src comp="379" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="966"><net_src comp="64" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="967"><net_src comp="66" pin="0"/><net_sink comp="960" pin=2"/></net>

<net id="968"><net_src comp="68" pin="0"/><net_sink comp="960" pin=3"/></net>

<net id="972"><net_src comp="384" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="979"><net_src comp="64" pin="0"/><net_sink comp="973" pin=0"/></net>

<net id="980"><net_src comp="66" pin="0"/><net_sink comp="973" pin=2"/></net>

<net id="981"><net_src comp="68" pin="0"/><net_sink comp="973" pin=3"/></net>

<net id="985"><net_src comp="982" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="990"><net_src comp="261" pin="3"/><net_sink comp="986" pin=1"/></net>

<net id="999"><net_src comp="991" pin="2"/><net_sink comp="995" pin=1"/></net>

<net id="1004"><net_src comp="986" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1005"><net_src comp="995" pin="2"/><net_sink comp="1000" pin=1"/></net>

<net id="1014"><net_src comp="1006" pin="2"/><net_sink comp="1010" pin=1"/></net>

<net id="1018"><net_src comp="366" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1022"><net_src comp="370" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1028"><net_src comp="1006" pin="2"/><net_sink comp="1023" pin=2"/></net>

<net id="1034"><net_src comp="1010" pin="2"/><net_sink comp="1029" pin=2"/></net>

<net id="1039"><net_src comp="1023" pin="3"/><net_sink comp="1035" pin=1"/></net>

<net id="1045"><net_src comp="1035" pin="2"/><net_sink comp="1040" pin=1"/></net>

<net id="1046"><net_src comp="1029" pin="3"/><net_sink comp="1040" pin=2"/></net>

<net id="1050"><net_src comp="379" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1057"><net_src comp="64" pin="0"/><net_sink comp="1051" pin=0"/></net>

<net id="1058"><net_src comp="66" pin="0"/><net_sink comp="1051" pin=2"/></net>

<net id="1059"><net_src comp="68" pin="0"/><net_sink comp="1051" pin=3"/></net>

<net id="1063"><net_src comp="384" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1070"><net_src comp="64" pin="0"/><net_sink comp="1064" pin=0"/></net>

<net id="1071"><net_src comp="66" pin="0"/><net_sink comp="1064" pin=2"/></net>

<net id="1072"><net_src comp="68" pin="0"/><net_sink comp="1064" pin=3"/></net>

<net id="1080"><net_src comp="374" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1087"><net_src comp="379" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1094"><net_src comp="64" pin="0"/><net_sink comp="1088" pin=0"/></net>

<net id="1095"><net_src comp="66" pin="0"/><net_sink comp="1088" pin=2"/></net>

<net id="1096"><net_src comp="68" pin="0"/><net_sink comp="1088" pin=3"/></net>

<net id="1105"><net_src comp="1097" pin="2"/><net_sink comp="1101" pin=1"/></net>

<net id="1110"><net_src comp="1101" pin="2"/><net_sink comp="1106" pin=1"/></net>

<net id="1115"><net_src comp="1106" pin="2"/><net_sink comp="1111" pin=1"/></net>

<net id="1119"><net_src comp="1116" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="1124"><net_src comp="839" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1125"><net_src comp="800" pin="1"/><net_sink comp="1120" pin=1"/></net>

<net id="1126"><net_src comp="1120" pin="2"/><net_sink comp="843" pin=1"/></net>

<net id="1131"><net_src comp="852" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1132"><net_src comp="804" pin="1"/><net_sink comp="1127" pin=1"/></net>

<net id="1133"><net_src comp="1127" pin="2"/><net_sink comp="856" pin=1"/></net>

<net id="1138"><net_src comp="901" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1139"><net_src comp="889" pin="1"/><net_sink comp="1134" pin=1"/></net>

<net id="1140"><net_src comp="1134" pin="2"/><net_sink comp="905" pin=1"/></net>

<net id="1145"><net_src comp="914" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1146"><net_src comp="893" pin="1"/><net_sink comp="1141" pin=1"/></net>

<net id="1147"><net_src comp="1141" pin="2"/><net_sink comp="918" pin=1"/></net>

<net id="1152"><net_src comp="956" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1153"><net_src comp="949" pin="1"/><net_sink comp="1148" pin=1"/></net>

<net id="1154"><net_src comp="1148" pin="2"/><net_sink comp="960" pin=1"/></net>

<net id="1159"><net_src comp="969" pin="1"/><net_sink comp="1155" pin=0"/></net>

<net id="1160"><net_src comp="952" pin="1"/><net_sink comp="1155" pin=1"/></net>

<net id="1161"><net_src comp="1155" pin="2"/><net_sink comp="973" pin=1"/></net>

<net id="1166"><net_src comp="1047" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1167"><net_src comp="1015" pin="1"/><net_sink comp="1162" pin=1"/></net>

<net id="1168"><net_src comp="1162" pin="2"/><net_sink comp="1051" pin=1"/></net>

<net id="1173"><net_src comp="1060" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1174"><net_src comp="1019" pin="1"/><net_sink comp="1169" pin=1"/></net>

<net id="1175"><net_src comp="1169" pin="2"/><net_sink comp="1064" pin=1"/></net>

<net id="1181"><net_src comp="1081" pin="1"/><net_sink comp="1176" pin=1"/></net>

<net id="1186"><net_src comp="1084" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1187"><net_src comp="1077" pin="1"/><net_sink comp="1182" pin=1"/></net>

<net id="1188"><net_src comp="1182" pin="2"/><net_sink comp="1088" pin=1"/></net>

<net id="1192"><net_src comp="393" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="1194"><net_src comp="1189" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="1198"><net_src comp="397" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="1200"><net_src comp="1195" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="1201"><net_src comp="1195" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="1205"><net_src comp="401" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="1207"><net_src comp="1202" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1211"><net_src comp="405" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1216"><net_src comp="409" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="1221"><net_src comp="425" pin="2"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="1226"><net_src comp="431" pin="3"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="1231"><net_src comp="439" pin="2"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="1236"><net_src comp="445" pin="1"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1241"><net_src comp="480" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1246"><net_src comp="490" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1250"><net_src comp="495" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="1255"><net_src comp="501" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1257"><net_src comp="1252" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1258"><net_src comp="1252" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1259"><net_src comp="1252" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1263"><net_src comp="506" pin="3"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="834" pin=2"/></net>

<net id="1268"><net_src comp="514" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1273"><net_src comp="544" pin="3"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="1275"><net_src comp="1270" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="1276"><net_src comp="1270" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="1277"><net_src comp="1270" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="1278"><net_src comp="1270" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="1279"><net_src comp="1270" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="1280"><net_src comp="1270" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="1281"><net_src comp="1270" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="1285"><net_src comp="116" pin="3"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="1290"><net_src comp="583" pin="3"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1292"><net_src comp="1287" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1296"><net_src comp="590" pin="2"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="1301"><net_src comp="602" pin="3"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="1303"><net_src comp="1298" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="1304"><net_src comp="1298" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="1308"><net_src comp="610" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1313"><net_src comp="620" pin="3"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="1315"><net_src comp="1310" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="1316"><net_src comp="1310" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="1320"><net_src comp="628" pin="2"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="883" pin=2"/></net>

<net id="1325"><net_src comp="129" pin="3"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="1330"><net_src comp="137" pin="3"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="1335"><net_src comp="657" pin="2"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="1337"><net_src comp="1332" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1338"><net_src comp="1332" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1342"><net_src comp="671" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="1344"><net_src comp="1339" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="1345"><net_src comp="1339" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1349"><net_src comp="149" pin="3"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="1354"><net_src comp="157" pin="3"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="1359"><net_src comp="705" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="927" pin=1"/></net>

<net id="1361"><net_src comp="1356" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="1362"><net_src comp="1356" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="1366"><net_src comp="710" pin="1"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1368"><net_src comp="1363" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="1369"><net_src comp="1363" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1373"><net_src comp="165" pin="3"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="1378"><net_src comp="723" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="1383"><net_src comp="728" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="865" pin=1"/></net>

<net id="1385"><net_src comp="1380" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="1389"><net_src comp="182" pin="3"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="1394"><net_src comp="123" pin="3"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1399"><net_src comp="190" pin="3"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="1404"><net_src comp="198" pin="3"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="1409"><net_src comp="762" pin="2"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="1411"><net_src comp="1406" pin="1"/><net_sink comp="1029" pin=1"/></net>

<net id="1415"><net_src comp="771" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="1417"><net_src comp="1412" pin="1"/><net_sink comp="945" pin=1"/></net>

<net id="1421"><net_src comp="206" pin="3"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="1426"><net_src comp="214" pin="3"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="1431"><net_src comp="794" pin="2"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="1436"><net_src comp="222" pin="3"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="1441"><net_src comp="230" pin="3"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="1446"><net_src comp="828" pin="3"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1448"><net_src comp="1443" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1452"><net_src comp="834" pin="3"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="1457"><net_src comp="843" pin="4"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="1462"><net_src comp="856" pin="4"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1467"><net_src comp="238" pin="3"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="1472"><net_src comp="246" pin="3"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="1477"><net_src comp="883" pin="3"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="1482"><net_src comp="254" pin="3"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="1487"><net_src comp="905" pin="4"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="991" pin=1"/></net>

<net id="1492"><net_src comp="918" pin="4"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1497"><net_src comp="267" pin="3"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="1502"><net_src comp="275" pin="3"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="1507"><net_src comp="945" pin="2"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="1512"><net_src comp="960" pin="4"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="1073" pin=1"/></net>

<net id="1517"><net_src comp="973" pin="4"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1522"><net_src comp="283" pin="3"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="1527"><net_src comp="1000" pin="2"/><net_sink comp="1524" pin=0"/></net>

<net id="1528"><net_src comp="1524" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1532"><net_src comp="1040" pin="3"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1537"><net_src comp="1051" pin="4"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1542"><net_src comp="1064" pin="4"/><net_sink comp="1539" pin=0"/></net>

<net id="1543"><net_src comp="1539" pin="1"/><net_sink comp="1097" pin=1"/></net>

<net id="1547"><net_src comp="1073" pin="2"/><net_sink comp="1544" pin=0"/></net>

<net id="1548"><net_src comp="1544" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1552"><net_src comp="1088" pin="4"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1557"><net_src comp="1176" pin="3"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1562"><net_src comp="1111" pin="2"/><net_sink comp="1559" pin=0"/></net>

<net id="1563"><net_src comp="1559" pin="1"/><net_sink comp="298" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {12 }
	Port: bias | {}
	Port: kernel_0 | {}
 - Input state : 
	Port: depthwise_conv2d_fix.2 : input_height | {1 }
	Port: depthwise_conv2d_fix.2 : input_width | {1 }
	Port: depthwise_conv2d_fix.2 : input_r | {4 5 6 7 8 9 }
	Port: depthwise_conv2d_fix.2 : output_height | {1 }
	Port: depthwise_conv2d_fix.2 : output_width | {1 }
	Port: depthwise_conv2d_fix.2 : bias | {7 8 }
	Port: depthwise_conv2d_fix.2 : kernel_0 | {2 3 4 5 6 7 }
  - Chain level:
	State 1
		zext_ln40_1_cast14 : 1
		zext_ln4 : 1
		zext_ln4_1 : 1
		mul_ln4 : 2
		tmp_1 : 3
		icmp_ln33 : 1
	State 2
		zext_ln48_1 : 1
		zext_ln27 : 1
		trunc_ln27 : 1
		shl_ln : 2
		zext_ln27_1 : 3
		add_ln27 : 4
		mul_ln40 : 2
		zext_ln40_2_cast : 1
		tmp_0_0 : 3
		icmp_ln23 : 1
		out_d : 1
		icmp_ln32 : 1
		select_ln24 : 2
		zext_ln48_2 : 2
		zext_ln27_2 : 2
		trunc_ln27_1 : 2
		shl_ln27_mid1 : 3
		zext_ln27_3 : 4
		add_ln27_4 : 5
		select_ln24_1 : 6
		zext_ln24 : 7
		kernel_0_addr : 8
		kernel_0_load : 9
		mul_ln40_1 : 3
		select_ln24_3 : 4
		select_ln24_5 : 4
		icmp_ln33_1 : 1
		select_ln24_7 : 2
		out_h : 3
		empty_55 : 3
		out_w_0_mid2 : 3
		zext_ln40_2_cast_mid : 4
		tmp_0_0_mid1 : 5
		tmp10_0_0_mid2_v_v : 6
		add_ln32_1 : 1
	State 3
		zext_ln24_1 : 1
		kernel_0_addr_1 : 2
		kernel_0_load_1 : 3
		zext_ln24_2 : 1
		kernel_0_addr_2 : 2
		kernel_0_load_2 : 3
		tmp10_0_0_mid2 : 1
		tmp10_1_0_mid2_v : 1
		tmp10_1_0_mid2 : 2
	State 4
		zext_ln24_3 : 1
		kernel_0_addr_3 : 2
		kernel_0_load_3 : 3
		zext_ln24_4 : 1
		kernel_0_addr_4 : 2
		kernel_0_load_4 : 3
		tmp10_2_0_mid2_v : 1
		tmp10_2_0_mid2 : 2
		add_ln40 : 1
		zext_ln40_2 : 2
		input_addr : 3
		input_load : 4
		zext_ln40_3 : 1
		add_ln40_2 : 2
		zext_ln40_4 : 3
		input_addr_7 : 4
		input_load_7 : 5
	State 5
		zext_ln24_5 : 1
		kernel_0_addr_5 : 2
		kernel_0_load_5 : 3
		zext_ln24_6 : 1
		kernel_0_addr_6 : 2
		kernel_0_load_6 : 3
		zext_ln40_5 : 1
		add_ln40_4 : 2
		zext_ln40_6 : 3
		input_addr_8 : 4
		input_load_8 : 5
		zext_ln40_7 : 1
		input_addr_9 : 2
		input_load_9 : 3
	State 6
		zext_ln24_7 : 1
		kernel_0_addr_7 : 2
		kernel_0_load_7 : 3
		zext_ln24_8 : 1
		kernel_0_addr_8 : 2
		kernel_0_load_8 : 3
		mul_ln40_2 : 1
		trunc_ln : 2
		mul_ln40_3 : 1
		trunc_ln48_s : 2
		zext_ln40_8 : 1
		input_addr_10 : 2
		input_load_10 : 3
		zext_ln40_9 : 1
		input_addr_11 : 2
		input_load_11 : 3
	State 7
		bias_addr : 1
		bias_load : 2
		mul_ln40_4 : 1
		trunc_ln48_1 : 2
		mul_ln40_5 : 1
		trunc_ln48_2 : 2
		zext_ln40_10 : 1
		input_addr_12 : 2
		input_load_12 : 3
		zext_ln40_11 : 1
		input_addr_13 : 2
		input_load_13 : 3
	State 8
		mul_ln40_6 : 1
		trunc_ln48_3 : 2
		mul_ln40_7 : 1
		trunc_ln48_4 : 2
		input_addr_14 : 1
		input_load_14 : 2
		add_ln48_1 : 1
		add_ln48_3 : 1
		add_ln48_4 : 2
	State 9
		tmp11 : 1
		select_ln24_4 : 1
		select_ln24_6 : 2
		tmp11_mid1 : 2
		tmp12_mid2_v_v : 3
		mul_ln40_8 : 1
		trunc_ln48_5 : 2
		mul_ln40_9 : 1
		trunc_ln48_6 : 2
	State 10
		tmp12_mid2 : 1
		mul_ln40_10 : 1
		trunc_ln48_7 : 2
		add_ln48 : 2
	State 11
		add_ln48_7 : 1
		add_ln48_8 : 2
		add_ln48_9 : 3
	State 12
		output_addr : 1
		store_ln48 : 2
		empty_56 : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln27_fu_469        |    0    |    0    |    15   |
|          |         tmp_0_0_fu_484        |    0    |    0    |    15   |
|          |          out_d_fu_495         |    0    |    0    |    15   |
|          |       add_ln27_4_fu_538       |    0    |    0    |    15   |
|          |          out_h_fu_590         |    0    |    0    |    15   |
|          |      tmp_0_0_mid1_fu_614      |    0    |    0    |    15   |
|          |       add_ln32_1_fu_628       |    0    |    0    |    14   |
|          |        add_ln24_fu_634        |    0    |    0    |    15   |
|          |       add_ln24_3_fu_644       |    0    |    0    |    15   |
|          |   tmp10_1_0_mid2_v_v_fu_662   |    0    |    0    |    15   |
|          |       add_ln24_4_fu_676       |    0    |    0    |    15   |
|          |       add_ln24_5_fu_686       |    0    |    0    |    15   |
|          |   tmp10_2_0_mid2_v_v_fu_696   |    0    |    0    |    15   |
|          |        add_ln40_fu_713        |    0    |    0    |    19   |
|          |          out_w_fu_723         |    0    |    0    |    15   |
|          |       add_ln40_2_fu_732       |    0    |    0    |    19   |
|          |       add_ln24_6_fu_742       |    0    |    0    |    15   |
|          |       add_ln24_7_fu_752       |    0    |    0    |    15   |
|          |       add_ln40_3_fu_766       |    0    |    0    |    15   |
|    add   |       add_ln40_4_fu_775       |    0    |    0    |    19   |
|          |       add_ln40_5_fu_785       |    0    |    0    |    19   |
|          |        add_ln23_fu_794        |    0    |    0    |    19   |
|          |       add_ln24_8_fu_808       |    0    |    0    |    15   |
|          |       add_ln24_9_fu_818       |    0    |    0    |    15   |
|          |       add_ln40_6_fu_865       |    0    |    0    |    19   |
|          |       add_ln40_7_fu_874       |    0    |    0    |    19   |
|          |       add_ln40_8_fu_927       |    0    |    0    |    19   |
|          |       add_ln40_9_fu_936       |    0    |    0    |    19   |
|          |       add_ln40_10_fu_945      |    0    |    0    |    19   |
|          |       add_ln48_1_fu_986       |    0    |    0    |    23   |
|          |       add_ln48_2_fu_991       |    0    |    0    |    23   |
|          |       add_ln48_3_fu_995       |    0    |    0    |    16   |
|          |       add_ln48_4_fu_1000      |    0    |    0    |    16   |
|          |         tmp11_fu_1010         |    0    |    0    |    15   |
|          |       tmp11_mid1_fu_1035      |    0    |    0    |    15   |
|          |       add_ln48_5_fu_1073      |    0    |    0    |    23   |
|          |       add_ln48_6_fu_1097      |    0    |    0    |    16   |
|          |       add_ln48_7_fu_1101      |    0    |    0    |    16   |
|          |       add_ln48_8_fu_1106      |    0    |    0    |    16   |
|          |       add_ln48_9_fu_1111      |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|          |         mul_ln4_fu_425        |    0    |    0    |    17   |
|          |        mul_ln40_fu_475        |    0    |    0    |    33   |
|          |       mul_ln40_1_fu_557       |    0    |    0    |    33   |
|          |     tmp10_0_0_mid2_fu_657     |    0    |    0    |    51   |
|          |     tmp10_1_0_mid2_fu_671     |    0    |    0    |    51   |
|          |     tmp10_2_0_mid2_fu_705     |    0    |    0    |    51   |
|          |       mul_ln48_1_fu_762       |    0    |    0    |    26   |
|          |        mul_ln48_fu_1006       |    0    |    0    |    26   |
|    mul   |       mul_ln40_2_fu_1120      |    1    |    0    |    0    |
|          |       mul_ln40_3_fu_1127      |    1    |    0    |    0    |
|          |       mul_ln40_4_fu_1134      |    1    |    0    |    0    |
|          |       mul_ln40_5_fu_1141      |    1    |    0    |    0    |
|          |       mul_ln40_6_fu_1148      |    1    |    0    |    0    |
|          |       mul_ln40_7_fu_1155      |    1    |    0    |    0    |
|          |       mul_ln40_8_fu_1162      |    1    |    0    |    0    |
|          |       mul_ln40_9_fu_1169      |    1    |    0    |    0    |
|          |      mul_ln40_10_fu_1182      |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       select_ln24_fu_506      |    0    |    0    |    5    |
|          |      select_ln24_1_fu_544     |    0    |    0    |    8    |
|          |      select_ln24_3_fu_562     |    0    |    0    |    9    |
|          |      select_ln24_5_fu_570     |    0    |    0    |    9    |
|          |      select_ln24_7_fu_583     |    0    |    0    |    2    |
|          |      out_w_0_mid2_fu_602      |    0    |    0    |    5    |
|  select  |   tmp10_0_0_mid2_v_v_fu_620   |    0    |    0    |    9    |
|          |      select_ln24_2_fu_828     |    0    |    0    |    5    |
|          |       select_ln32_fu_834      |    0    |    0    |    5    |
|          |     select_ln32_13_fu_883     |    0    |    0    |    10   |
|          |     select_ln24_4_fu_1023     |    0    |    0    |    9    |
|          |     select_ln24_6_fu_1029     |    0    |    0    |    9    |
|          |     tmp12_mid2_v_v_fu_1040    |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln33_fu_439       |    0    |    0    |    11   |
|   icmp   |        icmp_ln23_fu_490       |    0    |    0    |    13   |
|          |        icmp_ln32_fu_501       |    0    |    0    |    13   |
|          |       icmp_ln33_1_fu_578      |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|    or    |        empty_55_fu_596        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_1176          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_92 |    0    |    0    |    0    |
|   read   | output_height_read_read_fu_98 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_104 |    0    |    0    |    0    |
|          | input_height_read_read_fu_110 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        sext_ln4_fu_389        |    0    |    0    |    0    |
|          |        sext_ln24_fu_800       |    0    |    0    |    0    |
|          |       sext_ln24_1_fu_804      |    0    |    0    |    0    |
|          |        sext_ln40_fu_839       |    0    |    0    |    0    |
|          |       sext_ln40_1_fu_852      |    0    |    0    |    0    |
|          |       sext_ln24_2_fu_889      |    0    |    0    |    0    |
|          |       sext_ln24_3_fu_893      |    0    |    0    |    0    |
|          |       sext_ln40_2_fu_901      |    0    |    0    |    0    |
|          |       sext_ln40_3_fu_914      |    0    |    0    |    0    |
|   sext   |       sext_ln24_4_fu_949      |    0    |    0    |    0    |
|          |       sext_ln24_5_fu_952      |    0    |    0    |    0    |
|          |       sext_ln40_4_fu_956      |    0    |    0    |    0    |
|          |       sext_ln40_5_fu_969      |    0    |    0    |    0    |
|          |      sext_ln24_6_fu_1015      |    0    |    0    |    0    |
|          |      sext_ln24_7_fu_1019      |    0    |    0    |    0    |
|          |      sext_ln40_6_fu_1047      |    0    |    0    |    0    |
|          |      sext_ln40_7_fu_1060      |    0    |    0    |    0    |
|          |      sext_ln24_8_fu_1077      |    0    |    0    |    0    |
|          |      sext_ln40_8_fu_1084      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln40_fu_393       |    0    |    0    |    0    |
|          |   zext_ln40_1_cast14_fu_397   |    0    |    0    |    0    |
|          |        zext_ln48_fu_401       |    0    |    0    |    0    |
|          |    zext_ln48_1_cast_fu_405    |    0    |    0    |    0    |
|          |        zext_ln4_fu_417        |    0    |    0    |    0    |
|          |       zext_ln4_1_fu_421       |    0    |    0    |    0    |
|          |       zext_ln48_1_fu_445      |    0    |    0    |    0    |
|          |        zext_ln27_fu_449       |    0    |    0    |    0    |
|          |       zext_ln27_1_fu_465      |    0    |    0    |    0    |
|          |    zext_ln40_2_cast_fu_480    |    0    |    0    |    0    |
|          |       zext_ln48_2_fu_514      |    0    |    0    |    0    |
|          |       zext_ln27_2_fu_518      |    0    |    0    |    0    |
|          |       zext_ln27_3_fu_534      |    0    |    0    |    0    |
|          |        zext_ln24_fu_552       |    0    |    0    |    0    |
|          |  zext_ln40_2_cast_mid_fu_610  |    0    |    0    |    0    |
|          |       zext_ln24_1_fu_639      |    0    |    0    |    0    |
|          |       zext_ln24_2_fu_649      |    0    |    0    |    0    |
|          |    tmp10_0_0_mid2_v_fu_654    |    0    |    0    |    0    |
|          |    tmp10_1_0_mid2_v_fu_667    |    0    |    0    |    0    |
|          |       zext_ln24_3_fu_681      |    0    |    0    |    0    |
|   zext   |       zext_ln24_4_fu_691      |    0    |    0    |    0    |
|          |    tmp10_2_0_mid2_v_fu_701    |    0    |    0    |    0    |
|          |       zext_ln40_1_fu_710      |    0    |    0    |    0    |
|          |       zext_ln40_2_fu_718      |    0    |    0    |    0    |
|          |       zext_ln40_3_fu_728      |    0    |    0    |    0    |
|          |       zext_ln40_4_fu_737      |    0    |    0    |    0    |
|          |       zext_ln24_5_fu_747      |    0    |    0    |    0    |
|          |       zext_ln24_6_fu_757      |    0    |    0    |    0    |
|          |       zext_ln40_5_fu_771      |    0    |    0    |    0    |
|          |       zext_ln40_6_fu_780      |    0    |    0    |    0    |
|          |       zext_ln40_7_fu_789      |    0    |    0    |    0    |
|          |       zext_ln24_7_fu_813      |    0    |    0    |    0    |
|          |       zext_ln24_8_fu_823      |    0    |    0    |    0    |
|          |       zext_ln40_8_fu_869      |    0    |    0    |    0    |
|          |       zext_ln40_9_fu_878      |    0    |    0    |    0    |
|          |       zext_ln24_9_fu_897      |    0    |    0    |    0    |
|          |      zext_ln40_10_fu_931      |    0    |    0    |    0    |
|          |      zext_ln40_11_fu_940      |    0    |    0    |    0    |
|          |      zext_ln40_12_fu_982      |    0    |    0    |    0    |
|          |      tmp12_mid2_v_fu_1081     |    0    |    0    |    0    |
|          |      zext_ln48_3_fu_1116      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          empty_fu_409         |    0    |    0    |    0    |
|   trunc  |        empty_53_fu_413        |    0    |    0    |    0    |
|          |       trunc_ln27_fu_453       |    0    |    0    |    0    |
|          |      trunc_ln27_1_fu_522      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_1_fu_431         |    0    |    0    |    0    |
|bitconcatenate|         shl_ln_fu_457         |    0    |    0    |    0    |
|          |      shl_ln27_mid1_fu_526     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        trunc_ln_fu_843        |    0    |    0    |    0    |
|          |      trunc_ln48_s_fu_856      |    0    |    0    |    0    |
|          |      trunc_ln48_1_fu_905      |    0    |    0    |    0    |
|          |      trunc_ln48_2_fu_918      |    0    |    0    |    0    |
|partselect|      trunc_ln48_3_fu_960      |    0    |    0    |    0    |
|          |      trunc_ln48_4_fu_973      |    0    |    0    |    0    |
|          |      trunc_ln48_5_fu_1051     |    0    |    0    |    0    |
|          |      trunc_ln48_6_fu_1064     |    0    |    0    |    0    |
|          |      trunc_ln48_7_fu_1088     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    10   |    0    |   1101  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln23_reg_1428      |   14   |
|     add_ln32_1_reg_1317     |   10   |
|     add_ln40_10_reg_1504    |   14   |
|     add_ln48_4_reg_1524     |   16   |
|     add_ln48_5_reg_1544     |   16   |
|     add_ln48_9_reg_1559     |   16   |
|      add_ln48_reg_1554      |   14   |
|      bias_addr_reg_1479     |    4   |
|        empty_reg_1213       |    5   |
|      icmp_ln23_reg_1243     |    1   |
|      icmp_ln32_reg_1252     |    1   |
|      icmp_ln33_reg_1228     |    1   |
|   indvar_flatten48_reg_304  |   14   |
|    indvar_flatten_reg_328   |   10   |
|    input_addr_10_reg_1464   |   14   |
|    input_addr_11_reg_1469   |   14   |
|    input_addr_12_reg_1494   |   14   |
|    input_addr_13_reg_1499   |   14   |
|    input_addr_14_reg_1519   |   14   |
|    input_addr_7_reg_1386    |   14   |
|    input_addr_8_reg_1418    |   14   |
|    input_addr_9_reg_1423    |   14   |
|     input_addr_reg_1370     |   14   |
|   kernel_0_addr_1_reg_1322  |    8   |
|   kernel_0_addr_2_reg_1327  |    8   |
|   kernel_0_addr_3_reg_1346  |    8   |
|   kernel_0_addr_4_reg_1351  |    8   |
|   kernel_0_addr_5_reg_1396  |    8   |
|   kernel_0_addr_6_reg_1401  |    8   |
|   kernel_0_addr_7_reg_1433  |    8   |
|   kernel_0_addr_8_reg_1438  |    8   |
|    kernel_0_addr_reg_1282   |    8   |
|   kernel_0_load_4_reg_1391  |   16   |
|     mul_ln48_1_reg_1406     |    9   |
|       mul_ln4_reg_1218      |   10   |
|       out_d_0_reg_316       |    5   |
|        out_d_reg_1247       |    5   |
|       out_h_0_reg_339       |    5   |
|        out_h_reg_1293       |    5   |
|    out_w_0_mid2_reg_1298    |    5   |
|       out_w_0_reg_350       |    5   |
|        out_w_reg_1375       |    5   |
|           reg_361           |   16   |
|           reg_366           |   16   |
|           reg_370           |   16   |
|           reg_374           |   16   |
|           reg_379           |   16   |
|           reg_384           |   16   |
|    select_ln24_1_reg_1270   |    8   |
|    select_ln24_2_reg_1443   |    5   |
|    select_ln24_7_reg_1287   |    1   |
|     select_ln24_reg_1260    |    5   |
|   select_ln32_13_reg_1474   |   10   |
|     select_ln32_reg_1449    |    5   |
|   tmp10_0_0_mid2_reg_1332   |   14   |
| tmp10_0_0_mid2_v_v_reg_1310 |    9   |
|   tmp10_1_0_mid2_reg_1339   |   14   |
|   tmp10_2_0_mid2_reg_1356   |   14   |
|   tmp12_mid2_v_v_reg_1529   |    9   |
|        tmp_1_reg_1223       |   14   |
|    trunc_ln48_1_reg_1484    |   16   |
|    trunc_ln48_2_reg_1489    |   16   |
|    trunc_ln48_3_reg_1509    |   16   |
|    trunc_ln48_4_reg_1514    |   16   |
|    trunc_ln48_5_reg_1534    |   16   |
|    trunc_ln48_6_reg_1539    |   16   |
|    trunc_ln48_7_reg_1549    |   16   |
|    trunc_ln48_s_reg_1459    |   16   |
|      trunc_ln_reg_1454      |   16   |
| zext_ln40_1_cast14_reg_1195 |   14   |
|     zext_ln40_1_reg_1363    |   14   |
|zext_ln40_2_cast_mid_reg_1305|    9   |
|  zext_ln40_2_cast_reg_1238  |    9   |
|     zext_ln40_3_reg_1380    |   14   |
|     zext_ln40_5_reg_1412    |   14   |
|      zext_ln40_reg_1189     |    9   |
|  zext_ln48_1_cast_reg_1208  |   14   |
|     zext_ln48_1_reg_1233    |    9   |
|     zext_ln48_2_reg_1265    |    9   |
|      zext_ln48_reg_1202     |    9   |
+-----------------------------+--------+
|            Total            |   876  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_123    |  p0  |  10  |   8  |   80   ||    47   |
|     grp_access_fu_123    |  p2  |   8  |   0  |    0   ||    41   |
|     grp_access_fu_172    |  p0  |  10  |  14  |   140  ||    47   |
|     grp_access_fu_172    |  p2  |   8  |   0  |    0   ||    41   |
|     grp_access_fu_261    |  p0  |   2  |   4  |    8   ||    9    |
| indvar_flatten48_reg_304 |  p0  |   2  |  14  |   28   ||    9    |
|      out_d_0_reg_316     |  p0  |   2  |   5  |   10   ||    9    |
|          reg_361         |  p0  |   2  |  16  |   32   ||    9    |
|          reg_374         |  p0  |   2  |  16  |   32   ||    9    |
|          reg_379         |  p0  |   2  |  16  |   32   ||    9    |
|          reg_384         |  p0  |   2  |  16  |   32   ||    9    |
|        grp_fu_1176       |  p0  |   2  |   6  |   12   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   406  || 22.2564 ||   248   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |    0   |  1101  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   22   |    -   |   248  |
|  Register |    -   |    -   |   876  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |   22   |   876  |  1349  |
+-----------+--------+--------+--------+--------+
