\hypertarget{struct_n_v_i_c___type}{\section{N\-V\-I\-C\-\_\-\-Type Struct Reference}
\label{struct_n_v_i_c___type}\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}}
}


Structure type to access the Nested Vectored Interrupt Controller (N\-V\-I\-C).  




{\ttfamily \#include $<$core\-\_\-cm0.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_n_v_i_c___type_ab1d578f3fd82d9d7ba937488721c57a3}{I\-S\-E\-R} \mbox{[}1\-U\mbox{]}
\item 
\hypertarget{struct_n_v_i_c___type_a55b94454a8fcf459a284ec24bc7d3057}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D0} \mbox{[}31\-U\mbox{]}}\label{struct_n_v_i_c___type_a55b94454a8fcf459a284ec24bc7d3057}

\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_n_v_i_c___type_a42e4007004da61e226adb251ac73f586}{I\-C\-E\-R} \mbox{[}1\-U\mbox{]}
\item 
\hypertarget{struct_n_v_i_c___type_a5c5d25b019ac644044623a188ae20c4c}{uint32\-\_\-t {\bfseries R\-S\-E\-R\-V\-E\-D1} \mbox{[}31\-U\mbox{]}}\label{struct_n_v_i_c___type_a5c5d25b019ac644044623a188ae20c4c}

\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_n_v_i_c___type_a78a829d7fa59290031fedbc95af35825}{I\-S\-P\-R} \mbox{[}1\-U\mbox{]}
\item 
\hypertarget{struct_n_v_i_c___type_a54f3c01b4b876ea7b3e0e8c3a9e9dfaf}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D2} \mbox{[}31\-U\mbox{]}}\label{struct_n_v_i_c___type_a54f3c01b4b876ea7b3e0e8c3a9e9dfaf}

\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_n_v_i_c___type_acf8209acf3f339d8eb2df9d3faaa10ae}{I\-C\-P\-R} \mbox{[}1\-U\mbox{]}
\item 
\hypertarget{struct_n_v_i_c___type_a3a0022743541fcf7385584dab63189ce}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D3} \mbox{[}31\-U\mbox{]}}\label{struct_n_v_i_c___type_a3a0022743541fcf7385584dab63189ce}

\item 
\hypertarget{struct_n_v_i_c___type_af88b33dd5c8644293a71905a6d22f2f2}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D4} \mbox{[}64\-U\mbox{]}}\label{struct_n_v_i_c___type_af88b33dd5c8644293a71905a6d22f2f2}

\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_n_v_i_c___type_a4eef47929a0d1317a107f1ac62e28464}{I\-P} \mbox{[}8\-U\mbox{]}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_n_v_i_c___type_ac803b714c8dd99a308ce9a0a2c611c56}{I\-A\-B\-R} \mbox{[}8\-U\mbox{]}
\item 
\-\_\-\-\_\-\-I\-O\-M uint8\-\_\-t \hyperlink{struct_n_v_i_c___type_a9a4341692e45d089a113986a3d344e98}{I\-P} \mbox{[}240\-U\mbox{]}
\item 
\hypertarget{struct_n_v_i_c___type_a22dc0f9f456717bd26de5a6451547be3}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D5} \mbox{[}644\-U\mbox{]}}\label{struct_n_v_i_c___type_a22dc0f9f456717bd26de5a6451547be3}

\item 
\-\_\-\-\_\-\-O\-M uint32\-\_\-t \hyperlink{struct_n_v_i_c___type_a37de89637466e007171c6b135299bc75}{S\-T\-I\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Nested Vectored Interrupt Controller (N\-V\-I\-C). 

\subsection{Member Data Documentation}
\hypertarget{struct_n_v_i_c___type_ac803b714c8dd99a308ce9a0a2c611c56}{\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}!I\-A\-B\-R@{I\-A\-B\-R}}
\index{I\-A\-B\-R@{I\-A\-B\-R}!NVIC_Type@{N\-V\-I\-C\-\_\-\-Type}}
\subsubsection[{I\-A\-B\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t N\-V\-I\-C\-\_\-\-Type\-::\-I\-A\-B\-R}}\label{struct_n_v_i_c___type_ac803b714c8dd99a308ce9a0a2c611c56}
Offset\-: 0x200 (R/\-W) Interrupt Active bit Register \hypertarget{struct_n_v_i_c___type_a42e4007004da61e226adb251ac73f586}{\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}!I\-C\-E\-R@{I\-C\-E\-R}}
\index{I\-C\-E\-R@{I\-C\-E\-R}!NVIC_Type@{N\-V\-I\-C\-\_\-\-Type}}
\subsubsection[{I\-C\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t N\-V\-I\-C\-\_\-\-Type\-::\-I\-C\-E\-R}}\label{struct_n_v_i_c___type_a42e4007004da61e226adb251ac73f586}
Offset\-: 0x080 (R/\-W) Interrupt Clear Enable Register \hypertarget{struct_n_v_i_c___type_acf8209acf3f339d8eb2df9d3faaa10ae}{\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}!I\-C\-P\-R@{I\-C\-P\-R}}
\index{I\-C\-P\-R@{I\-C\-P\-R}!NVIC_Type@{N\-V\-I\-C\-\_\-\-Type}}
\subsubsection[{I\-C\-P\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t N\-V\-I\-C\-\_\-\-Type\-::\-I\-C\-P\-R}}\label{struct_n_v_i_c___type_acf8209acf3f339d8eb2df9d3faaa10ae}
Offset\-: 0x180 (R/\-W) Interrupt Clear Pending Register \hypertarget{struct_n_v_i_c___type_a4eef47929a0d1317a107f1ac62e28464}{\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}!I\-P@{I\-P}}
\index{I\-P@{I\-P}!NVIC_Type@{N\-V\-I\-C\-\_\-\-Type}}
\subsubsection[{I\-P}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint8\-\_\-t N\-V\-I\-C\-\_\-\-Type\-::\-I\-P}}\label{struct_n_v_i_c___type_a4eef47929a0d1317a107f1ac62e28464}
Offset\-: 0x300 (R/\-W) Interrupt Priority Register

Offset\-: 0x300 (R/\-W) Interrupt Priority Register (8\-Bit wide) \hypertarget{struct_n_v_i_c___type_a9a4341692e45d089a113986a3d344e98}{\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}!I\-P@{I\-P}}
\index{I\-P@{I\-P}!NVIC_Type@{N\-V\-I\-C\-\_\-\-Type}}
\subsubsection[{I\-P}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint8\-\_\-t N\-V\-I\-C\-\_\-\-Type\-::\-I\-P\mbox{[}240\-U\mbox{]}}}\label{struct_n_v_i_c___type_a9a4341692e45d089a113986a3d344e98}
Offset\-: 0x300 (R/\-W) Interrupt Priority Register (8\-Bit wide) \hypertarget{struct_n_v_i_c___type_ab1d578f3fd82d9d7ba937488721c57a3}{\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}!I\-S\-E\-R@{I\-S\-E\-R}}
\index{I\-S\-E\-R@{I\-S\-E\-R}!NVIC_Type@{N\-V\-I\-C\-\_\-\-Type}}
\subsubsection[{I\-S\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t N\-V\-I\-C\-\_\-\-Type\-::\-I\-S\-E\-R}}\label{struct_n_v_i_c___type_ab1d578f3fd82d9d7ba937488721c57a3}
Offset\-: 0x000 (R/\-W) Interrupt Set Enable Register \hypertarget{struct_n_v_i_c___type_a78a829d7fa59290031fedbc95af35825}{\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}!I\-S\-P\-R@{I\-S\-P\-R}}
\index{I\-S\-P\-R@{I\-S\-P\-R}!NVIC_Type@{N\-V\-I\-C\-\_\-\-Type}}
\subsubsection[{I\-S\-P\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t N\-V\-I\-C\-\_\-\-Type\-::\-I\-S\-P\-R}}\label{struct_n_v_i_c___type_a78a829d7fa59290031fedbc95af35825}
Offset\-: 0x100 (R/\-W) Interrupt Set Pending Register \hypertarget{struct_n_v_i_c___type_a37de89637466e007171c6b135299bc75}{\index{N\-V\-I\-C\-\_\-\-Type@{N\-V\-I\-C\-\_\-\-Type}!S\-T\-I\-R@{S\-T\-I\-R}}
\index{S\-T\-I\-R@{S\-T\-I\-R}!NVIC_Type@{N\-V\-I\-C\-\_\-\-Type}}
\subsubsection[{S\-T\-I\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-O\-M uint32\-\_\-t N\-V\-I\-C\-\_\-\-Type\-::\-S\-T\-I\-R}}\label{struct_n_v_i_c___type_a37de89637466e007171c6b135299bc75}
Offset\-: 0x\-E00 ( /\-W) Software Trigger Interrupt Register 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__cm0_8h}{core\-\_\-cm0.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__cm0plus_8h}{core\-\_\-cm0plus.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__cm3_8h}{core\-\_\-cm3.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__cm4_8h}{core\-\_\-cm4.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__cm7_8h}{core\-\_\-cm7.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__sc000_8h}{core\-\_\-sc000.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__sc300_8h}{core\-\_\-sc300.\-h}\end{DoxyCompactItemize}
