#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c5adc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c5af50 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0x1c51eb0 .functor NOT 1, L_0x1c9b220, C4<0>, C4<0>, C4<0>;
L_0x1c9afb0 .functor XOR 1, L_0x1c9ade0, L_0x1c9af10, C4<0>, C4<0>;
L_0x1c9b110 .functor XOR 1, L_0x1c9afb0, L_0x1c9b070, C4<0>, C4<0>;
v0x1c88a70_0 .net *"_ivl_10", 0 0, L_0x1c9b070;  1 drivers
v0x1c88b70_0 .net *"_ivl_12", 0 0, L_0x1c9b110;  1 drivers
v0x1c88c50_0 .net *"_ivl_2", 0 0, L_0x1c9ad40;  1 drivers
v0x1c88d10_0 .net *"_ivl_4", 0 0, L_0x1c9ade0;  1 drivers
v0x1c88df0_0 .net *"_ivl_6", 0 0, L_0x1c9af10;  1 drivers
v0x1c88f20_0 .net *"_ivl_8", 0 0, L_0x1c9afb0;  1 drivers
v0x1c89000_0 .var "clk", 0 0;
v0x1c890a0_0 .net "reset", 0 0, v0x1c87460_0;  1 drivers
v0x1c89140_0 .net "shift_ena_dut", 0 0, L_0x1c9abe0;  1 drivers
v0x1c89270_0 .net "shift_ena_ref", 0 0, L_0x1c9a3a0;  1 drivers
v0x1c89310_0 .var/2u "stats1", 159 0;
v0x1c893b0_0 .var/2u "strobe", 0 0;
v0x1c89470_0 .net "tb_match", 0 0, L_0x1c9b220;  1 drivers
v0x1c89530_0 .net "tb_mismatch", 0 0, L_0x1c51eb0;  1 drivers
L_0x1c9ad40 .concat [ 1 0 0 0], L_0x1c9a3a0;
L_0x1c9ade0 .concat [ 1 0 0 0], L_0x1c9a3a0;
L_0x1c9af10 .concat [ 1 0 0 0], L_0x1c9abe0;
L_0x1c9b070 .concat [ 1 0 0 0], L_0x1c9a3a0;
L_0x1c9b220 .cmp/eeq 1, L_0x1c9ad40, L_0x1c9b110;
S_0x1c5b0e0 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0x1c5af50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x1c420f0 .param/l "B0" 0 3 9, +C4<00000000000000000000000000000000>;
P_0x1c42130 .param/l "B1" 0 3 9, +C4<00000000000000000000000000000001>;
P_0x1c42170 .param/l "B2" 0 3 9, +C4<00000000000000000000000000000010>;
P_0x1c421b0 .param/l "B3" 0 3 9, +C4<00000000000000000000000000000011>;
P_0x1c421f0 .param/l "Done" 0 3 9, +C4<00000000000000000000000000000100>;
L_0x1c99c00 .functor OR 1, L_0x1c997b0, L_0x1c99a60, C4<0>, C4<0>;
L_0x1c99fd0 .functor OR 1, L_0x1c99c00, L_0x1c99e50, C4<0>, C4<0>;
L_0x1c9a3a0 .functor OR 1, L_0x1c99fd0, L_0x1c9a210, C4<0>, C4<0>;
v0x1c52030_0 .net *"_ivl_0", 31 0, L_0x1c89640;  1 drivers
L_0x7fa26fa310a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1c520d0_0 .net *"_ivl_11", 28 0, L_0x7fa26fa310a8;  1 drivers
L_0x7fa26fa310f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1c85f60_0 .net/2u *"_ivl_12", 31 0, L_0x7fa26fa310f0;  1 drivers
v0x1c86050_0 .net *"_ivl_14", 0 0, L_0x1c99a60;  1 drivers
v0x1c86110_0 .net *"_ivl_17", 0 0, L_0x1c99c00;  1 drivers
v0x1c86220_0 .net *"_ivl_18", 31 0, L_0x1c99d10;  1 drivers
L_0x7fa26fa31138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1c86300_0 .net *"_ivl_21", 28 0, L_0x7fa26fa31138;  1 drivers
L_0x7fa26fa31180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1c863e0_0 .net/2u *"_ivl_22", 31 0, L_0x7fa26fa31180;  1 drivers
v0x1c864c0_0 .net *"_ivl_24", 0 0, L_0x1c99e50;  1 drivers
v0x1c86580_0 .net *"_ivl_27", 0 0, L_0x1c99fd0;  1 drivers
v0x1c86640_0 .net *"_ivl_28", 31 0, L_0x1c9a0e0;  1 drivers
L_0x7fa26fa31018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1c86720_0 .net *"_ivl_3", 28 0, L_0x7fa26fa31018;  1 drivers
L_0x7fa26fa311c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1c86800_0 .net *"_ivl_31", 28 0, L_0x7fa26fa311c8;  1 drivers
L_0x7fa26fa31210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1c868e0_0 .net/2u *"_ivl_32", 31 0, L_0x7fa26fa31210;  1 drivers
v0x1c869c0_0 .net *"_ivl_34", 0 0, L_0x1c9a210;  1 drivers
L_0x7fa26fa31060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1c86a80_0 .net/2u *"_ivl_4", 31 0, L_0x7fa26fa31060;  1 drivers
v0x1c86b60_0 .net *"_ivl_6", 0 0, L_0x1c997b0;  1 drivers
v0x1c86c20_0 .net *"_ivl_8", 31 0, L_0x1c99920;  1 drivers
v0x1c86d00_0 .net "clk", 0 0, v0x1c89000_0;  1 drivers
v0x1c86dc0_0 .var "next", 2 0;
v0x1c86ea0_0 .net "reset", 0 0, v0x1c87460_0;  alias, 1 drivers
v0x1c86f60_0 .net "shift_ena", 0 0, L_0x1c9a3a0;  alias, 1 drivers
v0x1c87020_0 .var "state", 2 0;
E_0x1c56370 .event posedge, v0x1c86d00_0;
E_0x1c565c0 .event anyedge, v0x1c87020_0;
L_0x1c89640 .concat [ 3 29 0 0], v0x1c87020_0, L_0x7fa26fa31018;
L_0x1c997b0 .cmp/eq 32, L_0x1c89640, L_0x7fa26fa31060;
L_0x1c99920 .concat [ 3 29 0 0], v0x1c87020_0, L_0x7fa26fa310a8;
L_0x1c99a60 .cmp/eq 32, L_0x1c99920, L_0x7fa26fa310f0;
L_0x1c99d10 .concat [ 3 29 0 0], v0x1c87020_0, L_0x7fa26fa31138;
L_0x1c99e50 .cmp/eq 32, L_0x1c99d10, L_0x7fa26fa31180;
L_0x1c9a0e0 .concat [ 3 29 0 0], v0x1c87020_0, L_0x7fa26fa311c8;
L_0x1c9a210 .cmp/eq 32, L_0x1c9a0e0, L_0x7fa26fa31210;
S_0x1c87180 .scope module, "stim1" "stimulus_gen" 3 84, 3 33 0, S_0x1c5af50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0x1c873a0_0 .net "clk", 0 0, v0x1c89000_0;  alias, 1 drivers
v0x1c87460_0 .var "reset", 0 0;
E_0x1c570d0/0 .event negedge, v0x1c86d00_0;
E_0x1c570d0/1 .event posedge, v0x1c86d00_0;
E_0x1c570d0 .event/or E_0x1c570d0/0, E_0x1c570d0/1;
S_0x1c87550 .scope module, "top_module1" "top_module" 3 93, 4 1 0, S_0x1c5af50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x1c87760 .param/l "B0" 1 4 10, C4<000>;
P_0x1c877a0 .param/l "B1" 1 4 11, C4<001>;
P_0x1c877e0 .param/l "B2" 1 4 12, C4<010>;
P_0x1c87820 .param/l "B3" 1 4 13, C4<011>;
P_0x1c87860 .param/l "Done" 1 4 14, C4<100>;
L_0x1c9a770 .functor OR 1, L_0x1c9a590, L_0x1c9a630, C4<0>, C4<0>;
L_0x1c9a970 .functor OR 1, L_0x1c9a770, L_0x1c9a880, C4<0>, C4<0>;
L_0x1c9abe0 .functor OR 1, L_0x1c9a970, L_0x1c9aa80, C4<0>, C4<0>;
L_0x7fa26fa31258 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1c87b20_0 .net/2u *"_ivl_0", 2 0, L_0x7fa26fa31258;  1 drivers
L_0x7fa26fa312e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x1c87c20_0 .net/2u *"_ivl_10", 2 0, L_0x7fa26fa312e8;  1 drivers
v0x1c87d00_0 .net *"_ivl_12", 0 0, L_0x1c9a880;  1 drivers
v0x1c87dd0_0 .net *"_ivl_14", 0 0, L_0x1c9a970;  1 drivers
L_0x7fa26fa31330 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x1c87eb0_0 .net/2u *"_ivl_16", 2 0, L_0x7fa26fa31330;  1 drivers
v0x1c87fe0_0 .net *"_ivl_18", 0 0, L_0x1c9aa80;  1 drivers
v0x1c880a0_0 .net *"_ivl_2", 0 0, L_0x1c9a590;  1 drivers
L_0x7fa26fa312a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x1c88160_0 .net/2u *"_ivl_4", 2 0, L_0x7fa26fa312a0;  1 drivers
v0x1c88240_0 .net *"_ivl_6", 0 0, L_0x1c9a630;  1 drivers
v0x1c88300_0 .net *"_ivl_8", 0 0, L_0x1c9a770;  1 drivers
v0x1c883e0_0 .net "clk", 0 0, v0x1c89000_0;  alias, 1 drivers
v0x1c88480_0 .var "next_state", 2 0;
v0x1c88560_0 .net "reset", 0 0, v0x1c87460_0;  alias, 1 drivers
v0x1c88650_0 .net "shift_ena", 0 0, L_0x1c9abe0;  alias, 1 drivers
v0x1c88710_0 .var "state", 2 0;
E_0x1c3e9f0 .event anyedge, v0x1c88710_0;
E_0x1c676c0 .event posedge, v0x1c86ea0_0, v0x1c86d00_0;
L_0x1c9a590 .cmp/eq 3, v0x1c88710_0, L_0x7fa26fa31258;
L_0x1c9a630 .cmp/eq 3, v0x1c88710_0, L_0x7fa26fa312a0;
L_0x1c9a880 .cmp/eq 3, v0x1c88710_0, L_0x7fa26fa312e8;
L_0x1c9aa80 .cmp/eq 3, v0x1c88710_0, L_0x7fa26fa31330;
S_0x1c88870 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 100, 3 100 0, S_0x1c5af50;
 .timescale -12 -12;
E_0x1c679e0 .event anyedge, v0x1c893b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c893b0_0;
    %nor/r;
    %assign/vec4 v0x1c893b0_0, 0;
    %wait E_0x1c679e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c87180;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c570d0;
    %vpi_func 3 41 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x1c87460_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1c5b0e0;
T_2 ;
Ewait_0 .event/or E_0x1c565c0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1c87020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1c86dc0_0, 0, 3;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1c86dc0_0, 0, 3;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1c86dc0_0, 0, 3;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1c86dc0_0, 0, 3;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1c86dc0_0, 0, 3;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1c5b0e0;
T_3 ;
    %wait E_0x1c56370;
    %load/vec4 v0x1c86ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1c87020_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1c86dc0_0;
    %assign/vec4 v0x1c87020_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1c87550;
T_4 ;
    %wait E_0x1c676c0;
    %load/vec4 v0x1c88560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1c88710_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1c88480_0;
    %assign/vec4 v0x1c88710_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1c87550;
T_5 ;
    %wait E_0x1c3e9f0;
    %load/vec4 v0x1c88710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1c88480_0, 0, 3;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x1c88710_0;
    %store/vec4 v0x1c88480_0, 0, 3;
    %jmp T_5.5;
T_5.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1c88480_0, 0, 3;
    %jmp T_5.5;
T_5.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1c88480_0, 0, 3;
    %jmp T_5.5;
T_5.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1c88480_0, 0, 3;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1c5af50;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c89000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c893b0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1c5af50;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c89000_0;
    %inv;
    %store/vec4 v0x1c89000_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1c5af50;
T_8 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c873a0_0, v0x1c89530_0, v0x1c89000_0, v0x1c890a0_0, v0x1c89270_0, v0x1c89140_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1c5af50;
T_9 ;
    %load/vec4 v0x1c89310_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1c89310_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c89310_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1c89310_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c89310_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c89310_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c89310_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1c5af50;
T_10 ;
    %wait E_0x1c570d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c89310_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c89310_0, 4, 32;
    %load/vec4 v0x1c89470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1c89310_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c89310_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c89310_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c89310_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1c89270_0;
    %load/vec4 v0x1c89270_0;
    %load/vec4 v0x1c89140_0;
    %xor;
    %load/vec4 v0x1c89270_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1c89310_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c89310_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1c89310_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c89310_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/review2015_fsmshift/review2015_fsmshift_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/machine/review2015_fsmshift/iter0/response15/top_module.sv";
