{
  "creator": "Yosys 0.43 (git sha1 ead4718e5, g++ 14.2.1 -march=x86-64 -mtune=generic -O2 -fno-plt -fexceptions -fstack-clash-protection -fcf-protection -fno-omit-frame-pointer -mno-omit-leaf-frame-pointer -ffile-prefix-map=/build/yosys/src=/usr/src/debug/yosys -fPIC -Os)",
  "modules": {
    "ram": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "hdlname": "ram",
        "src": "rtl/ram.sv:3.1-69.10"
      },
      "parameter_default_values": {
        "ADDR_WIDTH": "00000000000000000000000000011111",
        "DATA_WIDTH": "00000000000000000000000000011111"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "clk_en": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "i_read_req": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "i_read_addr": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "o_read_data": {
          "direction": "output",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ]
        },
        "i_write_enable": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "i_byte_enable": {
          "direction": "input",
          "bits": [ 71, 72, 73, 74 ]
        },
        "i_write_addr": {
          "direction": "input",
          "bits": [ 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106 ]
        },
        "i_write_data": {
          "direction": "input",
          "bits": [ 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138 ]
        }
      },
      "cells": {
        "$procdff$280": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:62.1-67.4"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170 ],
            "Q": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ]
          }
        },
        "$procmux$103": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:52.17-52.33|rtl/ram.sv:52.13-53.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 123, 124, 125, 126, 127, 128, 129, 130 ],
            "S": [ 73 ],
            "Y": [ 171, 172, 173, 174, 175, 176, 177, 178 ]
          }
        },
        "$procmux$112": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:52.17-52.33|rtl/ram.sv:52.13-53.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 75, 76, 77, 78, 79 ],
            "S": [ 73 ],
            "Y": [ 179, 180, 181, 182, 183 ]
          }
        },
        "$procmux$121": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:50.17-50.33|rtl/ram.sv:50.13-51.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 72 ],
            "Y": [ 184 ]
          }
        },
        "$procmux$130": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:50.17-50.33|rtl/ram.sv:50.13-51.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 115, 116, 117, 118, 119, 120, 121, 122 ],
            "S": [ 72 ],
            "Y": [ 185, 186, 187, 188, 189, 190, 191, 192 ]
          }
        },
        "$procmux$139": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:50.17-50.33|rtl/ram.sv:50.13-51.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 75, 76, 77, 78, 79 ],
            "S": [ 72 ],
            "Y": [ 193, 194, 195, 196, 197 ]
          }
        },
        "$procmux$148": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:48.17-48.33|rtl/ram.sv:48.13-49.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 71 ],
            "Y": [ 198 ]
          }
        },
        "$procmux$157": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:48.17-48.33|rtl/ram.sv:48.13-49.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 107, 108, 109, 110, 111, 112, 113, 114 ],
            "S": [ 71 ],
            "Y": [ 199, 200, 201, 202, 203, 204, 205, 206 ]
          }
        },
        "$procmux$166": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:48.17-48.33|rtl/ram.sv:48.13-49.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 75, 76, 77, 78, 79 ],
            "S": [ 71 ],
            "Y": [ 207, 208, 209, 210, 211 ]
          }
        },
        "$procmux$174": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:47.13-47.27|rtl/ram.sv:47.9-56.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 212 ],
            "S": [ 70 ],
            "Y": [ 213 ]
          }
        },
        "$procmux$180": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:47.13-47.27|rtl/ram.sv:47.9-56.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 214, 215, 216, 217, 218, 219, 220, 221 ],
            "S": [ 70 ],
            "Y": [ 222, 223, 224, 225, 226, 227, 228, 229 ]
          }
        },
        "$procmux$186": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:47.13-47.27|rtl/ram.sv:47.9-56.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 230, 231, 232, 233, 234 ],
            "S": [ 70 ],
            "Y": [ 235, 236, 237, 238, 239 ]
          }
        },
        "$procmux$192": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:47.13-47.27|rtl/ram.sv:47.9-56.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 240 ],
            "S": [ 70 ],
            "Y": [ 241 ]
          }
        },
        "$procmux$198": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:47.13-47.27|rtl/ram.sv:47.9-56.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 171, 172, 173, 174, 175, 176, 177, 178 ],
            "S": [ 70 ],
            "Y": [ 242, 243, 244, 245, 246, 247, 248, 249 ]
          }
        },
        "$procmux$204": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:47.13-47.27|rtl/ram.sv:47.9-56.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 179, 180, 181, 182, 183 ],
            "S": [ 70 ],
            "Y": [ 250, 251, 252, 253, 254 ]
          }
        },
        "$procmux$210": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:47.13-47.27|rtl/ram.sv:47.9-56.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 184 ],
            "S": [ 70 ],
            "Y": [ 255 ]
          }
        },
        "$procmux$216": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:47.13-47.27|rtl/ram.sv:47.9-56.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 185, 186, 187, 188, 189, 190, 191, 192 ],
            "S": [ 70 ],
            "Y": [ 256, 257, 258, 259, 260, 261, 262, 263 ]
          }
        },
        "$procmux$222": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:47.13-47.27|rtl/ram.sv:47.9-56.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 193, 194, 195, 196, 197 ],
            "S": [ 70 ],
            "Y": [ 264, 265, 266, 267, 268 ]
          }
        },
        "$procmux$228": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:47.13-47.27|rtl/ram.sv:47.9-56.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 198 ],
            "S": [ 70 ],
            "Y": [ 269 ]
          }
        },
        "$procmux$234": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:47.13-47.27|rtl/ram.sv:47.9-56.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 199, 200, 201, 202, 203, 204, 205, 206 ],
            "S": [ 70 ],
            "Y": [ 270, 271, 272, 273, 274, 275, 276, 277 ]
          }
        },
        "$procmux$240": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:47.13-47.27|rtl/ram.sv:47.9-56.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 207, 208, 209, 210, 211 ],
            "S": [ 70 ],
            "Y": [ 278, 279, 280, 281, 282 ]
          }
        },
        "$procmux$245": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:46.9-46.15|rtl/ram.sv:46.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 213 ],
            "S": [ 3 ],
            "Y": [ 283 ]
          }
        },
        "$procmux$248": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:46.9-46.15|rtl/ram.sv:46.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 222, 223, 224, 225, 226, 227, 228, 229 ],
            "S": [ 3 ],
            "Y": [ 284, 285, 286, 287, 288, 289, 290, 291 ]
          }
        },
        "$procmux$251": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:46.9-46.15|rtl/ram.sv:46.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 235, 236, 237, 238, 239 ],
            "S": [ 3 ],
            "Y": [ 292, 293, 294, 295, 296 ]
          }
        },
        "$procmux$254": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:46.9-46.15|rtl/ram.sv:46.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 241 ],
            "S": [ 3 ],
            "Y": [ 297 ]
          }
        },
        "$procmux$257": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:46.9-46.15|rtl/ram.sv:46.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 242, 243, 244, 245, 246, 247, 248, 249 ],
            "S": [ 3 ],
            "Y": [ 298, 299, 300, 301, 302, 303, 304, 305 ]
          }
        },
        "$procmux$260": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:46.9-46.15|rtl/ram.sv:46.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 250, 251, 252, 253, 254 ],
            "S": [ 3 ],
            "Y": [ 306, 307, 308, 309, 310 ]
          }
        },
        "$procmux$263": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:46.9-46.15|rtl/ram.sv:46.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 255 ],
            "S": [ 3 ],
            "Y": [ 311 ]
          }
        },
        "$procmux$266": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:46.9-46.15|rtl/ram.sv:46.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 256, 257, 258, 259, 260, 261, 262, 263 ],
            "S": [ 3 ],
            "Y": [ 312, 313, 314, 315, 316, 317, 318, 319 ]
          }
        },
        "$procmux$269": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:46.9-46.15|rtl/ram.sv:46.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 264, 265, 266, 267, 268 ],
            "S": [ 3 ],
            "Y": [ 320, 321, 322, 323, 324 ]
          }
        },
        "$procmux$272": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:46.9-46.15|rtl/ram.sv:46.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 269 ],
            "S": [ 3 ],
            "Y": [ 325 ]
          }
        },
        "$procmux$275": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:46.9-46.15|rtl/ram.sv:46.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 270, 271, 272, 273, 274, 275, 276, 277 ],
            "S": [ 3 ],
            "Y": [ 326, 327, 328, 329, 330, 331, 332, 333 ]
          }
        },
        "$procmux$278": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:46.9-46.15|rtl/ram.sv:46.5-57.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 278, 279, 280, 281, 282 ],
            "S": [ 3 ],
            "Y": [ 334, 335, 336, 337, 338 ]
          }
        },
        "$procmux$60": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "rtl/ram.sv:64.13-64.23|rtl/ram.sv:64.9-66.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "B": [ 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370 ],
            "S": [ 5 ],
            "Y": [ 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402 ]
          }
        },
        "$procmux$62": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "rtl/ram.sv:63.9-63.15|rtl/ram.sv:63.5-66.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "B": [ 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402 ],
            "S": [ 3 ],
            "Y": [ 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170 ]
          }
        },
        "$procmux$67": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:54.17-54.33|rtl/ram.sv:54.13-55.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 74 ],
            "Y": [ 212 ]
          }
        },
        "$procmux$76": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:54.17-54.33|rtl/ram.sv:54.13-55.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 131, 132, 133, 134, 135, 136, 137, 138 ],
            "S": [ 74 ],
            "Y": [ 214, 215, 216, 217, 218, 219, 220, 221 ]
          }
        },
        "$procmux$85": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:54.17-54.33|rtl/ram.sv:54.13-55.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 75, 76, 77, 78, 79 ],
            "S": [ 74 ],
            "Y": [ 230, 231, 232, 233, 234 ]
          }
        },
        "$procmux$94": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "rtl/ram.sv:52.17-52.33|rtl/ram.sv:52.13-53.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 73 ],
            "Y": [ 240 ]
          }
        },
        "mem_a": {
          "hide_name": 0,
          "type": "$mem_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000000101",
            "INIT": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "MEMID": "\\mem_a",
            "OFFSET": "00000000000000000000000000000000",
            "RD_ARST_VALUE": "xxxxxxxx",
            "RD_CE_OVER_SRST": "0",
            "RD_CLK_ENABLE": "0",
            "RD_CLK_POLARITY": "0",
            "RD_COLLISION_X_MASK": "0",
            "RD_INIT_VALUE": "xxxxxxxx",
            "RD_PORTS": "00000000000000000000000000000001",
            "RD_SRST_VALUE": "xxxxxxxx",
            "RD_TRANSPARENCY_MASK": "0",
            "RD_WIDE_CONTINUATION": "0",
            "SIZE": "00000000000000000000000000010001",
            "WIDTH": "00000000000000000000000000001000",
            "WR_CLK_ENABLE": "1",
            "WR_CLK_POLARITY": "1",
            "WR_PORTS": "00000000000000000000000000000001",
            "WR_PRIORITY_MASK": "0",
            "WR_WIDE_CONTINUATION": "0"
          },
          "attributes": {
            "ram_style": "block",
            "src": "rtl/ram.sv:40.39-40.44"
          },
          "port_directions": {
            "RD_ADDR": "input",
            "RD_ARST": "input",
            "RD_CLK": "input",
            "RD_DATA": "output",
            "RD_EN": "input",
            "RD_SRST": "input",
            "WR_ADDR": "input",
            "WR_CLK": "input",
            "WR_DATA": "input",
            "WR_EN": "input"
          },
          "connections": {
            "RD_ADDR": [ 6, 7, 8, 9, 10 ],
            "RD_ARST": [ "0" ],
            "RD_CLK": [ "x" ],
            "RD_DATA": [ 339, 340, 341, 342, 343, 344, 345, 346 ],
            "RD_EN": [ "1" ],
            "RD_SRST": [ "0" ],
            "WR_ADDR": [ 334, 335, 336, 337, 338 ],
            "WR_CLK": [ 2 ],
            "WR_DATA": [ 326, 327, 328, 329, 330, 331, 332, 333 ],
            "WR_EN": [ 325, 325, 325, 325, 325, 325, 325, 325 ]
          }
        },
        "mem_b": {
          "hide_name": 0,
          "type": "$mem_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000000101",
            "INIT": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "MEMID": "\\mem_b",
            "OFFSET": "00000000000000000000000000000000",
            "RD_ARST_VALUE": "xxxxxxxx",
            "RD_CE_OVER_SRST": "0",
            "RD_CLK_ENABLE": "0",
            "RD_CLK_POLARITY": "0",
            "RD_COLLISION_X_MASK": "0",
            "RD_INIT_VALUE": "xxxxxxxx",
            "RD_PORTS": "00000000000000000000000000000001",
            "RD_SRST_VALUE": "xxxxxxxx",
            "RD_TRANSPARENCY_MASK": "0",
            "RD_WIDE_CONTINUATION": "0",
            "SIZE": "00000000000000000000000000010001",
            "WIDTH": "00000000000000000000000000001000",
            "WR_CLK_ENABLE": "1",
            "WR_CLK_POLARITY": "1",
            "WR_PORTS": "00000000000000000000000000000001",
            "WR_PRIORITY_MASK": "0",
            "WR_WIDE_CONTINUATION": "0"
          },
          "attributes": {
            "ram_style": "block",
            "src": "rtl/ram.sv:41.39-41.44"
          },
          "port_directions": {
            "RD_ADDR": "input",
            "RD_ARST": "input",
            "RD_CLK": "input",
            "RD_DATA": "output",
            "RD_EN": "input",
            "RD_SRST": "input",
            "WR_ADDR": "input",
            "WR_CLK": "input",
            "WR_DATA": "input",
            "WR_EN": "input"
          },
          "connections": {
            "RD_ADDR": [ 6, 7, 8, 9, 10 ],
            "RD_ARST": [ "0" ],
            "RD_CLK": [ "x" ],
            "RD_DATA": [ 347, 348, 349, 350, 351, 352, 353, 354 ],
            "RD_EN": [ "1" ],
            "RD_SRST": [ "0" ],
            "WR_ADDR": [ 320, 321, 322, 323, 324 ],
            "WR_CLK": [ 2 ],
            "WR_DATA": [ 312, 313, 314, 315, 316, 317, 318, 319 ],
            "WR_EN": [ 311, 311, 311, 311, 311, 311, 311, 311 ]
          }
        },
        "mem_c": {
          "hide_name": 0,
          "type": "$mem_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000000101",
            "INIT": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "MEMID": "\\mem_c",
            "OFFSET": "00000000000000000000000000000000",
            "RD_ARST_VALUE": "xxxxxxxx",
            "RD_CE_OVER_SRST": "0",
            "RD_CLK_ENABLE": "0",
            "RD_CLK_POLARITY": "0",
            "RD_COLLISION_X_MASK": "0",
            "RD_INIT_VALUE": "xxxxxxxx",
            "RD_PORTS": "00000000000000000000000000000001",
            "RD_SRST_VALUE": "xxxxxxxx",
            "RD_TRANSPARENCY_MASK": "0",
            "RD_WIDE_CONTINUATION": "0",
            "SIZE": "00000000000000000000000000010001",
            "WIDTH": "00000000000000000000000000001000",
            "WR_CLK_ENABLE": "1",
            "WR_CLK_POLARITY": "1",
            "WR_PORTS": "00000000000000000000000000000001",
            "WR_PRIORITY_MASK": "0",
            "WR_WIDE_CONTINUATION": "0"
          },
          "attributes": {
            "ram_style": "block",
            "src": "rtl/ram.sv:42.39-42.44"
          },
          "port_directions": {
            "RD_ADDR": "input",
            "RD_ARST": "input",
            "RD_CLK": "input",
            "RD_DATA": "output",
            "RD_EN": "input",
            "RD_SRST": "input",
            "WR_ADDR": "input",
            "WR_CLK": "input",
            "WR_DATA": "input",
            "WR_EN": "input"
          },
          "connections": {
            "RD_ADDR": [ 6, 7, 8, 9, 10 ],
            "RD_ARST": [ "0" ],
            "RD_CLK": [ "x" ],
            "RD_DATA": [ 355, 356, 357, 358, 359, 360, 361, 362 ],
            "RD_EN": [ "1" ],
            "RD_SRST": [ "0" ],
            "WR_ADDR": [ 306, 307, 308, 309, 310 ],
            "WR_CLK": [ 2 ],
            "WR_DATA": [ 298, 299, 300, 301, 302, 303, 304, 305 ],
            "WR_EN": [ 297, 297, 297, 297, 297, 297, 297, 297 ]
          }
        },
        "mem_d": {
          "hide_name": 0,
          "type": "$mem_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000000101",
            "INIT": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "MEMID": "\\mem_d",
            "OFFSET": "00000000000000000000000000000000",
            "RD_ARST_VALUE": "xxxxxxxx",
            "RD_CE_OVER_SRST": "0",
            "RD_CLK_ENABLE": "0",
            "RD_CLK_POLARITY": "0",
            "RD_COLLISION_X_MASK": "0",
            "RD_INIT_VALUE": "xxxxxxxx",
            "RD_PORTS": "00000000000000000000000000000001",
            "RD_SRST_VALUE": "xxxxxxxx",
            "RD_TRANSPARENCY_MASK": "0",
            "RD_WIDE_CONTINUATION": "0",
            "SIZE": "00000000000000000000000000010001",
            "WIDTH": "00000000000000000000000000001000",
            "WR_CLK_ENABLE": "1",
            "WR_CLK_POLARITY": "1",
            "WR_PORTS": "00000000000000000000000000000001",
            "WR_PRIORITY_MASK": "0",
            "WR_WIDE_CONTINUATION": "0"
          },
          "attributes": {
            "ram_style": "block",
            "src": "rtl/ram.sv:43.39-43.44"
          },
          "port_directions": {
            "RD_ADDR": "input",
            "RD_ARST": "input",
            "RD_CLK": "input",
            "RD_DATA": "output",
            "RD_EN": "input",
            "RD_SRST": "input",
            "WR_ADDR": "input",
            "WR_CLK": "input",
            "WR_DATA": "input",
            "WR_EN": "input"
          },
          "connections": {
            "RD_ADDR": [ 6, 7, 8, 9, 10 ],
            "RD_ARST": [ "0" ],
            "RD_CLK": [ "x" ],
            "RD_DATA": [ 363, 364, 365, 366, 367, 368, 369, 370 ],
            "RD_EN": [ "1" ],
            "RD_SRST": [ "0" ],
            "WR_ADDR": [ 292, 293, 294, 295, 296 ],
            "WR_CLK": [ 2 ],
            "WR_DATA": [ 284, 285, 286, 287, 288, 289, 290, 291 ],
            "WR_EN": [ 283, 283, 283, 283, 283, 283, 283, 283 ]
          }
        }
      },
      "netnames": {
        "$0$memwr$\\mem_a$rtl/ram.sv:49$2_ADDR[31:0]$7": {
          "hide_name": 1,
          "bits": [ 334, 335, 336, 337, 338 ],
          "attributes": {
          }
        },
        "$0$memwr$\\mem_a$rtl/ram.sv:49$2_DATA[7:0]$8": {
          "hide_name": 1,
          "bits": [ 326, 327, 328, 329, 330, 331, 332, 333 ],
          "attributes": {
            "src": "rtl/ram.sv:45.1-58.4"
          }
        },
        "$0$memwr$\\mem_a$rtl/ram.sv:49$2_EN[7:0]$9": {
          "hide_name": 1,
          "bits": [ 325, 325, 325, 325, 325, 325, 325, 325 ],
          "attributes": {
            "src": "rtl/ram.sv:45.1-58.4"
          }
        },
        "$0$memwr$\\mem_b$rtl/ram.sv:51$3_ADDR[31:0]$10": {
          "hide_name": 1,
          "bits": [ 320, 321, 322, 323, 324 ],
          "attributes": {
          }
        },
        "$0$memwr$\\mem_b$rtl/ram.sv:51$3_DATA[7:0]$11": {
          "hide_name": 1,
          "bits": [ 312, 313, 314, 315, 316, 317, 318, 319 ],
          "attributes": {
            "src": "rtl/ram.sv:45.1-58.4"
          }
        },
        "$0$memwr$\\mem_b$rtl/ram.sv:51$3_EN[7:0]$12": {
          "hide_name": 1,
          "bits": [ 311, 311, 311, 311, 311, 311, 311, 311 ],
          "attributes": {
            "src": "rtl/ram.sv:45.1-58.4"
          }
        },
        "$0$memwr$\\mem_c$rtl/ram.sv:53$4_ADDR[31:0]$13": {
          "hide_name": 1,
          "bits": [ 306, 307, 308, 309, 310 ],
          "attributes": {
          }
        },
        "$0$memwr$\\mem_c$rtl/ram.sv:53$4_DATA[7:0]$14": {
          "hide_name": 1,
          "bits": [ 298, 299, 300, 301, 302, 303, 304, 305 ],
          "attributes": {
            "src": "rtl/ram.sv:45.1-58.4"
          }
        },
        "$0$memwr$\\mem_c$rtl/ram.sv:53$4_EN[7:0]$15": {
          "hide_name": 1,
          "bits": [ 297, 297, 297, 297, 297, 297, 297, 297 ],
          "attributes": {
            "src": "rtl/ram.sv:45.1-58.4"
          }
        },
        "$0$memwr$\\mem_d$rtl/ram.sv:55$5_ADDR[31:0]$16": {
          "hide_name": 1,
          "bits": [ 292, 293, 294, 295, 296 ],
          "attributes": {
          }
        },
        "$0$memwr$\\mem_d$rtl/ram.sv:55$5_DATA[7:0]$17": {
          "hide_name": 1,
          "bits": [ 284, 285, 286, 287, 288, 289, 290, 291 ],
          "attributes": {
            "src": "rtl/ram.sv:45.1-58.4"
          }
        },
        "$0$memwr$\\mem_d$rtl/ram.sv:55$5_EN[7:0]$18": {
          "hide_name": 1,
          "bits": [ 283, 283, 283, 283, 283, 283, 283, 283 ],
          "attributes": {
            "src": "rtl/ram.sv:45.1-58.4"
          }
        },
        "$0\\o_read_data[31:0]": {
          "hide_name": 1,
          "bits": [ 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170 ],
          "attributes": {
            "src": "rtl/ram.sv:62.1-67.4"
          }
        },
        "$2$memwr$\\mem_a$rtl/ram.sv:49$2_ADDR[31:0]$31": {
          "hide_name": 1,
          "bits": [ 278, 279, 280, 281, 282 ],
          "attributes": {
          }
        },
        "$2$memwr$\\mem_a$rtl/ram.sv:49$2_DATA[7:0]$32": {
          "hide_name": 1,
          "bits": [ 270, 271, 272, 273, 274, 275, 276, 277 ],
          "attributes": {
            "src": "rtl/ram.sv:45.1-58.4"
          }
        },
        "$2$memwr$\\mem_a$rtl/ram.sv:49$2_EN[7:0]$33": {
          "hide_name": 1,
          "bits": [ 269, 269, 269, 269, 269, 269, 269, 269 ],
          "attributes": {
            "src": "rtl/ram.sv:45.1-58.4"
          }
        },
        "$2$memwr$\\mem_b$rtl/ram.sv:51$3_ADDR[31:0]$34": {
          "hide_name": 1,
          "bits": [ 264, 265, 266, 267, 268 ],
          "attributes": {
          }
        },
        "$2$memwr$\\mem_b$rtl/ram.sv:51$3_DATA[7:0]$35": {
          "hide_name": 1,
          "bits": [ 256, 257, 258, 259, 260, 261, 262, 263 ],
          "attributes": {
            "src": "rtl/ram.sv:45.1-58.4"
          }
        },
        "$2$memwr$\\mem_b$rtl/ram.sv:51$3_EN[7:0]$36": {
          "hide_name": 1,
          "bits": [ 255, 255, 255, 255, 255, 255, 255, 255 ],
          "attributes": {
            "src": "rtl/ram.sv:45.1-58.4"
          }
        },
        "$2$memwr$\\mem_c$rtl/ram.sv:53$4_ADDR[31:0]$37": {
          "hide_name": 1,
          "bits": [ 250, 251, 252, 253, 254 ],
          "attributes": {
          }
        },
        "$2$memwr$\\mem_c$rtl/ram.sv:53$4_DATA[7:0]$38": {
          "hide_name": 1,
          "bits": [ 242, 243, 244, 245, 246, 247, 248, 249 ],
          "attributes": {
            "src": "rtl/ram.sv:45.1-58.4"
          }
        },
        "$2$memwr$\\mem_c$rtl/ram.sv:53$4_EN[7:0]$39": {
          "hide_name": 1,
          "bits": [ 241, 241, 241, 241, 241, 241, 241, 241 ],
          "attributes": {
            "src": "rtl/ram.sv:45.1-58.4"
          }
        },
        "$2$memwr$\\mem_d$rtl/ram.sv:55$5_ADDR[31:0]$40": {
          "hide_name": 1,
          "bits": [ 235, 236, 237, 238, 239 ],
          "attributes": {
          }
        },
        "$2$memwr$\\mem_d$rtl/ram.sv:55$5_DATA[7:0]$41": {
          "hide_name": 1,
          "bits": [ 222, 223, 224, 225, 226, 227, 228, 229 ],
          "attributes": {
            "src": "rtl/ram.sv:45.1-58.4"
          }
        },
        "$2$memwr$\\mem_d$rtl/ram.sv:55$5_EN[7:0]$42": {
          "hide_name": 1,
          "bits": [ 213, 213, 213, 213, 213, 213, 213, 213 ],
          "attributes": {
            "src": "rtl/ram.sv:45.1-58.4"
          }
        },
        "$3$memwr$\\mem_a$rtl/ram.sv:49$2_ADDR[31:0]$43": {
          "hide_name": 1,
          "bits": [ 207, 208, 209, 210, 211 ],
          "attributes": {
          }
        },
        "$3$memwr$\\mem_a$rtl/ram.sv:49$2_DATA[7:0]$44": {
          "hide_name": 1,
          "bits": [ 199, 200, 201, 202, 203, 204, 205, 206 ],
          "attributes": {
            "src": "rtl/ram.sv:45.1-58.4"
          }
        },
        "$3$memwr$\\mem_a$rtl/ram.sv:49$2_EN[7:0]$45": {
          "hide_name": 1,
          "bits": [ 198, 198, 198, 198, 198, 198, 198, 198 ],
          "attributes": {
            "src": "rtl/ram.sv:45.1-58.4"
          }
        },
        "$3$memwr$\\mem_b$rtl/ram.sv:51$3_ADDR[31:0]$46": {
          "hide_name": 1,
          "bits": [ 193, 194, 195, 196, 197 ],
          "attributes": {
          }
        },
        "$3$memwr$\\mem_b$rtl/ram.sv:51$3_DATA[7:0]$47": {
          "hide_name": 1,
          "bits": [ 185, 186, 187, 188, 189, 190, 191, 192 ],
          "attributes": {
            "src": "rtl/ram.sv:45.1-58.4"
          }
        },
        "$3$memwr$\\mem_b$rtl/ram.sv:51$3_EN[7:0]$48": {
          "hide_name": 1,
          "bits": [ 184, 184, 184, 184, 184, 184, 184, 184 ],
          "attributes": {
            "src": "rtl/ram.sv:45.1-58.4"
          }
        },
        "$3$memwr$\\mem_c$rtl/ram.sv:53$4_ADDR[31:0]$49": {
          "hide_name": 1,
          "bits": [ 179, 180, 181, 182, 183 ],
          "attributes": {
          }
        },
        "$3$memwr$\\mem_c$rtl/ram.sv:53$4_DATA[7:0]$50": {
          "hide_name": 1,
          "bits": [ 171, 172, 173, 174, 175, 176, 177, 178 ],
          "attributes": {
            "src": "rtl/ram.sv:45.1-58.4"
          }
        },
        "$3$memwr$\\mem_c$rtl/ram.sv:53$4_EN[7:0]$51": {
          "hide_name": 1,
          "bits": [ 240, 240, 240, 240, 240, 240, 240, 240 ],
          "attributes": {
            "src": "rtl/ram.sv:45.1-58.4"
          }
        },
        "$3$memwr$\\mem_d$rtl/ram.sv:55$5_ADDR[31:0]$52": {
          "hide_name": 1,
          "bits": [ 230, 231, 232, 233, 234 ],
          "attributes": {
          }
        },
        "$3$memwr$\\mem_d$rtl/ram.sv:55$5_DATA[7:0]$53": {
          "hide_name": 1,
          "bits": [ 214, 215, 216, 217, 218, 219, 220, 221 ],
          "attributes": {
            "src": "rtl/ram.sv:45.1-58.4"
          }
        },
        "$3$memwr$\\mem_d$rtl/ram.sv:55$5_EN[7:0]$54": {
          "hide_name": 1,
          "bits": [ 212, 212, 212, 212, 212, 212, 212, 212 ],
          "attributes": {
            "src": "rtl/ram.sv:45.1-58.4"
          }
        },
        "$memrd$\\mem_a$rtl/ram.sv:65$56_DATA": {
          "hide_name": 1,
          "bits": [ 339, 340, 341, 342, 343, 344, 345, 346 ],
          "attributes": {
            "src": "rtl/ram.sv:65.89-65.94"
          }
        },
        "$memrd$\\mem_b$rtl/ram.sv:65$57_DATA": {
          "hide_name": 1,
          "bits": [ 347, 348, 349, 350, 351, 352, 353, 354 ],
          "attributes": {
            "src": "rtl/ram.sv:65.69-65.74"
          }
        },
        "$memrd$\\mem_c$rtl/ram.sv:65$58_DATA": {
          "hide_name": 1,
          "bits": [ 355, 356, 357, 358, 359, 360, 361, 362 ],
          "attributes": {
            "src": "rtl/ram.sv:65.49-65.54"
          }
        },
        "$memrd$\\mem_d$rtl/ram.sv:65$59_DATA": {
          "hide_name": 1,
          "bits": [ 363, 364, 365, 366, 367, 368, 369, 370 ],
          "attributes": {
            "src": "rtl/ram.sv:65.29-65.34"
          }
        },
        "$procmux$60_Y": {
          "hide_name": 1,
          "bits": [ 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402 ],
          "attributes": {
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "rtl/ram.sv:7.11-7.14"
          }
        },
        "clk_en": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "rtl/ram.sv:8.11-8.17"
          }
        },
        "i_byte_enable": {
          "hide_name": 0,
          "bits": [ 71, 72, 73, 74 ],
          "attributes": {
            "src": "rtl/ram.sv:19.17-19.30"
          }
        },
        "i_read_addr": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "rtl/ram.sv:13.26-13.37"
          }
        },
        "i_read_req": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "rtl/ram.sv:12.11-12.21"
          }
        },
        "i_write_addr": {
          "hide_name": 0,
          "bits": [ 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106 ],
          "attributes": {
            "src": "rtl/ram.sv:20.26-20.38"
          }
        },
        "i_write_data": {
          "hide_name": 0,
          "bits": [ 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138 ],
          "attributes": {
            "src": "rtl/ram.sv:21.26-21.38"
          }
        },
        "i_write_enable": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "rtl/ram.sv:18.11-18.25"
          }
        },
        "o_read_data": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
          "attributes": {
            "src": "rtl/ram.sv:14.33-14.44"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "rtl/ram.sv:9.11-9.14"
          }
        }
      }
    },
    "rv32i": {
      "attributes": {
        "hdlname": "rv32i",
        "top": "00000000000000000000000000000001",
        "src": "rtl/rv32i.sv:3.1-21.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "clk_en": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "rtl/rv32i.sv:4.11-4.14"
          }
        },
        "clk_en": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "rtl/rv32i.sv:5.11-5.17"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "rtl/rv32i.sv:6.11-6.14"
          }
        }
      }
    }
  }
}
