{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Fitter Effort Standard Fit " "Mode behavior is affected by advanced setting Fitter Effort (default for this mode is Standard Fit)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1698697318438 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1698697318438 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1698697318442 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1698697318442 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ap_core 5CEBA4F23C8 " "Selected device 5CEBA4F23C8 for design \"ap_core\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698697318449 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698697318499 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698697318499 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST core_top:ic\|mf_pllbase:mp1\|mf_pllbase_0002:mf_pllbase_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance core_top:ic\|mf_pllbase:mp1\|mf_pllbase_0002:mf_pllbase_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1698697318571 ""}  } { { "altera_pll.v" "" { Text "/opt/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1698697318571 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698697318750 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1698697318766 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1698697318828 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1698697318845 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1698697321730 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X54_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X54_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "core_top:ic\|mf_pllbase:mp1\|mf_pllbase_0002:mf_pllbase_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL core_top:ic\|mf_pllbase:mp1\|mf_pllbase_0002:mf_pllbase_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1698697321911 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1698697321911 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "core_top:ic\|mf_pllbase:mp1\|mf_pllbase_0002:mf_pllbase_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 71 global CLKCTRL_G8 " "core_top:ic\|mf_pllbase:mp1\|mf_pllbase_0002:mf_pllbase_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 71 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1698697322029 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "core_top:ic\|mf_pllbase:mp1\|mf_pllbase_0002:mf_pllbase_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 3 global CLKCTRL_G11 " "core_top:ic\|mf_pllbase:mp1\|mf_pllbase_0002:mf_pllbase_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1698697322029 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1698697322029 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_74a~inputCLKENA0 607 global CLKCTRL_G4 " "clk_74a~inputCLKENA0 with 607 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1698697322029 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "bridge_spiclk~inputCLKENA0 19 global CLKCTRL_G10 " "bridge_spiclk~inputCLKENA0 with 19 fanout uses global clock CLKCTRL_G10" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1698697322029 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1698697322029 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1698697322029 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver bridge_spiclk~inputCLKENA0 CLKCTRL_G10 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver bridge_spiclk~inputCLKENA0, placed at CLKCTRL_G10" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad bridge_spiclk PIN_T17 " "Refclk input I/O pad bridge_spiclk is placed onto PIN_T17" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1698697322029 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1698697322029 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1698697322029 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698697322029 ""}
{ "Info" "ISTA_SDC_FOUND" "apf/apf_constraints.sdc " "Reading SDC File: 'apf/apf_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1698697324007 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 512 -multiply_by 4153 -duty_cycle 50.00 -name \{ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 512 -multiply_by 4153 -duty_cycle 50.00 -name \{ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1698697324012 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 49 -duty_cycle 50.00 -name \{ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 49 -duty_cycle 50.00 -name \{ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1698697324012 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 49 -phase 90.00 -duty_cycle 50.00 -name \{ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 49 -phase 90.00 -duty_cycle 50.00 -name \{ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1698697324012 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1698697324012 ""}
{ "Info" "ISTA_SDC_FOUND" "core/core_constraints.sdc " "Reading SDC File: 'core/core_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1698697324012 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_constraints.sdc 7 ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at core_constraints.sdc(7): ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_constraints.sdc" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_constraints.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698697324013 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_constraints.sdc 7 ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at core_constraints.sdc(7): ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_constraints.sdc" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_constraints.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698697324013 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups core_constraints.sdc 7 Argument -group with value  ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at core_constraints.sdc(7): Argument -group with value  ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous \\\n -group \{ bridge_spiclk \} \\\n -group \{ clk_74a \} \\\n -group \{ clk_74b \} \\\n -group \{ ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk \} \\\n -group \{ ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk \} \\\n -group \{ ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk \} \\\n -group \{ ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \}  " "set_clock_groups -asynchronous \\\n -group \{ bridge_spiclk \} \\\n -group \{ clk_74a \} \\\n -group \{ clk_74b \} \\\n -group \{ ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk \} \\\n -group \{ ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk \} \\\n -group \{ ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk \} \\\n -group \{ ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \} " {  } { { "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_constraints.sdc" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_constraints.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698697324013 ""}  } { { "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_constraints.sdc" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_constraints.sdc" 7 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698697324013 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups core_constraints.sdc 7 Argument -group with value  ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at core_constraints.sdc(7): Argument -group with value  ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  could not match any element of the following types: ( clk )" {  } { { "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_constraints.sdc" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_constraints.sdc" 7 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698697324013 ""}
{ "Info" "ISTA_SDC_FOUND" "core/core_constraints.sdc " "Reading SDC File: 'core/core_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1698697324013 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups core_constraints.sdc 7 Argument -group with value  ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at core_constraints.sdc(7): Argument -group with value  ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous \\\n -group \{ bridge_spiclk \} \\\n -group \{ clk_74a \} \\\n -group \{ clk_74b \} \\\n -group \{ ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk \} \\\n -group \{ ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk \} \\\n -group \{ ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk \} \\\n -group \{ ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \}  " "set_clock_groups -asynchronous \\\n -group \{ bridge_spiclk \} \\\n -group \{ clk_74a \} \\\n -group \{ clk_74b \} \\\n -group \{ ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk \} \\\n -group \{ ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk \} \\\n -group \{ ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk \} \\\n -group \{ ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \} " {  } { { "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_constraints.sdc" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_constraints.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698697324013 ""}  } { { "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_constraints.sdc" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_constraints.sdc" 7 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698697324013 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups core_constraints.sdc 7 Argument -group with value  ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at core_constraints.sdc(7): Argument -group with value  ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  could not match any element of the following types: ( clk )" {  } { { "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_constraints.sdc" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/core/core_constraints.sdc" 7 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698697324013 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "core_top:ic\|aud_mclk_divider\[1\] " "Node: core_top:ic\|aud_mclk_divider\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register core_top:ic\|audgen_lrck core_top:ic\|aud_mclk_divider\[1\] " "Register core_top:ic\|audgen_lrck is being clocked by core_top:ic\|aud_mclk_divider\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698697324016 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1698697324016 "|apf_top|core_top:ic|aud_mclk_divider[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "core_top:ic\|audgen_mclk " "Node: core_top:ic\|audgen_mclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register core_top:ic\|aud_mclk_divider\[1\] core_top:ic\|audgen_mclk " "Register core_top:ic\|aud_mclk_divider\[1\] is being clocked by core_top:ic\|audgen_mclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698697324016 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1698697324016 "|apf_top|core_top:ic|audgen_mclk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698697324017 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698697324017 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698697324017 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698697324017 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1698697324017 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1698697324023 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1698697324023 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1698697324024 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698697324024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698697324024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.468 bridge_spiclk " "  13.468 bridge_spiclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698697324024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.468      clk_74a " "  13.468      clk_74a" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698697324024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.468      clk_74b " "  13.468      clk_74b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698697324024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.660 ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.660 ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698697324024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.359 ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  81.359 ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698697324024 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.359 ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  81.359 ic\|mp1\|mf_pllbase_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698697324024 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1698697324024 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698697324051 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698697324053 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698697324058 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1698697324062 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1698697324062 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698697324064 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698697324211 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1698697324213 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698697324213 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1698697324238 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1698697324716 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 1015 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 1015 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1698697325185 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1698697325187 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1698697325212 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1698697325212 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1698697325671 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1698697325673 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1698697325698 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:02 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:02" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1698697326453 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698697326594 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1698697326601 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1698697326601 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698697326604 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698697326769 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1698697326772 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698697326772 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698697326906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698697328255 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1698697328899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698697333237 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698697337567 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698697338042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698697338042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698697340233 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X44_Y11 X54_Y22 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X44_Y11 to location X54_Y22" {  } { { "loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X44_Y11 to location X54_Y22"} { { 12 { 0 ""} 44 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1698697342741 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698697342741 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1698697343240 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1698697343240 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698697343240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698697343244 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.40 " "Total time spent on timing analysis during the Fitter is 1.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1698697344790 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698697344820 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698697345535 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698697345536 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698697347616 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698697351678 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "117 " "Following 117 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cart_tran_bank2\[0\] a permanently disabled " "Pin cart_tran_bank2\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cart_tran_bank2[0] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cart_tran_bank2\[0\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cart_tran_bank2\[1\] a permanently disabled " "Pin cart_tran_bank2\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cart_tran_bank2[1] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cart_tran_bank2\[1\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cart_tran_bank2\[2\] a permanently disabled " "Pin cart_tran_bank2\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cart_tran_bank2[2] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cart_tran_bank2\[2\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cart_tran_bank2\[3\] a permanently disabled " "Pin cart_tran_bank2\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cart_tran_bank2[3] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cart_tran_bank2\[3\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cart_tran_bank2\[4\] a permanently disabled " "Pin cart_tran_bank2\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cart_tran_bank2[4] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cart_tran_bank2\[4\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cart_tran_bank2\[5\] a permanently disabled " "Pin cart_tran_bank2\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cart_tran_bank2[5] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cart_tran_bank2\[5\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cart_tran_bank2\[6\] a permanently disabled " "Pin cart_tran_bank2\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cart_tran_bank2[6] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cart_tran_bank2\[6\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cart_tran_bank2\[7\] a permanently disabled " "Pin cart_tran_bank2\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cart_tran_bank2[7] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cart_tran_bank2\[7\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cart_tran_bank3\[0\] a permanently disabled " "Pin cart_tran_bank3\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cart_tran_bank3[0] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cart_tran_bank3\[0\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cart_tran_bank3\[1\] a permanently disabled " "Pin cart_tran_bank3\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cart_tran_bank3[1] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cart_tran_bank3\[1\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cart_tran_bank3\[2\] a permanently disabled " "Pin cart_tran_bank3\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cart_tran_bank3[2] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cart_tran_bank3\[2\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cart_tran_bank3\[3\] a permanently disabled " "Pin cart_tran_bank3\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cart_tran_bank3[3] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cart_tran_bank3\[3\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cart_tran_bank3\[4\] a permanently disabled " "Pin cart_tran_bank3\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cart_tran_bank3[4] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cart_tran_bank3\[4\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cart_tran_bank3\[5\] a permanently disabled " "Pin cart_tran_bank3\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cart_tran_bank3[5] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cart_tran_bank3\[5\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cart_tran_bank3\[6\] a permanently disabled " "Pin cart_tran_bank3\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cart_tran_bank3[6] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cart_tran_bank3\[6\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cart_tran_bank3\[7\] a permanently disabled " "Pin cart_tran_bank3\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cart_tran_bank3[7] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cart_tran_bank3\[7\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cart_tran_bank1\[0\] a permanently disabled " "Pin cart_tran_bank1\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cart_tran_bank1[0] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cart_tran_bank1\[0\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cart_tran_bank1\[1\] a permanently disabled " "Pin cart_tran_bank1\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cart_tran_bank1[1] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cart_tran_bank1\[1\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cart_tran_bank1\[2\] a permanently disabled " "Pin cart_tran_bank1\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cart_tran_bank1[2] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cart_tran_bank1\[2\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cart_tran_bank1\[3\] a permanently disabled " "Pin cart_tran_bank1\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cart_tran_bank1[3] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cart_tran_bank1\[3\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cart_tran_bank1\[4\] a permanently disabled " "Pin cart_tran_bank1\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cart_tran_bank1[4] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cart_tran_bank1\[4\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cart_tran_bank1\[5\] a permanently disabled " "Pin cart_tran_bank1\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cart_tran_bank1[5] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cart_tran_bank1\[5\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cart_tran_bank1\[6\] a permanently disabled " "Pin cart_tran_bank1\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cart_tran_bank1[6] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cart_tran_bank1\[6\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cart_tran_bank1\[7\] a permanently disabled " "Pin cart_tran_bank1\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cart_tran_bank1[7] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cart_tran_bank1\[7\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cart_tran_bank0\[4\] a permanently enabled " "Pin cart_tran_bank0\[4\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cart_tran_bank0[4] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cart_tran_bank0\[4\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cart_tran_bank0\[5\] a permanently enabled " "Pin cart_tran_bank0\[5\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cart_tran_bank0[5] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cart_tran_bank0\[5\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cart_tran_bank0\[6\] a permanently enabled " "Pin cart_tran_bank0\[6\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cart_tran_bank0[6] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cart_tran_bank0\[6\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cart_tran_bank0\[7\] a permanently enabled " "Pin cart_tran_bank0\[7\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cart_tran_bank0[7] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cart_tran_bank0\[7\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cart_tran_pin30 a permanently enabled " "Pin cart_tran_pin30 has a permanently enabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cart_tran_pin30 } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cart_tran_pin30" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cart_tran_pin31 a permanently disabled " "Pin cart_tran_pin31 has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cart_tran_pin31 } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cart_tran_pin31" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port_tran_si a permanently disabled " "Pin port_tran_si has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { port_tran_si } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "port_tran_si" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 96 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port_tran_so a permanently disabled " "Pin port_tran_so has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { port_tran_so } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "port_tran_so" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port_tran_sck a permanently disabled " "Pin port_tran_sck has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { port_tran_sck } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "port_tran_sck" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port_tran_sd a permanently disabled " "Pin port_tran_sd has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { port_tran_sd } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "port_tran_sd" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 102 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "scal_vid\[0\] a permanently enabled " "Pin scal_vid\[0\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { scal_vid[0] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "scal_vid\[0\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "scal_vid\[1\] a permanently enabled " "Pin scal_vid\[1\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { scal_vid[1] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "scal_vid\[1\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "scal_vid\[2\] a permanently enabled " "Pin scal_vid\[2\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { scal_vid[2] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "scal_vid\[2\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "scal_vid\[3\] a permanently enabled " "Pin scal_vid\[3\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { scal_vid[3] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "scal_vid\[3\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "scal_vid\[4\] a permanently enabled " "Pin scal_vid\[4\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { scal_vid[4] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "scal_vid\[4\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "scal_vid\[5\] a permanently enabled " "Pin scal_vid\[5\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { scal_vid[5] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "scal_vid\[5\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "scal_vid\[6\] a permanently enabled " "Pin scal_vid\[6\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { scal_vid[6] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "scal_vid\[6\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "scal_vid\[7\] a permanently enabled " "Pin scal_vid\[7\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { scal_vid[7] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "scal_vid\[7\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "scal_vid\[8\] a permanently enabled " "Pin scal_vid\[8\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { scal_vid[8] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "scal_vid\[8\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "scal_vid\[9\] a permanently enabled " "Pin scal_vid\[9\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { scal_vid[9] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "scal_vid\[9\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "scal_vid\[10\] a permanently enabled " "Pin scal_vid\[10\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { scal_vid[10] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "scal_vid\[10\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "scal_vid\[11\] a permanently enabled " "Pin scal_vid\[11\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { scal_vid[11] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "scal_vid\[11\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "scal_clk a permanently enabled " "Pin scal_clk has a permanently enabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { scal_clk } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "scal_clk" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "scal_de a permanently enabled " "Pin scal_de has a permanently enabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { scal_de } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "scal_de" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 110 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "scal_skip a permanently enabled " "Pin scal_skip has a permanently enabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { scal_skip } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "scal_skip" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 111 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "scal_vs a permanently enabled " "Pin scal_vs has a permanently enabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { scal_vs } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "scal_vs" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 112 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "scal_hs a permanently enabled " "Pin scal_hs has a permanently enabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { scal_hs } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "scal_hs" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cram0_dq\[0\] a permanently disabled " "Pin cram0_dq\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cram0_dq[0] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cram0_dq\[0\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cram0_dq\[1\] a permanently disabled " "Pin cram0_dq\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cram0_dq[1] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cram0_dq\[1\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cram0_dq\[2\] a permanently disabled " "Pin cram0_dq\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cram0_dq[2] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cram0_dq\[2\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cram0_dq\[3\] a permanently disabled " "Pin cram0_dq\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cram0_dq[3] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cram0_dq\[3\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cram0_dq\[4\] a permanently disabled " "Pin cram0_dq\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cram0_dq[4] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cram0_dq\[4\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cram0_dq\[5\] a permanently disabled " "Pin cram0_dq\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cram0_dq[5] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cram0_dq\[5\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cram0_dq\[6\] a permanently disabled " "Pin cram0_dq\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cram0_dq[6] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cram0_dq\[6\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cram0_dq\[7\] a permanently disabled " "Pin cram0_dq\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cram0_dq[7] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cram0_dq\[7\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cram0_dq\[8\] a permanently disabled " "Pin cram0_dq\[8\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cram0_dq[8] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cram0_dq\[8\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cram0_dq\[9\] a permanently disabled " "Pin cram0_dq\[9\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cram0_dq[9] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cram0_dq\[9\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cram0_dq\[10\] a permanently disabled " "Pin cram0_dq\[10\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cram0_dq[10] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cram0_dq\[10\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cram0_dq\[11\] a permanently disabled " "Pin cram0_dq\[11\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cram0_dq[11] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cram0_dq\[11\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cram0_dq\[12\] a permanently disabled " "Pin cram0_dq\[12\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cram0_dq[12] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cram0_dq\[12\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cram0_dq\[13\] a permanently disabled " "Pin cram0_dq\[13\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cram0_dq[13] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cram0_dq\[13\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cram0_dq\[14\] a permanently disabled " "Pin cram0_dq\[14\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cram0_dq[14] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cram0_dq\[14\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cram0_dq\[15\] a permanently disabled " "Pin cram0_dq\[15\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cram0_dq[15] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cram0_dq\[15\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cram1_dq\[0\] a permanently disabled " "Pin cram1_dq\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cram1_dq[0] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cram1_dq\[0\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cram1_dq\[1\] a permanently disabled " "Pin cram1_dq\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cram1_dq[1] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cram1_dq\[1\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cram1_dq\[2\] a permanently disabled " "Pin cram1_dq\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cram1_dq[2] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cram1_dq\[2\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cram1_dq\[3\] a permanently disabled " "Pin cram1_dq\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cram1_dq[3] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cram1_dq\[3\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cram1_dq\[4\] a permanently disabled " "Pin cram1_dq\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cram1_dq[4] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cram1_dq\[4\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cram1_dq\[5\] a permanently disabled " "Pin cram1_dq\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cram1_dq[5] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cram1_dq\[5\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cram1_dq\[6\] a permanently disabled " "Pin cram1_dq\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cram1_dq[6] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cram1_dq\[6\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cram1_dq\[7\] a permanently disabled " "Pin cram1_dq\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cram1_dq[7] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cram1_dq\[7\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cram1_dq\[8\] a permanently disabled " "Pin cram1_dq\[8\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cram1_dq[8] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cram1_dq\[8\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cram1_dq\[9\] a permanently disabled " "Pin cram1_dq\[9\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cram1_dq[9] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cram1_dq\[9\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cram1_dq\[10\] a permanently disabled " "Pin cram1_dq\[10\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cram1_dq[10] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cram1_dq\[10\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cram1_dq\[11\] a permanently disabled " "Pin cram1_dq\[11\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cram1_dq[11] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cram1_dq\[11\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cram1_dq\[12\] a permanently disabled " "Pin cram1_dq\[12\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cram1_dq[12] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cram1_dq\[12\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cram1_dq\[13\] a permanently disabled " "Pin cram1_dq\[13\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cram1_dq[13] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cram1_dq\[13\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cram1_dq\[14\] a permanently disabled " "Pin cram1_dq\[14\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cram1_dq[14] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cram1_dq\[14\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cram1_dq\[15\] a permanently disabled " "Pin cram1_dq\[15\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { cram1_dq[15] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cram1_dq\[15\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dram_dq\[0\] a permanently disabled " "Pin dram_dq\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { dram_dq[0] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dram_dq\[0\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dram_dq\[1\] a permanently disabled " "Pin dram_dq\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { dram_dq[1] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dram_dq\[1\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dram_dq\[2\] a permanently disabled " "Pin dram_dq\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { dram_dq[2] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dram_dq\[2\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dram_dq\[3\] a permanently disabled " "Pin dram_dq\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { dram_dq[3] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dram_dq\[3\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dram_dq\[4\] a permanently disabled " "Pin dram_dq\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { dram_dq[4] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dram_dq\[4\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dram_dq\[5\] a permanently disabled " "Pin dram_dq\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { dram_dq[5] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dram_dq\[5\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dram_dq\[6\] a permanently disabled " "Pin dram_dq\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { dram_dq[6] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dram_dq\[6\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dram_dq\[7\] a permanently disabled " "Pin dram_dq\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { dram_dq[7] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dram_dq\[7\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dram_dq\[8\] a permanently disabled " "Pin dram_dq\[8\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { dram_dq[8] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dram_dq\[8\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dram_dq\[9\] a permanently disabled " "Pin dram_dq\[9\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { dram_dq[9] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dram_dq\[9\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dram_dq\[10\] a permanently disabled " "Pin dram_dq\[10\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { dram_dq[10] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dram_dq\[10\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dram_dq\[11\] a permanently disabled " "Pin dram_dq\[11\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { dram_dq[11] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dram_dq\[11\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dram_dq\[12\] a permanently disabled " "Pin dram_dq\[12\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { dram_dq[12] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dram_dq\[12\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dram_dq\[13\] a permanently disabled " "Pin dram_dq\[13\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { dram_dq[13] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dram_dq\[13\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dram_dq\[14\] a permanently disabled " "Pin dram_dq\[14\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { dram_dq[14] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dram_dq\[14\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dram_dq\[15\] a permanently disabled " "Pin dram_dq\[15\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { dram_dq[15] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dram_dq\[15\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[0\] a permanently disabled " "Pin sram_dq\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[0] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[0\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 176 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[1\] a permanently disabled " "Pin sram_dq\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[1] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[1\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 176 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[2\] a permanently disabled " "Pin sram_dq\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[2] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[2\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 176 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[3\] a permanently disabled " "Pin sram_dq\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[3] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[3\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 176 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[4\] a permanently disabled " "Pin sram_dq\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[4] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[4\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 176 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[5\] a permanently disabled " "Pin sram_dq\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[5] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[5\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 176 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[6\] a permanently disabled " "Pin sram_dq\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[6] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[6\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 176 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[7\] a permanently disabled " "Pin sram_dq\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[7] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[7\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 176 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[8\] a permanently disabled " "Pin sram_dq\[8\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[8] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[8\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 176 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[9\] a permanently disabled " "Pin sram_dq\[9\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[9] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[9\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 176 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[10\] a permanently disabled " "Pin sram_dq\[10\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[10] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[10\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 176 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[11\] a permanently disabled " "Pin sram_dq\[11\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[11] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[11\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 176 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[12\] a permanently disabled " "Pin sram_dq\[12\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[12] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[12\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 176 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[13\] a permanently disabled " "Pin sram_dq\[13\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[13] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[13\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 176 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[14\] a permanently disabled " "Pin sram_dq\[14\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[14] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[14\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 176 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[15\] a permanently disabled " "Pin sram_dq\[15\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { sram_dq[15] } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_dq\[15\]" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 176 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bist a permanently disabled " "Pin bist has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { bist } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bist" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "aux_sda a permanently disabled " "Pin aux_sda has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { aux_sda } } } { "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "aux_sda" } } } } { "apf/apf_top.v" "" { Text "/home/vic/projects/AnaloguePocketDev/src/fpga/apf/apf_top.v" 208 0 0 } } { "temporary_test_loc" "" { Generic "/home/vic/projects/AnaloguePocketDev/src/fpga/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698697351970 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1698697351970 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/vic/projects/AnaloguePocketDev/src/fpga/output_files/ap_core.fit.smsg " "Generated suppressed messages file /home/vic/projects/AnaloguePocketDev/src/fpga/output_files/ap_core.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698697352073 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2753 " "Peak virtual memory: 2753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698697352737 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 21:22:32 2023 " "Processing ended: Mon Oct 30 21:22:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698697352737 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698697352737 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:06 " "Total CPU time (on all processors): 00:02:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698697352737 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698697352737 ""}
