{"Source Block": ["hdl/library/xilinx/axi_xcvrlb/axi_xcvrlb.v@162:189@HdlStmFor", "\n  // instantiations\n\n  genvar n;\n  generate\n  for (n = 0; n < NUM_OF_LANES; n = n + 1) begin: g_lanes\n  axi_xcvrlb_1 #(\n    .XCVR_TYPE (XCVR_TYPE),\n    .CPLL_FBDIV_4_5(CPLL_FBDIV_4_5),\n    .CPLL_FBDIV(CPLL_FBDIV))\n  i_xcvrlb_1 (\n    .ref_clk (ref_clk),\n    .rx_p (rx_p[n]),\n    .rx_n (rx_n[n]),\n    .tx_p (tx_p[n]),\n    .tx_n (tx_n[n]),\n    .up_rstn (up_rstn),\n    .up_clk (up_clk),\n    .up_resetn (up_resetn),\n    .up_status (up_status_s[n]),\n    .up_pll_locked (up_pll_locked_s[n])\n    );\n  end\n  endgenerate\n\n  up_axi #(.AXI_ADDRESS_WIDTH (10)) i_axi (\n    .up_rstn (up_rstn),\n    .up_clk (up_clk),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[171, "    .CPLL_FBDIV(CPLL_FBDIV))\n"], [172, "  i_xcvrlb_1 (\n"], [182, "    .up_pll_locked (up_pll_locked_s[n])\n"], [183, "    );\n"]], "Add": [[172, "    .CPLL_FBDIV(CPLL_FBDIV)\n"], [172, "  ) i_xcvrlb_1 (\n"], [183, "    .up_pll_locked (up_pll_locked_s[n]));\n"]]}}