// Seed: 772906002
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    input id_3,
    input logic id_4,
    output id_5,
    input logic id_6,
    input id_7,
    input logic id_8,
    input id_9,
    input logic id_10,
    input logic id_11,
    output id_12,
    output id_13
    , id_20,
    input id_14,
    output logic id_15
    , id_21,
    input id_16,
    input id_17,
    input logic id_18,
    output id_19
);
  assign id_13[1] = id_4 ? id_8 : 1;
  logic id_22;
  assign id_5 = id_9;
  defparam id_23.id_24 = 1;
  logic id_25;
  logic id_26 = id_21;
  logic id_27;
  assign id_1 = 1;
endmodule
