{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 17:44:10 2019 " "Info: Processing started: Thu Oct 17 17:44:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TOP -c TOP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TOP -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TOP.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file TOP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP-a_top " "Info: Found design unit 1: TOP-a_top" {  } { { "TOP.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Info: Found entity 1: TOP" {  } { { "TOP.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "STRUCT.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file STRUCT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STRUCT " "Info: Found design unit 1: STRUCT" {  } { { "STRUCT.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/STRUCT.vhd" 3 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 STRUCT-body " "Info: Found design unit 2: STRUCT-body" {  } { { "STRUCT.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/STRUCT.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SMG.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file SMG.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SMG-smg0 " "Info: Found design unit 1: SMG-smg0" {  } { { "SMG.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/SMG.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SMG " "Info: Found entity 1: SMG" {  } { { "SMG.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/SMG.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BEEP.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file BEEP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BEEP-behavioral " "Info: Found design unit 1: BEEP-behavioral" {  } { { "BEEP.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/BEEP.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BEEP " "Info: Found entity 1: BEEP" {  } { { "BEEP.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/BEEP.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file LCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD-a " "Info: Found design unit 1: LCD-a" {  } { { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Info: Found entity 1: LCD" {  } { { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLK.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CLK.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLKD-a " "Info: Found design unit 1: CLKD-a" {  } { { "CLK.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/CLK.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CLKD " "Info: Found entity 1: CLKD" {  } { { "CLK.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/CLK.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DZ.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DZ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DZ-one " "Info: Found design unit 1: DZ-one" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DZ " "Info: Found entity 1: DZ" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "KEY.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file KEY.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KEY-a " "Info: Found design unit 1: KEY-a" {  } { { "KEY.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/KEY.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 KEY " "Info: Found entity 1: KEY" {  } { { "KEY.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/KEY.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "STATE.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file STATE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STATE-behavioral " "Info: Found design unit 1: STATE-behavioral" {  } { { "STATE.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/STATE.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 STATE " "Info: Found entity 1: STATE" {  } { { "STATE.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/STATE.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Info: Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SMG SMG:u1 " "Info: Elaborating entity \"SMG\" for hierarchy \"SMG:u1\"" {  } { { "TOP.vhd" "u1" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 145 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DZ DZ:u2 " "Info: Elaborating entity \"DZ\" for hierarchy \"DZ:u2\"" {  } { { "TOP.vhd" "u2" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 146 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp DZ.vhd(29) " "Warning (10492): VHDL Process Statement warning at DZ.vhd(29): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp DZ.vhd(43) " "Warning (10492): VHDL Process Statement warning at DZ.vhd(43): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp DZ.vhd(56) " "Warning (10492): VHDL Process Statement warning at DZ.vhd(56): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "col_r DZ.vhd(17) " "Warning (10631): VHDL Process Statement warning at DZ.vhd(17): inferring latch(es) for signal or variable \"col_r\", which holds its previous value in one or more paths through the process" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "row DZ.vhd(17) " "Warning (10631): VHDL Process Statement warning at DZ.vhd(17): inferring latch(es) for signal or variable \"row\", which holds its previous value in one or more paths through the process" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "col_g DZ.vhd(17) " "Warning (10631): VHDL Process Statement warning at DZ.vhd(17): inferring latch(es) for signal or variable \"col_g\", which holds its previous value in one or more paths through the process" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[0\] DZ.vhd(17) " "Info (10041): Inferred latch for \"col_g\[0\]\" at DZ.vhd(17)" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[1\] DZ.vhd(17) " "Info (10041): Inferred latch for \"col_g\[1\]\" at DZ.vhd(17)" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[2\] DZ.vhd(17) " "Info (10041): Inferred latch for \"col_g\[2\]\" at DZ.vhd(17)" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[3\] DZ.vhd(17) " "Info (10041): Inferred latch for \"col_g\[3\]\" at DZ.vhd(17)" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[4\] DZ.vhd(17) " "Info (10041): Inferred latch for \"col_g\[4\]\" at DZ.vhd(17)" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[5\] DZ.vhd(17) " "Info (10041): Inferred latch for \"col_g\[5\]\" at DZ.vhd(17)" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[6\] DZ.vhd(17) " "Info (10041): Inferred latch for \"col_g\[6\]\" at DZ.vhd(17)" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[7\] DZ.vhd(17) " "Info (10041): Inferred latch for \"col_g\[7\]\" at DZ.vhd(17)" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[0\] DZ.vhd(17) " "Info (10041): Inferred latch for \"row\[0\]\" at DZ.vhd(17)" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[1\] DZ.vhd(17) " "Info (10041): Inferred latch for \"row\[1\]\" at DZ.vhd(17)" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[2\] DZ.vhd(17) " "Info (10041): Inferred latch for \"row\[2\]\" at DZ.vhd(17)" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[3\] DZ.vhd(17) " "Info (10041): Inferred latch for \"row\[3\]\" at DZ.vhd(17)" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[4\] DZ.vhd(17) " "Info (10041): Inferred latch for \"row\[4\]\" at DZ.vhd(17)" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[5\] DZ.vhd(17) " "Info (10041): Inferred latch for \"row\[5\]\" at DZ.vhd(17)" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[6\] DZ.vhd(17) " "Info (10041): Inferred latch for \"row\[6\]\" at DZ.vhd(17)" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[7\] DZ.vhd(17) " "Info (10041): Inferred latch for \"row\[7\]\" at DZ.vhd(17)" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[0\] DZ.vhd(17) " "Info (10041): Inferred latch for \"col_r\[0\]\" at DZ.vhd(17)" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[1\] DZ.vhd(17) " "Info (10041): Inferred latch for \"col_r\[1\]\" at DZ.vhd(17)" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[2\] DZ.vhd(17) " "Info (10041): Inferred latch for \"col_r\[2\]\" at DZ.vhd(17)" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[3\] DZ.vhd(17) " "Info (10041): Inferred latch for \"col_r\[3\]\" at DZ.vhd(17)" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[4\] DZ.vhd(17) " "Info (10041): Inferred latch for \"col_r\[4\]\" at DZ.vhd(17)" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[5\] DZ.vhd(17) " "Info (10041): Inferred latch for \"col_r\[5\]\" at DZ.vhd(17)" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[6\] DZ.vhd(17) " "Info (10041): Inferred latch for \"col_r\[6\]\" at DZ.vhd(17)" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[7\] DZ.vhd(17) " "Info (10041): Inferred latch for \"col_r\[7\]\" at DZ.vhd(17)" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BEEP BEEP:u3 " "Info: Elaborating entity \"BEEP\" for hierarchy \"BEEP:u3\"" {  } { { "TOP.vhd" "u3" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 147 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:u4 " "Info: Elaborating entity \"LCD\" for hierarchy \"LCD:u4\"" {  } { { "TOP.vhd" "u4" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 148 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY KEY:u5 " "Info: Elaborating entity \"KEY\" for hierarchy \"KEY:u5\"" {  } { { "TOP.vhd" "u5" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 149 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "coltmp KEY.vhd(37) " "Warning (10492): VHDL Process Statement warning at KEY.vhd(37): signal \"coltmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "KEY.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/KEY.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inclk KEY.vhd(41) " "Warning (10492): VHDL Process Statement warning at KEY.vhd(41): signal \"inclk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "KEY.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/KEY.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKD CLKD:u6 " "Info: Elaborating entity \"CLKD\" for hierarchy \"CLKD:u6\"" {  } { { "TOP.vhd" "u6" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 150 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STATE STATE:u7 " "Info: Elaborating entity \"STATE\" for hierarchy \"STATE:u7\"" {  } { { "TOP.vhd" "u7" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num_recording STATE.vhd(97) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(97): signal \"num_recording\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "now_recording STATE.vhd(97) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(97): signal \"now_recording\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/STATE.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk STATE.vhd(194) " "Warning (10492): VHDL Process Statement warning at STATE.vhd(194): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STATE.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/STATE.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "4 8 0 2 2 " "Warning: 4 out of 8 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 2 warnings found, and 2 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "0 " "Warning: Memory Initialization File Address 0 is not initialized" {  } { { "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/TOP.ram0_STATE_54a08cd.hdl.mif" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/TOP.ram0_STATE_54a08cd.hdl.mif" 1 -1 0 } }  } 0 0 "Memory Initialization File Address %1!u! is not initialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "5 7 " "Warning: Addresses ranging from 5 to 7 are not initialized" {  } { { "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/TOP.ram0_STATE_54a08cd.hdl.mif" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/TOP.ram0_STATE_54a08cd.hdl.mif" 1 -1 0 } }  } 0 0 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "" 0 -1}  } { { "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/TOP.ram0_STATE_54a08cd.hdl.mif" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/TOP.ram0_STATE_54a08cd.hdl.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Info: Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD:u4\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD:u4\|Div0\"" {  } { { "LCD.vhd" "Div0" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 52 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD:u4\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD:u4\|Div1\"" {  } { { "LCD.vhd" "Div1" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 54 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD:u4\|Div3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD:u4\|Div3\"" {  } { { "LCD.vhd" "Div3" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 61 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD:u4\|Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD:u4\|Div2\"" {  } { { "LCD.vhd" "Div2" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 59 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD:u4\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"LCD:u4\|lpm_divide:Div0\"" {  } { { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 52 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD:u4\|lpm_divide:Div0 " "Info: Instantiated megafunction \"LCD:u4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Info: Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 52 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ovl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ovl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ovl " "Info: Found entity 1: lpm_divide_ovl" {  } { { "db/lpm_divide_ovl.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/lpm_divide_ovl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Info: Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_die.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_die.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_die " "Info: Found entity 1: alt_u_div_die" {  } { { "db/alt_u_div_die.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/alt_u_div_die.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Info: Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_e7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Info: Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_f7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Info: Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_g7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h7c " "Info: Found entity 1: add_sub_h7c" {  } { { "db/add_sub_h7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_h7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i7c " "Info: Found entity 1: add_sub_i7c" {  } { { "db/add_sub_i7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_i7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "DZ:u2\|row\[1\] DZ:u2\|row\[0\] " "Info: Duplicate LATCH primitive \"DZ:u2\|row\[1\]\" merged with LATCH primitive \"DZ:u2\|row\[0\]\"" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "DZ:u2\|row\[2\] DZ:u2\|row\[0\] " "Info: Duplicate LATCH primitive \"DZ:u2\|row\[2\]\" merged with LATCH primitive \"DZ:u2\|row\[0\]\"" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "DZ:u2\|row\[3\] DZ:u2\|row\[0\] " "Info: Duplicate LATCH primitive \"DZ:u2\|row\[3\]\" merged with LATCH primitive \"DZ:u2\|row\[0\]\"" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "DZ:u2\|row\[5\] DZ:u2\|row\[4\] " "Info: Duplicate LATCH primitive \"DZ:u2\|row\[5\]\" merged with LATCH primitive \"DZ:u2\|row\[4\]\"" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|row\[0\] " "Warning: Latch DZ:u2\|row\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|islock\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|islock\[0\]" {  } { { "STATE.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/STATE.vhd" 194 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|row\[4\] " "Warning: Latch DZ:u2\|row\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|islock\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|islock\[0\]" {  } { { "STATE.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/STATE.vhd" 194 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|row\[6\] " "Warning: Latch DZ:u2\|row\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|islock\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|islock\[0\]" {  } { { "STATE.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/STATE.vhd" 194 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_r\[0\] " "Warning: Latch DZ:u2\|col_r\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR STATE:u7\|islock\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal STATE:u7\|islock\[1\]" {  } { { "STATE.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/STATE.vhd" 194 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_r\[1\] " "Warning: Latch DZ:u2\|col_r\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR STATE:u7\|islock\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal STATE:u7\|islock\[1\]" {  } { { "STATE.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/STATE.vhd" 194 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_r\[2\] " "Warning: Latch DZ:u2\|col_r\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR STATE:u7\|islock\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal STATE:u7\|islock\[1\]" {  } { { "STATE.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/STATE.vhd" 194 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_r\[3\] " "Warning: Latch DZ:u2\|col_r\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR STATE:u7\|islock\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal STATE:u7\|islock\[1\]" {  } { { "STATE.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/STATE.vhd" 194 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_r\[4\] " "Warning: Latch DZ:u2\|col_r\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR STATE:u7\|islock\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal STATE:u7\|islock\[1\]" {  } { { "STATE.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/STATE.vhd" 194 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_r\[5\] " "Warning: Latch DZ:u2\|col_r\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR STATE:u7\|islock\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal STATE:u7\|islock\[1\]" {  } { { "STATE.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/STATE.vhd" 194 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_r\[6\] " "Warning: Latch DZ:u2\|col_r\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR STATE:u7\|islock\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal STATE:u7\|islock\[1\]" {  } { { "STATE.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/STATE.vhd" 194 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_r\[7\] " "Warning: Latch DZ:u2\|col_r\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR STATE:u7\|islock\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal STATE:u7\|islock\[1\]" {  } { { "STATE.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/STATE.vhd" 194 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_g\[0\] " "Warning: Latch DZ:u2\|col_g\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|islock\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|islock\[0\]" {  } { { "STATE.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/STATE.vhd" 194 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_g\[1\] " "Warning: Latch DZ:u2\|col_g\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|islock\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|islock\[0\]" {  } { { "STATE.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/STATE.vhd" 194 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_g\[2\] " "Warning: Latch DZ:u2\|col_g\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|islock\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|islock\[0\]" {  } { { "STATE.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/STATE.vhd" 194 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_g\[3\] " "Warning: Latch DZ:u2\|col_g\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|islock\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|islock\[0\]" {  } { { "STATE.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/STATE.vhd" 194 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_g\[4\] " "Warning: Latch DZ:u2\|col_g\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|islock\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|islock\[0\]" {  } { { "STATE.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/STATE.vhd" 194 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_g\[5\] " "Warning: Latch DZ:u2\|col_g\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|islock\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|islock\[0\]" {  } { { "STATE.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/STATE.vhd" 194 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_g\[6\] " "Warning: Latch DZ:u2\|col_g\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|islock\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|islock\[0\]" {  } { { "STATE.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/STATE.vhd" 194 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DZ:u2\|col_g\[7\] " "Warning: Latch DZ:u2\|col_g\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA STATE:u7\|islock\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal STATE:u7\|islock\[0\]" {  } { { "STATE.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/STATE.vhd" 194 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "dzrow_out\[7\] VCC " "Warning (13410): Pin \"dzrow_out\[7\]\" is stuck at VCC" {  } { { "TOP.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "RW_out GND " "Warning (13410): Pin \"RW_out\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 17 " "Info: 17 registers lost all their fanouts during netlist optimizations. The first 17 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.one " "Info: Register \"STATE:u7\|\\pstate:key_value.one\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.two " "Info: Register \"STATE:u7\|\\pstate:key_value.two\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.three " "Info: Register \"STATE:u7\|\\pstate:key_value.three\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.four " "Info: Register \"STATE:u7\|\\pstate:key_value.four\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.five " "Info: Register \"STATE:u7\|\\pstate:key_value.five\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.six " "Info: Register \"STATE:u7\|\\pstate:key_value.six\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.seven " "Info: Register \"STATE:u7\|\\pstate:key_value.seven\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.eight " "Info: Register \"STATE:u7\|\\pstate:key_value.eight\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.nine " "Info: Register \"STATE:u7\|\\pstate:key_value.nine\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.zero " "Info: Register \"STATE:u7\|\\pstate:key_value.zero\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.enter " "Info: Register \"STATE:u7\|\\pstate:key_value.enter\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.del " "Info: Register \"STATE:u7\|\\pstate:key_value.del\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.choose " "Info: Register \"STATE:u7\|\\pstate:key_value.choose\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.add " "Info: Register \"STATE:u7\|\\pstate:key_value.add\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.modify " "Info: Register \"STATE:u7\|\\pstate:key_value.modify\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.recording " "Info: Register \"STATE:u7\|\\pstate:key_value.recording\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATE:u7\|\\pstate:key_value.nothing " "Info: Register \"STATE:u7\|\\pstate:key_value.nothing\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1284 " "Info: Implemented 1284 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Info: Implemented 62 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1216 " "Info: Implemented 1216 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "275 " "Info: Peak virtual memory: 275 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 17:44:16 2019 " "Info: Processing ended: Thu Oct 17 17:44:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 17:44:17 2019 " "Info: Processing started: Thu Oct 17 17:44:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TOP -c TOP " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off TOP -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "TOP EPM1270T144C5 " "Info: Selected device EPM1270T144C5 for design \"TOP\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "TOP.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "CLKD:u6\|clk_1k Global clock " "Info: Automatically promoted some destinations of signal \"CLKD:u6\|clk_1k\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "E_out " "Info: Destination \"E_out\" may be non-global or may not use global clock" {  } { { "TOP.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 18 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CLKD:u6\|clk_1k " "Info: Destination \"CLKD:u6\|clk_1k\" may be non-global or may not use global clock" {  } { { "CLK.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "CLK.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "CLKD:u6\|clk_1 Global clock " "Info: Automatically promoted some destinations of signal \"CLKD:u6\|clk_1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CLKD:u6\|clk_1 " "Info: Destination \"CLKD:u6\|clk_1\" may be non-global or may not use global clock" {  } { { "CLK.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/CLK.vhd" 32 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "CLK.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/CLK.vhd" 32 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "DZ:u2\|row\[7\]~1 Global clock " "Info: Automatically promoted signal \"DZ:u2\|row\[7\]~1\" to use Global clock" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "menuled_out " "Warning: Node \"menuled_out\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "menuled_out" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "34.439 ns register register " "Info: Estimated most critical path is register to register delay of 34.439 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns STATE:u7\|\\ptime:m\[3\] 1 REG LAB_X6_Y8 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X6_Y8; Fanout = 12; REG Node = 'STATE:u7\|\\ptime:m\[3\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { STATE:u7|\ptime:m[3] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.978 ns) 1.928 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT 2 COMB LAB_X6_Y8 1 " "Info: 2: + IC(0.950 ns) + CELL(0.978 ns) = 1.928 ns; Loc. = LAB_X6_Y8; Fanout = 1; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.928 ns" { STATE:u7|\ptime:m[3] LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 2.743 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~17 3 COMB LAB_X6_Y8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.815 ns) = 2.743 ns; Loc. = LAB_X6_Y8; Fanout = 2; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~17'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.978 ns) 4.494 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~15 4 COMB LAB_X6_Y8 2 " "Info: 4: + IC(0.773 ns) + CELL(0.978 ns) = 4.494 ns; Loc. = LAB_X6_Y8; Fanout = 2; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~15'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.751 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~15 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.617 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~13 5 COMB LAB_X6_Y8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 4.617 ns; Loc. = LAB_X6_Y8; Fanout = 2; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~13'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~15 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~13 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.740 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~11 6 COMB LAB_X6_Y8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 4.740 ns; Loc. = LAB_X6_Y8; Fanout = 1; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~11'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~13 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~11 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 5.555 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~8 7 COMB LAB_X6_Y8 10 " "Info: 7: + IC(0.000 ns) + CELL(0.815 ns) = 5.555 ns; Loc. = LAB_X6_Y8; Fanout = 10; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~8'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~11 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~8 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.200 ns) 7.137 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[16\]~23 8 COMB LAB_X5_Y8 3 " "Info: 8: + IC(1.382 ns) + CELL(0.200 ns) = 7.137 ns; Loc. = LAB_X5_Y8; Fanout = 3; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[16\]~23'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~8 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~23 } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/alt_u_div_die.tdf" 58 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.978 ns) 8.888 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~17 9 COMB LAB_X5_Y8 2 " "Info: 9: + IC(0.773 ns) + CELL(0.978 ns) = 8.888 ns; Loc. = LAB_X5_Y8; Fanout = 2; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~17'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.751 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~23 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 9.011 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~15 10 COMB LAB_X5_Y8 1 " "Info: 10: + IC(0.000 ns) + CELL(0.123 ns) = 9.011 ns; Loc. = LAB_X5_Y8; Fanout = 1; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~15'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 9.134 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~13 11 COMB LAB_X5_Y8 1 " "Info: 11: + IC(0.000 ns) + CELL(0.123 ns) = 9.134 ns; Loc. = LAB_X5_Y8; Fanout = 1; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~13'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 9.949 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~10 12 COMB LAB_X5_Y8 10 " "Info: 12: + IC(0.000 ns) + CELL(0.815 ns) = 9.949 ns; Loc. = LAB_X5_Y8; Fanout = 10; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~10'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.178 ns) + CELL(0.200 ns) 12.327 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[20\]~14 13 COMB LAB_X5_Y7 2 " "Info: 13: + IC(2.178 ns) + CELL(0.200 ns) = 12.327 ns; Loc. = LAB_X5_Y7; Fanout = 2; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[20\]~14'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.378 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[20]~14 } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/alt_u_div_die.tdf" 58 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.921 ns) + CELL(0.978 ns) 15.226 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~19 14 COMB LAB_X5_Y9 1 " "Info: 14: + IC(1.921 ns) + CELL(0.978 ns) = 15.226 ns; Loc. = LAB_X5_Y9; Fanout = 1; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~19'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[20]~14 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~19 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 15.349 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~17 15 COMB LAB_X5_Y9 1 " "Info: 15: + IC(0.000 ns) + CELL(0.123 ns) = 15.349 ns; Loc. = LAB_X5_Y9; Fanout = 1; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~17'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~19 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 15.472 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~15 16 COMB LAB_X5_Y9 1 " "Info: 16: + IC(0.000 ns) + CELL(0.123 ns) = 15.472 ns; Loc. = LAB_X5_Y9; Fanout = 1; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~15'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~15 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 15.595 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~13 17 COMB LAB_X5_Y9 1 " "Info: 17: + IC(0.000 ns) + CELL(0.123 ns) = 15.595 ns; Loc. = LAB_X5_Y9; Fanout = 1; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~13'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~15 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~13 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 16.410 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~10 18 COMB LAB_X5_Y9 3 " "Info: 18: + IC(0.000 ns) + CELL(0.815 ns) = 16.410 ns; Loc. = LAB_X5_Y9; Fanout = 3; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~10'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~13 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~10 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.102 ns) + CELL(0.200 ns) 18.712 ns LCD:u4\|Add1~11 19 COMB LAB_X6_Y10 3 " "Info: 19: + IC(2.102 ns) + CELL(0.200 ns) = 18.712 ns; Loc. = LAB_X6_Y10; Fanout = 3; COMB Node = 'LCD:u4\|Add1~11'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~10 LCD:u4|Add1~11 } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.747 ns) 20.406 ns LCD:u4\|Add1~2 20 COMB LAB_X6_Y10 2 " "Info: 20: + IC(0.947 ns) + CELL(0.747 ns) = 20.406 ns; Loc. = LAB_X6_Y10; Fanout = 2; COMB Node = 'LCD:u4\|Add1~2'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { LCD:u4|Add1~11 LCD:u4|Add1~2 } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 21.221 ns LCD:u4\|Add1~3 21 COMB LAB_X6_Y10 3 " "Info: 21: + IC(0.000 ns) + CELL(0.815 ns) = 21.221 ns; Loc. = LAB_X6_Y10; Fanout = 3; COMB Node = 'LCD:u4\|Add1~3'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { LCD:u4|Add1~2 LCD:u4|Add1~3 } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.336 ns) + CELL(0.914 ns) 23.471 ns LCD:u4\|data~50 22 COMB LAB_X9_Y10 1 " "Info: 22: + IC(1.336 ns) + CELL(0.914 ns) = 23.471 ns; Loc. = LAB_X9_Y10; Fanout = 1; COMB Node = 'LCD:u4\|data~50'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { LCD:u4|Add1~3 LCD:u4|data~50 } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.740 ns) 24.654 ns LCD:u4\|data~52 23 COMB LAB_X9_Y10 1 " "Info: 23: + IC(0.443 ns) + CELL(0.740 ns) = 24.654 ns; Loc. = LAB_X9_Y10; Fanout = 1; COMB Node = 'LCD:u4\|data~52'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { LCD:u4|data~50 LCD:u4|data~52 } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 25.837 ns LCD:u4\|data~53 24 COMB LAB_X9_Y10 1 " "Info: 24: + IC(0.983 ns) + CELL(0.200 ns) = 25.837 ns; Loc. = LAB_X9_Y10; Fanout = 1; COMB Node = 'LCD:u4\|data~53'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { LCD:u4|data~52 LCD:u4|data~53 } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.740 ns) 27.020 ns LCD:u4\|data~54 25 COMB LAB_X9_Y10 3 " "Info: 25: + IC(0.443 ns) + CELL(0.740 ns) = 27.020 ns; Loc. = LAB_X9_Y10; Fanout = 3; COMB Node = 'LCD:u4\|data~54'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { LCD:u4|data~53 LCD:u4|data~54 } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.511 ns) 28.203 ns LCD:u4\|data~86 26 COMB LAB_X9_Y10 1 " "Info: 26: + IC(0.672 ns) + CELL(0.511 ns) = 28.203 ns; Loc. = LAB_X9_Y10; Fanout = 1; COMB Node = 'LCD:u4\|data~86'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { LCD:u4|data~54 LCD:u4|data~86 } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 29.386 ns LCD:u4\|data~56 27 COMB LAB_X9_Y10 1 " "Info: 27: + IC(0.983 ns) + CELL(0.200 ns) = 29.386 ns; Loc. = LAB_X9_Y10; Fanout = 1; COMB Node = 'LCD:u4\|data~56'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { LCD:u4|data~86 LCD:u4|data~56 } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.511 ns) 30.569 ns LCD:u4\|data~58 28 COMB LAB_X9_Y10 1 " "Info: 28: + IC(0.672 ns) + CELL(0.511 ns) = 30.569 ns; Loc. = LAB_X9_Y10; Fanout = 1; COMB Node = 'LCD:u4\|data~58'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { LCD:u4|data~56 LCD:u4|data~58 } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.740 ns) 31.752 ns LCD:u4\|data~59 29 COMB LAB_X9_Y10 1 " "Info: 29: + IC(0.443 ns) + CELL(0.740 ns) = 31.752 ns; Loc. = LAB_X9_Y10; Fanout = 1; COMB Node = 'LCD:u4\|data~59'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { LCD:u4|data~58 LCD:u4|data~59 } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.740 ns) 32.935 ns LCD:u4\|data~60 30 COMB LAB_X9_Y10 1 " "Info: 30: + IC(0.443 ns) + CELL(0.740 ns) = 32.935 ns; Loc. = LAB_X9_Y10; Fanout = 1; COMB Node = 'LCD:u4\|data~60'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { LCD:u4|data~59 LCD:u4|data~60 } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(1.061 ns) 34.439 ns LCD:u4\|data\[2\] 31 REG LAB_X9_Y10 2 " "Info: 31: + IC(0.443 ns) + CELL(1.061 ns) = 34.439 ns; Loc. = LAB_X9_Y10; Fanout = 2; REG Node = 'LCD:u4\|data\[2\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { LCD:u4|data~60 LCD:u4|data[2] } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.552 ns ( 48.06 % ) " "Info: Total cell delay = 16.552 ns ( 48.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.887 ns ( 51.94 % ) " "Info: Total interconnect delay = 17.887 ns ( 51.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "34.439 ns" { STATE:u7|\ptime:m[3] LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~15 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~13 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~11 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~8 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~23 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[20]~14 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~19 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~15 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~13 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~10 LCD:u4|Add1~11 LCD:u4|Add1~2 LCD:u4|Add1~3 LCD:u4|data~50 LCD:u4|data~52 LCD:u4|data~53 LCD:u4|data~54 LCD:u4|data~86 LCD:u4|data~56 LCD:u4|data~58 LCD:u4|data~59 LCD:u4|data~60 LCD:u4|data[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "23 3467 " "Info: 23 (of 3467) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "28 " "Info: Average interconnect usage is 28% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X9_Y0 X17_Y11 " "Info: Peak interconnect usage is 29% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Warning: Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dzrow_out\[7\] VCC " "Info: Pin dzrow_out\[7\] has VCC driving its datain port" {  } { { "d:/quartus 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus 9.0/quartus/bin/pin_planner.ppl" { dzrow_out[7] } } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "dzrow_out\[7\]" } } } } { "TOP.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 15 -1 0 } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dzrow_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RW_out GND " "Info: Pin RW_out has GND driving its datain port" {  } { { "d:/quartus 9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus 9.0/quartus/bin/pin_planner.ppl" { RW_out } } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "RW_out" } } } } { "TOP.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 18 -1 0 } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RW_out } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.fit.smsg " "Info: Generated suppressed messages file C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "315 " "Info: Peak virtual memory: 315 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 17:44:21 2019 " "Info: Processing ended: Thu Oct 17 17:44:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 17:44:21 2019 " "Info: Processing started: Thu Oct 17 17:44:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TOP -c TOP " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off TOP -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 17:44:22 2019 " "Info: Processing ended: Thu Oct 17 17:44:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 17:44:23 2019 " "Info: Processing started: Thu Oct 17 17:44:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TOP -c TOP " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TOP -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|row\[0\] " "Warning: Node \"DZ:u2\|row\[0\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|row\[4\] " "Warning: Node \"DZ:u2\|row\[4\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|row\[6\] " "Warning: Node \"DZ:u2\|row\[6\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[0\] " "Warning: Node \"DZ:u2\|col_r\[0\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[1\] " "Warning: Node \"DZ:u2\|col_r\[1\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[2\] " "Warning: Node \"DZ:u2\|col_r\[2\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[3\] " "Warning: Node \"DZ:u2\|col_r\[3\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[4\] " "Warning: Node \"DZ:u2\|col_r\[4\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[5\] " "Warning: Node \"DZ:u2\|col_r\[5\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[6\] " "Warning: Node \"DZ:u2\|col_r\[6\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_r\[7\] " "Warning: Node \"DZ:u2\|col_r\[7\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[0\] " "Warning: Node \"DZ:u2\|col_g\[0\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[1\] " "Warning: Node \"DZ:u2\|col_g\[1\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[2\] " "Warning: Node \"DZ:u2\|col_g\[2\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[3\] " "Warning: Node \"DZ:u2\|col_g\[3\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[4\] " "Warning: Node \"DZ:u2\|col_g\[4\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[5\] " "Warning: Node \"DZ:u2\|col_g\[5\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[6\] " "Warning: Node \"DZ:u2\|col_g\[6\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DZ:u2\|col_g\[7\] " "Warning: Node \"DZ:u2\|col_g\[7\]\" is a latch" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "TOP.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 6 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CLKD:u6\|clk_1 " "Info: Detected ripple clock \"CLKD:u6\|clk_1\" as buffer" {  } { { "CLK.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/CLK.vhd" 32 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD:u6\|clk_1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DZ:u2\|row\[7\]~1 " "Info: Detected gated clock \"DZ:u2\|row\[7\]~1\" as buffer" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DZ:u2\|row\[7\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|islock\[1\] " "Info: Detected ripple clock \"STATE:u7\|islock\[1\]\" as buffer" {  } { { "STATE.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/STATE.vhd" 194 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|islock\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STATE:u7\|islock\[0\] " "Info: Detected ripple clock \"STATE:u7\|islock\[0\]\" as buffer" {  } { { "STATE.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/STATE.vhd" 194 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "STATE:u7\|islock\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKD:u6\|clk_1k " "Info: Detected ripple clock \"CLKD:u6\|clk_1k\" as buffer" {  } { { "CLK.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/CLK.vhd" 20 -1 0 } } { "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD:u6\|clk_1k" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register STATE:u7\|\\ptime:m\[3\] register LCD:u4\|data\[3\] 28.19 MHz 35.474 ns Internal " "Info: Clock \"clk\" has Internal fmax of 28.19 MHz between source register \"STATE:u7\|\\ptime:m\[3\]\" and destination register \"LCD:u4\|data\[3\]\" (period= 35.474 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "29.873 ns + Longest register register " "Info: + Longest register to register delay is 29.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns STATE:u7\|\\ptime:m\[3\] 1 REG LC_X6_Y8_N1 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y8_N1; Fanout = 12; REG Node = 'STATE:u7\|\\ptime:m\[3\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { STATE:u7|\ptime:m[3] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.747 ns) 1.656 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT 2 COMB LC_X6_Y8_N1 1 " "Info: 2: + IC(0.909 ns) + CELL(0.747 ns) = 1.656 ns; Loc. = LC_X6_Y8_N1; Fanout = 1; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { STATE:u7|\ptime:m[3] LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 2.471 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~17 3 COMB LC_X6_Y8_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.815 ns) = 2.471 ns; Loc. = LC_X6_Y8_N2; Fanout = 2; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~17'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.747 ns) 3.951 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~15 4 COMB LC_X6_Y8_N5 2 " "Info: 4: + IC(0.733 ns) + CELL(0.747 ns) = 3.951 ns; Loc. = LC_X6_Y8_N5; Fanout = 2; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~15'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.480 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~15 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.074 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~13 5 COMB LC_X6_Y8_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 4.074 ns; Loc. = LC_X6_Y8_N6; Fanout = 2; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~13'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~15 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~13 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.197 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~11 6 COMB LC_X6_Y8_N7 1 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 4.197 ns; Loc. = LC_X6_Y8_N7; Fanout = 1; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~11'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~13 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~11 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 5.012 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~8 7 COMB LC_X6_Y8_N8 10 " "Info: 7: + IC(0.000 ns) + CELL(0.815 ns) = 5.012 ns; Loc. = LC_X6_Y8_N8; Fanout = 10; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~8'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~11 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~8 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.200 ns) 6.456 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[16\]~28 8 COMB LC_X5_Y8_N6 3 " "Info: 8: + IC(1.244 ns) + CELL(0.200 ns) = 6.456 ns; Loc. = LC_X5_Y8_N6; Fanout = 3; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[16\]~28'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.444 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~8 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~28 } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/alt_u_div_die.tdf" 58 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.978 ns) 8.129 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~17 9 COMB LC_X5_Y8_N1 2 " "Info: 9: + IC(0.695 ns) + CELL(0.978 ns) = 8.129 ns; Loc. = LC_X5_Y8_N1; Fanout = 2; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~17'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~28 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 8.252 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~15 10 COMB LC_X5_Y8_N2 1 " "Info: 10: + IC(0.000 ns) + CELL(0.123 ns) = 8.252 ns; Loc. = LC_X5_Y8_N2; Fanout = 1; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~15'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 8.375 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~13 11 COMB LC_X5_Y8_N3 1 " "Info: 11: + IC(0.000 ns) + CELL(0.123 ns) = 8.375 ns; Loc. = LC_X5_Y8_N3; Fanout = 1; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~13'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 9.190 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~10 12 COMB LC_X5_Y8_N4 10 " "Info: 12: + IC(0.000 ns) + CELL(0.815 ns) = 9.190 ns; Loc. = LC_X5_Y8_N4; Fanout = 10; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~10'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.070 ns) + CELL(0.200 ns) 12.460 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[20\]~14 13 COMB LC_X5_Y7_N7 2 " "Info: 13: + IC(3.070 ns) + CELL(0.200 ns) = 12.460 ns; Loc. = LC_X5_Y7_N7; Fanout = 2; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[20\]~14'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.270 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[20]~14 } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/alt_u_div_die.tdf" 58 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.958 ns) + CELL(0.747 ns) 15.165 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~19 14 COMB LC_X5_Y9_N5 1 " "Info: 14: + IC(1.958 ns) + CELL(0.747 ns) = 15.165 ns; Loc. = LC_X5_Y9_N5; Fanout = 1; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~19'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.705 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[20]~14 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~19 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 15.288 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~17 15 COMB LC_X5_Y9_N6 1 " "Info: 15: + IC(0.000 ns) + CELL(0.123 ns) = 15.288 ns; Loc. = LC_X5_Y9_N6; Fanout = 1; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~17'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~19 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 15.411 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~15 16 COMB LC_X5_Y9_N7 1 " "Info: 16: + IC(0.000 ns) + CELL(0.123 ns) = 15.411 ns; Loc. = LC_X5_Y9_N7; Fanout = 1; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~15'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~15 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 15.534 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~13 17 COMB LC_X5_Y9_N8 1 " "Info: 17: + IC(0.000 ns) + CELL(0.123 ns) = 15.534 ns; Loc. = LC_X5_Y9_N8; Fanout = 1; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~13'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~15 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~13 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 16.349 ns LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~10 18 COMB LC_X5_Y9_N9 3 " "Info: 18: + IC(0.000 ns) + CELL(0.815 ns) = 16.349 ns; Loc. = LC_X5_Y9_N9; Fanout = 3; COMB Node = 'LCD:u4\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~10'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~13 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~10 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.323 ns) + CELL(0.200 ns) 18.872 ns LCD:u4\|Add1~11 19 COMB LC_X6_Y10_N4 3 " "Info: 19: + IC(2.323 ns) + CELL(0.200 ns) = 18.872 ns; Loc. = LC_X6_Y10_N4; Fanout = 3; COMB Node = 'LCD:u4\|Add1~11'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.523 ns" { LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~10 LCD:u4|Add1~11 } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.978 ns) 20.541 ns LCD:u4\|Add1~2 20 COMB LC_X6_Y10_N1 2 " "Info: 20: + IC(0.691 ns) + CELL(0.978 ns) = 20.541 ns; Loc. = LC_X6_Y10_N1; Fanout = 2; COMB Node = 'LCD:u4\|Add1~2'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.669 ns" { LCD:u4|Add1~11 LCD:u4|Add1~2 } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 20.664 ns LCD:u4\|Add1~4 21 COMB LC_X6_Y10_N2 1 " "Info: 21: + IC(0.000 ns) + CELL(0.123 ns) = 20.664 ns; Loc. = LC_X6_Y10_N2; Fanout = 1; COMB Node = 'LCD:u4\|Add1~4'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LCD:u4|Add1~2 LCD:u4|Add1~4 } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 21.479 ns LCD:u4\|Add1~5 22 COMB LC_X6_Y10_N3 3 " "Info: 22: + IC(0.000 ns) + CELL(0.815 ns) = 21.479 ns; Loc. = LC_X6_Y10_N3; Fanout = 3; COMB Node = 'LCD:u4\|Add1~5'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { LCD:u4|Add1~4 LCD:u4|Add1~5 } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.616 ns) + CELL(0.200 ns) 25.295 ns LCD:u4\|data~64 23 COMB LC_X15_Y8_N2 1 " "Info: 23: + IC(3.616 ns) + CELL(0.200 ns) = 25.295 ns; Loc. = LC_X15_Y8_N2; Fanout = 1; COMB Node = 'LCD:u4\|data~64'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.816 ns" { LCD:u4|Add1~5 LCD:u4|data~64 } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 25.800 ns LCD:u4\|data~65 24 COMB LC_X15_Y8_N3 1 " "Info: 24: + IC(0.305 ns) + CELL(0.200 ns) = 25.800 ns; Loc. = LC_X15_Y8_N3; Fanout = 1; COMB Node = 'LCD:u4\|data~65'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { LCD:u4|data~64 LCD:u4|data~65 } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.200 ns) 26.754 ns LCD:u4\|data~66 25 COMB LC_X15_Y8_N1 1 " "Info: 25: + IC(0.754 ns) + CELL(0.200 ns) = 26.754 ns; Loc. = LC_X15_Y8_N1; Fanout = 1; COMB Node = 'LCD:u4\|data~66'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { LCD:u4|data~65 LCD:u4|data~66 } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.200 ns) 27.680 ns LCD:u4\|data~67 26 COMB LC_X15_Y8_N5 3 " "Info: 26: + IC(0.726 ns) + CELL(0.200 ns) = 27.680 ns; Loc. = LC_X15_Y8_N5; Fanout = 3; COMB Node = 'LCD:u4\|data~67'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { LCD:u4|data~66 LCD:u4|data~67 } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.511 ns) 28.977 ns LCD:u4\|data~69 27 COMB LC_X15_Y8_N7 1 " "Info: 27: + IC(0.786 ns) + CELL(0.511 ns) = 28.977 ns; Loc. = LC_X15_Y8_N7; Fanout = 1; COMB Node = 'LCD:u4\|data~69'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { LCD:u4|data~67 LCD:u4|data~69 } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 29.873 ns LCD:u4\|data\[3\] 28 REG LC_X15_Y8_N8 5 " "Info: 28: + IC(0.305 ns) + CELL(0.591 ns) = 29.873 ns; Loc. = LC_X15_Y8_N8; Fanout = 5; REG Node = 'LCD:u4\|data\[3\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { LCD:u4|data~69 LCD:u4|data[3] } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.758 ns ( 39.36 % ) " "Info: Total cell delay = 11.758 ns ( 39.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.115 ns ( 60.64 % ) " "Info: Total interconnect delay = 18.115 ns ( 60.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "29.873 ns" { STATE:u7|\ptime:m[3] LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~15 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~13 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~11 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~8 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~28 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[20]~14 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~19 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~15 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~13 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~10 LCD:u4|Add1~11 LCD:u4|Add1~2 LCD:u4|Add1~4 LCD:u4|Add1~5 LCD:u4|data~64 LCD:u4|data~65 LCD:u4|data~66 LCD:u4|data~67 LCD:u4|data~69 LCD:u4|data[3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "29.873 ns" { STATE:u7|\ptime:m[3] {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~15 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~13 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~11 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~8 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~28 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[20]~14 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~19 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~15 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~13 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~10 {} LCD:u4|Add1~11 {} LCD:u4|Add1~2 {} LCD:u4|Add1~4 {} LCD:u4|Add1~5 {} LCD:u4|data~64 {} LCD:u4|data~65 {} LCD:u4|data~66 {} LCD:u4|data~67 {} LCD:u4|data~69 {} LCD:u4|data[3] {} } { 0.000ns 0.909ns 0.000ns 0.733ns 0.000ns 0.000ns 0.000ns 1.244ns 0.695ns 0.000ns 0.000ns 0.000ns 3.070ns 1.958ns 0.000ns 0.000ns 0.000ns 0.000ns 2.323ns 0.691ns 0.000ns 0.000ns 3.616ns 0.305ns 0.754ns 0.726ns 0.786ns 0.305ns } { 0.000ns 0.747ns 0.815ns 0.747ns 0.123ns 0.123ns 0.815ns 0.200ns 0.978ns 0.123ns 0.123ns 0.815ns 0.200ns 0.747ns 0.123ns 0.123ns 0.123ns 0.815ns 0.200ns 0.978ns 0.123ns 0.815ns 0.200ns 0.200ns 0.200ns 0.200ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.892 ns - Smallest " "Info: - Smallest clock skew is -4.892 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.136 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 8.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y3_N9 421 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N9; Fanout = 421; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(0.918 ns) 8.136 ns LCD:u4\|data\[3\] 3 REG LC_X15_Y8_N8 5 " "Info: 3: + IC(3.023 ns) + CELL(0.918 ns) = 8.136 ns; Loc. = LC_X15_Y8_N8; Fanout = 5; REG Node = 'LCD:u4\|data\[3\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.941 ns" { CLKD:u6|clk_1k LCD:u4|data[3] } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.48 % ) " "Info: Total cell delay = 3.375 ns ( 41.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.761 ns ( 58.52 % ) " "Info: Total interconnect delay = 4.761 ns ( 58.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk CLKD:u6|clk_1k LCD:u4|data[3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} LCD:u4|data[3] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 13.028 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 13.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y3_N9 421 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N9; Fanout = 421; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(1.294 ns) 8.512 ns CLKD:u6\|clk_1 3 REG LC_X14_Y3_N8 14 " "Info: 3: + IC(3.023 ns) + CELL(1.294 ns) = 8.512 ns; Loc. = LC_X14_Y3_N8; Fanout = 14; REG Node = 'CLKD:u6\|clk_1'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { CLKD:u6|clk_1k CLKD:u6|clk_1 } "NODE_NAME" } } { "CLK.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/CLK.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.598 ns) + CELL(0.918 ns) 13.028 ns STATE:u7\|\\ptime:m\[3\] 4 REG LC_X6_Y8_N1 12 " "Info: 4: + IC(3.598 ns) + CELL(0.918 ns) = 13.028 ns; Loc. = LC_X6_Y8_N1; Fanout = 12; REG Node = 'STATE:u7\|\\ptime:m\[3\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.516 ns" { CLKD:u6|clk_1 STATE:u7|\ptime:m[3] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 35.84 % ) " "Info: Total cell delay = 4.669 ns ( 35.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.359 ns ( 64.16 % ) " "Info: Total interconnect delay = 8.359 ns ( 64.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "13.028 ns" { clk CLKD:u6|clk_1k CLKD:u6|clk_1 STATE:u7|\ptime:m[3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "13.028 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} CLKD:u6|clk_1 {} STATE:u7|\ptime:m[3] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 3.598ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk CLKD:u6|clk_1k LCD:u4|data[3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} LCD:u4|data[3] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "13.028 ns" { clk CLKD:u6|clk_1k CLKD:u6|clk_1 STATE:u7|\ptime:m[3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "13.028 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} CLKD:u6|clk_1 {} STATE:u7|\ptime:m[3] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 3.598ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "29.873 ns" { STATE:u7|\ptime:m[3] LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~15 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~13 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~11 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~8 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~28 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[20]~14 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~19 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~15 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~13 LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~10 LCD:u4|Add1~11 LCD:u4|Add1~2 LCD:u4|Add1~4 LCD:u4|Add1~5 LCD:u4|data~64 LCD:u4|data~65 LCD:u4|data~66 LCD:u4|data~67 LCD:u4|data~69 LCD:u4|data[3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "29.873 ns" { STATE:u7|\ptime:m[3] {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~15 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~13 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~11 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~8 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~28 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[20]~14 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~19 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~15 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~13 {} LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~10 {} LCD:u4|Add1~11 {} LCD:u4|Add1~2 {} LCD:u4|Add1~4 {} LCD:u4|Add1~5 {} LCD:u4|data~64 {} LCD:u4|data~65 {} LCD:u4|data~66 {} LCD:u4|data~67 {} LCD:u4|data~69 {} LCD:u4|data[3] {} } { 0.000ns 0.909ns 0.000ns 0.733ns 0.000ns 0.000ns 0.000ns 1.244ns 0.695ns 0.000ns 0.000ns 0.000ns 3.070ns 1.958ns 0.000ns 0.000ns 0.000ns 0.000ns 2.323ns 0.691ns 0.000ns 0.000ns 3.616ns 0.305ns 0.754ns 0.726ns 0.786ns 0.305ns } { 0.000ns 0.747ns 0.815ns 0.747ns 0.123ns 0.123ns 0.815ns 0.200ns 0.978ns 0.123ns 0.123ns 0.815ns 0.200ns 0.747ns 0.123ns 0.123ns 0.123ns 0.815ns 0.200ns 0.978ns 0.123ns 0.815ns 0.200ns 0.200ns 0.200ns 0.200ns 0.511ns 0.591ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk CLKD:u6|clk_1k LCD:u4|data[3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} LCD:u4|data[3] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "13.028 ns" { clk CLKD:u6|clk_1k CLKD:u6|clk_1 STATE:u7|\ptime:m[3] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "13.028 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} CLKD:u6|clk_1 {} STATE:u7|\ptime:m[3] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 3.598ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 47 " "Warning: Circuit may not operate. Detected 47 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "DZ:u2\|tmp\[0\] DZ:u2\|col_g\[4\] clk 7.088 ns " "Info: Found hold time violation between source  pin or register \"DZ:u2\|tmp\[0\]\" and destination pin or register \"DZ:u2\|col_g\[4\]\" for clock \"clk\" (Hold time is 7.088 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.091 ns + Largest " "Info: + Largest clock skew is 10.091 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 18.227 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 18.227 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y3_N9 421 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N9; Fanout = 421; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(1.294 ns) 8.512 ns STATE:u7\|islock\[1\] 3 REG LC_X1_Y7_N1 15 " "Info: 3: + IC(3.023 ns) + CELL(1.294 ns) = 8.512 ns; Loc. = LC_X1_Y7_N1; Fanout = 15; REG Node = 'STATE:u7\|islock\[1\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { CLKD:u6|clk_1k STATE:u7|islock[1] } "NODE_NAME" } } { "STATE.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/STATE.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.318 ns) + CELL(0.511 ns) 12.341 ns DZ:u2\|row\[7\]~1 4 COMB LC_X9_Y4_N3 11 " "Info: 4: + IC(3.318 ns) + CELL(0.511 ns) = 12.341 ns; Loc. = LC_X9_Y4_N3; Fanout = 11; COMB Node = 'DZ:u2\|row\[7\]~1'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.829 ns" { STATE:u7|islock[1] DZ:u2|row[7]~1 } "NODE_NAME" } } { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.146 ns) + CELL(0.740 ns) 18.227 ns DZ:u2\|col_g\[4\] 5 REG LC_X3_Y4_N5 1 " "Info: 5: + IC(5.146 ns) + CELL(0.740 ns) = 18.227 ns; Loc. = LC_X3_Y4_N5; Fanout = 1; REG Node = 'DZ:u2\|col_g\[4\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.886 ns" { DZ:u2|row[7]~1 DZ:u2|col_g[4] } "NODE_NAME" } } { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.002 ns ( 27.44 % ) " "Info: Total cell delay = 5.002 ns ( 27.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.225 ns ( 72.56 % ) " "Info: Total interconnect delay = 13.225 ns ( 72.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "18.227 ns" { clk CLKD:u6|clk_1k STATE:u7|islock[1] DZ:u2|row[7]~1 DZ:u2|col_g[4] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "18.227 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|islock[1] {} DZ:u2|row[7]~1 {} DZ:u2|col_g[4] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 3.318ns 5.146ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.136 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 8.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y3_N9 421 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N9; Fanout = 421; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(0.918 ns) 8.136 ns DZ:u2\|tmp\[0\] 3 REG LC_X3_Y4_N3 23 " "Info: 3: + IC(3.023 ns) + CELL(0.918 ns) = 8.136 ns; Loc. = LC_X3_Y4_N3; Fanout = 23; REG Node = 'DZ:u2\|tmp\[0\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.941 ns" { CLKD:u6|clk_1k DZ:u2|tmp[0] } "NODE_NAME" } } { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.48 % ) " "Info: Total cell delay = 3.375 ns ( 41.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.761 ns ( 58.52 % ) " "Info: Total interconnect delay = 4.761 ns ( 58.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk CLKD:u6|clk_1k DZ:u2|tmp[0] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} DZ:u2|tmp[0] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "18.227 ns" { clk CLKD:u6|clk_1k STATE:u7|islock[1] DZ:u2|row[7]~1 DZ:u2|col_g[4] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "18.227 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|islock[1] {} DZ:u2|row[7]~1 {} DZ:u2|col_g[4] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 3.318ns 5.146ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.740ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk CLKD:u6|clk_1k DZ:u2|tmp[0] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} DZ:u2|tmp[0] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.627 ns - Shortest register register " "Info: - Shortest register to register delay is 2.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DZ:u2\|tmp\[0\] 1 REG LC_X3_Y4_N3 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y4_N3; Fanout = 23; REG Node = 'DZ:u2\|tmp\[0\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DZ:u2|tmp[0] } "NODE_NAME" } } { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.914 ns) 1.893 ns DZ:u2\|col_g\[4\]~12 2 COMB LC_X3_Y4_N4 1 " "Info: 2: + IC(0.979 ns) + CELL(0.914 ns) = 1.893 ns; Loc. = LC_X3_Y4_N4; Fanout = 1; COMB Node = 'DZ:u2\|col_g\[4\]~12'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.893 ns" { DZ:u2|tmp[0] DZ:u2|col_g[4]~12 } "NODE_NAME" } } { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.200 ns) 2.627 ns DZ:u2\|col_g\[4\] 3 REG LC_X3_Y4_N5 1 " "Info: 3: + IC(0.534 ns) + CELL(0.200 ns) = 2.627 ns; Loc. = LC_X3_Y4_N5; Fanout = 1; REG Node = 'DZ:u2\|col_g\[4\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { DZ:u2|col_g[4]~12 DZ:u2|col_g[4] } "NODE_NAME" } } { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.114 ns ( 42.41 % ) " "Info: Total cell delay = 1.114 ns ( 42.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.513 ns ( 57.59 % ) " "Info: Total interconnect delay = 1.513 ns ( 57.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { DZ:u2|tmp[0] DZ:u2|col_g[4]~12 DZ:u2|col_g[4] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { DZ:u2|tmp[0] {} DZ:u2|col_g[4]~12 {} DZ:u2|col_g[4] {} } { 0.000ns 0.979ns 0.534ns } { 0.000ns 0.914ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 20 -1 0 } } { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "18.227 ns" { clk CLKD:u6|clk_1k STATE:u7|islock[1] DZ:u2|row[7]~1 DZ:u2|col_g[4] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "18.227 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|islock[1] {} DZ:u2|row[7]~1 {} DZ:u2|col_g[4] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 3.318ns 5.146ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.740ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk CLKD:u6|clk_1k DZ:u2|tmp[0] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} DZ:u2|tmp[0] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { DZ:u2|tmp[0] DZ:u2|col_g[4]~12 DZ:u2|col_g[4] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { DZ:u2|tmp[0] {} DZ:u2|col_g[4]~12 {} DZ:u2|col_g[4] {} } { 0.000ns 0.979ns 0.534ns } { 0.000ns 0.914ns 0.200ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CLKD:u6\|clk_1k clear clk 2.111 ns register " "Info: tsu for register \"CLKD:u6\|clk_1k\" (data pin = \"clear\", clock pin = \"clk\") is 2.111 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.597 ns + Longest pin register " "Info: + Longest pin to register delay is 5.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clear 1 PIN PIN_124 36 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_124; Fanout = 36; PIN Node = 'clear'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.661 ns) + CELL(0.804 ns) 5.597 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y3_N9 421 " "Info: 2: + IC(3.661 ns) + CELL(0.804 ns) = 5.597 ns; Loc. = LC_X12_Y3_N9; Fanout = 421; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.465 ns" { clear CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 34.59 % ) " "Info: Total cell delay = 1.936 ns ( 34.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.661 ns ( 65.41 % ) " "Info: Total interconnect delay = 3.661 ns ( 65.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.597 ns" { clear CLKD:u6|clk_1k } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "5.597 ns" { clear {} clear~combout {} CLKD:u6|clk_1k {} } { 0.000ns 0.000ns 3.661ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "CLK.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y3_N9 421 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y3_N9; Fanout = 421; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.597 ns" { clear CLKD:u6|clk_1k } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "5.597 ns" { clear {} clear~combout {} CLKD:u6|clk_1k {} } { 0.000ns 0.000ns 3.661ns } { 0.000ns 1.132ns 0.804ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk dzrow_out\[4\] DZ:u2\|row\[4\] 22.404 ns register " "Info: tco from clock \"clk\" to destination pin \"dzrow_out\[4\]\" through register \"DZ:u2\|row\[4\]\" is 22.404 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 18.139 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 18.139 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y3_N9 421 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N9; Fanout = 421; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(1.294 ns) 8.512 ns STATE:u7\|islock\[1\] 3 REG LC_X1_Y7_N1 15 " "Info: 3: + IC(3.023 ns) + CELL(1.294 ns) = 8.512 ns; Loc. = LC_X1_Y7_N1; Fanout = 15; REG Node = 'STATE:u7\|islock\[1\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { CLKD:u6|clk_1k STATE:u7|islock[1] } "NODE_NAME" } } { "STATE.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/STATE.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.318 ns) + CELL(0.511 ns) 12.341 ns DZ:u2\|row\[7\]~1 4 COMB LC_X9_Y4_N3 11 " "Info: 4: + IC(3.318 ns) + CELL(0.511 ns) = 12.341 ns; Loc. = LC_X9_Y4_N3; Fanout = 11; COMB Node = 'DZ:u2\|row\[7\]~1'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.829 ns" { STATE:u7|islock[1] DZ:u2|row[7]~1 } "NODE_NAME" } } { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.058 ns) + CELL(0.740 ns) 18.139 ns DZ:u2\|row\[4\] 5 REG LC_X1_Y10_N3 2 " "Info: 5: + IC(5.058 ns) + CELL(0.740 ns) = 18.139 ns; Loc. = LC_X1_Y10_N3; Fanout = 2; REG Node = 'DZ:u2\|row\[4\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.798 ns" { DZ:u2|row[7]~1 DZ:u2|row[4] } "NODE_NAME" } } { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.002 ns ( 27.58 % ) " "Info: Total cell delay = 5.002 ns ( 27.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.137 ns ( 72.42 % ) " "Info: Total interconnect delay = 13.137 ns ( 72.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "18.139 ns" { clk CLKD:u6|clk_1k STATE:u7|islock[1] DZ:u2|row[7]~1 DZ:u2|row[4] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "18.139 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|islock[1] {} DZ:u2|row[7]~1 {} DZ:u2|row[4] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 3.318ns 5.058ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.265 ns + Longest register pin " "Info: + Longest register to pin delay is 4.265 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DZ:u2\|row\[4\] 1 REG LC_X1_Y10_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y10_N3; Fanout = 2; REG Node = 'DZ:u2\|row\[4\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DZ:u2|row[4] } "NODE_NAME" } } { "DZ.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/DZ.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.943 ns) + CELL(2.322 ns) 4.265 ns dzrow_out\[4\] 2 PIN PIN_4 0 " "Info: 2: + IC(1.943 ns) + CELL(2.322 ns) = 4.265 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'dzrow_out\[4\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.265 ns" { DZ:u2|row[4] dzrow_out[4] } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 54.44 % ) " "Info: Total cell delay = 2.322 ns ( 54.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.943 ns ( 45.56 % ) " "Info: Total interconnect delay = 1.943 ns ( 45.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.265 ns" { DZ:u2|row[4] dzrow_out[4] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "4.265 ns" { DZ:u2|row[4] {} dzrow_out[4] {} } { 0.000ns 1.943ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "18.139 ns" { clk CLKD:u6|clk_1k STATE:u7|islock[1] DZ:u2|row[7]~1 DZ:u2|row[4] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "18.139 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} STATE:u7|islock[1] {} DZ:u2|row[7]~1 {} DZ:u2|row[4] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 3.318ns 5.058ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.740ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.265 ns" { DZ:u2|row[4] dzrow_out[4] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "4.265 ns" { DZ:u2|row[4] {} dzrow_out[4] {} } { 0.000ns 1.943ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "LCD:u4\|data\[2\] clear clk 3.337 ns register " "Info: th for register \"LCD:u4\|data\[2\]\" (data pin = \"clear\", clock pin = \"clk\") is 3.337 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.136 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CLKD:u6\|clk_1k 2 REG LC_X12_Y3_N9 421 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N9; Fanout = 421; REG Node = 'CLKD:u6\|clk_1k'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk CLKD:u6|clk_1k } "NODE_NAME" } } { "CLK.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/CLK.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(0.918 ns) 8.136 ns LCD:u4\|data\[2\] 3 REG LC_X9_Y10_N8 2 " "Info: 3: + IC(3.023 ns) + CELL(0.918 ns) = 8.136 ns; Loc. = LC_X9_Y10_N8; Fanout = 2; REG Node = 'LCD:u4\|data\[2\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.941 ns" { CLKD:u6|clk_1k LCD:u4|data[2] } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.48 % ) " "Info: Total cell delay = 3.375 ns ( 41.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.761 ns ( 58.52 % ) " "Info: Total interconnect delay = 4.761 ns ( 58.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk CLKD:u6|clk_1k LCD:u4|data[2] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} LCD:u4|data[2] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.020 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clear 1 PIN PIN_124 36 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_124; Fanout = 36; PIN Node = 'clear'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/TOP.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(1.760 ns) 5.020 ns LCD:u4\|data\[2\] 2 REG LC_X9_Y10_N8 2 " "Info: 2: + IC(2.128 ns) + CELL(1.760 ns) = 5.020 ns; Loc. = LC_X9_Y10_N8; Fanout = 2; REG Node = 'LCD:u4\|data\[2\]'" {  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.888 ns" { clear LCD:u4|data[2] } "NODE_NAME" } } { "LCD.vhd" "" { Text "C:/Users/DELL/Desktop/A_TOP10.16晚上午待改bug/A_TOP10.16晚上午待改bug/A_TOP/LCD.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.892 ns ( 57.61 % ) " "Info: Total cell delay = 2.892 ns ( 57.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.128 ns ( 42.39 % ) " "Info: Total interconnect delay = 2.128 ns ( 42.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.020 ns" { clear LCD:u4|data[2] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "5.020 ns" { clear {} clear~combout {} LCD:u4|data[2] {} } { 0.000ns 0.000ns 2.128ns } { 0.000ns 1.132ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk CLKD:u6|clk_1k LCD:u4|data[2] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} CLKD:u6|clk_1k {} LCD:u4|data[2] {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.020 ns" { clear LCD:u4|data[2] } "NODE_NAME" } } { "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "5.020 ns" { clear {} clear~combout {} LCD:u4|data[2] {} } { 0.000ns 0.000ns 2.128ns } { 0.000ns 1.132ns 1.760ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 23 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 17:44:24 2019 " "Info: Processing ended: Thu Oct 17 17:44:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 82 s " "Info: Quartus II Full Compilation was successful. 0 errors, 82 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
