Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Oct 27 23:12:29 2016
| Host         : ece-gui-003.ece.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 6.5 (Santiago)
| Command      : report_control_sets -verbose -file gba_top_control_sets_placed.rpt
| Design       : gba_top
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     3 |
| Minimum Number of register sites lost to control set restrictions |    10 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              42 |           13 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               4 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------+------------------+------------------+------------------+----------------+
|   Clock Signal  |   Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------+------------------+------------------+------------------+----------------+
|  GCLK_IBUF_BUFG | cont/cycles/E[0] | BTND_IBUF        |                2 |              4 |
| ~cont/JA3_OBUF  |                  | BTND_IBUF        |                5 |             16 |
|  GCLK_IBUF_BUFG |                  | BTND_IBUF        |                8 |             26 |
+-----------------+------------------+------------------+------------------+----------------+


