INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/Lab E/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/Assignment 1/Mini-ALU/Mini-ALU.srcs/sources_1/new/mini_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mini_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/Lab E/six_bit_ripple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module six_bit_ripple_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Documents/DIGITAL-SYSTEMS-DESIGN/Assignment 1/Mini-ALU/Mini-ALU.srcs/sim_1/new/tb_mini_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mini_alu
