Design project with the goal of modeling a simplified MIPS pipelined core executing a subset od MIPS instruction set and featuring register forwarding for execution performance optimization.
