Fitter report for top
Thu May 11 18:24:39 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Dual Purpose and Dedicated Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. PLL Summary
 17. PLL Usage
 18. I/O Assignment Warnings
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Fitter RAM Summary
 25. |top|display:m2|altsyncram:rom_state_rtl_0|altsyncram_rh61:auto_generated|ALTSYNCRAM
 26. |top|display:m2|altsyncram:rom_card0_rtl_0|altsyncram_bk61:auto_generated|ALTSYNCRAM
 27. Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing Summary
 39. Estimated Delay Added for Hold Timing Details
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Thu May 11 18:24:39 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,076 / 10,320 ( 10 % )                     ;
;     Total combinational functions  ; 1,041 / 10,320 ( 10 % )                     ;
;     Dedicated logic registers      ; 330 / 10,320 ( 3 % )                        ;
; Total registers                    ; 330                                         ;
; Total pins                         ; 21 / 180 ( 12 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 20,480 / 423,936 ( 5 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                              ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE10F17C8                          ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.18        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.4%      ;
;     Processor 3            ;   2.2%      ;
;     Processor 4            ;   2.1%      ;
;     Processor 5            ;   2.0%      ;
;     Processor 6            ;   2.0%      ;
;     Processor 7            ;   1.9%      ;
;     Processor 8            ;   1.9%      ;
;     Processors 9-10        ;   1.7%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1504 ) ; 0.00 % ( 0 / 1504 )        ; 0.00 % ( 0 / 1504 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1504 ) ; 0.00 % ( 0 / 1504 )        ; 0.00 % ( 0 / 1504 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1492 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 12 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/output_files/top.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 1,076 / 10,320 ( 10 % )  ;
;     -- Combinational with no register       ; 746                      ;
;     -- Register only                        ; 35                       ;
;     -- Combinational with a register        ; 295                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 414                      ;
;     -- 3 input functions                    ; 183                      ;
;     -- <=2 input functions                  ; 444                      ;
;     -- Register only                        ; 35                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 783                      ;
;     -- arithmetic mode                      ; 258                      ;
;                                             ;                          ;
; Total registers*                            ; 330 / 11,172 ( 3 % )     ;
;     -- Dedicated logic registers            ; 330 / 10,320 ( 3 % )     ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 84 / 645 ( 13 % )        ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 21 / 180 ( 12 % )        ;
;     -- Clock pins                           ; 1 / 3 ( 33 % )           ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; M9Ks                                        ; 4 / 46 ( 9 % )           ;
; Total block memory bits                     ; 20,480 / 423,936 ( 5 % ) ;
; Total block memory implementation bits      ; 36,864 / 423,936 ( 9 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )           ;
; PLLs                                        ; 1 / 2 ( 50 % )           ;
; Global signals                              ; 4                        ;
;     -- Global clocks                        ; 4 / 10 ( 40 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 2.1% / 2.1% / 2.1%       ;
; Peak interconnect usage (total/H/V)         ; 6.4% / 6.4% / 6.4%       ;
; Maximum fan-out                             ; 262                      ;
; Highest non-global fan-out                  ; 55                       ;
; Total fan-out                               ; 4120                     ;
; Average fan-out                             ; 2.82                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 1076 / 10320 ( 10 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 746                   ; 0                              ;
;     -- Register only                        ; 35                    ; 0                              ;
;     -- Combinational with a register        ; 295                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 414                   ; 0                              ;
;     -- 3 input functions                    ; 183                   ; 0                              ;
;     -- <=2 input functions                  ; 444                   ; 0                              ;
;     -- Register only                        ; 35                    ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 783                   ; 0                              ;
;     -- arithmetic mode                      ; 258                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 330                   ; 0                              ;
;     -- Dedicated logic registers            ; 330 / 10320 ( 3 % )   ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 84 / 645 ( 13 % )     ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 21                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )        ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 20480                 ; 0                              ;
; Total RAM block bits                        ; 36864                 ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 4 / 46 ( 8 % )        ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 3 / 12 ( 25 % )       ; 1 / 12 ( 8 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 262                   ; 1                              ;
;     -- Registered Input Connections         ; 258                   ; 0                              ;
;     -- Output Connections                   ; 1                     ; 262                            ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 4145                  ; 270                            ;
;     -- Registered Connections               ; 1676                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 263                            ;
;     -- hard_block:auto_generated_inst       ; 263                   ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 3                     ; 1                              ;
;     -- Output Ports                         ; 18                    ; 1                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                               ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk     ; E1    ; 1        ; 0            ; 11           ; 7            ; 58                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; rst_n   ; N13   ; 5        ; 34           ; 2            ; 21           ; 42                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; uart_rx ; P1    ; 2        ; 0            ; 4            ; 21           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; vga_data[0]  ; C3    ; 8        ; 1            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_data[10] ; J6    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_data[11] ; K6    ; 2        ; 0            ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_data[12] ; K5    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_data[13] ; L7    ; 3        ; 11           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_data[14] ; L3    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_data[15] ; L4    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_data[1]  ; D4    ; 1        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_data[2]  ; D3    ; 8        ; 1            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_data[3]  ; E5    ; 1        ; 0            ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_data[4]  ; F6    ; 8        ; 11           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_data[5]  ; F5    ; 1        ; 0            ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_data[6]  ; G5    ; 1        ; 0            ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_data[7]  ; F7    ; 8        ; 11           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_data[8]  ; K8    ; 3        ; 9            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_data[9]  ; L8    ; 3        ; 13           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_hs       ; L6    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_vs       ; N3    ; 3        ; 1            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 9 / 17 ( 53 % ) ; 2.5V          ; --           ;
; 2        ; 7 / 19 ( 37 % ) ; 2.5V          ; --           ;
; 3        ; 4 / 26 ( 15 % ) ; 2.5V          ; --           ;
; 4        ; 0 / 27 ( 0 % )  ; 2.5V          ; --           ;
; 5        ; 1 / 25 ( 4 % )  ; 2.5V          ; --           ;
; 6        ; 1 / 14 ( 7 % )  ; 2.5V          ; --           ;
; 7        ; 0 / 26 ( 0 % )  ; 2.5V          ; --           ;
; 8        ; 4 / 26 ( 15 % ) ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; vga_data[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; vga_data[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D4       ; 0          ; 1        ; vga_data[1]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; vga_data[3]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; vga_data[5]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F6       ; 185        ; 8        ; vga_data[4]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F7       ; 186        ; 8        ; vga_data[7]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; vga_data[6]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; vga_data[10]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; vga_data[12]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ; 30         ; 2        ; vga_data[11]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; vga_data[8]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; vga_data[14]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 40         ; 2        ; vga_data[15]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; vga_hs                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L7       ; 65         ; 3        ; vga_data[13]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 68         ; 3        ; vga_data[9]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; vga_vs                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; rst_n                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; uart_rx                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                         ;
+-------------------------------+-------------------------------------------------------------------------------------+
; Name                          ; video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1 ;
+-------------------------------+-------------------------------------------------------------------------------------+
; SDC pin name                  ; video_pll_m0|altpll_component|auto_generated|pll1                                   ;
; PLL mode                      ; Normal                                                                              ;
; Compensate clock              ; clock0                                                                              ;
; Compensated input/output pins ; --                                                                                  ;
; Switchover type               ; --                                                                                  ;
; Input frequency 0             ; 50.0 MHz                                                                            ;
; Input frequency 1             ; --                                                                                  ;
; Nominal PFD frequency         ; 50.0 MHz                                                                            ;
; Nominal VCO frequency         ; 600.0 MHz                                                                           ;
; VCO post scale K counter      ; 2                                                                                   ;
; VCO frequency control         ; Auto                                                                                ;
; VCO phase shift step          ; 208 ps                                                                              ;
; VCO multiply                  ; --                                                                                  ;
; VCO divide                    ; --                                                                                  ;
; Freq min lock                 ; 25.0 MHz                                                                            ;
; Freq max lock                 ; 54.18 MHz                                                                           ;
; M VCO Tap                     ; 0                                                                                   ;
; M Initial                     ; 1                                                                                   ;
; M value                       ; 12                                                                                  ;
; N value                       ; 1                                                                                   ;
; Charge pump current           ; setting 1                                                                           ;
; Loop filter resistance        ; setting 27                                                                          ;
; Loop filter capacitance       ; setting 0                                                                           ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                                  ;
; Bandwidth type                ; Medium                                                                              ;
; Real time reconfigurable      ; Off                                                                                 ;
; Scan chain MIF file           ; --                                                                                  ;
; Preserve PLL counter order    ; Off                                                                                 ;
; PLL location                  ; PLL_1                                                                               ;
; Inclk0 signal                 ; clk                                                                                 ;
; Inclk1 signal                 ; --                                                                                  ;
; Inclk0 signal type            ; Dedicated Pin                                                                       ;
; Inclk1 signal type            ; --                                                                                  ;
+-------------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; Name                                                                                            ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                             ;
+-------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 2   ; 25.0 MHz         ; 0 (0 ps)    ; 1.88 (208 ps)    ; 50/50      ; C0      ; 24            ; 12/12 Even ; --            ; 1       ; 0       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
+-------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+


+----------------------------------------------+
; I/O Assignment Warnings                      ;
+--------------+-------------------------------+
; Pin Name     ; Reason                        ;
+--------------+-------------------------------+
; vga_hs       ; Incomplete set of assignments ;
; vga_vs       ; Incomplete set of assignments ;
; vga_data[0]  ; Incomplete set of assignments ;
; vga_data[1]  ; Incomplete set of assignments ;
; vga_data[2]  ; Incomplete set of assignments ;
; vga_data[3]  ; Incomplete set of assignments ;
; vga_data[4]  ; Incomplete set of assignments ;
; vga_data[5]  ; Incomplete set of assignments ;
; vga_data[6]  ; Incomplete set of assignments ;
; vga_data[7]  ; Incomplete set of assignments ;
; vga_data[8]  ; Incomplete set of assignments ;
; vga_data[9]  ; Incomplete set of assignments ;
; vga_data[10] ; Incomplete set of assignments ;
; vga_data[11] ; Incomplete set of assignments ;
; vga_data[12] ; Incomplete set of assignments ;
; vga_data[13] ; Incomplete set of assignments ;
; vga_data[14] ; Incomplete set of assignments ;
; vga_data[15] ; Incomplete set of assignments ;
; clk          ; Incomplete set of assignments ;
; rst_n        ; Incomplete set of assignments ;
; uart_rx      ; Incomplete set of assignments ;
+--------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                 ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                               ; Entity Name         ; Library Name ;
+--------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |top                                       ; 1076 (1)    ; 330 (0)                   ; 0 (0)         ; 20480       ; 4    ; 0            ; 0       ; 0         ; 21   ; 0            ; 746 (1)      ; 35 (0)            ; 295 (0)          ; |top                                                                                                              ; top                 ; work         ;
;    |display:m2|                            ; 746 (436)   ; 114 (114)                 ; 0 (0)         ; 20480       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 629 (321)    ; 13 (13)           ; 104 (101)        ; |top|display:m2                                                                                                   ; display             ; work         ;
;       |altsyncram:rom_card0_rtl_0|         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|display:m2|altsyncram:rom_card0_rtl_0                                                                        ; altsyncram          ; work         ;
;          |altsyncram_bk61:auto_generated|  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|display:m2|altsyncram:rom_card0_rtl_0|altsyncram_bk61:auto_generated                                         ; altsyncram_bk61     ; work         ;
;       |altsyncram:rom_state_rtl_0|         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|display:m2|altsyncram:rom_state_rtl_0                                                                        ; altsyncram          ; work         ;
;          |altsyncram_rh61:auto_generated|  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|display:m2|altsyncram:rom_state_rtl_0|altsyncram_rh61:auto_generated                                         ; altsyncram_rh61     ; work         ;
;       |lpm_divide:Div0|                    ; 56 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 0 (0)            ; |top|display:m2|lpm_divide:Div0                                                                                   ; lpm_divide          ; work         ;
;          |lpm_divide_jhm:auto_generated|   ; 56 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 0 (0)            ; |top|display:m2|lpm_divide:Div0|lpm_divide_jhm:auto_generated                                                     ; lpm_divide_jhm      ; work         ;
;             |sign_div_unsign_bkh:divider|  ; 56 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 0 (0)            ; |top|display:m2|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                         ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_a4f:divider|     ; 56 (56)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (56)      ; 0 (0)             ; 0 (0)            ; |top|display:m2|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider   ; alt_u_div_a4f       ; work         ;
;       |lpm_divide:Mod0|                    ; 113 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 110 (0)      ; 0 (0)             ; 3 (0)            ; |top|display:m2|lpm_divide:Mod0                                                                                   ; lpm_divide          ; work         ;
;          |lpm_divide_4bm:auto_generated|   ; 113 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 110 (0)      ; 0 (0)             ; 3 (0)            ; |top|display:m2|lpm_divide:Mod0|lpm_divide_4bm:auto_generated                                                     ; lpm_divide_4bm      ; work         ;
;             |sign_div_unsign_plh:divider|  ; 113 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 110 (0)      ; 0 (0)             ; 3 (0)            ; |top|display:m2|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider                         ; sign_div_unsign_plh ; work         ;
;                |alt_u_div_67f:divider|     ; 113 (113)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 110 (110)    ; 0 (0)             ; 3 (3)            ; |top|display:m2|lpm_divide:Mod0|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider   ; alt_u_div_67f       ; work         ;
;       |lpm_divide:Mod1|                    ; 83 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (0)       ; 0 (0)             ; 0 (0)            ; |top|display:m2|lpm_divide:Mod1                                                                                   ; lpm_divide          ; work         ;
;          |lpm_divide_4bm:auto_generated|   ; 83 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (0)       ; 0 (0)             ; 0 (0)            ; |top|display:m2|lpm_divide:Mod1|lpm_divide_4bm:auto_generated                                                     ; lpm_divide_4bm      ; work         ;
;             |sign_div_unsign_plh:divider|  ; 83 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (0)       ; 0 (0)             ; 0 (0)            ; |top|display:m2|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider                         ; sign_div_unsign_plh ; work         ;
;                |alt_u_div_67f:divider|     ; 83 (83)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (83)      ; 0 (0)             ; 0 (0)            ; |top|display:m2|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider   ; alt_u_div_67f       ; work         ;
;       |lpm_divide:Mod2|                    ; 59 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 0 (0)             ; 0 (0)            ; |top|display:m2|lpm_divide:Mod2                                                                                   ; lpm_divide          ; work         ;
;          |lpm_divide_m9m:auto_generated|   ; 59 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 0 (0)             ; 0 (0)            ; |top|display:m2|lpm_divide:Mod2|lpm_divide_m9m:auto_generated                                                     ; lpm_divide_m9m      ; work         ;
;             |sign_div_unsign_bkh:divider|  ; 59 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 0 (0)             ; 0 (0)            ; |top|display:m2|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                         ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_a4f:divider|     ; 59 (59)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (59)      ; 0 (0)             ; 0 (0)            ; |top|display:m2|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider   ; alt_u_div_a4f       ; work         ;
;    |game_ctrl:m4|                          ; 165 (160)   ; 107 (107)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (52)      ; 6 (6)             ; 102 (98)         ; |top|game_ctrl:m4                                                                                                 ; game_ctrl           ; work         ;
;       |lpm_divide:Mod0|                    ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 4 (0)            ; |top|game_ctrl:m4|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_i9m:auto_generated|   ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 4 (0)            ; |top|game_ctrl:m4|lpm_divide:Mod0|lpm_divide_i9m:auto_generated                                                   ; lpm_divide_i9m      ; work         ;
;             |sign_div_unsign_7kh:divider|  ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 4 (0)            ; |top|game_ctrl:m4|lpm_divide:Mod0|lpm_divide_i9m:auto_generated|sign_div_unsign_7kh:divider                       ; sign_div_unsign_7kh ; work         ;
;                |alt_u_div_24f:divider|     ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 4 (4)            ; |top|game_ctrl:m4|lpm_divide:Mod0|lpm_divide_i9m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_24f:divider ; alt_u_div_24f       ; work         ;
;    |rgb_timing:m1|                         ; 81 (81)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 2 (2)             ; 51 (51)          ; |top|rgb_timing:m1                                                                                                ; rgb_timing          ; work         ;
;    |uart_rx:uart_rx_inst|                  ; 88 (88)     ; 57 (57)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 14 (14)           ; 43 (43)          ; |top|uart_rx:uart_rx_inst                                                                                         ; uart_rx             ; work         ;
;    |video_pll:video_pll_m0|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|video_pll:video_pll_m0                                                                                       ; video_pll           ; work         ;
;       |altpll:altpll_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|video_pll:video_pll_m0|altpll:altpll_component                                                               ; altpll              ; work         ;
;          |video_pll_altpll:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated                               ; video_pll_altpll    ; work         ;
+--------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                          ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; vga_hs       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_vs       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_data[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_data[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_data[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_data[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_data[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_data[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_data[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_data[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_data[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_data[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_data[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_data[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_data[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_data[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_data[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_data[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk          ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rst_n        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; uart_rx      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                             ;
+----------------------------------------------+-------------------+---------+
; Source Pin / Fanout                          ; Pad To Core Index ; Setting ;
+----------------------------------------------+-------------------+---------+
; clk                                          ;                   ;         ;
; rst_n                                        ;                   ;         ;
;      - rgb_timing:m1|rgb_hs                  ; 1                 ; 6       ;
;      - rgb_timing:m1|rgb_vs                  ; 1                 ; 6       ;
;      - rgb_timing:m1|h_active                ; 1                 ; 6       ;
;      - rgb_timing:m1|v_active                ; 1                 ; 6       ;
;      - game_ctrl:m4|state[0]                 ; 1                 ; 6       ;
;      - game_ctrl:m4|state[1]                 ; 1                 ; 6       ;
;      - game_ctrl:m4|mole_score[7]            ; 1                 ; 6       ;
;      - game_ctrl:m4|mole_score[6]            ; 1                 ; 6       ;
;      - game_ctrl:m4|mole_score[5]            ; 1                 ; 6       ;
;      - game_ctrl:m4|mole_score[4]            ; 1                 ; 6       ;
;      - game_ctrl:m4|mole_score[3]            ; 1                 ; 6       ;
;      - game_ctrl:m4|mole_score[2]            ; 1                 ; 6       ;
;      - game_ctrl:m4|mole_score[1]            ; 1                 ; 6       ;
;      - game_ctrl:m4|mole_score[0]            ; 1                 ; 6       ;
;      - rgb_timing:m1|h_cnt[6]                ; 1                 ; 6       ;
;      - rgb_timing:m1|h_cnt[5]                ; 1                 ; 6       ;
;      - rgb_timing:m1|h_cnt[0]                ; 1                 ; 6       ;
;      - rgb_timing:m1|h_cnt[3]                ; 1                 ; 6       ;
;      - rgb_timing:m1|h_cnt[11]               ; 1                 ; 6       ;
;      - rgb_timing:m1|h_cnt[10]               ; 1                 ; 6       ;
;      - rgb_timing:m1|h_cnt[2]                ; 1                 ; 6       ;
;      - rgb_timing:m1|h_cnt[1]                ; 1                 ; 6       ;
;      - rgb_timing:m1|h_cnt[9]                ; 1                 ; 6       ;
;      - rgb_timing:m1|h_cnt[8]                ; 1                 ; 6       ;
;      - rgb_timing:m1|h_cnt[7]                ; 1                 ; 6       ;
;      - rgb_timing:m1|h_cnt[4]                ; 1                 ; 6       ;
;      - rgb_timing:m1|v_cnt[1]                ; 1                 ; 6       ;
;      - rgb_timing:m1|v_cnt[11]               ; 1                 ; 6       ;
;      - rgb_timing:m1|v_cnt[10]               ; 1                 ; 6       ;
;      - rgb_timing:m1|v_cnt[8]                ; 1                 ; 6       ;
;      - rgb_timing:m1|v_cnt[7]                ; 1                 ; 6       ;
;      - rgb_timing:m1|v_cnt[3]                ; 1                 ; 6       ;
;      - rgb_timing:m1|v_cnt[6]                ; 1                 ; 6       ;
;      - rgb_timing:m1|v_cnt[4]                ; 1                 ; 6       ;
;      - rgb_timing:m1|v_cnt[0]                ; 1                 ; 6       ;
;      - rgb_timing:m1|v_cnt[5]                ; 1                 ; 6       ;
;      - rgb_timing:m1|v_cnt[2]                ; 1                 ; 6       ;
;      - rgb_timing:m1|v_cnt[9]                ; 1                 ; 6       ;
;      - game_ctrl:m4|wait_cnt[7]~39           ; 1                 ; 6       ;
;      - game_ctrl:m4|clk_cnt_s[31]~34         ; 1                 ; 6       ;
;      - game_ctrl:m4|mole_score[7]~26         ; 1                 ; 6       ;
;      - game_ctrl:m4|wait_cnt[7]~100          ; 1                 ; 6       ;
; uart_rx                                      ;                   ;         ;
;      - uart_rx:uart_rx_inst|rx_pin_r[0]      ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|recv_data_r[1]~2 ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|recv_data_r[0]~4 ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|recv_data_r[3]~5 ; 1                 ; 6       ;
;      - uart_rx:uart_rx_inst|recv_data_r[2]~6 ; 1                 ; 6       ;
+----------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                            ; Location           ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; clk                                                                                             ; PIN_E1             ; 2       ; Clock                     ; no     ; --                   ; --               ; --                        ;
; clk                                                                                             ; PIN_E1             ; 57      ; Clock                     ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; display:m2|always0~11                                                                           ; LCCOMB_X19_Y13_N26 ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; display:m2|always0~13                                                                           ; LCCOMB_X19_Y13_N2  ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; display:m2|data_out[6]~16                                                                       ; LCCOMB_X19_Y14_N0  ; 12      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; display:m2|rom_card_addr[0]~11                                                                  ; LCCOMB_X19_Y13_N20 ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; display:m2|rom_state_addr[0]~10                                                                 ; LCCOMB_X19_Y13_N22 ; 7       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; game_ctrl:m4|Equal6~10                                                                          ; LCCOMB_X13_Y15_N22 ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; game_ctrl:m4|clk_cnt[3]                                                                         ; FF_X1_Y11_N31      ; 11      ; Clock                     ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; game_ctrl:m4|clk_cnt_s[31]~34                                                                   ; LCCOMB_X19_Y15_N30 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; game_ctrl:m4|left_time[11]~34                                                                   ; LCCOMB_X19_Y15_N24 ; 11      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; game_ctrl:m4|mole_score[7]~26                                                                   ; LCCOMB_X19_Y15_N16 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; game_ctrl:m4|state[0]                                                                           ; FF_X19_Y15_N27     ; 55      ; Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; game_ctrl:m4|wait_cnt[7]~100                                                                    ; LCCOMB_X19_Y15_N10 ; 32      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; game_ctrl:m4|wait_cnt[7]~39                                                                     ; LCCOMB_X19_Y15_N0  ; 41      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rgb_timing:m1|Equal2~2                                                                          ; LCCOMB_X25_Y10_N6  ; 14      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rgb_timing:m1|LessThan0~1                                                                       ; LCCOMB_X25_Y10_N0  ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rgb_timing:m1|LessThan1~3                                                                       ; LCCOMB_X31_Y12_N6  ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rgb_timing:m1|rgb_vs                                                                            ; FF_X33_Y12_N3      ; 4       ; Clock                     ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; rst_n                                                                                           ; PIN_N13            ; 42      ; Async. clear, Sync. clear ; no     ; --                   ; --               ; --                        ;
; uart_rx:uart_rx_inst|clk_cnt[22]~81                                                             ; LCCOMB_X14_Y12_N2  ; 26      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; uart_rx:uart_rx_inst|recv_cnt[2]~0                                                              ; LCCOMB_X14_Y12_N8  ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; uart_rx:uart_rx_inst|state.STOP                                                                 ; FF_X14_Y12_N5      ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; uart_rx:uart_rx_inst|state.WAIT                                                                 ; FF_X14_Y12_N17     ; 29      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 262     ; Clock                     ; yes    ; Global Clock         ; GCLK3            ; --                        ;
+-------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                            ; Location      ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk                                                                                             ; PIN_E1        ; 57      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; game_ctrl:m4|clk_cnt[3]                                                                         ; FF_X1_Y11_N31 ; 11      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; rgb_timing:m1|rgb_vs                                                                            ; FF_X33_Y12_N3 ; 4       ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1         ; 262     ; 4                                    ; Global Clock         ; GCLK3            ; --                        ;
+-------------------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                            ; Type ; Mode ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                  ; Location                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+---------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; display:m2|altsyncram:rom_card0_rtl_0|altsyncram_bk61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 1024         ; 12           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 12288 ; 1024                        ; 12                          ; --                          ; --                          ; 12288               ; 2    ; db/top.ram2_display_fc332506.hdl.mif ; M9K_X15_Y13_N0, M9K_X15_Y12_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; display:m2|altsyncram:rom_state_rtl_0|altsyncram_rh61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 128          ; 64           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 128                         ; 64                          ; --                          ; --                          ; 8192                ; 2    ; db/top.ram1_display_fc332506.hdl.mif ; M9K_X15_Y16_N0, M9K_X15_Y14_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+---------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |top|display:m2|altsyncram:rom_state_rtl_0|altsyncram_rh61:auto_generated|ALTSYNCRAM                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)    ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;
;8;(1111110000000000000000000111100000111110000000001100000000000111) (-989794585) (1040236551) (3E00C007)    ;(1111000000000000000000000111000000111110000000000100000000000111) (1969745877) (-1107279865) (-4-1-15-15-11-15-15-9)   ;(1111000011100111100001111111000000111110001110000111100001111111) (-973860415) (1043888255) (3E38787F)   ;(1111000011111111100001111111000000011110001110000111100001111111) (-678893119) (507017343) (1E38787F)   ;(1111000001111111100001111110000000011110001110000111100001111111) (-678893119) (507017343) (1E38787F)   ;(1111000000011111100001111110000100001110000100001111100001111111) (268847343) (-1911490433) (-7-1-14-150-7-8-1)   ;(1111100000000111100001111100001100001110000000011111100001111111) (1600374177) (235010175) (E01F87F)   ;(1111111000000111100001111100000100001110000000011111100001111111) (265047343) (-1912473473) (-7-1-15-140-7-8-1)   ;
;16;(1111111110000111100001111100000000000110001000001111100001111111) (610174177) (102824063) (620F87F)    ;(1111111110000111100001111000000000000110001100000111100001111111) (-721252657) (-2043643777) (-7-9-12-15-8-7-8-1)   ;(1110001110000111100001111000011110000110001110000111100001111111) (616074177) (104364159) (638787F)   ;(1111000000000111100001111000011111000010001110000011100001111111) (-1931449471) (1110980735) (4238387F)   ;(1111000000011111100001110000111111000010001111000001100001111111) (-1930469471) (1111234687) (423C187F)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;
;24;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)    ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;
;32;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)    ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;
;40;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)    ;(1111000000000111000000000111100000111110000000000111000011110000) (1969776228) (-1107267344) (-4-1-15-15-8-15-10)   ;(1111000000000011000000000111100000011110000000000001000001100001) (-694957155) (503320673) (1E001061)   ;(1111000011000001000011111111100000011110000111000001100001100001) (-687953155) (505157729) (1E1C1861)   ;(1111000011000001000011111111000000001110000111100000100000000011) (272077169) (-1910634493) (-7-1-14-1-15-7-15-13)   ;(1111000011000011000001111111000000001110000111110000110000000011) (272279169) (-1910567933) (-7-1-140-15-3-15-13)   ;(1111000001000011000000001111000100001110000111110000110000000111) (1607606007) (236915719) (E1F0C07)   ;(1111000000000111000000001110000110000110000111110000111000000111) (607607007) (102698503) (61F0E07)   ;
;48;(1111000000000111000011111110000010000110000111110000111000001111) (-727719817) (-2044785137) (-7-9-140-15-1-15-1)    ;(1111000010000011000011111100000000000110000111110000111100001111) (-727719417) (-2044784881) (-7-9-140-150-15-1)   ;(1111000011000011000011111100000000000010000111100001111100001111) (207417417) (35528463) (21E1F0F)   ;(1111000011000001000001111100001111000010000011000001111100001111) (1015174231) (-1039393009) (-3-13-15-3-140-15-1)   ;(1111000011100000000000000000011111000000000000000011111100001111) (812194231) (-1073725681) (-3-15-15-15-120-15-1)   ;(1111000011110000000000000000011111100000000000001111111100001111) (1852693769) (1610678031) (6000FF0F)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;
;56;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)    ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;
;64;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)    ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;
;72;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)    ;(1111111100000001111100000000111111100000001111111000000011111111) (1870216729) (1614774527) (603F80FF)   ;(1111110000000001111000000000011110000000000111100000000001111111) (7400177) (1966207) (1E007F)   ;(1111100001111001110000111000001100001110000011000001100000111111) (267687243) (-1911809985) (-7-1-15-3-14-7-12-1)   ;(1111000011111111100001111100001000011111000011000011110000011111) (-1927258093) (-1626588129) (-60-15-3-12-3-14-1)   ;(1111000011111111100001111100001000011111000000000111111000011111) (-1930217093) (-1627357665) (-60-15-15-8-1-14-1)   ;(1110000111111111100001111100001000011111100000000111111000011111) (-1890217093) (-1618969057) (-60-7-15-8-1-14-1)   ;(1110000110000000100001111100001000011111100000000111111000011111) (-554890259) (528514591) (1F807E1F)   ;
;80;(1110000110000000100001111100001000011111100000000111111000011111) (-554890259) (528514591) (1F807E1F)    ;(1111000011110000100001111100001000011111000010000011111000011111) (-1928257093) (-1626849761) (-60-15-7-12-1-14-1)   ;(1111000001110000100000111100001000001111000011000011110000111111) (367709243) (-1895023553) (-70-15-3-12-3-12-1)   ;(1111000000110000110000011000011100000110000111000000100000111111) (-728322757) (-2044983233) (-7-9-14-3-15-7-12-1)   ;(1111100000000000111000000000111110000000001111100000000001111111) (-1317926657) (-2143420289) (-7-15-12-1-15-15-8-1)   ;(1111111000000001111100000001111111100000011111111000000111111111) (1890217129) (1618969087) (607F81FF)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;
;88;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)    ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;
;96;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)    ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;
;104;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)    ;(1111000000000100000111100001100000000001111111111111111111111111) (-1157549057) (-2113929217) (-7-1400000-1)   ;(1111000000000100000011100001100000000000111111111111111111111111) (77777777) (16777215) (FFFFFF)   ;(1111000011111100000011100001100001110000011111111111111111111111) (-1740000001) (-260046849) (-15-80000-1)   ;(1111000011111100000001100001100001111000011111111111111111111111) (595326833) (2021654527) (787FFFFF)   ;(1111000001111100000000100001100001111000011111111111111111111111) (595326833) (2021654527) (787FFFFF)   ;(1111000000001100000000100001100001111000011111111111111111111111) (-740000001) (-125829121) (-7-80000-1)   ;(1111000000001100001000000001100001111000011111111111111111111111) (-740000001) (-125829121) (-7-80000-1)   ;
;112;(1111000011111100001000000001100001111000011111111111111111111111) (-740000001) (-125829121) (-7-80000-1)    ;(1111000011111100001100000001100001111000011111111111111111111111) (595326833) (2021654527) (787FFFFF)   ;(1111000011111100001110000001100001110000011111111111111111111111) (-1740000001) (-260046849) (-15-80000-1)   ;(1111000001111100001110000001100000100000111111111111111111111111) (-217189519) (553648127) (20FFFFFF)   ;(1111000000000100001111000001100000000001111111111111111111111111) (-1157549057) (-2113929217) (-7-1400000-1)   ;(1111000000000100001111100001100000000111111111111111111111111111) (777777777) (134217727) (7FFFFFF)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;
;120;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)    ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;(1111111111111111111111111111111111111111111111111111111111111111) (-1) (-1) (0-1)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |top|display:m2|altsyncram:rom_card0_rtl_0|altsyncram_bk61:auto_generated|ALTSYNCRAM                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111) (7777) (4095) (FFF)    ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;
;8;(111111111111) (7777) (4095) (FFF)    ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111011111111) (7377) (3839) (EFF)   ;(111111111111) (7777) (4095) (FFF)   ;
;16;(111111111111) (7777) (4095) (FFF)    ;(100110111110) (4676) (2494) (9BE)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;
;24;(111111111111) (7777) (4095) (FFF)    ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;
;32;(111111111111) (7777) (4095) (FFF)    ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;
;40;(111111111111) (7777) (4095) (FFF)    ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(110111011110) (6736) (3550) (DDE)   ;(111011101111) (7357) (3823) (EEF)   ;
;48;(111111111111) (7777) (4095) (FFF)    ;(011110101101) (3655) (1965) (7AD)   ;(110111101111) (6757) (3567) (DEF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;
;56;(111111111111) (7777) (4095) (FFF)    ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;
;64;(111111111111) (7777) (4095) (FFF)    ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;
;72;(111111111111) (7777) (4095) (FFF)    ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(100110111110) (4676) (2494) (9BE)   ;(101111011110) (5736) (3038) (BDE)   ;
;80;(111011101111) (7357) (3823) (EEF)    ;(011110101101) (3655) (1965) (7AD)   ;(011110101101) (3655) (1965) (7AD)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;
;88;(111111111111) (7777) (4095) (FFF)    ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;
;96;(111111111111) (7777) (4095) (FFF)    ;(111111111111) (7777) (4095) (FFF)   ;(111011101111) (7357) (3823) (EEF)   ;(100110111101) (4675) (2493) (9BD)   ;(100010111110) (4276) (2238) (8BE)   ;(110111101111) (6757) (3567) (DEF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;
;104;(111111111111) (7777) (4095) (FFF)    ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111011101111) (7357) (3823) (EEF)   ;(101011001110) (5316) (2766) (ACE)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;112;(011110101110) (3656) (1966) (7AE)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(101111001110) (5716) (3022) (BCE)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;
;120;(111111111111) (7777) (4095) (FFF)    ;(111111111111) (7777) (4095) (FFF)   ;(101011001110) (5316) (2766) (ACE)   ;(100010101110) (4256) (2222) (8AE)   ;(101111001110) (5716) (3022) (BCE)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;
;128;(111111111111) (7777) (4095) (FFF)    ;(111111111111) (7777) (4095) (FFF)   ;(100110111110) (4676) (2494) (9BE)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010101101) (3255) (1709) (6AD)   ;(110111101110) (6756) (3566) (DEE)   ;(111111111111) (7777) (4095) (FFF)   ;
;136;(111111111111) (7777) (4095) (FFF)    ;(111111111111) (7777) (4095) (FFF)   ;(110111101111) (6757) (3567) (DEF)   ;(100110111110) (4676) (2494) (9BE)   ;(011110101101) (3655) (1965) (7AD)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;144;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(101011001110) (5316) (2766) (ACE)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;
;152;(111111111111) (7777) (4095) (FFF)    ;(100111001110) (4716) (2510) (9CE)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(110011011110) (6336) (3294) (CDE)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;
;160;(111111111111) (7777) (4095) (FFF)    ;(111011101111) (7357) (3823) (EEF)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(010010001100) (2214) (1164) (48C)   ;(010010001100) (2214) (1164) (48C)   ;(011110101101) (3655) (1965) (7AD)   ;(111111111111) (7777) (4095) (FFF)   ;
;168;(111111111111) (7777) (4095) (FFF)    ;(101111001110) (5716) (3022) (BCE)   ;(011110101101) (3655) (1965) (7AD)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;176;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011110101101) (3655) (1965) (7AD)   ;(110111101111) (6757) (3567) (DEF)   ;(111111111111) (7777) (4095) (FFF)   ;
;184;(110011011111) (6337) (3295) (CDF)    ;(011010011101) (3235) (1693) (69D)   ;(010010001100) (2214) (1164) (48C)   ;(010110001100) (2614) (1420) (58C)   ;(011010011101) (3235) (1693) (69D)   ;(100010111110) (4276) (2238) (8BE)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;
;192;(111111111111) (7777) (4095) (FFF)    ;(111011111111) (7377) (3839) (EFF)   ;(011010101101) (3255) (1709) (6AD)   ;(010110011101) (2635) (1437) (59D)   ;(001101101010) (1552) (874) (36A)   ;(001101101010) (1552) (874) (36A)   ;(010110001100) (2614) (1420) (58C)   ;(110011011110) (6336) (3294) (CDE)   ;
;200;(101011001110) (5316) (2766) (ACE)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;208;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010101101) (3255) (1709) (6AD)   ;(110111101111) (6757) (3567) (DEF)   ;
;216;(100110111110) (4676) (2494) (9BE)    ;(001101111011) (1573) (891) (37B)   ;(001101101011) (1553) (875) (36B)   ;(001101111011) (1573) (891) (37B)   ;(011010011101) (3235) (1693) (69D)   ;(100110111110) (4676) (2494) (9BE)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;
;224;(111111111111) (7777) (4095) (FFF)    ;(111111111111) (7777) (4095) (FFF)   ;(101011001110) (5316) (2766) (ACE)   ;(011010011101) (3235) (1693) (69D)   ;(001101111011) (1573) (891) (37B)   ;(001101101010) (1552) (874) (36A)   ;(001101101011) (1553) (875) (36B)   ;(011110101101) (3655) (1965) (7AD)   ;
;232;(011010101101) (3255) (1709) (6AD)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;240;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011110101110) (3656) (1966) (7AE)   ;
;248;(010110001100) (2614) (1420) (58C)    ;(001101101010) (1552) (874) (36A)   ;(001101101010) (1552) (874) (36A)   ;(010010001100) (2214) (1164) (48C)   ;(011110101101) (3655) (1965) (7AD)   ;(110111101111) (6757) (3567) (DEF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;
;256;(111111111111) (7777) (4095) (FFF)    ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(101011001110) (5316) (2766) (ACE)   ;(011010011101) (3235) (1693) (69D)   ;(010001111011) (2173) (1147) (47B)   ;(001101111011) (1573) (891) (37B)   ;(011010011101) (3235) (1693) (69D)   ;
;264;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;272;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;280;(010110001100) (2614) (1420) (58C)    ;(001101101011) (1553) (875) (36B)   ;(010010001100) (2214) (1164) (48C)   ;(011110101101) (3655) (1965) (7AD)   ;(110011011111) (6337) (3295) (CDF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;
;288;(111111111111) (7777) (4095) (FFF)    ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111011101111) (7357) (3823) (EEF)   ;(101011001110) (5316) (2766) (ACE)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;296;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(010001101000) (2150) (1128) (468)   ;(010001010110) (2126) (1110) (456)   ;(010101111001) (2571) (1401) (579)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;304;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(010101101001) (2551) (1385) (569)   ;(010001010111) (2127) (1111) (457)   ;(010101111001) (2571) (1401) (579)   ;(011010101101) (3255) (1709) (6AD)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;312;(011010011101) (3235) (1693) (69D)    ;(100010111101) (4275) (2237) (8BD)   ;(101111011110) (5736) (3038) (BDE)   ;(111011111111) (7377) (3839) (EFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;
;320;(111111111111) (7777) (4095) (FFF)    ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(110111101110) (6756) (3566) (DEE)   ;(011010101101) (3255) (1709) (6AD)   ;(011010011101) (3235) (1693) (69D)   ;
;328;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(010101111001) (2571) (1401) (579)   ;(010110001011) (2613) (1419) (58B)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;336;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(010101111010) (2572) (1402) (57A)   ;(010110001010) (2612) (1418) (58A)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;344;(011010011101) (3235) (1693) (69D)    ;(100111001110) (4716) (2510) (9CE)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;
;352;(111111111111) (7777) (4095) (FFF)    ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(101011001110) (5316) (2766) (ACE)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;360;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(010110001011) (2613) (1419) (58B)   ;(010001101000) (2150) (1128) (468)   ;(010101111010) (2572) (1402) (57A)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;368;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(010101111010) (2572) (1402) (57A)   ;(010001101000) (2150) (1128) (468)   ;(011010001011) (3213) (1675) (68B)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;376;(011010011101) (3235) (1693) (69D)    ;(011010101101) (3255) (1709) (6AD)   ;(111011101111) (7357) (3823) (EEF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;
;384;(111111111111) (7777) (4095) (FFF)    ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111011111111) (7377) (3839) (EFF)   ;(011110101101) (3655) (1965) (7AD)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;392;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(010101111010) (2572) (1402) (57A)   ;(010110001100) (2614) (1420) (58C)   ;(010101111001) (2571) (1401) (579)   ;(010110001100) (2614) (1420) (58C)   ;(011010011101) (3235) (1693) (69D)   ;
;400;(011010011101) (3235) (1693) (69D)    ;(011010011100) (3234) (1692) (69C)   ;(010110001010) (2612) (1418) (58A)   ;(010110001011) (2613) (1419) (58B)   ;(010101111001) (2571) (1401) (579)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;408;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(101111011110) (5736) (3038) (BDE)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;
;416;(111111111111) (7777) (4095) (FFF)    ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(110011011110) (6336) (3294) (CDE)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;424;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(010001101000) (2150) (1128) (468)   ;(010001000101) (2105) (1093) (445)   ;
;432;(010001010110) (2126) (1110) (456)    ;(010101111001) (2571) (1401) (579)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;440;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(100010101101) (4255) (2221) (8AD)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;
;448;(111111111111) (7777) (4095) (FFF)    ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(100110111110) (4676) (2494) (9BE)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;456;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011100) (3234) (1692) (69C)   ;(001100110011) (1463) (819) (333)   ;(001100110011) (1463) (819) (333)   ;
;464;(001100110011) (1463) (819) (333)    ;(001100110100) (1464) (820) (334)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;472;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(111011101111) (7357) (3823) (EEF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;
;480;(111111111111) (7777) (4095) (FFF)    ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(011110101101) (3655) (1965) (7AD)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;488;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(010001010111) (2127) (1111) (457)   ;(001100110011) (1463) (819) (333)   ;
;496;(001100110011) (1463) (819) (333)    ;(010101111001) (2571) (1401) (579)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;504;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(101111011110) (5736) (3038) (BDE)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;
;512;(111111111111) (7777) (4095) (FFF)    ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111011101111) (7357) (3823) (EEF)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;520;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(010110001011) (2613) (1419) (58B)   ;(010101111001) (2571) (1401) (579)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(010001010110) (2126) (1110) (456)   ;
;528;(010001101000) (2150) (1128) (468)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(010101111001) (2571) (1401) (579)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;536;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(100110111110) (4676) (2494) (9BE)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;
;544;(111111111111) (7777) (4095) (FFF)    ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(110011011110) (6336) (3294) (CDE)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;552;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(010001010111) (2127) (1111) (457)   ;(001101000110) (1506) (838) (346)   ;(010001100111) (2147) (1127) (467)   ;(010001010110) (2126) (1110) (456)   ;(100110011001) (4631) (2457) (999)   ;
;560;(011101110111) (3567) (1911) (777)    ;(010001010110) (2126) (1110) (456)   ;(010001100111) (2147) (1127) (467)   ;(001101000110) (1506) (838) (346)   ;(010101111001) (2571) (1401) (579)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;568;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010101101) (3255) (1709) (6AD)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;
;576;(111111111111) (7777) (4095) (FFF)    ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(101011001110) (5316) (2766) (ACE)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;584;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010101101) (3255) (1709) (6AD)   ;(011010011100) (3234) (1692) (69C)   ;(100110111101) (4675) (2493) (9BD)   ;(111011111111) (7377) (3839) (EFF)   ;
;592;(111111111111) (7777) (4095) (FFF)    ;(011110101101) (3655) (1965) (7AD)   ;(011010011100) (3234) (1692) (69C)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;600;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(110111101111) (6757) (3567) (DEF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;
;608;(111111111111) (7777) (4095) (FFF)    ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(100110111110) (4676) (2494) (9BE)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;616;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011110101110) (3656) (1966) (7AE)   ;(110111101111) (6757) (3567) (DEF)   ;
;624;(110111101111) (6757) (3567) (DEF)    ;(011110101101) (3655) (1965) (7AD)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;632;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(101111001110) (5716) (3022) (BCE)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;
;640;(111111111111) (7777) (4095) (FFF)    ;(111111111111) (7777) (4095) (FFF)   ;(111011111111) (7377) (3839) (EFF)   ;(011110101101) (3655) (1965) (7AD)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;648;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;656;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;664;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(100010101101) (4255) (2221) (8AD)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;
;672;(111111111111) (7777) (4095) (FFF)    ;(111111111111) (7777) (4095) (FFF)   ;(110111101111) (6757) (3567) (DEF)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(010110011101) (2635) (1437) (59D)   ;(010001111011) (2173) (1147) (47B)   ;(001101111011) (1573) (891) (37B)   ;
;680;(001101101010) (1552) (874) (36A)    ;(010010001100) (2214) (1164) (48C)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010101101) (3255) (1709) (6AD)   ;(011110101110) (3656) (1966) (7AE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;
;688;(100010111110) (4276) (2238) (8BE)    ;(100010101110) (4256) (2222) (8AE)   ;(011110101110) (3656) (1966) (7AE)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(010001111011) (2173) (1147) (47B)   ;(001101101010) (1552) (874) (36A)   ;
;696;(001101101010) (1552) (874) (36A)    ;(010001111100) (2174) (1148) (47C)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010101101) (3255) (1709) (6AD)   ;(111011111111) (7377) (3839) (EFF)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;
;704;(111111111111) (7777) (4095) (FFF)    ;(111111111111) (7777) (4095) (FFF)   ;(101011001110) (5316) (2766) (ACE)   ;(011010011101) (3235) (1693) (69D)   ;(010110001100) (2614) (1420) (58C)   ;(001101111011) (1573) (891) (37B)   ;(001101101011) (1553) (875) (36B)   ;(001101101010) (1552) (874) (36A)   ;
;712;(001101101010) (1552) (874) (36A)    ;(001101111011) (1573) (891) (37B)   ;(011010011101) (3235) (1693) (69D)   ;(011110101110) (3656) (1966) (7AE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;
;720;(100010111110) (4276) (2238) (8BE)    ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(011110101101) (3655) (1965) (7AD)   ;(010110011101) (2635) (1437) (59D)   ;(001101101010) (1552) (874) (36A)   ;(001101101010) (1552) (874) (36A)   ;
;728;(001101101010) (1552) (874) (36A)    ;(001101101011) (1553) (875) (36B)   ;(001101111011) (1573) (891) (37B)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(101111011110) (5736) (3038) (BDE)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;
;736;(111111111111) (7777) (4095) (FFF)    ;(111111111111) (7777) (4095) (FFF)   ;(100010111110) (4276) (2238) (8BE)   ;(010110001100) (2614) (1420) (58C)   ;(001101101011) (1553) (875) (36B)   ;(001101101010) (1552) (874) (36A)   ;(001101101010) (1552) (874) (36A)   ;(001101101010) (1552) (874) (36A)   ;
;744;(001101101010) (1552) (874) (36A)    ;(010110001100) (2614) (1420) (58C)   ;(011010101101) (3255) (1709) (6AD)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;
;752;(100010111110) (4276) (2238) (8BE)    ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(011010011101) (3235) (1693) (69D)   ;(001101101010) (1552) (874) (36A)   ;(001101101010) (1552) (874) (36A)   ;
;760;(001101101010) (1552) (874) (36A)    ;(001101101010) (1552) (874) (36A)   ;(001101101010) (1552) (874) (36A)   ;(010110001100) (2614) (1420) (58C)   ;(011010011101) (3235) (1693) (69D)   ;(100010111101) (4275) (2237) (8BD)   ;(111111111111) (7777) (4095) (FFF)   ;(111111111111) (7777) (4095) (FFF)   ;
;768;(111111111111) (7777) (4095) (FFF)    ;(111011101111) (7357) (3823) (EEF)   ;(011010011101) (3235) (1693) (69D)   ;(010110011100) (2634) (1436) (59C)   ;(010110001100) (2614) (1420) (58C)   ;(010010001100) (2214) (1164) (48C)   ;(010010001100) (2214) (1164) (48C)   ;(010010001100) (2214) (1164) (48C)   ;
;776;(010110001100) (2614) (1420) (58C)    ;(011010101101) (3255) (1709) (6AD)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;
;784;(100010111110) (4276) (2238) (8BE)    ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(010110001100) (2614) (1420) (58C)   ;(001101111011) (1573) (891) (37B)   ;
;792;(001101111011) (1573) (891) (37B)    ;(010001111011) (2173) (1147) (47B)   ;(010001111011) (2173) (1147) (47B)   ;(010110001100) (2614) (1420) (58C)   ;(011010011101) (3235) (1693) (69D)   ;(011010101101) (3255) (1709) (6AD)   ;(111011101111) (7357) (3823) (EEF)   ;(111111111111) (7777) (4095) (FFF)   ;
;800;(111111111111) (7777) (4095) (FFF)    ;(110011011111) (6337) (3295) (CDF)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;808;(011010011101) (3235) (1693) (69D)    ;(011110101101) (3655) (1965) (7AD)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;
;816;(100010111110) (4276) (2238) (8BE)    ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(011110101110) (3656) (1966) (7AE)   ;(011010011101) (3235) (1693) (69D)   ;
;824;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(110011011110) (6336) (3294) (CDE)   ;(111111111111) (7777) (4095) (FFF)   ;
;832;(111111111111) (7777) (4095) (FFF)    ;(100010111110) (4276) (2238) (8BE)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;840;(011010101101) (3255) (1709) (6AD)    ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;
;848;(100010111110) (4276) (2238) (8BE)    ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(011010011101) (3235) (1693) (69D)   ;
;856;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(100010111110) (4276) (2238) (8BE)   ;(111111111111) (7777) (4095) (FFF)   ;
;864;(111011101111) (7357) (3823) (EEF)    ;(011010101101) (3255) (1709) (6AD)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;872;(011110101110) (3656) (1966) (7AE)    ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;
;880;(100010111110) (4276) (2238) (8BE)    ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(011110101101) (3655) (1965) (7AD)   ;
;888;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010101101) (3255) (1709) (6AD)   ;(111011101111) (7357) (3823) (EEF)   ;
;896;(110011011110) (6336) (3294) (CDE)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;904;(011110101101) (3655) (1965) (7AD)    ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;
;912;(100010111110) (4276) (2238) (8BE)    ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(011110101101) (3655) (1965) (7AD)   ;
;920;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(110011011110) (6336) (3294) (CDE)   ;
;928;(100110111110) (4676) (2494) (9BE)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;936;(100010111110) (4276) (2238) (8BE)    ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;
;944;(100010111110) (4276) (2238) (8BE)    ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;(100010111110) (4276) (2238) (8BE)   ;
;952;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(101011001110) (5316) (2766) (ACE)   ;
;960;(011110101101) (3655) (1965) (7AD)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;968;(011010011101) (3235) (1693) (69D)    ;(011010101101) (3255) (1709) (6AD)   ;(011010101101) (3255) (1709) (6AD)   ;(011110101101) (3655) (1965) (7AD)   ;(011110101110) (3656) (1966) (7AE)   ;(011110101110) (3656) (1966) (7AE)   ;(011110101110) (3656) (1966) (7AE)   ;(011110101110) (3656) (1966) (7AE)   ;
;976;(011110101110) (3656) (1966) (7AE)    ;(011110101110) (3656) (1966) (7AE)   ;(011110101110) (3656) (1966) (7AE)   ;(011110101110) (3656) (1966) (7AE)   ;(011110101101) (3655) (1965) (7AD)   ;(011110101110) (3656) (1966) (7AE)   ;(011010101101) (3255) (1709) (6AD)   ;(011010101101) (3255) (1709) (6AD)   ;
;984;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011110101101) (3655) (1965) (7AD)   ;
;992;(111011111111) (7377) (3839) (EFF)    ;(110011011110) (6336) (3294) (CDE)   ;(101111001110) (5716) (3022) (BCE)   ;(100110111110) (4676) (2494) (9BE)   ;(011110101110) (3656) (1966) (7AE)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;1000;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;1008;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;(011010011101) (3235) (1693) (69D)   ;
;1016;(011010011101) (3235) (1693) (69D)    ;(011010011101) (3235) (1693) (69D)   ;(011010101101) (3255) (1709) (6AD)   ;(100010101110) (4256) (2222) (8AE)   ;(100010111110) (4276) (2238) (8BE)   ;(101011001110) (5316) (2766) (ACE)   ;(110111101111) (6757) (3567) (DEF)   ;(111011101111) (7357) (3823) (EEF)   ;


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 1,044 / 32,401 ( 3 % ) ;
; C16 interconnects     ; 10 / 1,326 ( < 1 % )   ;
; C4 interconnects      ; 453 / 21,816 ( 2 % )   ;
; Direct links          ; 245 / 32,401 ( < 1 % ) ;
; Global clocks         ; 4 / 10 ( 40 % )        ;
; Local interconnects   ; 684 / 10,320 ( 7 % )   ;
; R24 interconnects     ; 26 / 1,289 ( 2 % )     ;
; R4 interconnects      ; 549 / 28,186 ( 2 % )   ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.81) ; Number of LABs  (Total = 84) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 6                            ;
; 2                                           ; 5                            ;
; 3                                           ; 1                            ;
; 4                                           ; 1                            ;
; 5                                           ; 1                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 4                            ;
; 9                                           ; 0                            ;
; 10                                          ; 1                            ;
; 11                                          ; 2                            ;
; 12                                          ; 2                            ;
; 13                                          ; 0                            ;
; 14                                          ; 3                            ;
; 15                                          ; 10                           ;
; 16                                          ; 48                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 0.99) ; Number of LABs  (Total = 84) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 6                            ;
; 1 Clock                            ; 48                           ;
; 1 Clock enable                     ; 19                           ;
; 1 Sync. clear                      ; 7                            ;
; 1 Sync. load                       ; 3                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 16.25) ; Number of LABs  (Total = 84) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 3                            ;
; 2                                            ; 6                            ;
; 3                                            ; 2                            ;
; 4                                            ; 3                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 1                            ;
; 8                                            ; 1                            ;
; 9                                            ; 1                            ;
; 10                                           ; 1                            ;
; 11                                           ; 2                            ;
; 12                                           ; 2                            ;
; 13                                           ; 0                            ;
; 14                                           ; 6                            ;
; 15                                           ; 9                            ;
; 16                                           ; 11                           ;
; 17                                           ; 3                            ;
; 18                                           ; 2                            ;
; 19                                           ; 2                            ;
; 20                                           ; 2                            ;
; 21                                           ; 5                            ;
; 22                                           ; 2                            ;
; 23                                           ; 4                            ;
; 24                                           ; 2                            ;
; 25                                           ; 2                            ;
; 26                                           ; 0                            ;
; 27                                           ; 2                            ;
; 28                                           ; 3                            ;
; 29                                           ; 3                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 4                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 6.71) ; Number of LABs  (Total = 84) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 11                           ;
; 2                                               ; 7                            ;
; 3                                               ; 6                            ;
; 4                                               ; 7                            ;
; 5                                               ; 9                            ;
; 6                                               ; 9                            ;
; 7                                               ; 8                            ;
; 8                                               ; 4                            ;
; 9                                               ; 2                            ;
; 10                                              ; 4                            ;
; 11                                              ; 1                            ;
; 12                                              ; 3                            ;
; 13                                              ; 2                            ;
; 14                                              ; 1                            ;
; 15                                              ; 4                            ;
; 16                                              ; 4                            ;
; 17                                              ; 0                            ;
; 18                                              ; 1                            ;
; 19                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 11.02) ; Number of LABs  (Total = 84) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 4                            ;
; 3                                            ; 9                            ;
; 4                                            ; 6                            ;
; 5                                            ; 3                            ;
; 6                                            ; 7                            ;
; 7                                            ; 3                            ;
; 8                                            ; 5                            ;
; 9                                            ; 3                            ;
; 10                                           ; 3                            ;
; 11                                           ; 7                            ;
; 12                                           ; 6                            ;
; 13                                           ; 3                            ;
; 14                                           ; 2                            ;
; 15                                           ; 3                            ;
; 16                                           ; 0                            ;
; 17                                           ; 2                            ;
; 18                                           ; 3                            ;
; 19                                           ; 2                            ;
; 20                                           ; 1                            ;
; 21                                           ; 3                            ;
; 22                                           ; 1                            ;
; 23                                           ; 0                            ;
; 24                                           ; 1                            ;
; 25                                           ; 1                            ;
; 26                                           ; 0                            ;
; 27                                           ; 2                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 2                            ;
; 32                                           ; 0                            ;
; 33                                           ; 0                            ;
; 34                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 21        ; 0            ; 21        ; 0            ; 0            ; 21        ; 21        ; 0            ; 21        ; 21        ; 0            ; 18           ; 0            ; 0            ; 3            ; 0            ; 18           ; 3            ; 0            ; 0            ; 0            ; 18           ; 0            ; 0            ; 0            ; 0            ; 0            ; 21        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 21           ; 0         ; 21           ; 21           ; 0         ; 0         ; 21           ; 0         ; 0         ; 21           ; 3            ; 21           ; 21           ; 18           ; 21           ; 3            ; 18           ; 21           ; 21           ; 21           ; 3            ; 21           ; 21           ; 21           ; 21           ; 21           ; 0         ; 21           ; 21           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; vga_hs             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_vs             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_data[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_data[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_data[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_data[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_data[4]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_data[5]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_data[6]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_data[7]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_data[8]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_data[9]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_data[10]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_data[11]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_data[12]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_data[13]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_data[14]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_data[15]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_rx            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                           ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                  ; Destination Clock(s)                                                             ; Delay Added in ns ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------+
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0]                         ; game_ctrl:m4|clk_cnt[3]                                                          ; 17.0              ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0]                         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0],game_ctrl:m4|clk_cnt[3] ; 3.4               ;
; rgb_timing:m1|rgb_vs                                                             ; rgb_timing:m1|rgb_vs                                                             ; 3.0               ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0]                         ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0]                         ; 2.1               ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0],game_ctrl:m4|clk_cnt[3] ; game_ctrl:m4|clk_cnt[3]                                                          ; 1.6               ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+--------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                  ;
+-----------------------------+------------------------------+-------------------+
; Source Register             ; Destination Register         ; Delay Added in ns ;
+-----------------------------+------------------------------+-------------------+
; game_ctrl:m4|state[0]       ; game_ctrl:m4|left_time[9]    ; 3.685             ;
; game_ctrl:m4|state[1]       ; game_ctrl:m4|left_time[8]    ; 3.275             ;
; game_ctrl:m4|clk_cnt[3]     ; game_ctrl:m4|clk_cnt[3]      ; 3.025             ;
; game_ctrl:m4|left_time[11]  ; game_ctrl:m4|left_time[9]    ; 1.560             ;
; game_ctrl:m4|left_time[10]  ; game_ctrl:m4|left_time[9]    ; 1.560             ;
; game_ctrl:m4|left_time[8]   ; game_ctrl:m4|left_time[9]    ; 1.560             ;
; game_ctrl:m4|left_time[7]   ; game_ctrl:m4|left_time[9]    ; 1.560             ;
; game_ctrl:m4|left_time[6]   ; game_ctrl:m4|left_time[9]    ; 1.560             ;
; game_ctrl:m4|left_time[4]   ; game_ctrl:m4|left_time[9]    ; 1.560             ;
; game_ctrl:m4|left_time[3]   ; game_ctrl:m4|left_time[9]    ; 1.560             ;
; game_ctrl:m4|left_time[2]   ; game_ctrl:m4|left_time[9]    ; 1.560             ;
; game_ctrl:m4|left_time[1]   ; game_ctrl:m4|left_time[9]    ; 1.560             ;
; game_ctrl:m4|left_time[5]   ; game_ctrl:m4|left_time[9]    ; 1.560             ;
; game_ctrl:m4|left_time[9]   ; game_ctrl:m4|left_time[9]    ; 1.560             ;
; game_ctrl:m4|clk_cnt[2]     ; game_ctrl:m4|clk_cnt[3]      ; 0.944             ;
; game_ctrl:m4|clk_cnt[0]     ; game_ctrl:m4|clk_cnt[3]      ; 0.944             ;
; game_ctrl:m4|clk_cnt[1]     ; game_ctrl:m4|clk_cnt[3]      ; 0.944             ;
; rgb_timing:m1|rgb_vs        ; display:m2|vs_in_r           ; 0.811             ;
; game_ctrl:m4|radom_cnt[3]   ; game_ctrl:m4|mole_find[3]    ; 0.129             ;
; game_ctrl:m4|radom_cnt[2]   ; game_ctrl:m4|mole_find[2]    ; 0.129             ;
; game_ctrl:m4|radom_cnt[1]   ; game_ctrl:m4|mole_find[1]    ; 0.129             ;
; game_ctrl:m4|radom_cnt[0]   ; game_ctrl:m4|mole_find[0]    ; 0.129             ;
; display:m2|rom_time_addr[3] ; display:m2|rom_time_data[31] ; 0.068             ;
; display:m2|rom_time_addr[1] ; display:m2|rom_time_data[27] ; 0.056             ;
; display:m2|rom_time_addr[0] ; display:m2|rom_time_data[27] ; 0.052             ;
+-----------------------------+------------------------------+-------------------+
Note: This table only shows the top 25 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (119006): Selected device EP4CE10F17C8 for design "top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/db/video_pll_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0] port File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/db/video_pll_altpll.v Line: 44
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/top.sv Line: 2
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/db/video_pll_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node game_ctrl:m4|clk_cnt[3]  File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/game_ctrl.sv Line: 21
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node game_ctrl:m4|clk_cnt[3]~0 File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/game_ctrl.sv Line: 21
Info (176353): Automatically promoted node rgb_timing:m1|rgb_vs  File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/rgb_timing.sv Line: 5
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node display:m2|vs_in_r File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/display.sv Line: 155
        Info (176357): Destination node rgb_timing:m1|rgb_vs~0 File: E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/src/rgb_timing.sv Line: 5
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.45 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:00
Info (144001): Generated suppressed messages file E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/output_files/top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 5967 megabytes
    Info: Processing ended: Thu May 11 18:24:39 2023
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:12


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/FPGA_work/Cyclone/Code_VGA_HDMI/Game_Mole/output_files/top.fit.smsg.


