/**
 * @file adc.c
 * @author Chris McGalliard - port of L4 HAL by Luke Oxley (lcoxley@purdue.edu)
 * @brief 
 * @version 0.1
 * @date 2023-09-17
 */

#include "common/phal_F4_F7/adc/adc.h"

bool PHAL_initADC(ADC_TypeDef* adc, ADCInitConfig_t* config, ADCChannelConfig_t channels[], uint8_t num_channels)
{
    // Enable clock to the selected peripheral 
    RCC->APB2ENR |= (1 << (RCC_APB2ENR_ADC1EN_Pos + config->adc_number - 1)) & (0x7UL << RCC_APB2ENR_ADC1EN_Pos);
    
    // Set prescaler (todo maintain acceptable bounds)
    ADC123_COMMON->CCR &= ~(ADC_CCR_ADCPRE_Msk);
    ADC123_COMMON->CCR |= (config->clock_prescaler << ADC_CCR_ADCPRE_Pos) & ADC_CCR_ADCPRE_Msk;

    // Set conversion mode on regular channels
    adc->CR2 &= ~(ADC_CR2_CONT);
    adc->CR1 &= ~(ADC_CR1_DISCEN);
    config->cont_conv_mode ? (adc->CR2 |= (ADC_CR2_CONT)) : (adc->CR1 |= (ADC_CR1_DISCEN));

    // Set resolution
    adc->CR1 &= ~(ADC_CR1_RES);
    adc->CR1 |= (config->resolution << ADC_CR1_RES_Pos) & ADC_CR1_RES_Msk;

    // Set data alignment
    adc->CR2 &= ~(ADC_CR2_ALIGN);
    adc->CR2 |= (config->data_align << ADC_CR2_ALIGN_Pos) & ADC_CR2_ALIGN_Msk;

    // Regular channel sequence length
    adc->SQR1 &= ~(ADC_SQR1_L);
    adc->SQR1 |= ((num_channels - 1) << ADC_SQR1_L_Pos) & ADC_SQR1_L_Msk;

    // DMA configuration
    if (config->dma_mode != ADC_DMA_OFF)
    {
        // Circular or one shot
        adc->CR2 |= (ADC_CR2_DMA) | 
            (((config->dma_mode == ADC_DMA_CIRCULAR) << ADC_CR2_DDS_Pos) & ADC_CR2_DDS_Msk);
    }
    else
    {
        // Disable ADC DMA Mode
        adc->CR2 &= ~(ADC_CR2_DMA);
    }

    // Channel configuration
    for (int i = 0; i < num_channels; i++)
    {
        // Configure sample time: https://controllerstech.com/adc-conversion-time-frequency-calculation-in-stm32/
        if (channels[i].channel < 10)
        {
            adc->SMPR2 &= ~(ADC_SMPR2_SMP0_Msk << (ADC_SMPR2_SMP1_Pos * channels[i].channel));
            adc->SMPR2 |= (channels[i].sampling_time & ADC_SMPR2_SMP0_Msk) << (ADC_SMPR2_SMP1_Pos * channels[i].channel);
        }
        else if (channels[i].channel > 9 && channels[i].channel < 19)
        {
            adc->SMPR1 &= ~(ADC_SMPR1_SMP10_Msk << (ADC_SMPR1_SMP11_Pos * (channels[i].channel - 10)));
            adc->SMPR1 |= (channels[i].sampling_time & ADC_SMPR1_SMP10_Msk) << (ADC_SMPR1_SMP11_Pos * (channels[i].channel - 10));
        }

        // Sequence rank
        if (channels[i].rank < 7)
        {
            adc->SQR3 &= ~(ADC_SQR3_SQ1_Msk << ((channels[i].rank - 1) * 5));
            adc->SQR3 |= (channels[i].channel &  ADC_SQR3_SQ1_Msk) << ((channels[i].rank - 1) * 5);
        }
        else if (channels[i].rank < 13)
        {
            adc->SQR2 &= ~(ADC_SQR2_SQ7_Msk << ((channels[i].rank - 7) * 5));
            adc->SQR2 |= (channels[i].channel & ADC_SQR2_SQ7_Msk) << ((channels[i].rank - 7) * 5);
        }
        else if (channels[i].rank < 17)
        {
            adc->SQR1 &= ~(ADC_SQR1_SQ13_Msk << ((channels[i].rank - 13) * 5));
            adc->SQR1 |= (channels[i].channel & ADC_SQR1_SQ13_Msk) << ((channels[i].rank - 13) * 5);
        }
    }

    // Wake up from power down if necessary
    if (!(adc->CR2 &= ADC_CR2_ADON_Msk))
    {
        adc->CR2 |= (ADC_CR2_ADON);
    }

    return true;
}

bool PHAL_startADC(ADC_TypeDef* adc)
{
    adc->CR2 |= ADC_CR2_SWSTART;
    return true;
}

bool PHAL_stopADC(ADC_TypeDef* adc)
{
    adc->CR2 &= ~(ADC_CR2_SWSTART);
    return true;
}

uint16_t PHAL_readADC(ADC_TypeDef* adc)
{
    return (uint16_t) (adc->DR & ADC_DR_DATA_Msk);
}

