{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576161847497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576161847499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 11:44:07 2019 " "Processing started: Thu Dec 12 11:44:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576161847499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576161847499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576161847499 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ramdata.qip " "Tcl Script File ramdata.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ramdata.qip " "set_global_assignment -name QIP_FILE ramdata.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1576161847624 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1576161847624 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1576161848882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_forward.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidade_forward.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_forward " "Found entity 1: unidade_forward" {  } { { "unidade_forward.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/unidade_forward.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_a_equals_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare_a_equals_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare_a_equals_b-SYN " "Found design unit 1: compare_a_equals_b-SYN" {  } { { "compare_a_equals_b.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/compare_a_equals_b.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849638 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare_a_equals_b " "Found entity 1: compare_a_equals_b" {  } { { "compare_a_equals_b.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/compare_a_equals_b.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_stall.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidade_stall.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_stall " "Found entity 1: unidade_stall" {  } { { "unidade_stall.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/unidade_stall.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stall_mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stall_mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stall_mux " "Found entity 1: stall_mux" {  } { { "stall_mux.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/stall_mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lui.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lui.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lui " "Found entity 1: lui" {  } { { "lui.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lui.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_instruction.bdf 1 1 " "Found 1 design units, including 1 entities, in source file xor_instruction.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xor_instruction " "Found entity 1: xor_instruction" {  } { { "xor_instruction.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/xor_instruction.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_clshift_srl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_clshift_srl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift_srl-SYN " "Found design unit 1: lpm_clshift_srl-SYN" {  } { { "lpm_clshift_srl.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_clshift_srl.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849643 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_srl " "Found entity 1: lpm_clshift_srl" {  } { { "lpm_clshift_srl.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_clshift_srl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_clshift_sll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_clshift_sll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift_sll-SYN " "Found design unit 1: lpm_clshift_sll-SYN" {  } { { "lpm_clshift_sll.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_clshift_sll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849644 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_sll " "Found entity 1: lpm_clshift_sll" {  } { { "lpm_clshift_sll.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_clshift_sll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_clshift1_sra.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_clshift1_sra.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift1_sra-SYN " "Found design unit 1: lpm_clshift1_sra-SYN" {  } { { "lpm_clshift1_sra.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_clshift1_sra.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849646 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift1_sra " "Found entity 1: lpm_clshift1_sra" {  } { { "lpm_clshift1_sra.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_clshift1_sra.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IFID.bdf 1 1 " "Found 1 design units, including 1 entities, in source file IFID.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IFID " "Found entity 1: IFID" {  } { { "IFID.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/IFID.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mux0.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849654 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "ram.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ram.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849656 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849656 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ula_tb.vhd " "Can't analyze file -- file ula_tb.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1576161849657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula32bit " "Found entity 1: ula32bit" {  } { { "ula32bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849659 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "testeMux.bdf " "Can't analyze file -- file testeMux.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1576161849660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControleUla.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ControleUla.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ControleUla " "Found entity 1: ControleUla" {  } { { "ControleUla.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ControleUla.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlePipe.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controlePipe.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controlePipe " "Found entity 1: controlePipe" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file banco_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 banco_reg " "Found entity 1: banco_reg" {  } { { "banco_reg.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/banco_reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registrador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file write_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 write_register " "Found entity 1: write_register" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensao_sinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file extensao_sinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 extensao_sinal " "Found entity 1: extensao_sinal" {  } { { "extensao_sinal.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/extensao_sinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "desloca_dois_esquerda.bdf 1 1 " "Found 1 design units, including 1 entities, in source file desloca_dois_esquerda.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 desloca_dois_esquerda " "Found entity 1: desloca_dois_esquerda" {  } { { "desloca_dois_esquerda.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/desloca_dois_esquerda.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mais4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Mais4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mais4 " "Found entity 1: Mais4" {  } { { "Mais4.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/Mais4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maisUm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file maisUm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 maisUm " "Found entity 1: maisUm" {  } { { "maisUm.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/maisUm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_muxULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_muxULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_muxula-SYN " "Found design unit 1: lpm_muxula-SYN" {  } { { "lpm_muxULA.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_muxULA.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849672 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_muxULA " "Found entity 1: lpm_muxULA" {  } { { "lpm_muxULA.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_muxULA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849672 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Documentos/OAC-pipeline/Trab2OAC20191/oac20191unb2/Fulladder/fulladder.bdf " "Can't analyze file -- file ../Documentos/OAC-pipeline/Trab2OAC20191/oac20191unb2/Fulladder/fulladder.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1576161849674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MipsProcessador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MipsProcessador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MipsProcessador " "Found entity 1: MipsProcessador" {  } { { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IDEX.bdf 1 1 " "Found 1 design units, including 1 entities, in source file IDEX.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IDEX " "Found entity 1: IDEX" {  } { { "IDEX.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/IDEX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg1bit " "Found entity 1: reg1bit" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg5bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg5bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg5bits " "Found entity 1: reg5bits" {  } { { "reg5bits.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg5bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EXMEM.bdf 1 1 " "Found 1 design units, including 1 entities, in source file EXMEM.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EXMEM " "Found entity 1: EXMEM" {  } { { "EXMEM.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/EXMEM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEMWB.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MEMWB.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MEMWB " "Found entity 1: MEMWB" {  } { { "MEMWB.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MEMWB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste_dataRam.bdf 1 1 " "Found 1 design units, including 1 entities, in source file teste_dataRam.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 teste_dataRam " "Found entity 1: teste_dataRam" {  } { { "teste_dataRam.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/teste_dataRam.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_muxRegDst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_muxRegDst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_muxregdst-SYN " "Found design unit 1: lpm_muxregdst-SYN" {  } { { "lpm_muxRegDst.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_muxRegDst.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849687 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_muxRegDst " "Found entity 1: lpm_muxRegDst" {  } { { "lpm_muxRegDst.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_muxRegDst.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_muxOrigAlu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_muxOrigAlu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_muxorigalu-SYN " "Found design unit 1: lpm_muxorigalu-SYN" {  } { { "lpm_muxOrigAlu.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_muxOrigAlu.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849690 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_muxOrigAlu " "Found entity 1: lpm_muxOrigAlu" {  } { { "lpm_muxOrigAlu.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_muxOrigAlu.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxPC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxPC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxpc-SYN " "Found design unit 1: muxpc-SYN" {  } { { "muxPC.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/muxPC.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849692 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxPC " "Found entity 1: muxPC" {  } { { "muxPC.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/muxPC.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux2-SYN " "Found design unit 1: lpm_mux2-SYN" {  } { { "lpm_mux2.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mux2.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849694 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Found entity 1: lpm_mux2" {  } { { "lpm_mux2.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mux2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux_memdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux_memdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux_memdata-SYN " "Found design unit 1: lpm_mux_memdata-SYN" {  } { { "lpm_mux_memdata.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mux_memdata.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849696 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux_memdata " "Found entity 1: lpm_mux_memdata" {  } { { "lpm_mux_memdata.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mux_memdata.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxxxx.bdf 1 1 " "Found 1 design units, including 1 entities, in source file muxxxx.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 muxxxx " "Found entity 1: muxxxx" {  } { { "muxxxx.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/muxxxx.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC_MAIS_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PC_MAIS_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_mais_4-SYN " "Found design unit 1: pc_mais_4-SYN" {  } { { "PC_MAIS_4.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/PC_MAIS_4.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849698 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_MAIS_4 " "Found entity 1: PC_MAIS_4" {  } { { "PC_MAIS_4.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/PC_MAIS_4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_divide0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_divide0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_divide0-SYN " "Found design unit 1: lpm_divide0-SYN" {  } { { "lpm_divide0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_divide0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849699 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide0 " "Found entity 1: lpm_divide0" {  } { { "lpm_divide0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_divide0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mult0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mult0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mult0-SYN " "Found design unit 1: lpm_mult0-SYN" {  } { { "lpm_mult0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mult0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849701 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult0 " "Found entity 1: lpm_mult0" {  } { { "lpm_mult0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mult0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux_sll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux_sll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux_sll-SYN " "Found design unit 1: lpm_mux_sll-SYN" {  } { { "lpm_mux_sll.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mux_sll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849703 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux_sll " "Found entity 1: lpm_mux_sll" {  } { { "lpm_mux_sll.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mux_sll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_data.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memoria_data.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memoria_data " "Found entity 1: memoria_data" {  } { { "memoria_data.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/memoria_data.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_de_forward.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidade_de_forward.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_de_forward " "Found entity 1: unidade_de_forward" {  } { { "unidade_de_forward.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/unidade_de_forward.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_fwd_A.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_fwd_A.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_fwd_a-SYN " "Found design unit 1: lpm_fwd_a-SYN" {  } { { "lpm_fwd_A.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_fwd_A.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849707 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_fwd_A " "Found entity 1: lpm_fwd_A" {  } { { "lpm_fwd_A.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_fwd_A.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161849707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161849707 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MipsProcessador " "Elaborating entity \"MipsProcessador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1576161849855 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "reg_2_ " "Converted elements in bus name \"reg_2_\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "reg_2_\[31..0\] reg_2_31..0 " "Converted element name(s) from \"reg_2_\[31..0\]\" to \"reg_2_31..0\"" {  } { { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 552 1488 1816 1192 "inst19" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161849866 ""}  } { { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 552 1488 1816 1192 "inst19" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1576161849866 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "reg_2_5 " "Converted elements in bus name \"reg_2_5\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "reg_2_5\[31..0\] reg_2_531..0 " "Converted element name(s) from \"reg_2_5\[31..0\]\" to \"reg_2_531..0\"" {  } { { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 552 1488 1816 1192 "inst19" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161849866 ""}  } { { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 552 1488 1816 1192 "inst19" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1576161849866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlePipe controlePipe:inst16 " "Elaborating entity \"controlePipe\" for hierarchy \"controlePipe:inst16\"" {  } { { "MipsProcessador.bdf" "inst16" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { -48 1512 1712 336 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161849871 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst23 " "Block or symbol \"NOT\" of instance \"inst23\" overlaps another block or symbol" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { { 768 728 776 800 "inst23" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161849872 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst25 " "Block or symbol \"NOT\" of instance \"inst25\" overlaps another block or symbol" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { { 800 728 776 832 "inst25" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161849872 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst29 " "Block or symbol \"NOT\" of instance \"inst29\" overlaps another block or symbol" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { { 936 736 784 968 "inst29" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161849872 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst31 " "Block or symbol \"NOT\" of instance \"inst31\" overlaps another block or symbol" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { { 968 736 784 1000 "inst31" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161849872 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst34 " "Block or symbol \"NOT\" of instance \"inst34\" overlaps another block or symbol" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { { 1104 736 784 1136 "inst34" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161849872 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst36 " "Block or symbol \"NOT\" of instance \"inst36\" overlaps another block or symbol" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { { 1136 736 784 1168 "inst36" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161849872 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst39 " "Block or symbol \"NOT\" of instance \"inst39\" overlaps another block or symbol" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { { 1280 744 792 1312 "inst39" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161849873 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst44 " "Block or symbol \"NOT\" of instance \"inst44\" overlaps another block or symbol" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { { 1456 744 792 1488 "inst44" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161849873 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst47 " "Block or symbol \"NOT\" of instance \"inst47\" overlaps another block or symbol" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { { 1520 744 792 1552 "inst47" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161849873 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst46 " "Block or symbol \"NOT\" of instance \"inst46\" overlaps another block or symbol" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { { 1616 744 792 1648 "inst46" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161849873 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst50 " "Block or symbol \"NOT\" of instance \"inst50\" overlaps another block or symbol" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { { 1680 744 792 1712 "inst50" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161849873 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst53 " "Block or symbol \"NOT\" of instance \"inst53\" overlaps another block or symbol" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { { 1800 744 792 1832 "inst53" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161849873 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst57 " "Block or symbol \"NOT\" of instance \"inst57\" overlaps another block or symbol" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { { 1984 744 792 2016 "inst57" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161849873 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst61 " "Block or symbol \"NOT\" of instance \"inst61\" overlaps another block or symbol" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { { 2152 744 792 2184 "inst61" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161849873 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst63 " "Block or symbol \"NOT\" of instance \"inst63\" overlaps another block or symbol" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { { 2184 744 792 2216 "inst63" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161849873 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst65 " "Block or symbol \"NOT\" of instance \"inst65\" overlaps another block or symbol" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { { 2216 744 792 2248 "inst65" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161849873 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst71 " "Block or symbol \"NOT\" of instance \"inst71\" overlaps another block or symbol" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { { 2384 744 792 2416 "inst71" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161849873 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "funct " "Pin \"funct\" not connected" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { { -40 -408 -240 -24 "funct\[5..0\]" "" } { -48 -240 -135 -32 "funct\[5..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1576161849873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFID IFID:inst24 " "Elaborating entity \"IFID\" for hierarchy \"IFID:inst24\"" {  } { { "MipsProcessador.bdf" "inst24" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 632 888 1216 792 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161849876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador IFID:inst24\|registrador:pc1 " "Elaborating entity \"registrador\" for hierarchy \"IFID:inst24\|registrador:pc1\"" {  } { { "IFID.bdf" "pc1" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/IFID.bdf" { { 104 336 488 232 "pc1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161849879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_stall unidade_stall:inst6 " "Elaborating entity \"unidade_stall\" for hierarchy \"unidade_stall:inst6\"" {  } { { "MipsProcessador.bdf" "inst6" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { -224 2160 2336 -96 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161849884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEX IDEX:inst25 " "Elaborating entity \"IDEX\" for hierarchy \"IDEX:inst25\"" {  } { { "MipsProcessador.bdf" "inst25" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 536 2168 2504 1112 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161849886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg1bit IDEX:inst25\|reg1bit:inst1 " "Elaborating entity \"reg1bit\" for hierarchy \"IDEX:inst25\|reg1bit:inst1\"" {  } { { "IDEX.bdf" "inst1" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/IDEX.bdf" { { 1224 504 648 1352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161849892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg5bits IDEX:inst25\|reg5bits:instrd " "Elaborating entity \"reg5bits\" for hierarchy \"IDEX:inst25\|reg5bits:instrd\"" {  } { { "IDEX.bdf" "instrd" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/IDEX.bdf" { { 80 496 632 208 "instrd" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161849925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stall_mux stall_mux:inst1 " "Elaborating entity \"stall_mux\" for hierarchy \"stall_mux:inst1\"" {  } { { "MipsProcessador.bdf" "inst1" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 32 2168 2392 416 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161849932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux stall_mux:inst1\|21mux:inst " "Elaborating entity \"21mux\" for hierarchy \"stall_mux:inst1\|21mux:inst\"" {  } { { "stall_mux.bdf" "inst" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/stall_mux.bdf" { { 104 576 696 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161849941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stall_mux:inst1\|21mux:inst " "Elaborated megafunction instantiation \"stall_mux:inst1\|21mux:inst\"" {  } { { "stall_mux.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/stall_mux.bdf" { { 104 576 696 184 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161849944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_reg banco_reg:inst19 " "Elaborating entity \"banco_reg\" for hierarchy \"banco_reg:inst19\"" {  } { { "MipsProcessador.bdf" "inst19" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 552 1488 1816 1192 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161849960 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "reg_2_ " "Converted elements in bus name \"reg_2_\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "reg_2_\[31..0\] reg_2_31..0 " "Converted element name(s) from \"reg_2_\[31..0\]\" to \"reg_2_31..0\"" {  } { { "banco_reg.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/banco_reg.bdf" { { 1360 -632 -456 1376 "reg_2_\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161849972 ""}  } { { "banco_reg.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/banco_reg.bdf" { { 1360 -632 -456 1376 "reg_2_\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1576161849972 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "reg_2_5 " "Converted elements in bus name \"reg_2_5\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "reg_2_5\[31..0\] reg_2_531..0 " "Converted element name(s) from \"reg_2_5\[31..0\]\" to \"reg_2_531..0\"" {  } { { "banco_reg.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/banco_reg.bdf" { { 992 -632 -456 1008 "reg_2_5\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161849972 ""}  } { { "banco_reg.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/banco_reg.bdf" { { 992 -632 -456 1008 "reg_2_5\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1576161849972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 banco_reg:inst19\|lpm_mux0:d1 " "Elaborating entity \"lpm_mux0\" for hierarchy \"banco_reg:inst19\|lpm_mux0:d1\"" {  } { { "banco_reg.bdf" "d1" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/banco_reg.bdf" { { -56 -392 -248 504 "d1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161849977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX banco_reg:inst19\|lpm_mux0:d1\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"banco_reg:inst19\|lpm_mux0:d1\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux0.vhd" "LPM_MUX_component" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mux0.vhd" 1181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161850026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "banco_reg:inst19\|lpm_mux0:d1\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"banco_reg:inst19\|lpm_mux0:d1\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mux0.vhd" 1181 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161850031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "banco_reg:inst19\|lpm_mux0:d1\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"banco_reg:inst19\|lpm_mux0:d1\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161850032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161850032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161850032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161850032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161850032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161850032 ""}  } { { "lpm_mux0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mux0.vhd" 1181 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576161850032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_b6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_b6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_b6e " "Found entity 1: mux_b6e" {  } { { "db/mux_b6e.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/mux_b6e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161850149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161850149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_b6e banco_reg:inst19\|lpm_mux0:d1\|LPM_MUX:LPM_MUX_component\|mux_b6e:auto_generated " "Elaborating entity \"mux_b6e\" for hierarchy \"banco_reg:inst19\|lpm_mux0:d1\|LPM_MUX:LPM_MUX_component\|mux_b6e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161850151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_register banco_reg:inst19\|write_register:inst1 " "Elaborating entity \"write_register\" for hierarchy \"banco_reg:inst19\|write_register:inst1\"" {  } { { "banco_reg.bdf" "inst1" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/banco_reg.bdf" { { 432 424 600 528 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161850184 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not2 " "Block or symbol \"NOT\" of instance \"not2\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 368 320 368 400 "not2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161850185 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not7 " "Block or symbol \"NOT\" of instance \"not7\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 736 320 368 768 "not7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161850185 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not9 " "Block or symbol \"NOT\" of instance \"not9\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 864 320 368 896 "not9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161850185 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not11 " "Block or symbol \"NOT\" of instance \"not11\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 896 320 368 928 "not11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161850186 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not18 " "Block or symbol \"NOT\" of instance \"not18\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 1392 320 368 1424 "not18" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161850186 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not20 " "Block or symbol \"NOT\" of instance \"not20\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 1488 320 368 1520 "not20" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161850186 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not23 " "Block or symbol \"NOT\" of instance \"not23\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 1632 320 368 1664 "not23" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161850186 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not27 " "Block or symbol \"NOT\" of instance \"not27\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 1776 320 368 1808 "not27" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161850186 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not25 " "Block or symbol \"NOT\" of instance \"not25\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 1744 320 368 1776 "not25" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161850186 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not31 " "Block or symbol \"NOT\" of instance \"not31\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 1920 320 368 1952 "not31" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161850186 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not29 " "Block or symbol \"NOT\" of instance \"not29\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 1888 320 368 1920 "not29" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161850186 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not38 " "Block or symbol \"NOT\" of instance \"not38\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 2416 320 368 2448 "not38" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161850186 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not46 " "Block or symbol \"NOT\" of instance \"not46\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 2784 320 368 2816 "not46" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161850186 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not49 " "Block or symbol \"NOT\" of instance \"not49\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 2912 320 368 2944 "not49" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161850186 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not51 " "Block or symbol \"NOT\" of instance \"not51\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 2944 320 368 2976 "not51" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161850186 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not52 " "Block or symbol \"NOT\" of instance \"not52\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 3008 320 368 3040 "not52" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161850186 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not54 " "Block or symbol \"NOT\" of instance \"not54\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 3136 320 368 3168 "not54" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161850186 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not57 " "Block or symbol \"NOT\" of instance \"not57\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 3264 320 368 3296 "not57" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161850186 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not60 " "Block or symbol \"NOT\" of instance \"not60\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 3392 320 368 3424 "not60" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161850186 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not62 " "Block or symbol \"NOT\" of instance \"not62\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 3440 320 368 3472 "not62" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161850186 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not64 " "Block or symbol \"NOT\" of instance \"not64\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 3520 320 368 3552 "not64" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161850186 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not66 " "Block or symbol \"NOT\" of instance \"not66\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 3552 320 368 3584 "not66" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161850186 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not67 " "Block or symbol \"NOT\" of instance \"not67\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 3648 320 368 3680 "not67" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161850187 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not69 " "Block or symbol \"NOT\" of instance \"not69\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 3680 320 368 3712 "not69" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161850187 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not71 " "Block or symbol \"NOT\" of instance \"not71\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 3776 320 368 3808 "not71" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161850187 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not73 " "Block or symbol \"NOT\" of instance \"not73\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 3808 320 368 3840 "not73" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161850187 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not75 " "Block or symbol \"NOT\" of instance \"not75\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 3904 320 368 3936 "not75" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161850187 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not77 " "Block or symbol \"NOT\" of instance \"not77\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 3936 320 368 3968 "not77" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161850187 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not79 " "Block or symbol \"NOT\" of instance \"not79\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 3968 320 368 4000 "not79" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161850187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWB MEMWB:inst33 " "Elaborating entity \"MEMWB\" for hierarchy \"MEMWB:inst33\"" {  } { { "MipsProcessador.bdf" "inst33" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 648 5208 5520 872 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161850253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEM EXMEM:inst " "Elaborating entity \"EXMEM\" for hierarchy \"EXMEM:inst\"" {  } { { "MipsProcessador.bdf" "inst" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 592 3984 4344 912 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161850266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula32bit ula32bit:inst36 " "Elaborating entity \"ula32bit\" for hierarchy \"ula32bit:inst36\"" {  } { { "MipsProcessador.bdf" "inst36" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 440 3536 3800 888 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161850286 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "ula32bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { -912 -918 -448 -896 "B\[0\]" "" } { -952 -856 -856 -896 "" "" } { -896 -856 -856 -680 "" "" } { -696 -902 -440 -680 "B\[1\]" "" } { -472 -918 -448 -456 "B\[2\]" "" } { -680 -856 -856 -456 "" "" } { -216 -910 -440 -200 "B\[3\]" "" } { -456 -856 -856 -200 "" "" } { 0 -918 -448 16 "B\[4\]" "" } { -200 -856 -856 16 "" "" } { 16 -856 -856 240 "" "" } { 224 -903 -456 240 "B\[5\]" "" } { 240 -856 -856 456 "" "" } { 440 -893 -456 456 "B\[6\]" "" } { 456 -856 -856 696 "" "" } { 680 -894 -432 696 "B\[7\]" "" } { 912 -910 -440 928 "B\[8\]" "" } { 696 -856 -856 928 "" "" } { 928 -856 -856 1144 "" "" } { 1128 -910 -448 1144 "B\[9\]" "" } { 1144 -856 -856 1392 "" "" } { 1376 -918 -456 1392 "B\[10\]" "" } { 1392 -856 -856 1664 "" "" } { 1648 -910 -448 1664 "B\[11\]" "" } { 1664 -856 -856 1888 "" "" } { 1864 -889 -440 1888 "B\[12\]" "" } { 2112 -926 -456 2128 "B\[13\]" "" } { 1888 -856 -856 2128 "" "" } { 2128 -856 -856 2368 "" "" } { 2352 -902 -440 2368 "B\[14\]" "" } { 2368 -856 -856 2616 "" "" } { 2592 -897 -464 2616 "B\[15\]" "" } { 2616 -856 -856 2856 "" "" } { 2840 -942 -480 2856 "B\[16\]" "" } { 2856 -856 -856 3120 "" "" } { 3104 -910 -480 3120 "B\[17\]" "" } { 3568 -907 -488 3592 "B\[19\]" "" } { 3120 -856 -856 3360 "" "" } { 3360 -856 -856 3592 "" "" } { 3344 -899 -480 3360 "B\[18\]" "" } { 3592 -856 -856 3832 "" "" } { 3816 -895 -496 3832 "B\[20\]" "" } { 3832 -856 -856 4040 "" "" } { 4024 -966 -496 4040 "B\[21\]" "" } { 4040 -856 -856 4272 "" "" } { 4256 -966 -504 4272 "B\[22\]" "" } { 4272 -856 -856 4488 "" "" } { 4472 -934 -512 4488 "B\[23\]" "" } { 4488 -856 -856 4704 "" "" } { 4688 -926 -504 4704 "B\[24\]" "" } { 4704 -856 -856 4936 "" "" } { 4912 -918 -512 4936 "B\[25\]" "" } { 4936 -856 -856 5168 "" "" } { 5160 -910 -512 5172 "B\[26\]" "" } { 5168 -856 -856 5384 "" "" } { 5376 -910 -504 5388 "B\[27\]" "" } { 5384 -856 -856 5616 "" "" } { 5616 -918 -504 5628 "B\[28\]" "" } { 5848 -910 -504 5864 "B\[29\]" "" } { 5616 -856 -856 5864 "" "" } { 6072 -918 -504 6088 "B\[30\]" "" } { 5864 -856 -856 6088 "" "" } { 6328 -856 -856 6440 "" "" } { 6320 -905 -504 6332 "B\[31\]" "" } { 6088 -856 -856 6296 "" "" } { 6296 -856 -856 6328 "" "" } { 6272 -856 -504 6296 "A\[31\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Quartus II" 0 -1 1576161850291 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "madd " "Pin \"madd\" not connected" {  } { { "ula32bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6816 496 664 6832 "madd" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1576161850291 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "clo " "Pin \"clo\" not connected" {  } { { "ula32bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6712 496 664 6728 "clo" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1576161850291 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "div " "Pin \"div\" not connected" {  } { { "ula32bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6776 496 664 6792 "div" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1576161850291 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "beq " "Pin \"beq\" not connected" {  } { { "ula32bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6896 496 664 6912 "beq" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1576161850292 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "bne " "Pin \"bne\" not connected" {  } { { "ula32bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6936 496 664 6952 "bne" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1576161850292 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "bgez " "Pin \"bgez\" not connected" {  } { { "ula32bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6968 496 664 6984 "bgez" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1576161850292 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "srav " "Pin \"srav\" not connected" {  } { { "ula32bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 7008 496 664 7024 "srav" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1576161850292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula32bit:inst36\|ula:inst72 " "Elaborating entity \"ula\" for hierarchy \"ula32bit:inst36\|ula:inst72\"" {  } { { "ula32bit.bdf" "inst72" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6264 -504 -344 6456 "inst72" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161850294 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "AluOp " "Converted elements in bus name \"AluOp\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "AluOp\[0\] AluOp0 " "Converted element name(s) from \"AluOp\[0\]\" to \"AluOp0\"" {  } { { "ula.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula.bdf" { { 416 1320 1336 504 "AluOp\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161850295 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "AluOp\[1..0\] AluOp1..0 " "Converted element name(s) from \"AluOp\[1..0\]\" to \"AluOp1..0\"" {  } { { "ula.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula.bdf" { { 512 1192 1496 548 "AluOp\[1..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161850295 ""}  } { { "ula.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula.bdf" { { 416 1320 1336 504 "AluOp\[0\]" "" } { 512 1192 1496 548 "AluOp\[1..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1576161850295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_muxULA ula32bit:inst36\|ula:inst72\|lpm_muxULA:inst1 " "Elaborating entity \"lpm_muxULA\" for hierarchy \"ula32bit:inst36\|ula:inst72\|lpm_muxULA:inst1\"" {  } { { "ula.bdf" "inst1" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula.bdf" { { 104 1152 1232 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161850298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX ula32bit:inst36\|ula:inst72\|lpm_muxULA:inst1\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"ula32bit:inst36\|ula:inst72\|lpm_muxULA:inst1\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_muxULA.vhd" "LPM_MUX_component" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_muxULA.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161850301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ula32bit:inst36\|ula:inst72\|lpm_muxULA:inst1\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"ula32bit:inst36\|ula:inst72\|lpm_muxULA:inst1\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_muxULA.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_muxULA.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161850302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ula32bit:inst36\|ula:inst72\|lpm_muxULA:inst1\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"ula32bit:inst36\|ula:inst72\|lpm_muxULA:inst1\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161850302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161850302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161850302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161850302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161850302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161850302 ""}  } { { "lpm_muxULA.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_muxULA.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576161850302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_33e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_33e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_33e " "Found entity 1: mux_33e" {  } { { "db/mux_33e.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/mux_33e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161850363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161850363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_33e ula32bit:inst36\|ula:inst72\|lpm_muxULA:inst1\|LPM_MUX:LPM_MUX_component\|mux_33e:auto_generated " "Elaborating entity \"mux_33e\" for hierarchy \"ula32bit:inst36\|ula:inst72\|lpm_muxULA:inst1\|LPM_MUX:LPM_MUX_component\|mux_33e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161850364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB ula32bit:inst36\|ula:inst72\|LPM_ADD_SUB:inst8 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"ula32bit:inst36\|ula:inst72\|LPM_ADD_SUB:inst8\"" {  } { { "ula.bdf" "inst8" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula.bdf" { { 248 552 712 416 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161850414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ula32bit:inst36\|ula:inst72\|LPM_ADD_SUB:inst8 " "Elaborated megafunction instantiation \"ula32bit:inst36\|ula:inst72\|LPM_ADD_SUB:inst8\"" {  } { { "ula.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula.bdf" { { 248 552 712 416 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161850415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ula32bit:inst36\|ula:inst72\|LPM_ADD_SUB:inst8 " "Instantiated megafunction \"ula32bit:inst36\|ula:inst72\|LPM_ADD_SUB:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161850415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161850415 ""}  } { { "ula.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula.bdf" { { 248 552 712 416 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576161850415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2rd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2rd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2rd " "Found entity 1: add_sub_2rd" {  } { { "db/add_sub_2rd.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/add_sub_2rd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161850477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161850477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2rd ula32bit:inst36\|ula:inst72\|LPM_ADD_SUB:inst8\|add_sub_2rd:auto_generated " "Elaborating entity \"add_sub_2rd\" for hierarchy \"ula32bit:inst36\|ula:inst72\|LPM_ADD_SUB:inst8\|add_sub_2rd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161850479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux_sll ula32bit:inst36\|lpm_mux_sll:inst20 " "Elaborating entity \"lpm_mux_sll\" for hierarchy \"ula32bit:inst36\|lpm_mux_sll:inst20\"" {  } { { "ula32bit.bdf" "inst20" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 7096 544 688 7176 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161850971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX ula32bit:inst36\|lpm_mux_sll:inst20\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"ula32bit:inst36\|lpm_mux_sll:inst20\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux_sll.vhd" "LPM_MUX_component" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mux_sll.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161850975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ula32bit:inst36\|lpm_mux_sll:inst20\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"ula32bit:inst36\|lpm_mux_sll:inst20\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux_sll.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mux_sll.vhd" 135 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161850976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ula32bit:inst36\|lpm_mux_sll:inst20\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"ula32bit:inst36\|lpm_mux_sll:inst20\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161850976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161850976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161850976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161850976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161850976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161850976 ""}  } { { "lpm_mux_sll.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mux_sll.vhd" 135 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576161850976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_k4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_k4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_k4e " "Found entity 1: mux_k4e" {  } { { "db/mux_k4e.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/mux_k4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161851037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161851037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_k4e ula32bit:inst36\|lpm_mux_sll:inst20\|LPM_MUX:LPM_MUX_component\|mux_k4e:auto_generated " "Elaborating entity \"mux_k4e\" for hierarchy \"ula32bit:inst36\|lpm_mux_sll:inst20\|LPM_MUX:LPM_MUX_component\|mux_k4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide0 ula32bit:inst36\|lpm_divide0:inst14 " "Elaborating entity \"lpm_divide0\" for hierarchy \"ula32bit:inst36\|lpm_divide0:inst14\"" {  } { { "ula32bit.bdf" "inst14" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6976 -272 -96 7072 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide ula32bit:inst36\|lpm_divide0:inst14\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"ula32bit:inst36\|lpm_divide0:inst14\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "lpm_divide0.vhd" "LPM_DIVIDE_component" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_divide0.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ula32bit:inst36\|lpm_divide0:inst14\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"ula32bit:inst36\|lpm_divide0:inst14\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "lpm_divide0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_divide0.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161851073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ula32bit:inst36\|lpm_divide0:inst14\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"ula32bit:inst36\|lpm_divide0:inst14\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851073 ""}  } { { "lpm_divide0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_divide0.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576161851073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_eup.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_eup.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_eup " "Found entity 1: lpm_divide_eup" {  } { { "db/lpm_divide_eup.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/lpm_divide_eup.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161851132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161851132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_eup ula32bit:inst36\|lpm_divide0:inst14\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eup:auto_generated " "Elaborating entity \"lpm_divide_eup\" for hierarchy \"ula32bit:inst36\|lpm_divide0:inst14\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eup:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161851140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161851140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_9nh ula32bit:inst36\|lpm_divide0:inst14\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eup:auto_generated\|sign_div_unsign_9nh:divider " "Elaborating entity \"sign_div_unsign_9nh\" for hierarchy \"ula32bit:inst36\|lpm_divide0:inst14\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eup:auto_generated\|sign_div_unsign_9nh:divider\"" {  } { { "db/lpm_divide_eup.tdf" "divider" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/lpm_divide_eup.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161851245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161851245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_k5f ula32bit:inst36\|lpm_divide0:inst14\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eup:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider " "Elaborating entity \"alt_u_div_k5f\" for hierarchy \"ula32bit:inst36\|lpm_divide0:inst14\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eup:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\"" {  } { { "db/sign_div_unsign_9nh.tdf" "divider" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/sign_div_unsign_9nh.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161851345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161851345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lkc ula32bit:inst36\|lpm_divide0:inst14\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eup:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_lkc:add_sub_0 " "Elaborating entity \"add_sub_lkc\" for hierarchy \"ula32bit:inst36\|lpm_divide0:inst14\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eup:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_lkc:add_sub_0\"" {  } { { "db/alt_u_div_k5f.tdf" "add_sub_0" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/alt_u_div_k5f.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161851409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161851409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mkc ula32bit:inst36\|lpm_divide0:inst14\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eup:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_mkc:add_sub_1 " "Elaborating entity \"add_sub_mkc\" for hierarchy \"ula32bit:inst36\|lpm_divide0:inst14\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eup:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_mkc:add_sub_1\"" {  } { { "db/alt_u_div_k5f.tdf" "add_sub_1" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/alt_u_div_k5f.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult0 ula32bit:inst36\|lpm_mult0:inst12 " "Elaborating entity \"lpm_mult0\" for hierarchy \"ula32bit:inst36\|lpm_mult0:inst12\"" {  } { { "ula32bit.bdf" "inst12" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6864 -272 -104 6960 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult ula32bit:inst36\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"ula32bit:inst36\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult0.vhd" "lpm_mult_component" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mult0.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ula32bit:inst36\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"ula32bit:inst36\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mult0.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161851443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ula32bit:inst36\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"ula32bit:inst36\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 32 " "Parameter \"lpm_widtha\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 32 " "Parameter \"lpm_widthb\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 64 " "Parameter \"lpm_widthp\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851443 ""}  } { { "lpm_mult0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mult0.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576161851443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7bn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7bn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7bn " "Found entity 1: mult_7bn" {  } { { "db/mult_7bn.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/mult_7bn.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161851522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161851522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_7bn ula32bit:inst36\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\|mult_7bn:auto_generated " "Elaborating entity \"mult_7bn\" for hierarchy \"ula32bit:inst36\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\|mult_7bn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_sll ula32bit:inst36\|lpm_clshift_sll:inst10 " "Elaborating entity \"lpm_clshift_sll\" for hierarchy \"ula32bit:inst36\|lpm_clshift_sll:inst10\"" {  } { { "ula32bit.bdf" "inst10" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6528 -280 -104 6608 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ula32bit:inst36\|lpm_clshift_sll:inst10\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"ula32bit:inst36\|lpm_clshift_sll:inst10\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift_sll.vhd" "LPM_CLSHIFT_component" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_clshift_sll.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ula32bit:inst36\|lpm_clshift_sll:inst10\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"ula32bit:inst36\|lpm_clshift_sll:inst10\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift_sll.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_clshift_sll.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161851615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ula32bit:inst36\|lpm_clshift_sll:inst10\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"ula32bit:inst36\|lpm_clshift_sll:inst10\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851615 ""}  } { { "lpm_clshift_sll.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_clshift_sll.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576161851615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_ukb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_ukb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_ukb " "Found entity 1: lpm_clshift_ukb" {  } { { "db/lpm_clshift_ukb.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/lpm_clshift_ukb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161851621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161851621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_ukb ula32bit:inst36\|lpm_clshift_sll:inst10\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_ukb:auto_generated " "Elaborating entity \"lpm_clshift_ukb\" for hierarchy \"ula32bit:inst36\|lpm_clshift_sll:inst10\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_ukb:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_srl ula32bit:inst36\|lpm_clshift_srl:inst11 " "Elaborating entity \"lpm_clshift_srl\" for hierarchy \"ula32bit:inst36\|lpm_clshift_srl:inst11\"" {  } { { "ula32bit.bdf" "inst11" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6744 -264 -88 6824 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ula32bit:inst36\|lpm_clshift_srl:inst11\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"ula32bit:inst36\|lpm_clshift_srl:inst11\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift_srl.vhd" "LPM_CLSHIFT_component" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_clshift_srl.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ula32bit:inst36\|lpm_clshift_srl:inst11\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"ula32bit:inst36\|lpm_clshift_srl:inst11\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift_srl.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_clshift_srl.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161851634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ula32bit:inst36\|lpm_clshift_srl:inst11\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"ula32bit:inst36\|lpm_clshift_srl:inst11\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851634 ""}  } { { "lpm_clshift_srl.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_clshift_srl.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576161851634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_vjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_vjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_vjc " "Found entity 1: lpm_clshift_vjc" {  } { { "db/lpm_clshift_vjc.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/lpm_clshift_vjc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161851641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161851641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_vjc ula32bit:inst36\|lpm_clshift_srl:inst11\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_vjc:auto_generated " "Elaborating entity \"lpm_clshift_vjc\" for hierarchy \"ula32bit:inst36\|lpm_clshift_srl:inst11\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_vjc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_instruction ula32bit:inst36\|xor_instruction:inst13 " "Elaborating entity \"xor_instruction\" for hierarchy \"ula32bit:inst36\|xor_instruction:inst13\"" {  } { { "ula32bit.bdf" "inst13" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6632 -280 -72 6728 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift1_sra ula32bit:inst36\|lpm_clshift1_sra:inst18 " "Elaborating entity \"lpm_clshift1_sra\" for hierarchy \"ula32bit:inst36\|lpm_clshift1_sra:inst18\"" {  } { { "ula32bit.bdf" "inst18" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 7088 -272 -96 7168 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ula32bit:inst36\|lpm_clshift1_sra:inst18\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"ula32bit:inst36\|lpm_clshift1_sra:inst18\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift1_sra.vhd" "LPM_CLSHIFT_component" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_clshift1_sra.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ula32bit:inst36\|lpm_clshift1_sra:inst18\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"ula32bit:inst36\|lpm_clshift1_sra:inst18\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift1_sra.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_clshift1_sra.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161851665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ula32bit:inst36\|lpm_clshift1_sra:inst18\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"ula32bit:inst36\|lpm_clshift1_sra:inst18\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ARITHMETIC " "Parameter \"lpm_shifttype\" = \"ARITHMETIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851665 ""}  } { { "lpm_clshift1_sra.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_clshift1_sra.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576161851665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_euc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_euc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_euc " "Found entity 1: lpm_clshift_euc" {  } { { "db/lpm_clshift_euc.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/lpm_clshift_euc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161851674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161851674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_euc ula32bit:inst36\|lpm_clshift1_sra:inst18\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_euc:auto_generated " "Elaborating entity \"lpm_clshift_euc\" for hierarchy \"ula32bit:inst36\|lpm_clshift1_sra:inst18\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_euc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lui ula32bit:inst36\|lui:inst7 " "Elaborating entity \"lui\" for hierarchy \"ula32bit:inst36\|lui:inst7\"" {  } { { "ula32bit.bdf" "inst7" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 7392 -288 -136 7488 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControleUla ControleUla:inst5 " "Elaborating entity \"ControleUla\" for hierarchy \"ControleUla:inst5\"" {  } { { "MipsProcessador.bdf" "inst5" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 472 3088 3312 792 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851687 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not46 " "Block or symbol \"NOT\" of instance \"not46\" overlaps another block or symbol" {  } { { "ControleUla.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ControleUla.bdf" { { 616 240 288 648 "not46" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161851690 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT TY " "Block or symbol \"NOT\" of instance \"TY\" overlaps another block or symbol" {  } { { "ControleUla.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ControleUla.bdf" { { 760 200 248 792 "TY" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161851690 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst16 " "Block or symbol \"NOT\" of instance \"inst16\" overlaps another block or symbol" {  } { { "ControleUla.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ControleUla.bdf" { { 2752 328 376 2784 "inst16" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161851690 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "ALUop " "Converted elements in bus name \"ALUop\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ALUop\[0\] ALUop0 " "Converted element name(s) from \"ALUop\[0\]\" to \"ALUop0\"" {  } { { "ControleUla.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ControleUla.bdf" { { 304 184 296 323 "ALUop\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851690 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ALUop\[1\] ALUop1 " "Converted element name(s) from \"ALUop\[1\]\" to \"ALUop1\"" {  } { { "ControleUla.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ControleUla.bdf" { { 264 232 344 288 "ALUop\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851690 ""}  } { { "ControleUla.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ControleUla.bdf" { { 304 184 296 323 "ALUop\[0\]" "" } { 264 232 344 288 "ALUop\[1\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1576161851690 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND6 and17 " "Primitive \"AND6\" of instance \"and17\" not used" {  } { { "ControleUla.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ControleUla.bdf" { { 616 296 360 728 "and17" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1576161851690 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst18 " "Primitive \"AND2\" of instance \"inst18\" not used" {  } { { "ControleUla.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ControleUla.bdf" { { 640 480 544 688 "inst18" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1576161851690 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT no10 " "Primitive \"NOT\" of instance \"no10\" not used" {  } { { "ControleUla.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ControleUla.bdf" { { 632 200 248 664 "no10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1576161851690 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT not46 " "Primitive \"NOT\" of instance \"not46\" not used" {  } { { "ControleUla.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ControleUla.bdf" { { 616 240 288 648 "not46" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1576161851691 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT not48 " "Primitive \"NOT\" of instance \"not48\" not used" {  } { { "ControleUla.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ControleUla.bdf" { { 664 200 248 696 "not48" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1576161851691 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT not49 " "Primitive \"NOT\" of instance \"not49\" not used" {  } { { "ControleUla.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ControleUla.bdf" { { 680 248 296 712 "not49" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1576161851691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_fwd_A lpm_fwd_A:inst27 " "Elaborating entity \"lpm_fwd_A\" for hierarchy \"lpm_fwd_A:inst27\"" {  } { { "MipsProcessador.bdf" "inst27" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 248 2832 2976 344 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX lpm_fwd_A:inst27\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"lpm_fwd_A:inst27\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_fwd_A.vhd" "LPM_MUX_component" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_fwd_A.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851702 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_fwd_A:inst27\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"lpm_fwd_A:inst27\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_fwd_A.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_fwd_A.vhd" 166 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161851704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_fwd_A:inst27\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"lpm_fwd_A:inst27\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851704 ""}  } { { "lpm_fwd_A.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_fwd_A.vhd" 166 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576161851704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_m4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_m4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_m4e " "Found entity 1: mux_m4e" {  } { { "db/mux_m4e.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/mux_m4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161851766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161851766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_m4e lpm_fwd_A:inst27\|LPM_MUX:LPM_MUX_component\|mux_m4e:auto_generated " "Elaborating entity \"mux_m4e\" for hierarchy \"lpm_fwd_A:inst27\|LPM_MUX:LPM_MUX_component\|mux_m4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux_memdata lpm_mux_memdata:inst34 " "Elaborating entity \"lpm_mux_memdata\" for hierarchy \"lpm_mux_memdata:inst34\"" {  } { { "MipsProcessador.bdf" "inst34" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 640 5616 5760 720 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_de_forward unidade_de_forward:inst29 " "Elaborating entity \"unidade_de_forward\" for hierarchy \"unidade_de_forward:inst29\"" {  } { { "MipsProcessador.bdf" "inst29" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1192 3104 3368 1352 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_muxOrigAlu lpm_muxOrigAlu:inst14 " "Elaborating entity \"lpm_muxOrigAlu\" for hierarchy \"lpm_muxOrigAlu:inst14\"" {  } { { "MipsProcessador.bdf" "inst14" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 640 2816 2960 720 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161851802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "desloca_dois_esquerda desloca_dois_esquerda:inst15shif2aesq " "Elaborating entity \"desloca_dois_esquerda\" for hierarchy \"desloca_dois_esquerda:inst15shif2aesq\"" {  } { { "MipsProcessador.bdf" "inst15shif2aesq" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 0 3008 3160 96 "inst15shif2aesq" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_muxRegDst lpm_muxRegDst:inst13 " "Elaborating entity \"lpm_muxRegDst\" for hierarchy \"lpm_muxRegDst:inst13\"" {  } { { "MipsProcessador.bdf" "inst13" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 936 3200 3344 1016 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX lpm_muxRegDst:inst13\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"lpm_muxRegDst:inst13\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_muxRegDst.vhd" "LPM_MUX_component" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_muxRegDst.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852463 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_muxRegDst:inst13\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"lpm_muxRegDst:inst13\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_muxRegDst.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_muxRegDst.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161852464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_muxRegDst:inst13\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"lpm_muxRegDst:inst13\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852464 ""}  } { { "lpm_muxRegDst.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_muxRegDst.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576161852464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_43e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_43e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_43e " "Found entity 1: mux_43e" {  } { { "db/mux_43e.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/mux_43e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161852525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161852525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_43e lpm_muxRegDst:inst13\|LPM_MUX:LPM_MUX_component\|mux_43e:auto_generated " "Elaborating entity \"mux_43e\" for hierarchy \"lpm_muxRegDst:inst13\|LPM_MUX:LPM_MUX_component\|mux_43e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852527 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ramData.vhd 2 1 " "Using design file ramData.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramdata-SYN " "Found design unit 1: ramdata-SYN" {  } { { "ramData.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ramData.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161852534 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramData " "Found entity 1: ramData" {  } { { "ramData.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ramData.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161852534 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1576161852534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramData ramData:inst8 " "Elaborating entity \"ramData\" for hierarchy \"ramData:inst8\"" {  } { { "MipsProcessador.bdf" "inst8" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 640 4760 5016 792 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ramData:inst8\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ramData:inst8\|altsyncram:altsyncram_component\"" {  } { { "ramData.vhd" "altsyncram_component" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ramData.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ramData:inst8\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ramData:inst8\|altsyncram:altsyncram_component\"" {  } { { "ramData.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ramData.vhd" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161852611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ramData:inst8\|altsyncram:altsyncram_component " "Instantiated megafunction \"ramData:inst8\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nivel1dia2_data.mif " "Parameter \"init_file\" = \"nivel1dia2_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852611 ""}  } { { "ramData.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ramData.vhd" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576161852611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7bu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7bu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7bu1 " "Found entity 1: altsyncram_7bu1" {  } { { "db/altsyncram_7bu1.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/altsyncram_7bu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161852685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161852685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7bu1 ramData:inst8\|altsyncram:altsyncram_component\|altsyncram_7bu1:auto_generated " "Elaborating entity \"altsyncram_7bu1\" for hierarchy \"ramData:inst8\|altsyncram:altsyncram_component\|altsyncram_7bu1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852686 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "16375 16384 0 9 9 " "16375 out of 16384 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 9 warnings found, and 9 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "1 3 " "Addresses ranging from 1 to 3 are not initialized" {  } { { "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/nivel1dia2_data.mif" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/nivel1dia2_data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1576161852703 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "5 7 " "Addresses ranging from 5 to 7 are not initialized" {  } { { "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/nivel1dia2_data.mif" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/nivel1dia2_data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1576161852703 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "9 11 " "Addresses ranging from 9 to 11 are not initialized" {  } { { "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/nivel1dia2_data.mif" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/nivel1dia2_data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1576161852703 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "13 15 " "Addresses ranging from 13 to 15 are not initialized" {  } { { "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/nivel1dia2_data.mif" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/nivel1dia2_data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1576161852703 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "17 19 " "Addresses ranging from 17 to 19 are not initialized" {  } { { "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/nivel1dia2_data.mif" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/nivel1dia2_data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1576161852703 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "21 23 " "Addresses ranging from 21 to 23 are not initialized" {  } { { "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/nivel1dia2_data.mif" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/nivel1dia2_data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1576161852703 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "25 27 " "Addresses ranging from 25 to 27 are not initialized" {  } { { "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/nivel1dia2_data.mif" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/nivel1dia2_data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1576161852703 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "29 31 " "Addresses ranging from 29 to 31 are not initialized" {  } { { "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/nivel1dia2_data.mif" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/nivel1dia2_data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1576161852703 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "33 16383 " "Addresses ranging from 33 to 16383 are not initialized" {  } { { "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/nivel1dia2_data.mif" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/nivel1dia2_data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1576161852703 ""}  } { { "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/nivel1dia2_data.mif" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/nivel1dia2_data.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1576161852703 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "4096 16384 /home/boris/Documents/oac_final/natal/OAC-PIPELINE/nivel1dia2_data.mif " "Memory depth (4096) in the design file differs from memory depth (16384) in the Memory Initialization File \"/home/boris/Documents/oac_final/natal/OAC-PIPELINE/nivel1dia2_data.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "ramData.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ramData.vhd" 100 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Quartus II" 0 -1 1576161852705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensao_sinal extensao_sinal:inst4 " "Elaborating entity \"extensao_sinal\" for hierarchy \"extensao_sinal:inst4\"" {  } { { "MipsProcessador.bdf" "inst4" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1304 1592 1744 1400 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852788 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "CARRY inst27 " "Block or symbol \"CARRY\" of instance \"inst27\" overlaps another block or symbol" {  } { { "extensao_sinal.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/extensao_sinal.bdf" { { -56 906 938 -8 "inst27" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161852790 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "CARRY inst30 " "Block or symbol \"CARRY\" of instance \"inst30\" overlaps another block or symbol" {  } { { "extensao_sinal.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/extensao_sinal.bdf" { { -56 1002 1034 -8 "inst30" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161852790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxPC muxPC:inst21 " "Elaborating entity \"muxPC\" for hierarchy \"muxPC:inst21\"" {  } { { "MipsProcessador.bdf" "inst21" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 696 -336 -192 776 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_MAIS_4 PC_MAIS_4:inst20 " "Elaborating entity \"PC_MAIS_4\" for hierarchy \"PC_MAIS_4:inst20\"" {  } { { "MipsProcessador.bdf" "inst20" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 456 136 296 552 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB PC_MAIS_4:inst20\|LPM_ADD_SUB:LPM_ADD_SUB_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"PC_MAIS_4:inst20\|LPM_ADD_SUB:LPM_ADD_SUB_component\"" {  } { { "PC_MAIS_4.vhd" "LPM_ADD_SUB_component" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/PC_MAIS_4.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852810 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PC_MAIS_4:inst20\|LPM_ADD_SUB:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"PC_MAIS_4:inst20\|LPM_ADD_SUB:LPM_ADD_SUB_component\"" {  } { { "PC_MAIS_4.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/PC_MAIS_4.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161852811 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PC_MAIS_4:inst20\|LPM_ADD_SUB:LPM_ADD_SUB_component " "Instantiated megafunction \"PC_MAIS_4:inst20\|LPM_ADD_SUB:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852812 ""}  } { { "PC_MAIS_4.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/PC_MAIS_4.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576161852812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dph.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dph " "Found entity 1: add_sub_dph" {  } { { "db/add_sub_dph.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/add_sub_dph.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161852872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161852872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dph PC_MAIS_4:inst20\|LPM_ADD_SUB:LPM_ADD_SUB_component\|add_sub_dph:auto_generated " "Elaborating entity \"add_sub_dph\" for hierarchy \"PC_MAIS_4:inst20\|LPM_ADD_SUB:LPM_ADD_SUB_component\|add_sub_dph:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram " "Elaborating entity \"ram\" for hierarchy \"ram:ram\"" {  } { { "MipsProcessador.bdf" "ram" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 656 360 616 808 "ram" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ram\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "altsyncram_component" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ram.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ram\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ram.vhd" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161852891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nivel1dia2_code.mif " "Parameter \"init_file\" = \"nivel1dia2_code.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852892 ""}  } { { "ram.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ram.vhd" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576161852892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8bu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8bu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8bu1 " "Found entity 1: altsyncram_8bu1" {  } { { "db/altsyncram_8bu1.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/altsyncram_8bu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161852972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161852972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8bu1 ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated " "Elaborating entity \"altsyncram_8bu1\" for hierarchy \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161852974 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ula32bit:inst9\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\|mult_7bn:auto_generated\|w513w\[0\] " "Synthesized away node \"ula32bit:inst9\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\|mult_7bn:auto_generated\|w513w\[0\]\"" {  } { { "db/mult_7bn.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/mult_7bn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lpm_mult0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mult0.vhd" 77 0 0 } } { "ula32bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6864 -272 -104 6960 "inst12" "" } } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { -80 3320 3584 368 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161854895 "|MipsProcessador|ula32bit:inst9|lpm_mult0:inst12|lpm_mult:lpm_mult_component|mult_7bn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ula32bit:inst9\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\|mult_7bn:auto_generated\|mac_out4 " "Synthesized away node \"ula32bit:inst9\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\|mult_7bn:auto_generated\|mac_out4\"" {  } { { "db/mult_7bn.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/mult_7bn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lpm_mult0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mult0.vhd" 77 0 0 } } { "ula32bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6864 -272 -104 6960 "inst12" "" } } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { -80 3320 3584 368 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161854895 "|MipsProcessador|ula32bit:inst9|lpm_mult0:inst12|lpm_mult:lpm_mult_component|mult_7bn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ula32bit:inst9\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\|mult_7bn:auto_generated\|mac_out6 " "Synthesized away node \"ula32bit:inst9\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\|mult_7bn:auto_generated\|mac_out6\"" {  } { { "db/mult_7bn.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/mult_7bn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lpm_mult0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mult0.vhd" 77 0 0 } } { "ula32bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6864 -272 -104 6960 "inst12" "" } } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { -80 3320 3584 368 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161854895 "|MipsProcessador|ula32bit:inst9|lpm_mult0:inst12|lpm_mult:lpm_mult_component|mult_7bn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ula32bit:inst9\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\|mult_7bn:auto_generated\|mac_out8 " "Synthesized away node \"ula32bit:inst9\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\|mult_7bn:auto_generated\|mac_out8\"" {  } { { "db/mult_7bn.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/mult_7bn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lpm_mult0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mult0.vhd" 77 0 0 } } { "ula32bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6864 -272 -104 6960 "inst12" "" } } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { -80 3320 3584 368 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161854895 "|MipsProcessador|ula32bit:inst9|lpm_mult0:inst12|lpm_mult:lpm_mult_component|mult_7bn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ula32bit:inst9\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\|mult_7bn:auto_generated\|mac_mult1 " "Synthesized away node \"ula32bit:inst9\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\|mult_7bn:auto_generated\|mac_mult1\"" {  } { { "db/mult_7bn.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/mult_7bn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lpm_mult0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mult0.vhd" 77 0 0 } } { "ula32bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6864 -272 -104 6960 "inst12" "" } } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { -80 3320 3584 368 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161854895 "|MipsProcessador|ula32bit:inst9|lpm_mult0:inst12|lpm_mult:lpm_mult_component|mult_7bn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ula32bit:inst9\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\|mult_7bn:auto_generated\|mac_mult3 " "Synthesized away node \"ula32bit:inst9\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\|mult_7bn:auto_generated\|mac_mult3\"" {  } { { "db/mult_7bn.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/mult_7bn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lpm_mult0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mult0.vhd" 77 0 0 } } { "ula32bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6864 -272 -104 6960 "inst12" "" } } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { -80 3320 3584 368 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161854895 "|MipsProcessador|ula32bit:inst9|lpm_mult0:inst12|lpm_mult:lpm_mult_component|mult_7bn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ula32bit:inst9\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\|mult_7bn:auto_generated\|mac_mult5 " "Synthesized away node \"ula32bit:inst9\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\|mult_7bn:auto_generated\|mac_mult5\"" {  } { { "db/mult_7bn.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/mult_7bn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lpm_mult0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mult0.vhd" 77 0 0 } } { "ula32bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6864 -272 -104 6960 "inst12" "" } } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { -80 3320 3584 368 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161854895 "|MipsProcessador|ula32bit:inst9|lpm_mult0:inst12|lpm_mult:lpm_mult_component|mult_7bn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ula32bit:inst9\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\|mult_7bn:auto_generated\|mac_mult7 " "Synthesized away node \"ula32bit:inst9\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\|mult_7bn:auto_generated\|mac_mult7\"" {  } { { "db/mult_7bn.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/mult_7bn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lpm_mult0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mult0.vhd" 77 0 0 } } { "ula32bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6864 -272 -104 6960 "inst12" "" } } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { -80 3320 3584 368 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161854895 "|MipsProcessador|ula32bit:inst9|lpm_mult0:inst12|lpm_mult:lpm_mult_component|mult_7bn:auto_generated|mac_mult7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1576161854895 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1576161854895 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "286 " "Ignored 286 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "64 " "Ignored 64 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Quartus II" 0 -1 1576161857700 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "222 " "Ignored 222 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1576161857700 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1576161857700 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe31 IFID:inst24\|registrador:instruction1\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe31\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe30 IFID:inst24\|registrador:instruction1\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe30\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe29 IFID:inst24\|registrador:instruction1\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe29\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe28 IFID:inst24\|registrador:instruction1\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe28\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe27 IFID:inst24\|registrador:instruction1\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe27\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe26 IFID:inst24\|registrador:instruction1\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe26\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe18 IFID:inst24\|registrador:instruction1\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe18\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|reg5bits:inst12\|dffe29 IDEX:inst25\|reg5bits:inst12\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|reg5bits:inst12\|dffe29\" is converted into an equivalent circuit using register \"IDEX:inst25\|reg5bits:inst12\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg5bits.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg5bits.bdf" { { 272 816 880 352 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|reg5bits:inst12|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe19 IFID:inst24\|registrador:instruction1\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe19\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|reg5bits:inst12\|dffe30 IDEX:inst25\|reg5bits:inst12\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|reg5bits:inst12\|dffe30\" is converted into an equivalent circuit using register \"IDEX:inst25\|reg5bits:inst12\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg5bits.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg5bits.bdf" { { 272 664 728 352 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|reg5bits:inst12|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe20 IFID:inst24\|registrador:instruction1\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe20\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|reg5bits:inst12\|dffe31 IDEX:inst25\|reg5bits:inst12\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|reg5bits:inst12\|dffe31\" is converted into an equivalent circuit using register \"IDEX:inst25\|reg5bits:inst12\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg5bits.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg5bits.bdf" { { 272 512 576 352 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|reg5bits:inst12|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe16 IFID:inst24\|registrador:instruction1\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe16\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|reg5bits:inst12\|dffe1 IDEX:inst25\|reg5bits:inst12\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|reg5bits:inst12\|dffe1\" is converted into an equivalent circuit using register \"IDEX:inst25\|reg5bits:inst12\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg5bits.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg5bits.bdf" { { 272 1112 1176 352 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|reg5bits:inst12|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe17 IFID:inst24\|registrador:instruction1\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe17\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|reg5bits:inst12\|dffe28 IDEX:inst25\|reg5bits:inst12\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|reg5bits:inst12\|dffe28\" is converted into an equivalent circuit using register \"IDEX:inst25\|reg5bits:inst12\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg5bits.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg5bits.bdf" { { 272 968 1032 352 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|reg5bits:inst12|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe23 IFID:inst24\|registrador:instruction1\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe23\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe24 IFID:inst24\|registrador:instruction1\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe24\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe25 IFID:inst24\|registrador:instruction1\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe25\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe21 IFID:inst24\|registrador:instruction1\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe21\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe22 IFID:inst24\|registrador:instruction1\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe22\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|reg1bit:inst6\|inst IDEX:inst25\|reg1bit:inst6\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|reg1bit:inst6\|inst\" is converted into an equivalent circuit using register \"IDEX:inst25\|reg1bit:inst6\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|reg1bit:inst6|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|reg1bit:inst1\|inst MEMWB:inst33\|reg1bit:inst1\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|reg1bit:inst1\|inst\" is converted into an equivalent circuit using register \"MEMWB:inst33\|reg1bit:inst1\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|reg1bit:inst1|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|reg1bit:inst3\|inst IDEX:inst25\|reg1bit:inst3\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|reg1bit:inst3\|inst\" is converted into an equivalent circuit using register \"IDEX:inst25\|reg1bit:inst3\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|reg1bit:inst3|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc1\|dffe15 EXMEM:inst\|registrador:pc1\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc1\|dffe15\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc1\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|registrador:pc1|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|reg1bit:inst5\|inst EXMEM:inst\|reg1bit:inst5\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|reg1bit:inst5\|inst\" is converted into an equivalent circuit using register \"EXMEM:inst\|reg1bit:inst5\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|reg1bit:inst5|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst5\|dffe23 IDEX:inst25\|registrador:inst5\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst5\|dffe23\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst5\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst5|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|reg5bits:inst7\|dffe29 EXMEM:inst\|reg5bits:inst7\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|reg5bits:inst7\|dffe29\" is converted into an equivalent circuit using register \"EXMEM:inst\|reg5bits:inst7\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg5bits.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg5bits.bdf" { { 272 816 880 352 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|reg5bits:inst7|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst5\|dffe24 IDEX:inst25\|registrador:inst5\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst5\|dffe24\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst5\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst5|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|reg5bits:inst7\|dffe30 EXMEM:inst\|reg5bits:inst7\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|reg5bits:inst7\|dffe30\" is converted into an equivalent circuit using register \"EXMEM:inst\|reg5bits:inst7\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg5bits.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg5bits.bdf" { { 272 664 728 352 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|reg5bits:inst7|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst5\|dffe25 IDEX:inst25\|registrador:inst5\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst5\|dffe25\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst5\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst5|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|reg5bits:inst7\|dffe31 EXMEM:inst\|reg5bits:inst7\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|reg5bits:inst7\|dffe31\" is converted into an equivalent circuit using register \"EXMEM:inst\|reg5bits:inst7\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg5bits.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg5bits.bdf" { { 272 512 576 352 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|reg5bits:inst7|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst5\|dffe21 IDEX:inst25\|registrador:inst5\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst5\|dffe21\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst5\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst5|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|reg5bits:inst7\|dffe1 EXMEM:inst\|reg5bits:inst7\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|reg5bits:inst7\|dffe1\" is converted into an equivalent circuit using register \"EXMEM:inst\|reg5bits:inst7\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg5bits.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg5bits.bdf" { { 272 1112 1176 352 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|reg5bits:inst7|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst5\|dffe22 IDEX:inst25\|registrador:inst5\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst5\|dffe22\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst5\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst5|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|reg5bits:inst7\|dffe28 EXMEM:inst\|reg5bits:inst7\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|reg5bits:inst7\|dffe28\" is converted into an equivalent circuit using register \"EXMEM:inst\|reg5bits:inst7\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg5bits.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg5bits.bdf" { { 272 968 1032 352 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|reg5bits:inst7|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|reg5bits:inst3\|dffe29 MEMWB:inst33\|reg5bits:inst3\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|reg5bits:inst3\|dffe29\" is converted into an equivalent circuit using register \"MEMWB:inst33\|reg5bits:inst3\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg5bits.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg5bits.bdf" { { 272 816 880 352 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|reg5bits:inst3|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|reg5bits:inst3\|dffe30 MEMWB:inst33\|reg5bits:inst3\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|reg5bits:inst3\|dffe30\" is converted into an equivalent circuit using register \"MEMWB:inst33\|reg5bits:inst3\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg5bits.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg5bits.bdf" { { 272 664 728 352 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|reg5bits:inst3|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|reg5bits:inst3\|dffe31 MEMWB:inst33\|reg5bits:inst3\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|reg5bits:inst3\|dffe31\" is converted into an equivalent circuit using register \"MEMWB:inst33\|reg5bits:inst3\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg5bits.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg5bits.bdf" { { 272 512 576 352 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|reg5bits:inst3|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|reg5bits:inst3\|dffe1 MEMWB:inst33\|reg5bits:inst3\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|reg5bits:inst3\|dffe1\" is converted into an equivalent circuit using register \"MEMWB:inst33\|reg5bits:inst3\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg5bits.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg5bits.bdf" { { 272 1112 1176 352 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|reg5bits:inst3|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|reg5bits:inst3\|dffe28 MEMWB:inst33\|reg5bits:inst3\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|reg5bits:inst3\|dffe28\" is converted into an equivalent circuit using register \"MEMWB:inst33\|reg5bits:inst3\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg5bits.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg5bits.bdf" { { 272 968 1032 352 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|reg5bits:inst3|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|reg1bit:inst4\|inst IDEX:inst25\|reg1bit:inst4\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|reg1bit:inst4\|inst\" is converted into an equivalent circuit using register \"IDEX:inst25\|reg1bit:inst4\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|reg1bit:inst4|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|reg1bit:inst10\|inst IDEX:inst25\|reg1bit:inst10\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|reg1bit:inst10\|inst\" is converted into an equivalent circuit using register \"IDEX:inst25\|reg1bit:inst10\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|reg1bit:inst10|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction13\|dffe31 IDEX:inst25\|registrador:instruction13\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction13\|dffe31\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction13\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction13|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|reg1bit:inst1\|inst IDEX:inst25\|reg1bit:inst1\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|reg1bit:inst1\|inst\" is converted into an equivalent circuit using register \"IDEX:inst25\|reg1bit:inst1\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|reg1bit:inst1|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction13\|dffe14 IDEX:inst25\|registrador:instruction13\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction13\|dffe14\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction13\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction13|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction13\|dffe13 IDEX:inst25\|registrador:instruction13\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction13\|dffe13\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction13\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction13|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction13\|dffe12 IDEX:inst25\|registrador:instruction13\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction13\|dffe12\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction13\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction13|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction13\|dffe11 IDEX:inst25\|registrador:instruction13\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction13\|dffe11\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction13\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction13|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe15 MEMWB:inst33\|registrador:instruction2\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe15\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe15 MEMWB:inst33\|registrador:instruction1\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe15\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|reg1bit:inst2\|inst MEMWB:inst33\|reg1bit:inst2\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|reg1bit:inst2\|inst\" is converted into an equivalent circuit using register \"MEMWB:inst33\|reg1bit:inst2\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|reg1bit:inst2|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe15 IDEX:inst25\|registrador:instructiondados\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe15\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe15 EXMEM:inst\|registrador:pc2\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe15\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe31 IDEX:inst25\|registrador:inst25\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe31\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe31 IDEX:inst25\|registrador:inst24\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe31\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe31 MEMWB:inst33\|registrador:instruction2\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe31\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe31 MEMWB:inst33\|registrador:instruction1\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe31\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe31 IDEX:inst25\|registrador:instructiondados\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe31\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe31 EXMEM:inst\|registrador:pc2\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe31\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe31 IDEX:inst25\|registrador:instruction431\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe31\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction13\|dffe10 IDEX:inst25\|registrador:instruction13\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction13\|dffe10\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction13\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction13|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction13\|dffe9 IDEX:inst25\|registrador:instruction13\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction13\|dffe9\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction13\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction13|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction13\|dffe8 IDEX:inst25\|registrador:instruction13\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction13\|dffe8\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction13\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction13|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction13\|dffe7 IDEX:inst25\|registrador:instruction13\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction13\|dffe7\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction13\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction13|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction13\|dffe6 IDEX:inst25\|registrador:instruction13\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction13\|dffe6\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction13\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction13|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|reg1bit:inst13\|inst IDEX:inst25\|reg1bit:inst13\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|reg1bit:inst13\|inst\" is converted into an equivalent circuit using register \"IDEX:inst25\|reg1bit:inst13\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|reg1bit:inst13|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction13\|dffe5 IDEX:inst25\|registrador:instruction13\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction13\|dffe5\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction13\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction13|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction13\|dffe3 IDEX:inst25\|registrador:instruction13\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction13\|dffe3\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction13\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction13|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction13\|dffe2 IDEX:inst25\|registrador:instruction13\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction13\|dffe2\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction13\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction13|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction13\|dffe4 IDEX:inst25\|registrador:instruction13\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction13\|dffe4\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction13\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction13|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction13\|dffe1 IDEX:inst25\|registrador:instruction13\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction13\|dffe1\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction13\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction13|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction13\|dffe0 IDEX:inst25\|registrador:instruction13\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction13\|dffe0\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction13\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction13|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe30 EXMEM:inst\|registrador:pc2\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe30\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe30 IDEX:inst25\|registrador:instruction431\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe30\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe30 MEMWB:inst33\|registrador:instruction2\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe30\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe30 MEMWB:inst33\|registrador:instruction1\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe30\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe30 IDEX:inst25\|registrador:instructiondados\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe30\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe29 EXMEM:inst\|registrador:pc2\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe29\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe29 IDEX:inst25\|registrador:instruction431\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe29\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe29 MEMWB:inst33\|registrador:instruction2\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe29\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe29 MEMWB:inst33\|registrador:instruction1\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe29\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe29 IDEX:inst25\|registrador:instructiondados\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe29\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe28 EXMEM:inst\|registrador:pc2\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe28\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe28 IDEX:inst25\|registrador:instruction431\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe28\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe28 MEMWB:inst33\|registrador:instruction2\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe28\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe28 MEMWB:inst33\|registrador:instruction1\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe28\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe28 IDEX:inst25\|registrador:instructiondados\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe28\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe27 EXMEM:inst\|registrador:pc2\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe27\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe27 IDEX:inst25\|registrador:instruction431\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe27\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe27 MEMWB:inst33\|registrador:instruction2\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe27\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe27 MEMWB:inst33\|registrador:instruction1\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe27\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe27 IDEX:inst25\|registrador:instructiondados\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe27\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe26 EXMEM:inst\|registrador:pc2\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe26\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe26 IDEX:inst25\|registrador:instruction431\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe26\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe26 MEMWB:inst33\|registrador:instruction2\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe26\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe26 MEMWB:inst33\|registrador:instruction1\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe26\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe26 IDEX:inst25\|registrador:instructiondados\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe26\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe25 EXMEM:inst\|registrador:pc2\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe25\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe25 IDEX:inst25\|registrador:instruction431\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe25\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe25 MEMWB:inst33\|registrador:instruction2\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe25\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe25 MEMWB:inst33\|registrador:instruction1\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe25\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe25 IDEX:inst25\|registrador:instructiondados\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe25\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe24 EXMEM:inst\|registrador:pc2\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe24\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe24 IDEX:inst25\|registrador:instruction431\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe24\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe24 MEMWB:inst33\|registrador:instruction2\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe24\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe24 MEMWB:inst33\|registrador:instruction1\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe24\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe24 IDEX:inst25\|registrador:instructiondados\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe24\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe23 EXMEM:inst\|registrador:pc2\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe23\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe23 IDEX:inst25\|registrador:instruction431\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe23\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe23 MEMWB:inst33\|registrador:instruction2\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe23\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe23 MEMWB:inst33\|registrador:instruction1\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe23\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe23 IDEX:inst25\|registrador:instructiondados\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe23\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe22 EXMEM:inst\|registrador:pc2\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe22\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe22 IDEX:inst25\|registrador:instruction431\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe22\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe22 MEMWB:inst33\|registrador:instruction2\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe22\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe22 MEMWB:inst33\|registrador:instruction1\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe22\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe22 IDEX:inst25\|registrador:instructiondados\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe22\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe21 EXMEM:inst\|registrador:pc2\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe21\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe21 IDEX:inst25\|registrador:instruction431\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe21\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe21 MEMWB:inst33\|registrador:instruction2\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe21\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe21 MEMWB:inst33\|registrador:instruction1\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe21\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe21 IDEX:inst25\|registrador:instructiondados\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe21\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe20 EXMEM:inst\|registrador:pc2\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe20\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe20 IDEX:inst25\|registrador:instruction431\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe20\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe20 MEMWB:inst33\|registrador:instruction2\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe20\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe20 MEMWB:inst33\|registrador:instruction1\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe20\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe20 IDEX:inst25\|registrador:instructiondados\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe20\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe19 EXMEM:inst\|registrador:pc2\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe19\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe19 IDEX:inst25\|registrador:instruction431\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe19\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe19 MEMWB:inst33\|registrador:instruction2\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe19\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe19 MEMWB:inst33\|registrador:instruction1\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe19\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe19 IDEX:inst25\|registrador:instructiondados\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe19\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe18 EXMEM:inst\|registrador:pc2\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe18\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe18 IDEX:inst25\|registrador:instruction431\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe18\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe18 MEMWB:inst33\|registrador:instruction2\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe18\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe18 MEMWB:inst33\|registrador:instruction1\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe18\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe18 IDEX:inst25\|registrador:instructiondados\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe18\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe17 EXMEM:inst\|registrador:pc2\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe17\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe17 IDEX:inst25\|registrador:instruction431\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe17\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe17 MEMWB:inst33\|registrador:instruction2\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe17\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe17 MEMWB:inst33\|registrador:instruction1\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe17\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe17 IDEX:inst25\|registrador:instructiondados\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe17\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe16 EXMEM:inst\|registrador:pc2\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe16\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe16 IDEX:inst25\|registrador:instruction431\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe16\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe16 MEMWB:inst33\|registrador:instruction2\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe16\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe16 MEMWB:inst33\|registrador:instruction1\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe16\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe16 IDEX:inst25\|registrador:instructiondados\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe16\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe15 IDEX:inst25\|registrador:instruction431\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe15\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe14 EXMEM:inst\|registrador:pc2\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe14\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe14 IDEX:inst25\|registrador:instruction431\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe14\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe14 MEMWB:inst33\|registrador:instruction2\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe14\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe14 MEMWB:inst33\|registrador:instruction1\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe14\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe14 IDEX:inst25\|registrador:instructiondados\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe14\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe13 EXMEM:inst\|registrador:pc2\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe13\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe13 IDEX:inst25\|registrador:instruction431\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe13\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe13 MEMWB:inst33\|registrador:instruction2\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe13\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe13 MEMWB:inst33\|registrador:instruction1\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe13\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe13 IDEX:inst25\|registrador:instructiondados\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe13\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe12 EXMEM:inst\|registrador:pc2\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe12\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe12 IDEX:inst25\|registrador:instruction431\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe12\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe12 MEMWB:inst33\|registrador:instruction2\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe12\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe12 MEMWB:inst33\|registrador:instruction1\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe12\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe12 IDEX:inst25\|registrador:instructiondados\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe12\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe11 EXMEM:inst\|registrador:pc2\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe11\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe11 IDEX:inst25\|registrador:instruction431\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe11\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe11 MEMWB:inst33\|registrador:instruction2\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe11\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe11 MEMWB:inst33\|registrador:instruction1\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe11\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe11 IDEX:inst25\|registrador:instructiondados\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe11\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe10 EXMEM:inst\|registrador:pc2\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe10\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe10 IDEX:inst25\|registrador:instruction431\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe10\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe10 MEMWB:inst33\|registrador:instruction2\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe10\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe10 MEMWB:inst33\|registrador:instruction1\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe10\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe10 IDEX:inst25\|registrador:instructiondados\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe10\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe9 EXMEM:inst\|registrador:pc2\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe9\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe9 IDEX:inst25\|registrador:instruction431\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe9\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe9 MEMWB:inst33\|registrador:instruction2\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe9\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe9 MEMWB:inst33\|registrador:instruction1\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe9\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe9 IDEX:inst25\|registrador:instructiondados\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe9\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe8 EXMEM:inst\|registrador:pc2\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe8\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe8 IDEX:inst25\|registrador:instruction431\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe8\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe8 MEMWB:inst33\|registrador:instruction2\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe8\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe8 MEMWB:inst33\|registrador:instruction1\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe8\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe8 IDEX:inst25\|registrador:instructiondados\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe8\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe7 EXMEM:inst\|registrador:pc2\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe7\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe7 IDEX:inst25\|registrador:instruction431\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe7\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe7 MEMWB:inst33\|registrador:instruction2\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe7\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe7 MEMWB:inst33\|registrador:instruction1\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe7\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe7 IDEX:inst25\|registrador:instructiondados\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe7\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe6 EXMEM:inst\|registrador:pc2\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe6\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe6 IDEX:inst25\|registrador:instruction431\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe6\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe6 MEMWB:inst33\|registrador:instruction2\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe6\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe6 MEMWB:inst33\|registrador:instruction1\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe6\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe6 IDEX:inst25\|registrador:instructiondados\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe6\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe5 EXMEM:inst\|registrador:pc2\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe5\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe5 IDEX:inst25\|registrador:instruction431\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe5\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe5 MEMWB:inst33\|registrador:instruction2\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe5\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe5 MEMWB:inst33\|registrador:instruction1\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe5\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe5 IDEX:inst25\|registrador:instructiondados\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe5\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe4 EXMEM:inst\|registrador:pc2\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe4\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe4 IDEX:inst25\|registrador:instruction431\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe4\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe4 MEMWB:inst33\|registrador:instruction2\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe4\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe4 MEMWB:inst33\|registrador:instruction1\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe4\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe4 IDEX:inst25\|registrador:instructiondados\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe4\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe3 EXMEM:inst\|registrador:pc2\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe3\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe3 IDEX:inst25\|registrador:instruction431\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe3\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe3 MEMWB:inst33\|registrador:instruction2\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe3\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe3 MEMWB:inst33\|registrador:instruction1\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe3\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe3 IDEX:inst25\|registrador:instructiondados\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe3\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe2 EXMEM:inst\|registrador:pc2\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe2\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe2 IDEX:inst25\|registrador:instruction431\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe2\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe2 MEMWB:inst33\|registrador:instruction2\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe2\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe2 MEMWB:inst33\|registrador:instruction1\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe2\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe2 IDEX:inst25\|registrador:instructiondados\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe2\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe0 EXMEM:inst\|registrador:pc2\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe0\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe0 IDEX:inst25\|registrador:instruction431\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe0\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe0 MEMWB:inst33\|registrador:instruction2\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe0\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe0 MEMWB:inst33\|registrador:instruction1\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe0\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe0 IDEX:inst25\|registrador:instructiondados\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe0\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe1 MEMWB:inst33\|registrador:instruction2\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe1\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe1 MEMWB:inst33\|registrador:instruction1\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe1\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe1 IDEX:inst25\|registrador:instructiondados\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe1\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe1 EXMEM:inst\|registrador:pc2\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe1\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe1 IDEX:inst25\|registrador:instruction431\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe1\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|reg1bit:inst14\|inst IDEX:inst25\|reg1bit:inst14\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|reg1bit:inst14\|inst\" is converted into an equivalent circuit using register \"IDEX:inst25\|reg1bit:inst14\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|reg1bit:inst14|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|reg1bit:inst18\|inst IDEX:inst25\|reg1bit:inst18\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|reg1bit:inst18\|inst\" is converted into an equivalent circuit using register \"IDEX:inst25\|reg1bit:inst18\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|reg1bit:inst18|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|reg1bit:inst22\|inst IDEX:inst25\|reg1bit:inst22\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|reg1bit:inst22\|inst\" is converted into an equivalent circuit using register \"IDEX:inst25\|reg1bit:inst22\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|reg1bit:inst22|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe30 IDEX:inst25\|registrador:inst25\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe30\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe30 IDEX:inst25\|registrador:inst24\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe30\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe29 IDEX:inst25\|registrador:inst25\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe29\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe29 IDEX:inst25\|registrador:inst24\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe29\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe28 IDEX:inst25\|registrador:inst24\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe28\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe28 IDEX:inst25\|registrador:inst25\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe28\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe27 IDEX:inst25\|registrador:inst24\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe27\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe27 IDEX:inst25\|registrador:inst25\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe27\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe26 IDEX:inst25\|registrador:inst24\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe26\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe26 IDEX:inst25\|registrador:inst25\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe26\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe25 IDEX:inst25\|registrador:inst24\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe25\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe25 IDEX:inst25\|registrador:inst25\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe25\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe24 IDEX:inst25\|registrador:inst24\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe24\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe24 IDEX:inst25\|registrador:inst25\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe24\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe23 IDEX:inst25\|registrador:inst24\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe23\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe23 IDEX:inst25\|registrador:inst25\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe23\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe22 IDEX:inst25\|registrador:inst24\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe22\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe22 IDEX:inst25\|registrador:inst25\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe22\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe21 IDEX:inst25\|registrador:inst24\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe21\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe21 IDEX:inst25\|registrador:inst25\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe21\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe20 IDEX:inst25\|registrador:inst24\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe20\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe20 IDEX:inst25\|registrador:inst25\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe20\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe19 IDEX:inst25\|registrador:inst24\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe19\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe19 IDEX:inst25\|registrador:inst25\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe19\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe18 IDEX:inst25\|registrador:inst24\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe18\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe18 IDEX:inst25\|registrador:inst25\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe18\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe17 IDEX:inst25\|registrador:inst24\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe17\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe17 IDEX:inst25\|registrador:inst25\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe17\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe16 IDEX:inst25\|registrador:inst24\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe16\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe16 IDEX:inst25\|registrador:inst25\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe16\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe15 IDEX:inst25\|registrador:inst25\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe15\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe15 IDEX:inst25\|registrador:inst24\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe15\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe14 IDEX:inst25\|registrador:inst25\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe14\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe14 IDEX:inst25\|registrador:inst24\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe14\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe13 IDEX:inst25\|registrador:inst25\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe13\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe13 IDEX:inst25\|registrador:inst24\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe13\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe12 IDEX:inst25\|registrador:inst25\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe12\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe12 IDEX:inst25\|registrador:inst24\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe12\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe11 IDEX:inst25\|registrador:inst25\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe11\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe11 IDEX:inst25\|registrador:inst24\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe11\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe10 IDEX:inst25\|registrador:inst25\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe10\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe10 IDEX:inst25\|registrador:inst24\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe10\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe9 IDEX:inst25\|registrador:inst25\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe9\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe9 IDEX:inst25\|registrador:inst24\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe9\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe8 IDEX:inst25\|registrador:inst25\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe8\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe8 IDEX:inst25\|registrador:inst24\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe8\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe7 IDEX:inst25\|registrador:inst24\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe7\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe7 IDEX:inst25\|registrador:inst25\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe7\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe6 IDEX:inst25\|registrador:inst24\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe6\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe6 IDEX:inst25\|registrador:inst25\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe6\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe5 IDEX:inst25\|registrador:inst24\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe5\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe5 IDEX:inst25\|registrador:inst25\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe5\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe4 IDEX:inst25\|registrador:inst24\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe4\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe4 IDEX:inst25\|registrador:inst25\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe4\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe3 IDEX:inst25\|registrador:inst24\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe3\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe3 IDEX:inst25\|registrador:inst25\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe3\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe2 IDEX:inst25\|registrador:inst24\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe2\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe2 IDEX:inst25\|registrador:inst25\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe2\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe1 IDEX:inst25\|registrador:inst25\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe1\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe1 IDEX:inst25\|registrador:inst24\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe1\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe0 IDEX:inst25\|registrador:inst25\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe0\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe0 IDEX:inst25\|registrador:inst24\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe0\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe31 banco_reg:inst19\|registrador:reg32\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe30 banco_reg:inst19\|registrador:reg32\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe29 banco_reg:inst19\|registrador:reg32\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe28 banco_reg:inst19\|registrador:reg32\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe27 banco_reg:inst19\|registrador:reg32\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe26 banco_reg:inst19\|registrador:reg32\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe25 banco_reg:inst19\|registrador:reg32\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe24 banco_reg:inst19\|registrador:reg32\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe23 banco_reg:inst19\|registrador:reg32\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe22 banco_reg:inst19\|registrador:reg32\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe21 banco_reg:inst19\|registrador:reg32\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe20 banco_reg:inst19\|registrador:reg32\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe19 banco_reg:inst19\|registrador:reg32\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe18 banco_reg:inst19\|registrador:reg32\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe17 banco_reg:inst19\|registrador:reg32\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe16 banco_reg:inst19\|registrador:reg32\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe15 banco_reg:inst19\|registrador:reg32\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe14 banco_reg:inst19\|registrador:reg32\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe13 banco_reg:inst19\|registrador:reg32\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe12 banco_reg:inst19\|registrador:reg32\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe11 banco_reg:inst19\|registrador:reg32\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe10 banco_reg:inst19\|registrador:reg32\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe9 banco_reg:inst19\|registrador:reg32\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe8 banco_reg:inst19\|registrador:reg32\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe7 banco_reg:inst19\|registrador:reg32\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe6 banco_reg:inst19\|registrador:reg32\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe5 banco_reg:inst19\|registrador:reg32\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe4 banco_reg:inst19\|registrador:reg32\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe3 banco_reg:inst19\|registrador:reg32\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe2 banco_reg:inst19\|registrador:reg32\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe1 banco_reg:inst19\|registrador:reg32\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe0 banco_reg:inst19\|registrador:reg32\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe15 IFID:inst24\|registrador:instruction1\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe15\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe14 IFID:inst24\|registrador:instruction1\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe14\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe13 IFID:inst24\|registrador:instruction1\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe13\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe12 IFID:inst24\|registrador:instruction1\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe12\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe11 IFID:inst24\|registrador:instruction1\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe11\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe10 IFID:inst24\|registrador:instruction1\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe10\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe9 IFID:inst24\|registrador:instruction1\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe9\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe8 IFID:inst24\|registrador:instruction1\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe8\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe7 IFID:inst24\|registrador:instruction1\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe7\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe6 IFID:inst24\|registrador:instruction1\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe6\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe5 IFID:inst24\|registrador:instruction1\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe5\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe4 IFID:inst24\|registrador:instruction1\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe4\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe3 IFID:inst24\|registrador:instruction1\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe3\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe2 IFID:inst24\|registrador:instruction1\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe2\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe1 IFID:inst24\|registrador:instruction1\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe1\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe0 IFID:inst24\|registrador:instruction1\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe0\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe31 banco_reg:inst19\|registrador:reg33\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe30 banco_reg:inst19\|registrador:reg33\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe29 banco_reg:inst19\|registrador:reg33\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe28 banco_reg:inst19\|registrador:reg33\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe27 banco_reg:inst19\|registrador:reg33\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe26 banco_reg:inst19\|registrador:reg33\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe25 banco_reg:inst19\|registrador:reg33\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe24 banco_reg:inst19\|registrador:reg33\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe23 banco_reg:inst19\|registrador:reg33\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe22 banco_reg:inst19\|registrador:reg33\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe21 banco_reg:inst19\|registrador:reg33\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe20 banco_reg:inst19\|registrador:reg33\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe19 banco_reg:inst19\|registrador:reg33\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe18 banco_reg:inst19\|registrador:reg33\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe17 banco_reg:inst19\|registrador:reg33\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe16 banco_reg:inst19\|registrador:reg33\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe15 banco_reg:inst19\|registrador:reg33\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe14 banco_reg:inst19\|registrador:reg33\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe13 banco_reg:inst19\|registrador:reg33\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe12 banco_reg:inst19\|registrador:reg33\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe11 banco_reg:inst19\|registrador:reg33\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe10 banco_reg:inst19\|registrador:reg33\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe9 banco_reg:inst19\|registrador:reg33\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe8 banco_reg:inst19\|registrador:reg33\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe7 banco_reg:inst19\|registrador:reg33\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe6 banco_reg:inst19\|registrador:reg33\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe5 banco_reg:inst19\|registrador:reg33\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe4 banco_reg:inst19\|registrador:reg33\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe3 banco_reg:inst19\|registrador:reg33\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe2 banco_reg:inst19\|registrador:reg33\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe1 banco_reg:inst19\|registrador:reg33\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe0 banco_reg:inst19\|registrador:reg33\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe31 registrador:inst3\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe31\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|registrador:inst3|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe30 registrador:inst3\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe30\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|registrador:inst3|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe29 registrador:inst3\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe29\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|registrador:inst3|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe28 registrador:inst3\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe28\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|registrador:inst3|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe27 registrador:inst3\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe27\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|registrador:inst3|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe26 registrador:inst3\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe26\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|registrador:inst3|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe25 registrador:inst3\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe25\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|registrador:inst3|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe24 registrador:inst3\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe24\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|registrador:inst3|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe23 registrador:inst3\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe23\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|registrador:inst3|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe22 registrador:inst3\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe22\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|registrador:inst3|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe21 registrador:inst3\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe21\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|registrador:inst3|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe20 registrador:inst3\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe20\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|registrador:inst3|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe19 registrador:inst3\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe19\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|registrador:inst3|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe18 registrador:inst3\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe18\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|registrador:inst3|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe17 registrador:inst3\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe17\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|registrador:inst3|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe16 registrador:inst3\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe16\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|registrador:inst3|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe15 registrador:inst3\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe15\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|registrador:inst3|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe14 registrador:inst3\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe14\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|registrador:inst3|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe13 registrador:inst3\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe13\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|registrador:inst3|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe12 registrador:inst3\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe12\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|registrador:inst3|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe11 registrador:inst3\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe11\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|registrador:inst3|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe10 registrador:inst3\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe10\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|registrador:inst3|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe9 registrador:inst3\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe9\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|registrador:inst3|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe8 registrador:inst3\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe8\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|registrador:inst3|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe7 registrador:inst3\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe7\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|registrador:inst3|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe6 registrador:inst3\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe6\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|registrador:inst3|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe5 registrador:inst3\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe5\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|registrador:inst3|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe4 registrador:inst3\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe4\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|registrador:inst3|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe3 registrador:inst3\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe3\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|registrador:inst3|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe2 registrador:inst3\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe2\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|registrador:inst3|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe1 registrador:inst3\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe1\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|registrador:inst3|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe0 registrador:inst3\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe0\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|registrador:inst3|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe31 banco_reg:inst19\|registrador:reg10\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe30 banco_reg:inst19\|registrador:reg10\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe29 banco_reg:inst19\|registrador:reg10\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe28 banco_reg:inst19\|registrador:reg10\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe27 banco_reg:inst19\|registrador:reg10\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe26 banco_reg:inst19\|registrador:reg10\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe25 banco_reg:inst19\|registrador:reg10\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe24 banco_reg:inst19\|registrador:reg10\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe23 banco_reg:inst19\|registrador:reg10\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe22 banco_reg:inst19\|registrador:reg10\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe21 banco_reg:inst19\|registrador:reg10\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe20 banco_reg:inst19\|registrador:reg10\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe19 banco_reg:inst19\|registrador:reg10\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe18 banco_reg:inst19\|registrador:reg10\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe17 banco_reg:inst19\|registrador:reg10\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe16 banco_reg:inst19\|registrador:reg10\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe15 banco_reg:inst19\|registrador:reg10\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe14 banco_reg:inst19\|registrador:reg10\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe13 banco_reg:inst19\|registrador:reg10\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe12 banco_reg:inst19\|registrador:reg10\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe11 banco_reg:inst19\|registrador:reg10\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe10 banco_reg:inst19\|registrador:reg10\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe9 banco_reg:inst19\|registrador:reg10\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe8 banco_reg:inst19\|registrador:reg10\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe7 banco_reg:inst19\|registrador:reg10\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe6 banco_reg:inst19\|registrador:reg10\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe5 banco_reg:inst19\|registrador:reg10\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe4 banco_reg:inst19\|registrador:reg10\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe3 banco_reg:inst19\|registrador:reg10\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe2 banco_reg:inst19\|registrador:reg10\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe1 banco_reg:inst19\|registrador:reg10\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe0 banco_reg:inst19\|registrador:reg10\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe31 banco_reg:inst19\|registrador:reg11\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe30 banco_reg:inst19\|registrador:reg11\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe29 banco_reg:inst19\|registrador:reg11\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe28 banco_reg:inst19\|registrador:reg11\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe27 banco_reg:inst19\|registrador:reg11\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe26 banco_reg:inst19\|registrador:reg11\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe25 banco_reg:inst19\|registrador:reg11\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe24 banco_reg:inst19\|registrador:reg11\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe23 banco_reg:inst19\|registrador:reg11\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe22 banco_reg:inst19\|registrador:reg11\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe21 banco_reg:inst19\|registrador:reg11\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe20 banco_reg:inst19\|registrador:reg11\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe19 banco_reg:inst19\|registrador:reg11\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe18 banco_reg:inst19\|registrador:reg11\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe17 banco_reg:inst19\|registrador:reg11\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe16 banco_reg:inst19\|registrador:reg11\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe15 banco_reg:inst19\|registrador:reg11\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe14 banco_reg:inst19\|registrador:reg11\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe13 banco_reg:inst19\|registrador:reg11\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe12 banco_reg:inst19\|registrador:reg11\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe11 banco_reg:inst19\|registrador:reg11\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe10 banco_reg:inst19\|registrador:reg11\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe9 banco_reg:inst19\|registrador:reg11\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe8 banco_reg:inst19\|registrador:reg11\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe7 banco_reg:inst19\|registrador:reg11\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe6 banco_reg:inst19\|registrador:reg11\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe5 banco_reg:inst19\|registrador:reg11\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe4 banco_reg:inst19\|registrador:reg11\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe3 banco_reg:inst19\|registrador:reg11\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe2 banco_reg:inst19\|registrador:reg11\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe1 banco_reg:inst19\|registrador:reg11\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe0 banco_reg:inst19\|registrador:reg11\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe31 banco_reg:inst19\|registrador:reg12\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe30 banco_reg:inst19\|registrador:reg12\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe29 banco_reg:inst19\|registrador:reg12\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe28 banco_reg:inst19\|registrador:reg12\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe27 banco_reg:inst19\|registrador:reg12\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe26 banco_reg:inst19\|registrador:reg12\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe25 banco_reg:inst19\|registrador:reg12\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe24 banco_reg:inst19\|registrador:reg12\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe23 banco_reg:inst19\|registrador:reg12\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe22 banco_reg:inst19\|registrador:reg12\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe21 banco_reg:inst19\|registrador:reg12\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe20 banco_reg:inst19\|registrador:reg12\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe19 banco_reg:inst19\|registrador:reg12\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe18 banco_reg:inst19\|registrador:reg12\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe17 banco_reg:inst19\|registrador:reg12\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe16 banco_reg:inst19\|registrador:reg12\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe15 banco_reg:inst19\|registrador:reg12\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe14 banco_reg:inst19\|registrador:reg12\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe13 banco_reg:inst19\|registrador:reg12\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe12 banco_reg:inst19\|registrador:reg12\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe11 banco_reg:inst19\|registrador:reg12\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe10 banco_reg:inst19\|registrador:reg12\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe9 banco_reg:inst19\|registrador:reg12\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe8 banco_reg:inst19\|registrador:reg12\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe7 banco_reg:inst19\|registrador:reg12\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe6 banco_reg:inst19\|registrador:reg12\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe5 banco_reg:inst19\|registrador:reg12\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe4 banco_reg:inst19\|registrador:reg12\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe3 banco_reg:inst19\|registrador:reg12\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe2 banco_reg:inst19\|registrador:reg12\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe1 banco_reg:inst19\|registrador:reg12\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe0 banco_reg:inst19\|registrador:reg12\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe31 banco_reg:inst19\|registrador:reg1\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe30 banco_reg:inst19\|registrador:reg1\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe29 banco_reg:inst19\|registrador:reg1\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe28 banco_reg:inst19\|registrador:reg1\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe27 banco_reg:inst19\|registrador:reg1\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe26 banco_reg:inst19\|registrador:reg1\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe25 banco_reg:inst19\|registrador:reg1\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe24 banco_reg:inst19\|registrador:reg1\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe23 banco_reg:inst19\|registrador:reg1\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe22 banco_reg:inst19\|registrador:reg1\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe21 banco_reg:inst19\|registrador:reg1\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe20 banco_reg:inst19\|registrador:reg1\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe19 banco_reg:inst19\|registrador:reg1\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe18 banco_reg:inst19\|registrador:reg1\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe17 banco_reg:inst19\|registrador:reg1\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe16 banco_reg:inst19\|registrador:reg1\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe15 banco_reg:inst19\|registrador:reg1\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe14 banco_reg:inst19\|registrador:reg1\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe13 banco_reg:inst19\|registrador:reg1\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe12 banco_reg:inst19\|registrador:reg1\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe11 banco_reg:inst19\|registrador:reg1\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe10 banco_reg:inst19\|registrador:reg1\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe9 banco_reg:inst19\|registrador:reg1\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe8 banco_reg:inst19\|registrador:reg1\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe7 banco_reg:inst19\|registrador:reg1\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe6 banco_reg:inst19\|registrador:reg1\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe5 banco_reg:inst19\|registrador:reg1\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe4 banco_reg:inst19\|registrador:reg1\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe3 banco_reg:inst19\|registrador:reg1\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe2 banco_reg:inst19\|registrador:reg1\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe1 banco_reg:inst19\|registrador:reg1\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe0 banco_reg:inst19\|registrador:reg1\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe31 banco_reg:inst19\|registrador:reg8\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe30 banco_reg:inst19\|registrador:reg8\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe29 banco_reg:inst19\|registrador:reg8\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe28 banco_reg:inst19\|registrador:reg8\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe27 banco_reg:inst19\|registrador:reg8\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe26 banco_reg:inst19\|registrador:reg8\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe25 banco_reg:inst19\|registrador:reg8\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe24 banco_reg:inst19\|registrador:reg8\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe23 banco_reg:inst19\|registrador:reg8\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe22 banco_reg:inst19\|registrador:reg8\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe21 banco_reg:inst19\|registrador:reg8\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe20 banco_reg:inst19\|registrador:reg8\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe19 banco_reg:inst19\|registrador:reg8\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe18 banco_reg:inst19\|registrador:reg8\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe17 banco_reg:inst19\|registrador:reg8\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe16 banco_reg:inst19\|registrador:reg8\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe15 banco_reg:inst19\|registrador:reg8\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe14 banco_reg:inst19\|registrador:reg8\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe13 banco_reg:inst19\|registrador:reg8\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe12 banco_reg:inst19\|registrador:reg8\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe11 banco_reg:inst19\|registrador:reg8\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe10 banco_reg:inst19\|registrador:reg8\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe9 banco_reg:inst19\|registrador:reg8\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe8 banco_reg:inst19\|registrador:reg8\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe7 banco_reg:inst19\|registrador:reg8\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe6 banco_reg:inst19\|registrador:reg8\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe5 banco_reg:inst19\|registrador:reg8\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe4 banco_reg:inst19\|registrador:reg8\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe3 banco_reg:inst19\|registrador:reg8\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe2 banco_reg:inst19\|registrador:reg8\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe1 banco_reg:inst19\|registrador:reg8\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe0 banco_reg:inst19\|registrador:reg8\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe31 banco_reg:inst19\|registrador:reg9\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe30 banco_reg:inst19\|registrador:reg9\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe29 banco_reg:inst19\|registrador:reg9\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe28 banco_reg:inst19\|registrador:reg9\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe27 banco_reg:inst19\|registrador:reg9\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe26 banco_reg:inst19\|registrador:reg9\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe25 banco_reg:inst19\|registrador:reg9\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe24 banco_reg:inst19\|registrador:reg9\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe23 banco_reg:inst19\|registrador:reg9\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe22 banco_reg:inst19\|registrador:reg9\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe21 banco_reg:inst19\|registrador:reg9\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe20 banco_reg:inst19\|registrador:reg9\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe19 banco_reg:inst19\|registrador:reg9\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe18 banco_reg:inst19\|registrador:reg9\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe17 banco_reg:inst19\|registrador:reg9\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe16 banco_reg:inst19\|registrador:reg9\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe15 banco_reg:inst19\|registrador:reg9\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe14 banco_reg:inst19\|registrador:reg9\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe13 banco_reg:inst19\|registrador:reg9\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe12 banco_reg:inst19\|registrador:reg9\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe11 banco_reg:inst19\|registrador:reg9\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe10 banco_reg:inst19\|registrador:reg9\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe9 banco_reg:inst19\|registrador:reg9\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe8 banco_reg:inst19\|registrador:reg9\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe7 banco_reg:inst19\|registrador:reg9\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe6 banco_reg:inst19\|registrador:reg9\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe5 banco_reg:inst19\|registrador:reg9\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe4 banco_reg:inst19\|registrador:reg9\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe3 banco_reg:inst19\|registrador:reg9\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe2 banco_reg:inst19\|registrador:reg9\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe1 banco_reg:inst19\|registrador:reg9\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe0 banco_reg:inst19\|registrador:reg9\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe31 banco_reg:inst19\|registrador:reg6\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe31 banco_reg:inst19\|registrador:reg5\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe31 banco_reg:inst19\|registrador:reg4\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe31 banco_reg:inst19\|registrador:reg7\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe31 banco_reg:inst19\|registrador:reg2\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe31 banco_reg:inst19\|registrador:reg3\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe31 banco_reg:inst19\|registrador:reg14\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe31 banco_reg:inst19\|registrador:reg15\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe31 banco_reg:inst19\|registrador:reg13\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe31 banco_reg:inst19\|registrador:reg24\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe31 banco_reg:inst19\|registrador:reg26\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe31 banco_reg:inst19\|registrador:reg27\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe31 banco_reg:inst19\|registrador:reg25\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe31 banco_reg:inst19\|registrador:reg22\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe31 banco_reg:inst19\|registrador:reg21\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe31 banco_reg:inst19\|registrador:reg20\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe31 banco_reg:inst19\|registrador:reg23\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe31 banco_reg:inst19\|registrador:reg18\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe31 banco_reg:inst19\|registrador:reg17\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe31 banco_reg:inst19\|registrador:reg16\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe31 banco_reg:inst19\|registrador:reg19\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe31 banco_reg:inst19\|registrador:reg28\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe31 banco_reg:inst19\|registrador:reg30\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe31 banco_reg:inst19\|registrador:reg31\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe31 banco_reg:inst19\|registrador:reg29\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe30 banco_reg:inst19\|registrador:reg6\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe30 banco_reg:inst19\|registrador:reg5\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe30 banco_reg:inst19\|registrador:reg4\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe30 banco_reg:inst19\|registrador:reg7\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe30 banco_reg:inst19\|registrador:reg2\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe30 banco_reg:inst19\|registrador:reg3\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe30 banco_reg:inst19\|registrador:reg14\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe30 banco_reg:inst19\|registrador:reg15\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe30 banco_reg:inst19\|registrador:reg13\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe30 banco_reg:inst19\|registrador:reg24\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe30 banco_reg:inst19\|registrador:reg26\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe30 banco_reg:inst19\|registrador:reg27\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe30 banco_reg:inst19\|registrador:reg25\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe30 banco_reg:inst19\|registrador:reg22\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe30 banco_reg:inst19\|registrador:reg21\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe30 banco_reg:inst19\|registrador:reg20\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe30 banco_reg:inst19\|registrador:reg23\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe30 banco_reg:inst19\|registrador:reg18\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe30 banco_reg:inst19\|registrador:reg17\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe30 banco_reg:inst19\|registrador:reg16\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe30 banco_reg:inst19\|registrador:reg19\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe30 banco_reg:inst19\|registrador:reg28\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe30 banco_reg:inst19\|registrador:reg30\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe30 banco_reg:inst19\|registrador:reg31\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe30 banco_reg:inst19\|registrador:reg29\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe29 banco_reg:inst19\|registrador:reg6\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe29 banco_reg:inst19\|registrador:reg5\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe29 banco_reg:inst19\|registrador:reg4\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe29 banco_reg:inst19\|registrador:reg7\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe29 banco_reg:inst19\|registrador:reg2\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe29 banco_reg:inst19\|registrador:reg3\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe29 banco_reg:inst19\|registrador:reg14\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe29 banco_reg:inst19\|registrador:reg15\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe29 banco_reg:inst19\|registrador:reg13\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe29 banco_reg:inst19\|registrador:reg24\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe29 banco_reg:inst19\|registrador:reg26\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe29 banco_reg:inst19\|registrador:reg27\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe29 banco_reg:inst19\|registrador:reg25\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe29 banco_reg:inst19\|registrador:reg22\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe29 banco_reg:inst19\|registrador:reg21\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe29 banco_reg:inst19\|registrador:reg20\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe29 banco_reg:inst19\|registrador:reg23\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe29 banco_reg:inst19\|registrador:reg18\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe29 banco_reg:inst19\|registrador:reg17\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe29 banco_reg:inst19\|registrador:reg16\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe29 banco_reg:inst19\|registrador:reg19\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe29 banco_reg:inst19\|registrador:reg28\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe29 banco_reg:inst19\|registrador:reg30\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe29 banco_reg:inst19\|registrador:reg31\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe29 banco_reg:inst19\|registrador:reg29\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe28 banco_reg:inst19\|registrador:reg6\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe28 banco_reg:inst19\|registrador:reg5\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe28 banco_reg:inst19\|registrador:reg4\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe28 banco_reg:inst19\|registrador:reg7\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe28 banco_reg:inst19\|registrador:reg2\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe28 banco_reg:inst19\|registrador:reg3\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe28 banco_reg:inst19\|registrador:reg14\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe28 banco_reg:inst19\|registrador:reg15\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe28 banco_reg:inst19\|registrador:reg13\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe28 banco_reg:inst19\|registrador:reg24\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe28 banco_reg:inst19\|registrador:reg26\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe28 banco_reg:inst19\|registrador:reg27\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe28 banco_reg:inst19\|registrador:reg25\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe28 banco_reg:inst19\|registrador:reg22\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe28 banco_reg:inst19\|registrador:reg21\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe28 banco_reg:inst19\|registrador:reg20\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe28 banco_reg:inst19\|registrador:reg23\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe28 banco_reg:inst19\|registrador:reg18\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe28 banco_reg:inst19\|registrador:reg17\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe28 banco_reg:inst19\|registrador:reg16\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe28 banco_reg:inst19\|registrador:reg19\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe28 banco_reg:inst19\|registrador:reg28\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe28 banco_reg:inst19\|registrador:reg30\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe28 banco_reg:inst19\|registrador:reg31\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe28 banco_reg:inst19\|registrador:reg29\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe27 banco_reg:inst19\|registrador:reg6\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe27 banco_reg:inst19\|registrador:reg5\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe27 banco_reg:inst19\|registrador:reg4\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe27 banco_reg:inst19\|registrador:reg7\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe27 banco_reg:inst19\|registrador:reg2\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe27 banco_reg:inst19\|registrador:reg3\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe27 banco_reg:inst19\|registrador:reg14\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe27 banco_reg:inst19\|registrador:reg15\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe27 banco_reg:inst19\|registrador:reg13\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe27 banco_reg:inst19\|registrador:reg24\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe27 banco_reg:inst19\|registrador:reg26\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe27 banco_reg:inst19\|registrador:reg27\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe27 banco_reg:inst19\|registrador:reg25\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe27 banco_reg:inst19\|registrador:reg22\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe27 banco_reg:inst19\|registrador:reg21\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe27 banco_reg:inst19\|registrador:reg20\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe27 banco_reg:inst19\|registrador:reg23\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe27 banco_reg:inst19\|registrador:reg18\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe27 banco_reg:inst19\|registrador:reg17\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe27 banco_reg:inst19\|registrador:reg16\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe27 banco_reg:inst19\|registrador:reg19\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe27 banco_reg:inst19\|registrador:reg28\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe27 banco_reg:inst19\|registrador:reg30\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe27 banco_reg:inst19\|registrador:reg31\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe27 banco_reg:inst19\|registrador:reg29\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe26 banco_reg:inst19\|registrador:reg6\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe26 banco_reg:inst19\|registrador:reg5\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe26 banco_reg:inst19\|registrador:reg4\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe26 banco_reg:inst19\|registrador:reg7\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe26 banco_reg:inst19\|registrador:reg2\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe26 banco_reg:inst19\|registrador:reg3\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe26 banco_reg:inst19\|registrador:reg14\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe26 banco_reg:inst19\|registrador:reg15\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe26 banco_reg:inst19\|registrador:reg13\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe26 banco_reg:inst19\|registrador:reg24\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe26 banco_reg:inst19\|registrador:reg26\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe26 banco_reg:inst19\|registrador:reg27\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe26 banco_reg:inst19\|registrador:reg25\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe26 banco_reg:inst19\|registrador:reg22\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe26 banco_reg:inst19\|registrador:reg21\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe26 banco_reg:inst19\|registrador:reg20\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe26 banco_reg:inst19\|registrador:reg23\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe26 banco_reg:inst19\|registrador:reg18\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe26 banco_reg:inst19\|registrador:reg17\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe26 banco_reg:inst19\|registrador:reg16\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe26 banco_reg:inst19\|registrador:reg19\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe26 banco_reg:inst19\|registrador:reg28\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe26 banco_reg:inst19\|registrador:reg30\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe26 banco_reg:inst19\|registrador:reg31\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe26 banco_reg:inst19\|registrador:reg29\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe25 banco_reg:inst19\|registrador:reg6\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe25 banco_reg:inst19\|registrador:reg5\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe25 banco_reg:inst19\|registrador:reg4\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe25 banco_reg:inst19\|registrador:reg7\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe25 banco_reg:inst19\|registrador:reg2\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe25 banco_reg:inst19\|registrador:reg3\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe25 banco_reg:inst19\|registrador:reg14\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe25 banco_reg:inst19\|registrador:reg15\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe25 banco_reg:inst19\|registrador:reg13\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe25 banco_reg:inst19\|registrador:reg24\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe25 banco_reg:inst19\|registrador:reg26\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe25 banco_reg:inst19\|registrador:reg27\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe25 banco_reg:inst19\|registrador:reg25\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe25 banco_reg:inst19\|registrador:reg22\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe25 banco_reg:inst19\|registrador:reg21\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe25 banco_reg:inst19\|registrador:reg20\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe25 banco_reg:inst19\|registrador:reg23\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe25 banco_reg:inst19\|registrador:reg18\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe25 banco_reg:inst19\|registrador:reg17\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe25 banco_reg:inst19\|registrador:reg16\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe25 banco_reg:inst19\|registrador:reg19\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe25 banco_reg:inst19\|registrador:reg28\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe25 banco_reg:inst19\|registrador:reg30\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe25 banco_reg:inst19\|registrador:reg31\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe25 banco_reg:inst19\|registrador:reg29\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe24 banco_reg:inst19\|registrador:reg6\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe24 banco_reg:inst19\|registrador:reg5\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe24 banco_reg:inst19\|registrador:reg4\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe24 banco_reg:inst19\|registrador:reg7\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe24 banco_reg:inst19\|registrador:reg2\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe24 banco_reg:inst19\|registrador:reg3\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe24 banco_reg:inst19\|registrador:reg14\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe24 banco_reg:inst19\|registrador:reg15\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe24 banco_reg:inst19\|registrador:reg13\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe24 banco_reg:inst19\|registrador:reg24\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe24 banco_reg:inst19\|registrador:reg26\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe24 banco_reg:inst19\|registrador:reg27\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe24 banco_reg:inst19\|registrador:reg25\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe24 banco_reg:inst19\|registrador:reg22\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe24 banco_reg:inst19\|registrador:reg21\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe24 banco_reg:inst19\|registrador:reg20\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe24 banco_reg:inst19\|registrador:reg23\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe24 banco_reg:inst19\|registrador:reg18\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe24 banco_reg:inst19\|registrador:reg17\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe24 banco_reg:inst19\|registrador:reg16\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe24 banco_reg:inst19\|registrador:reg19\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe24 banco_reg:inst19\|registrador:reg28\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe24 banco_reg:inst19\|registrador:reg30\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe24 banco_reg:inst19\|registrador:reg31\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe24 banco_reg:inst19\|registrador:reg29\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe23 banco_reg:inst19\|registrador:reg6\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe23 banco_reg:inst19\|registrador:reg5\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe23 banco_reg:inst19\|registrador:reg4\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe23 banco_reg:inst19\|registrador:reg7\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe23 banco_reg:inst19\|registrador:reg2\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe23 banco_reg:inst19\|registrador:reg3\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe23 banco_reg:inst19\|registrador:reg14\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe23 banco_reg:inst19\|registrador:reg15\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe23 banco_reg:inst19\|registrador:reg13\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe23 banco_reg:inst19\|registrador:reg24\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe23 banco_reg:inst19\|registrador:reg26\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe23 banco_reg:inst19\|registrador:reg27\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe23 banco_reg:inst19\|registrador:reg25\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe23 banco_reg:inst19\|registrador:reg22\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe23 banco_reg:inst19\|registrador:reg21\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe23 banco_reg:inst19\|registrador:reg20\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe23 banco_reg:inst19\|registrador:reg23\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe23 banco_reg:inst19\|registrador:reg18\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe23 banco_reg:inst19\|registrador:reg17\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe23 banco_reg:inst19\|registrador:reg16\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe23 banco_reg:inst19\|registrador:reg19\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe23 banco_reg:inst19\|registrador:reg28\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe23 banco_reg:inst19\|registrador:reg30\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe23 banco_reg:inst19\|registrador:reg31\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe23 banco_reg:inst19\|registrador:reg29\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe22 banco_reg:inst19\|registrador:reg6\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe22 banco_reg:inst19\|registrador:reg5\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe22 banco_reg:inst19\|registrador:reg4\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe22 banco_reg:inst19\|registrador:reg7\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe22 banco_reg:inst19\|registrador:reg2\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe22 banco_reg:inst19\|registrador:reg3\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe22 banco_reg:inst19\|registrador:reg14\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe22 banco_reg:inst19\|registrador:reg15\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe22 banco_reg:inst19\|registrador:reg13\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe22 banco_reg:inst19\|registrador:reg24\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe22 banco_reg:inst19\|registrador:reg26\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe22 banco_reg:inst19\|registrador:reg27\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe22 banco_reg:inst19\|registrador:reg25\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe22 banco_reg:inst19\|registrador:reg22\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe22 banco_reg:inst19\|registrador:reg21\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe22 banco_reg:inst19\|registrador:reg20\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe22 banco_reg:inst19\|registrador:reg23\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe22 banco_reg:inst19\|registrador:reg18\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe22 banco_reg:inst19\|registrador:reg17\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe22 banco_reg:inst19\|registrador:reg16\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe22 banco_reg:inst19\|registrador:reg19\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe22 banco_reg:inst19\|registrador:reg28\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe22 banco_reg:inst19\|registrador:reg30\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe22 banco_reg:inst19\|registrador:reg31\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe22 banco_reg:inst19\|registrador:reg29\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe21 banco_reg:inst19\|registrador:reg6\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe21 banco_reg:inst19\|registrador:reg5\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe21 banco_reg:inst19\|registrador:reg4\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe21 banco_reg:inst19\|registrador:reg7\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe21 banco_reg:inst19\|registrador:reg2\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe21 banco_reg:inst19\|registrador:reg3\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe21 banco_reg:inst19\|registrador:reg14\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe21 banco_reg:inst19\|registrador:reg15\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe21 banco_reg:inst19\|registrador:reg13\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe21 banco_reg:inst19\|registrador:reg24\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe21 banco_reg:inst19\|registrador:reg26\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe21 banco_reg:inst19\|registrador:reg27\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe21 banco_reg:inst19\|registrador:reg25\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe21 banco_reg:inst19\|registrador:reg22\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe21 banco_reg:inst19\|registrador:reg21\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe21 banco_reg:inst19\|registrador:reg20\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe21 banco_reg:inst19\|registrador:reg23\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe21 banco_reg:inst19\|registrador:reg18\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe21 banco_reg:inst19\|registrador:reg17\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe21 banco_reg:inst19\|registrador:reg16\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe21 banco_reg:inst19\|registrador:reg19\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe21 banco_reg:inst19\|registrador:reg28\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe21 banco_reg:inst19\|registrador:reg30\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe21 banco_reg:inst19\|registrador:reg31\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe21 banco_reg:inst19\|registrador:reg29\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe20 banco_reg:inst19\|registrador:reg6\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe20 banco_reg:inst19\|registrador:reg5\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe20 banco_reg:inst19\|registrador:reg4\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe20 banco_reg:inst19\|registrador:reg7\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe20 banco_reg:inst19\|registrador:reg2\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe20 banco_reg:inst19\|registrador:reg3\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe20 banco_reg:inst19\|registrador:reg14\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe20 banco_reg:inst19\|registrador:reg15\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe20 banco_reg:inst19\|registrador:reg13\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe20 banco_reg:inst19\|registrador:reg24\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe20 banco_reg:inst19\|registrador:reg26\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe20 banco_reg:inst19\|registrador:reg27\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe20 banco_reg:inst19\|registrador:reg25\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe20 banco_reg:inst19\|registrador:reg22\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe20 banco_reg:inst19\|registrador:reg21\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe20 banco_reg:inst19\|registrador:reg20\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe20 banco_reg:inst19\|registrador:reg23\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe20 banco_reg:inst19\|registrador:reg18\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe20 banco_reg:inst19\|registrador:reg17\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe20 banco_reg:inst19\|registrador:reg16\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe20 banco_reg:inst19\|registrador:reg19\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe20 banco_reg:inst19\|registrador:reg28\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe20 banco_reg:inst19\|registrador:reg30\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe20 banco_reg:inst19\|registrador:reg31\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe20 banco_reg:inst19\|registrador:reg29\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe19 banco_reg:inst19\|registrador:reg6\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe19 banco_reg:inst19\|registrador:reg5\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe19 banco_reg:inst19\|registrador:reg4\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe19 banco_reg:inst19\|registrador:reg7\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe19 banco_reg:inst19\|registrador:reg2\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe19 banco_reg:inst19\|registrador:reg3\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe19 banco_reg:inst19\|registrador:reg14\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe19 banco_reg:inst19\|registrador:reg15\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe19 banco_reg:inst19\|registrador:reg13\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe19 banco_reg:inst19\|registrador:reg24\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe19 banco_reg:inst19\|registrador:reg26\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe19 banco_reg:inst19\|registrador:reg27\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe19 banco_reg:inst19\|registrador:reg25\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe19 banco_reg:inst19\|registrador:reg22\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe19 banco_reg:inst19\|registrador:reg21\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe19 banco_reg:inst19\|registrador:reg20\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe19 banco_reg:inst19\|registrador:reg23\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe19 banco_reg:inst19\|registrador:reg18\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe19 banco_reg:inst19\|registrador:reg17\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe19 banco_reg:inst19\|registrador:reg16\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe19 banco_reg:inst19\|registrador:reg19\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe19 banco_reg:inst19\|registrador:reg28\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe19 banco_reg:inst19\|registrador:reg30\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe19 banco_reg:inst19\|registrador:reg31\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe19 banco_reg:inst19\|registrador:reg29\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe18 banco_reg:inst19\|registrador:reg6\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe18 banco_reg:inst19\|registrador:reg5\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe18 banco_reg:inst19\|registrador:reg4\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe18 banco_reg:inst19\|registrador:reg7\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe18 banco_reg:inst19\|registrador:reg2\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe18 banco_reg:inst19\|registrador:reg3\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe18 banco_reg:inst19\|registrador:reg14\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe18 banco_reg:inst19\|registrador:reg15\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe18 banco_reg:inst19\|registrador:reg13\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe18 banco_reg:inst19\|registrador:reg24\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe18 banco_reg:inst19\|registrador:reg26\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe18 banco_reg:inst19\|registrador:reg27\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe18 banco_reg:inst19\|registrador:reg25\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe18 banco_reg:inst19\|registrador:reg22\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe18 banco_reg:inst19\|registrador:reg21\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe18 banco_reg:inst19\|registrador:reg20\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe18 banco_reg:inst19\|registrador:reg23\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe18 banco_reg:inst19\|registrador:reg18\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe18 banco_reg:inst19\|registrador:reg17\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe18 banco_reg:inst19\|registrador:reg16\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe18 banco_reg:inst19\|registrador:reg19\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe18 banco_reg:inst19\|registrador:reg28\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe18 banco_reg:inst19\|registrador:reg30\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe18 banco_reg:inst19\|registrador:reg31\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe18 banco_reg:inst19\|registrador:reg29\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe17 banco_reg:inst19\|registrador:reg6\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe17 banco_reg:inst19\|registrador:reg5\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe17 banco_reg:inst19\|registrador:reg4\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe17 banco_reg:inst19\|registrador:reg7\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe17 banco_reg:inst19\|registrador:reg2\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe17 banco_reg:inst19\|registrador:reg3\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe17 banco_reg:inst19\|registrador:reg14\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe17 banco_reg:inst19\|registrador:reg15\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe17 banco_reg:inst19\|registrador:reg13\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe17 banco_reg:inst19\|registrador:reg24\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe17 banco_reg:inst19\|registrador:reg26\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe17 banco_reg:inst19\|registrador:reg27\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe17 banco_reg:inst19\|registrador:reg25\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe17 banco_reg:inst19\|registrador:reg22\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe17 banco_reg:inst19\|registrador:reg21\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe17 banco_reg:inst19\|registrador:reg20\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe17 banco_reg:inst19\|registrador:reg23\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe17 banco_reg:inst19\|registrador:reg18\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe17 banco_reg:inst19\|registrador:reg17\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe17 banco_reg:inst19\|registrador:reg16\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe17 banco_reg:inst19\|registrador:reg19\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe17 banco_reg:inst19\|registrador:reg28\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe17 banco_reg:inst19\|registrador:reg30\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe17 banco_reg:inst19\|registrador:reg31\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe17 banco_reg:inst19\|registrador:reg29\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe16 banco_reg:inst19\|registrador:reg6\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe16 banco_reg:inst19\|registrador:reg5\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe16 banco_reg:inst19\|registrador:reg4\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe16 banco_reg:inst19\|registrador:reg7\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe16 banco_reg:inst19\|registrador:reg2\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe16 banco_reg:inst19\|registrador:reg3\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe16 banco_reg:inst19\|registrador:reg14\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe16 banco_reg:inst19\|registrador:reg15\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe16 banco_reg:inst19\|registrador:reg13\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe16 banco_reg:inst19\|registrador:reg24\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe16 banco_reg:inst19\|registrador:reg26\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe16 banco_reg:inst19\|registrador:reg27\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe16 banco_reg:inst19\|registrador:reg25\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe16 banco_reg:inst19\|registrador:reg22\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe16 banco_reg:inst19\|registrador:reg21\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe16 banco_reg:inst19\|registrador:reg20\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe16 banco_reg:inst19\|registrador:reg23\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe16 banco_reg:inst19\|registrador:reg18\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe16 banco_reg:inst19\|registrador:reg17\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe16 banco_reg:inst19\|registrador:reg16\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe16 banco_reg:inst19\|registrador:reg19\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe16 banco_reg:inst19\|registrador:reg28\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe16 banco_reg:inst19\|registrador:reg30\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe16 banco_reg:inst19\|registrador:reg31\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe16 banco_reg:inst19\|registrador:reg29\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe15 banco_reg:inst19\|registrador:reg6\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe15 banco_reg:inst19\|registrador:reg5\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe15 banco_reg:inst19\|registrador:reg4\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe15 banco_reg:inst19\|registrador:reg7\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe15 banco_reg:inst19\|registrador:reg2\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe15 banco_reg:inst19\|registrador:reg3\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe15 banco_reg:inst19\|registrador:reg14\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe15 banco_reg:inst19\|registrador:reg15\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe15 banco_reg:inst19\|registrador:reg13\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe15 banco_reg:inst19\|registrador:reg24\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe15 banco_reg:inst19\|registrador:reg26\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe15 banco_reg:inst19\|registrador:reg27\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe15 banco_reg:inst19\|registrador:reg25\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe15 banco_reg:inst19\|registrador:reg22\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe15 banco_reg:inst19\|registrador:reg21\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe15 banco_reg:inst19\|registrador:reg20\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe15 banco_reg:inst19\|registrador:reg23\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe15 banco_reg:inst19\|registrador:reg18\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe15 banco_reg:inst19\|registrador:reg17\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe15 banco_reg:inst19\|registrador:reg16\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe15 banco_reg:inst19\|registrador:reg19\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe15 banco_reg:inst19\|registrador:reg28\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe15 banco_reg:inst19\|registrador:reg30\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe15 banco_reg:inst19\|registrador:reg31\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe15 banco_reg:inst19\|registrador:reg29\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe14 banco_reg:inst19\|registrador:reg6\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe14 banco_reg:inst19\|registrador:reg5\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe14 banco_reg:inst19\|registrador:reg4\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe14 banco_reg:inst19\|registrador:reg7\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe14 banco_reg:inst19\|registrador:reg2\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe14 banco_reg:inst19\|registrador:reg3\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe14 banco_reg:inst19\|registrador:reg14\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe14 banco_reg:inst19\|registrador:reg15\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe14 banco_reg:inst19\|registrador:reg13\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe14 banco_reg:inst19\|registrador:reg24\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe14 banco_reg:inst19\|registrador:reg26\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe14 banco_reg:inst19\|registrador:reg27\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe14 banco_reg:inst19\|registrador:reg25\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe14 banco_reg:inst19\|registrador:reg22\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe14 banco_reg:inst19\|registrador:reg21\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe14 banco_reg:inst19\|registrador:reg20\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe14 banco_reg:inst19\|registrador:reg23\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe14 banco_reg:inst19\|registrador:reg18\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe14 banco_reg:inst19\|registrador:reg17\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe14 banco_reg:inst19\|registrador:reg16\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe14 banco_reg:inst19\|registrador:reg19\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe14 banco_reg:inst19\|registrador:reg28\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe14 banco_reg:inst19\|registrador:reg30\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe14 banco_reg:inst19\|registrador:reg31\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe14 banco_reg:inst19\|registrador:reg29\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe13 banco_reg:inst19\|registrador:reg6\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe13 banco_reg:inst19\|registrador:reg5\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe13 banco_reg:inst19\|registrador:reg4\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe13 banco_reg:inst19\|registrador:reg7\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe13 banco_reg:inst19\|registrador:reg2\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe13 banco_reg:inst19\|registrador:reg3\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe13 banco_reg:inst19\|registrador:reg14\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe13 banco_reg:inst19\|registrador:reg15\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe13 banco_reg:inst19\|registrador:reg13\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe13 banco_reg:inst19\|registrador:reg24\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe13 banco_reg:inst19\|registrador:reg26\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe13 banco_reg:inst19\|registrador:reg27\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe13 banco_reg:inst19\|registrador:reg25\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe13 banco_reg:inst19\|registrador:reg22\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe13 banco_reg:inst19\|registrador:reg21\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe13 banco_reg:inst19\|registrador:reg20\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe13 banco_reg:inst19\|registrador:reg23\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe13 banco_reg:inst19\|registrador:reg18\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe13 banco_reg:inst19\|registrador:reg17\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe13 banco_reg:inst19\|registrador:reg16\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe13 banco_reg:inst19\|registrador:reg19\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe13 banco_reg:inst19\|registrador:reg28\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe13 banco_reg:inst19\|registrador:reg30\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe13 banco_reg:inst19\|registrador:reg31\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe13 banco_reg:inst19\|registrador:reg29\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe12 banco_reg:inst19\|registrador:reg6\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe12 banco_reg:inst19\|registrador:reg5\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe12 banco_reg:inst19\|registrador:reg4\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe12 banco_reg:inst19\|registrador:reg7\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe12 banco_reg:inst19\|registrador:reg2\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe12 banco_reg:inst19\|registrador:reg3\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe12 banco_reg:inst19\|registrador:reg14\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe12 banco_reg:inst19\|registrador:reg15\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe12 banco_reg:inst19\|registrador:reg13\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe12 banco_reg:inst19\|registrador:reg24\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe12 banco_reg:inst19\|registrador:reg26\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe12 banco_reg:inst19\|registrador:reg27\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe12 banco_reg:inst19\|registrador:reg25\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe12 banco_reg:inst19\|registrador:reg22\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe12 banco_reg:inst19\|registrador:reg21\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe12 banco_reg:inst19\|registrador:reg20\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe12 banco_reg:inst19\|registrador:reg23\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe12 banco_reg:inst19\|registrador:reg18\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe12 banco_reg:inst19\|registrador:reg17\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe12 banco_reg:inst19\|registrador:reg16\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe12 banco_reg:inst19\|registrador:reg19\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe12 banco_reg:inst19\|registrador:reg28\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe12 banco_reg:inst19\|registrador:reg30\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe12 banco_reg:inst19\|registrador:reg31\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe12 banco_reg:inst19\|registrador:reg29\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe11 banco_reg:inst19\|registrador:reg6\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe11 banco_reg:inst19\|registrador:reg5\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe11 banco_reg:inst19\|registrador:reg4\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe11 banco_reg:inst19\|registrador:reg7\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe11 banco_reg:inst19\|registrador:reg2\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe11 banco_reg:inst19\|registrador:reg3\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe11 banco_reg:inst19\|registrador:reg14\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe11 banco_reg:inst19\|registrador:reg15\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe11 banco_reg:inst19\|registrador:reg13\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe11 banco_reg:inst19\|registrador:reg24\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe11 banco_reg:inst19\|registrador:reg26\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe11 banco_reg:inst19\|registrador:reg27\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe11 banco_reg:inst19\|registrador:reg25\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe11 banco_reg:inst19\|registrador:reg22\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe11 banco_reg:inst19\|registrador:reg21\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe11 banco_reg:inst19\|registrador:reg20\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe11 banco_reg:inst19\|registrador:reg23\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe11 banco_reg:inst19\|registrador:reg18\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe11 banco_reg:inst19\|registrador:reg17\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe11 banco_reg:inst19\|registrador:reg16\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe11 banco_reg:inst19\|registrador:reg19\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe11 banco_reg:inst19\|registrador:reg28\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe11 banco_reg:inst19\|registrador:reg30\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe11 banco_reg:inst19\|registrador:reg31\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe11 banco_reg:inst19\|registrador:reg29\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe10 banco_reg:inst19\|registrador:reg6\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe10 banco_reg:inst19\|registrador:reg5\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe10 banco_reg:inst19\|registrador:reg4\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe10 banco_reg:inst19\|registrador:reg7\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe10 banco_reg:inst19\|registrador:reg2\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe10 banco_reg:inst19\|registrador:reg3\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe10 banco_reg:inst19\|registrador:reg14\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe10 banco_reg:inst19\|registrador:reg15\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe10 banco_reg:inst19\|registrador:reg13\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe10 banco_reg:inst19\|registrador:reg24\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe10 banco_reg:inst19\|registrador:reg26\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe10 banco_reg:inst19\|registrador:reg27\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe10 banco_reg:inst19\|registrador:reg25\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe10 banco_reg:inst19\|registrador:reg22\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe10 banco_reg:inst19\|registrador:reg21\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe10 banco_reg:inst19\|registrador:reg20\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe10 banco_reg:inst19\|registrador:reg23\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe10 banco_reg:inst19\|registrador:reg18\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe10 banco_reg:inst19\|registrador:reg17\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe10 banco_reg:inst19\|registrador:reg16\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe10 banco_reg:inst19\|registrador:reg19\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe10 banco_reg:inst19\|registrador:reg28\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe10 banco_reg:inst19\|registrador:reg30\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe10 banco_reg:inst19\|registrador:reg31\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe10 banco_reg:inst19\|registrador:reg29\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe9 banco_reg:inst19\|registrador:reg6\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe9 banco_reg:inst19\|registrador:reg5\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe9 banco_reg:inst19\|registrador:reg4\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe9 banco_reg:inst19\|registrador:reg7\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe9 banco_reg:inst19\|registrador:reg2\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe9 banco_reg:inst19\|registrador:reg3\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe9 banco_reg:inst19\|registrador:reg14\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe9 banco_reg:inst19\|registrador:reg15\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe9 banco_reg:inst19\|registrador:reg13\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe9 banco_reg:inst19\|registrador:reg24\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe9 banco_reg:inst19\|registrador:reg26\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe9 banco_reg:inst19\|registrador:reg27\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe9 banco_reg:inst19\|registrador:reg25\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe9 banco_reg:inst19\|registrador:reg22\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe9 banco_reg:inst19\|registrador:reg21\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe9 banco_reg:inst19\|registrador:reg20\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe9 banco_reg:inst19\|registrador:reg23\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe9 banco_reg:inst19\|registrador:reg18\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe9 banco_reg:inst19\|registrador:reg17\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe9 banco_reg:inst19\|registrador:reg16\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe9 banco_reg:inst19\|registrador:reg19\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe9 banco_reg:inst19\|registrador:reg28\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe9 banco_reg:inst19\|registrador:reg30\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe9 banco_reg:inst19\|registrador:reg31\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe9 banco_reg:inst19\|registrador:reg29\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe8 banco_reg:inst19\|registrador:reg6\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe8 banco_reg:inst19\|registrador:reg5\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe8 banco_reg:inst19\|registrador:reg4\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe8 banco_reg:inst19\|registrador:reg7\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe8 banco_reg:inst19\|registrador:reg2\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe8 banco_reg:inst19\|registrador:reg3\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe8 banco_reg:inst19\|registrador:reg14\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe8 banco_reg:inst19\|registrador:reg15\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe8 banco_reg:inst19\|registrador:reg13\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe8 banco_reg:inst19\|registrador:reg24\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe8 banco_reg:inst19\|registrador:reg26\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe8 banco_reg:inst19\|registrador:reg27\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe8 banco_reg:inst19\|registrador:reg25\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe8 banco_reg:inst19\|registrador:reg22\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe8 banco_reg:inst19\|registrador:reg21\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe8 banco_reg:inst19\|registrador:reg20\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe8 banco_reg:inst19\|registrador:reg23\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe8 banco_reg:inst19\|registrador:reg18\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe8 banco_reg:inst19\|registrador:reg17\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe8 banco_reg:inst19\|registrador:reg16\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe8 banco_reg:inst19\|registrador:reg19\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe8 banco_reg:inst19\|registrador:reg28\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe8 banco_reg:inst19\|registrador:reg30\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe8 banco_reg:inst19\|registrador:reg31\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe8 banco_reg:inst19\|registrador:reg29\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe7 banco_reg:inst19\|registrador:reg6\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe7 banco_reg:inst19\|registrador:reg5\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe7 banco_reg:inst19\|registrador:reg4\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe7 banco_reg:inst19\|registrador:reg7\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe7 banco_reg:inst19\|registrador:reg2\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe7 banco_reg:inst19\|registrador:reg3\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe7 banco_reg:inst19\|registrador:reg14\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe7 banco_reg:inst19\|registrador:reg15\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe7 banco_reg:inst19\|registrador:reg13\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe7 banco_reg:inst19\|registrador:reg24\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe7 banco_reg:inst19\|registrador:reg26\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe7 banco_reg:inst19\|registrador:reg27\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe7 banco_reg:inst19\|registrador:reg25\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe7 banco_reg:inst19\|registrador:reg22\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe7 banco_reg:inst19\|registrador:reg21\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe7 banco_reg:inst19\|registrador:reg20\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe7 banco_reg:inst19\|registrador:reg23\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe7 banco_reg:inst19\|registrador:reg18\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe7 banco_reg:inst19\|registrador:reg17\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe7 banco_reg:inst19\|registrador:reg16\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe7 banco_reg:inst19\|registrador:reg19\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe7 banco_reg:inst19\|registrador:reg28\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe7 banco_reg:inst19\|registrador:reg30\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe7 banco_reg:inst19\|registrador:reg31\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe7 banco_reg:inst19\|registrador:reg29\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe6 banco_reg:inst19\|registrador:reg6\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe6 banco_reg:inst19\|registrador:reg5\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe6 banco_reg:inst19\|registrador:reg4\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe6 banco_reg:inst19\|registrador:reg7\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe6 banco_reg:inst19\|registrador:reg2\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe6 banco_reg:inst19\|registrador:reg3\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe6 banco_reg:inst19\|registrador:reg14\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe6 banco_reg:inst19\|registrador:reg15\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe6 banco_reg:inst19\|registrador:reg13\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe6 banco_reg:inst19\|registrador:reg24\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe6 banco_reg:inst19\|registrador:reg26\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe6 banco_reg:inst19\|registrador:reg27\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe6 banco_reg:inst19\|registrador:reg25\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe6 banco_reg:inst19\|registrador:reg22\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe6 banco_reg:inst19\|registrador:reg21\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe6 banco_reg:inst19\|registrador:reg20\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe6 banco_reg:inst19\|registrador:reg23\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe6 banco_reg:inst19\|registrador:reg18\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe6 banco_reg:inst19\|registrador:reg17\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe6 banco_reg:inst19\|registrador:reg16\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe6 banco_reg:inst19\|registrador:reg19\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe6 banco_reg:inst19\|registrador:reg28\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe6 banco_reg:inst19\|registrador:reg30\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe6 banco_reg:inst19\|registrador:reg31\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe6 banco_reg:inst19\|registrador:reg29\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe5 banco_reg:inst19\|registrador:reg6\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe5 banco_reg:inst19\|registrador:reg5\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe5 banco_reg:inst19\|registrador:reg4\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe5 banco_reg:inst19\|registrador:reg7\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe5 banco_reg:inst19\|registrador:reg2\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe5 banco_reg:inst19\|registrador:reg3\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe5 banco_reg:inst19\|registrador:reg14\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe5 banco_reg:inst19\|registrador:reg15\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe5 banco_reg:inst19\|registrador:reg13\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe5 banco_reg:inst19\|registrador:reg24\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe5 banco_reg:inst19\|registrador:reg26\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe5 banco_reg:inst19\|registrador:reg27\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe5 banco_reg:inst19\|registrador:reg25\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe5 banco_reg:inst19\|registrador:reg22\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe5 banco_reg:inst19\|registrador:reg21\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe5 banco_reg:inst19\|registrador:reg20\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe5 banco_reg:inst19\|registrador:reg23\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe5 banco_reg:inst19\|registrador:reg18\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe5 banco_reg:inst19\|registrador:reg17\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe5 banco_reg:inst19\|registrador:reg16\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe5 banco_reg:inst19\|registrador:reg19\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe5 banco_reg:inst19\|registrador:reg28\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe5 banco_reg:inst19\|registrador:reg30\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe5 banco_reg:inst19\|registrador:reg31\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe5 banco_reg:inst19\|registrador:reg29\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe4 banco_reg:inst19\|registrador:reg6\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe4 banco_reg:inst19\|registrador:reg5\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe4 banco_reg:inst19\|registrador:reg4\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe4 banco_reg:inst19\|registrador:reg7\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe4 banco_reg:inst19\|registrador:reg2\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe4 banco_reg:inst19\|registrador:reg3\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe4 banco_reg:inst19\|registrador:reg14\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe4 banco_reg:inst19\|registrador:reg15\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe4 banco_reg:inst19\|registrador:reg13\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe4 banco_reg:inst19\|registrador:reg24\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe4 banco_reg:inst19\|registrador:reg26\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe4 banco_reg:inst19\|registrador:reg27\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe4 banco_reg:inst19\|registrador:reg25\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe4 banco_reg:inst19\|registrador:reg22\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe4 banco_reg:inst19\|registrador:reg21\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe4 banco_reg:inst19\|registrador:reg20\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe4 banco_reg:inst19\|registrador:reg23\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe4 banco_reg:inst19\|registrador:reg18\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe4 banco_reg:inst19\|registrador:reg17\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe4 banco_reg:inst19\|registrador:reg16\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe4 banco_reg:inst19\|registrador:reg19\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe4 banco_reg:inst19\|registrador:reg28\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe4 banco_reg:inst19\|registrador:reg30\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe4 banco_reg:inst19\|registrador:reg31\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe4 banco_reg:inst19\|registrador:reg29\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe3 banco_reg:inst19\|registrador:reg6\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe3 banco_reg:inst19\|registrador:reg5\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe3 banco_reg:inst19\|registrador:reg4\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe3 banco_reg:inst19\|registrador:reg7\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe3 banco_reg:inst19\|registrador:reg2\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe3 banco_reg:inst19\|registrador:reg3\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe3 banco_reg:inst19\|registrador:reg14\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe3 banco_reg:inst19\|registrador:reg15\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe3 banco_reg:inst19\|registrador:reg13\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe3 banco_reg:inst19\|registrador:reg24\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe3 banco_reg:inst19\|registrador:reg26\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe3 banco_reg:inst19\|registrador:reg27\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe3 banco_reg:inst19\|registrador:reg25\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe3 banco_reg:inst19\|registrador:reg22\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe3 banco_reg:inst19\|registrador:reg21\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe3 banco_reg:inst19\|registrador:reg20\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe3 banco_reg:inst19\|registrador:reg23\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe3 banco_reg:inst19\|registrador:reg18\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe3 banco_reg:inst19\|registrador:reg17\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe3 banco_reg:inst19\|registrador:reg16\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe3 banco_reg:inst19\|registrador:reg19\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879536 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe3 banco_reg:inst19\|registrador:reg28\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe3 banco_reg:inst19\|registrador:reg30\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe3 banco_reg:inst19\|registrador:reg31\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe3 banco_reg:inst19\|registrador:reg29\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe2 banco_reg:inst19\|registrador:reg6\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe2 banco_reg:inst19\|registrador:reg5\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe2 banco_reg:inst19\|registrador:reg4\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe2 banco_reg:inst19\|registrador:reg7\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe2 banco_reg:inst19\|registrador:reg2\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe2 banco_reg:inst19\|registrador:reg3\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe2 banco_reg:inst19\|registrador:reg14\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe2 banco_reg:inst19\|registrador:reg15\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe2 banco_reg:inst19\|registrador:reg13\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe2 banco_reg:inst19\|registrador:reg24\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe2 banco_reg:inst19\|registrador:reg26\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe2 banco_reg:inst19\|registrador:reg27\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe2 banco_reg:inst19\|registrador:reg25\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe2 banco_reg:inst19\|registrador:reg22\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe2 banco_reg:inst19\|registrador:reg21\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe2 banco_reg:inst19\|registrador:reg20\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe2 banco_reg:inst19\|registrador:reg23\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe2 banco_reg:inst19\|registrador:reg18\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe2 banco_reg:inst19\|registrador:reg17\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe2 banco_reg:inst19\|registrador:reg16\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe2 banco_reg:inst19\|registrador:reg19\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe2 banco_reg:inst19\|registrador:reg28\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe2 banco_reg:inst19\|registrador:reg30\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe2 banco_reg:inst19\|registrador:reg31\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe2 banco_reg:inst19\|registrador:reg29\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe1 banco_reg:inst19\|registrador:reg6\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe1 banco_reg:inst19\|registrador:reg5\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe1 banco_reg:inst19\|registrador:reg4\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe1 banco_reg:inst19\|registrador:reg7\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe1 banco_reg:inst19\|registrador:reg2\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe1 banco_reg:inst19\|registrador:reg3\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe1 banco_reg:inst19\|registrador:reg14\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe1 banco_reg:inst19\|registrador:reg15\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe1 banco_reg:inst19\|registrador:reg13\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe1 banco_reg:inst19\|registrador:reg24\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe1 banco_reg:inst19\|registrador:reg26\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe1 banco_reg:inst19\|registrador:reg27\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe1 banco_reg:inst19\|registrador:reg25\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe1 banco_reg:inst19\|registrador:reg22\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe1 banco_reg:inst19\|registrador:reg21\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe1 banco_reg:inst19\|registrador:reg20\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe1 banco_reg:inst19\|registrador:reg23\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe1 banco_reg:inst19\|registrador:reg18\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe1 banco_reg:inst19\|registrador:reg17\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe1 banco_reg:inst19\|registrador:reg16\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe1 banco_reg:inst19\|registrador:reg19\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe1 banco_reg:inst19\|registrador:reg28\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe1 banco_reg:inst19\|registrador:reg30\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe1 banco_reg:inst19\|registrador:reg31\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe1 banco_reg:inst19\|registrador:reg29\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe0 banco_reg:inst19\|registrador:reg6\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe0 banco_reg:inst19\|registrador:reg5\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe0 banco_reg:inst19\|registrador:reg4\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe0 banco_reg:inst19\|registrador:reg7\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe0 banco_reg:inst19\|registrador:reg2\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe0 banco_reg:inst19\|registrador:reg3\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe0 banco_reg:inst19\|registrador:reg14\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe0 banco_reg:inst19\|registrador:reg15\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe0 banco_reg:inst19\|registrador:reg13\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe0 banco_reg:inst19\|registrador:reg24\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe0 banco_reg:inst19\|registrador:reg26\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe0 banco_reg:inst19\|registrador:reg27\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe0 banco_reg:inst19\|registrador:reg25\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe0 banco_reg:inst19\|registrador:reg22\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe0 banco_reg:inst19\|registrador:reg21\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe0 banco_reg:inst19\|registrador:reg20\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe0 banco_reg:inst19\|registrador:reg23\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe0 banco_reg:inst19\|registrador:reg18\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe0 banco_reg:inst19\|registrador:reg17\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe0 banco_reg:inst19\|registrador:reg16\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe0 banco_reg:inst19\|registrador:reg19\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe0 banco_reg:inst19\|registrador:reg28\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe0 banco_reg:inst19\|registrador:reg30\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe0 banco_reg:inst19\|registrador:reg31\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe0 banco_reg:inst19\|registrador:reg29\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|reg1bit:inst8\|inst IDEX:inst25\|reg1bit:inst8\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|reg1bit:inst8\|inst\" is converted into an equivalent circuit using register \"IDEX:inst25\|reg1bit:inst8\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|IDEX:inst25|reg1bit:inst8|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|reg1bit:inst3\|inst EXMEM:inst\|reg1bit:inst3\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|reg1bit:inst3\|inst\" is converted into an equivalent circuit using register \"EXMEM:inst\|reg1bit:inst3\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|reg1bit:inst3|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe31 MEMWB:inst33\|registrador:instruction3\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe31\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|reg1bit:inst4\|inst MEMWB:inst33\|reg1bit:inst4\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|reg1bit:inst4\|inst\" is converted into an equivalent circuit using register \"MEMWB:inst33\|reg1bit:inst4\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|reg1bit:inst4|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe30 MEMWB:inst33\|registrador:instruction3\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe30\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe29 MEMWB:inst33\|registrador:instruction3\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe29\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe28 MEMWB:inst33\|registrador:instruction3\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe28\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe27 MEMWB:inst33\|registrador:instruction3\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe27\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe26 MEMWB:inst33\|registrador:instruction3\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe26\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe25 MEMWB:inst33\|registrador:instruction3\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe25\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe24 MEMWB:inst33\|registrador:instruction3\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe24\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe23 MEMWB:inst33\|registrador:instruction3\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe23\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe22 MEMWB:inst33\|registrador:instruction3\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe22\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe21 MEMWB:inst33\|registrador:instruction3\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe21\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe20 MEMWB:inst33\|registrador:instruction3\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe20\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe19 MEMWB:inst33\|registrador:instruction3\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe19\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe18 MEMWB:inst33\|registrador:instruction3\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe18\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe17 MEMWB:inst33\|registrador:instruction3\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe17\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe16 MEMWB:inst33\|registrador:instruction3\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe16\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe15 MEMWB:inst33\|registrador:instruction3\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe15\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe14 MEMWB:inst33\|registrador:instruction3\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe14\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe13 MEMWB:inst33\|registrador:instruction3\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe13\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe12 MEMWB:inst33\|registrador:instruction3\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe12\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe11 MEMWB:inst33\|registrador:instruction3\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe11\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe10 MEMWB:inst33\|registrador:instruction3\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe10\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe9 MEMWB:inst33\|registrador:instruction3\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe9\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe8 MEMWB:inst33\|registrador:instruction3\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe8\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe7 MEMWB:inst33\|registrador:instruction3\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe7\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe6 MEMWB:inst33\|registrador:instruction3\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe6\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe5 MEMWB:inst33\|registrador:instruction3\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe5\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe4 MEMWB:inst33\|registrador:instruction3\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe4\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe3 MEMWB:inst33\|registrador:instruction3\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe3\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe2 MEMWB:inst33\|registrador:instruction3\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe2\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe1 MEMWB:inst33\|registrador:instruction3\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe1\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe0 MEMWB:inst33\|registrador:instruction3\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe0\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe31 MEMWB:inst33\|registrador:instruction4\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe31\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe30 MEMWB:inst33\|registrador:instruction4\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe30\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe29 MEMWB:inst33\|registrador:instruction4\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe29\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe28 MEMWB:inst33\|registrador:instruction4\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe28\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe27 MEMWB:inst33\|registrador:instruction4\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe27\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe26 MEMWB:inst33\|registrador:instruction4\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe26\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe25 MEMWB:inst33\|registrador:instruction4\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe25\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe24 MEMWB:inst33\|registrador:instruction4\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe24\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe23 MEMWB:inst33\|registrador:instruction4\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe23\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe22 MEMWB:inst33\|registrador:instruction4\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe22\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe21 MEMWB:inst33\|registrador:instruction4\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe21\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe20 MEMWB:inst33\|registrador:instruction4\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe20\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe19 MEMWB:inst33\|registrador:instruction4\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe19\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe18 MEMWB:inst33\|registrador:instruction4\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe18\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe17 MEMWB:inst33\|registrador:instruction4\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe17\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe16 MEMWB:inst33\|registrador:instruction4\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe16\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe15 MEMWB:inst33\|registrador:instruction4\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe15\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe14 MEMWB:inst33\|registrador:instruction4\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe14\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe13 MEMWB:inst33\|registrador:instruction4\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe13\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe12 MEMWB:inst33\|registrador:instruction4\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe12\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe11 MEMWB:inst33\|registrador:instruction4\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe11\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe10 MEMWB:inst33\|registrador:instruction4\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe10\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe9 MEMWB:inst33\|registrador:instruction4\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe9\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe8 MEMWB:inst33\|registrador:instruction4\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe8\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe7 MEMWB:inst33\|registrador:instruction4\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe7\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe6 MEMWB:inst33\|registrador:instruction4\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe6\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe5 MEMWB:inst33\|registrador:instruction4\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe5\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe4 MEMWB:inst33\|registrador:instruction4\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe4\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe3 MEMWB:inst33\|registrador:instruction4\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe3\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe2 MEMWB:inst33\|registrador:instruction4\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe2\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe1 MEMWB:inst33\|registrador:instruction4\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe1\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe0 MEMWB:inst33\|registrador:instruction4\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe0\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc1\|dffe31 EXMEM:inst\|registrador:pc1\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc1\|dffe31\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc1\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:pc1|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|reg1bit:inst1\|inst EXMEM:inst\|reg1bit:inst1\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|reg1bit:inst1\|inst\" is converted into an equivalent circuit using register \"EXMEM:inst\|reg1bit:inst1\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|reg1bit:inst1|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|reg1bit:inst2\|inst EXMEM:inst\|reg1bit:inst2\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|reg1bit:inst2\|inst\" is converted into an equivalent circuit using register \"EXMEM:inst\|reg1bit:inst2\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|reg1bit:inst2|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc1\|dffe30 EXMEM:inst\|registrador:pc1\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc1\|dffe30\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc1\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:pc1|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc1\|dffe29 EXMEM:inst\|registrador:pc1\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc1\|dffe29\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc1\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:pc1|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc1\|dffe28 EXMEM:inst\|registrador:pc1\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc1\|dffe28\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc1\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:pc1|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc1\|dffe27 EXMEM:inst\|registrador:pc1\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc1\|dffe27\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc1\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:pc1|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc1\|dffe26 EXMEM:inst\|registrador:pc1\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc1\|dffe26\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc1\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:pc1|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc1\|dffe25 EXMEM:inst\|registrador:pc1\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc1\|dffe25\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc1\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:pc1|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc1\|dffe24 EXMEM:inst\|registrador:pc1\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc1\|dffe24\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc1\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:pc1|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc1\|dffe23 EXMEM:inst\|registrador:pc1\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc1\|dffe23\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc1\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:pc1|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc1\|dffe22 EXMEM:inst\|registrador:pc1\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc1\|dffe22\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc1\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:pc1|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc1\|dffe21 EXMEM:inst\|registrador:pc1\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc1\|dffe21\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc1\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:pc1|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc1\|dffe20 EXMEM:inst\|registrador:pc1\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc1\|dffe20\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc1\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:pc1|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc1\|dffe19 EXMEM:inst\|registrador:pc1\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc1\|dffe19\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc1\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:pc1|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc1\|dffe18 EXMEM:inst\|registrador:pc1\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc1\|dffe18\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc1\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:pc1|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc1\|dffe17 EXMEM:inst\|registrador:pc1\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc1\|dffe17\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc1\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:pc1|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc1\|dffe16 EXMEM:inst\|registrador:pc1\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc1\|dffe16\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc1\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:pc1|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|reg1bit:inst4\|inst EXMEM:inst\|reg1bit:inst4\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|reg1bit:inst4\|inst\" is converted into an equivalent circuit using register \"EXMEM:inst\|reg1bit:inst4\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|reg1bit:inst4|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe15 EXMEM:inst\|registrador:instruction2\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe15\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe31 EXMEM:inst\|registrador:instruction2\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe31\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe30 EXMEM:inst\|registrador:instruction2\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe30\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe29 EXMEM:inst\|registrador:instruction2\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe29\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe28 EXMEM:inst\|registrador:instruction2\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe28\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe27 EXMEM:inst\|registrador:instruction2\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe27\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe26 EXMEM:inst\|registrador:instruction2\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe26\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe25 EXMEM:inst\|registrador:instruction2\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe25\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe24 EXMEM:inst\|registrador:instruction2\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe24\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe23 EXMEM:inst\|registrador:instruction2\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe23\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe22 EXMEM:inst\|registrador:instruction2\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe22\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe21 EXMEM:inst\|registrador:instruction2\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe21\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe20 EXMEM:inst\|registrador:instruction2\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe20\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe19 EXMEM:inst\|registrador:instruction2\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe19\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe18 EXMEM:inst\|registrador:instruction2\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe18\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe17 EXMEM:inst\|registrador:instruction2\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe17\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe16 EXMEM:inst\|registrador:instruction2\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe16\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe14 EXMEM:inst\|registrador:instruction2\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe14\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe13 EXMEM:inst\|registrador:instruction2\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe13\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe12 EXMEM:inst\|registrador:instruction2\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe12\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe11 EXMEM:inst\|registrador:instruction2\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe11\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe10 EXMEM:inst\|registrador:instruction2\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe10\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe9 EXMEM:inst\|registrador:instruction2\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe9\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe8 EXMEM:inst\|registrador:instruction2\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe8\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe7 EXMEM:inst\|registrador:instruction2\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe7\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe6 EXMEM:inst\|registrador:instruction2\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe6\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe5 EXMEM:inst\|registrador:instruction2\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe5\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe4 EXMEM:inst\|registrador:instruction2\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe4\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe3 EXMEM:inst\|registrador:instruction2\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe3\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe2 EXMEM:inst\|registrador:instruction2\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe2\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe0 EXMEM:inst\|registrador:instruction2\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe0\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe1 EXMEM:inst\|registrador:instruction2\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe1\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe31 EXMEM:inst\|registrador:instruction3\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe31\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|reg1bit:inst8\|inst EXMEM:inst\|reg1bit:inst8\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|reg1bit:inst8\|inst\" is converted into an equivalent circuit using register \"EXMEM:inst\|reg1bit:inst8\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|reg1bit:inst8|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe30 EXMEM:inst\|registrador:instruction3\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe30\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe29 EXMEM:inst\|registrador:instruction3\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe29\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe28 EXMEM:inst\|registrador:instruction3\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe28\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe27 EXMEM:inst\|registrador:instruction3\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe27\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe26 EXMEM:inst\|registrador:instruction3\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe26\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe25 EXMEM:inst\|registrador:instruction3\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe25\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe24 EXMEM:inst\|registrador:instruction3\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe24\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe23 EXMEM:inst\|registrador:instruction3\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe23\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe22 EXMEM:inst\|registrador:instruction3\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe22\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe21 EXMEM:inst\|registrador:instruction3\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe21\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe20 EXMEM:inst\|registrador:instruction3\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe20\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe19 EXMEM:inst\|registrador:instruction3\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe19\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe18 EXMEM:inst\|registrador:instruction3\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe18\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe17 EXMEM:inst\|registrador:instruction3\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe17\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe16 EXMEM:inst\|registrador:instruction3\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe16\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe15 EXMEM:inst\|registrador:instruction3\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe15\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe14 EXMEM:inst\|registrador:instruction3\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe14\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe13 EXMEM:inst\|registrador:instruction3\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe13\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe12 EXMEM:inst\|registrador:instruction3\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe12\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe11 EXMEM:inst\|registrador:instruction3\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe11\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe10 EXMEM:inst\|registrador:instruction3\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe10\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe9 EXMEM:inst\|registrador:instruction3\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe9\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe8 EXMEM:inst\|registrador:instruction3\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe8\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe7 EXMEM:inst\|registrador:instruction3\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe7\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe6 EXMEM:inst\|registrador:instruction3\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe6\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe5 EXMEM:inst\|registrador:instruction3\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe5\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe4 EXMEM:inst\|registrador:instruction3\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe4\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe3 EXMEM:inst\|registrador:instruction3\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe3\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe2 EXMEM:inst\|registrador:instruction3\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe2\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe1 EXMEM:inst\|registrador:instruction3\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe1\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe0 EXMEM:inst\|registrador:instruction3\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe0\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe31 EXMEM:inst\|registrador:instruction4\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe31\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe30 EXMEM:inst\|registrador:instruction4\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe30\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe29 EXMEM:inst\|registrador:instruction4\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe29\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe28 EXMEM:inst\|registrador:instruction4\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe28\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe27 EXMEM:inst\|registrador:instruction4\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe27\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe26 EXMEM:inst\|registrador:instruction4\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe26\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe25 EXMEM:inst\|registrador:instruction4\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe25\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe24 EXMEM:inst\|registrador:instruction4\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe24\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe23 EXMEM:inst\|registrador:instruction4\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe23\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe22 EXMEM:inst\|registrador:instruction4\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe22\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe21 EXMEM:inst\|registrador:instruction4\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe21\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe20 EXMEM:inst\|registrador:instruction4\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe20\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe19 EXMEM:inst\|registrador:instruction4\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe19\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe18 EXMEM:inst\|registrador:instruction4\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe18\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe17 EXMEM:inst\|registrador:instruction4\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe17\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe16 EXMEM:inst\|registrador:instruction4\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe16\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe15 EXMEM:inst\|registrador:instruction4\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe15\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe14 EXMEM:inst\|registrador:instruction4\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe14\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe13 EXMEM:inst\|registrador:instruction4\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe13\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe12 EXMEM:inst\|registrador:instruction4\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe12\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe11 EXMEM:inst\|registrador:instruction4\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe11\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe10 EXMEM:inst\|registrador:instruction4\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe10\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe9 EXMEM:inst\|registrador:instruction4\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe9\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe8 EXMEM:inst\|registrador:instruction4\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe8\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe7 EXMEM:inst\|registrador:instruction4\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe7\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe6 EXMEM:inst\|registrador:instruction4\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe6\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe5 EXMEM:inst\|registrador:instruction4\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe5\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe4 EXMEM:inst\|registrador:instruction4\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe4\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe3 EXMEM:inst\|registrador:instruction4\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe3\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe2 EXMEM:inst\|registrador:instruction4\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe2\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe1 EXMEM:inst\|registrador:instruction4\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe1\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe0 EXMEM:inst\|registrador:instruction4\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe0\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:pc1\|dffe15 IDEX:inst25\|registrador:pc1\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:pc1\|dffe15\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:pc1\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|IDEX:inst25|registrador:pc1|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:pc1\|dffe14 IDEX:inst25\|registrador:pc1\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:pc1\|dffe14\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:pc1\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|IDEX:inst25|registrador:pc1|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:pc1\|dffe13 IDEX:inst25\|registrador:pc1\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:pc1\|dffe13\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:pc1\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|IDEX:inst25|registrador:pc1|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:pc1\|dffe12 IDEX:inst25\|registrador:pc1\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:pc1\|dffe12\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:pc1\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|IDEX:inst25|registrador:pc1|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:pc1\|dffe11 IDEX:inst25\|registrador:pc1\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:pc1\|dffe11\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:pc1\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|IDEX:inst25|registrador:pc1|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:pc1\|dffe10 IDEX:inst25\|registrador:pc1\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:pc1\|dffe10\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:pc1\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|IDEX:inst25|registrador:pc1|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:pc1\|dffe9 IDEX:inst25\|registrador:pc1\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:pc1\|dffe9\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:pc1\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|IDEX:inst25|registrador:pc1|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:pc1\|dffe8 IDEX:inst25\|registrador:pc1\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:pc1\|dffe8\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:pc1\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|IDEX:inst25|registrador:pc1|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:pc1\|dffe7 IDEX:inst25\|registrador:pc1\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:pc1\|dffe7\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:pc1\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|IDEX:inst25|registrador:pc1|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:pc1\|dffe6 IDEX:inst25\|registrador:pc1\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:pc1\|dffe6\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:pc1\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|IDEX:inst25|registrador:pc1|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:pc1\|dffe5 IDEX:inst25\|registrador:pc1\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:pc1\|dffe5\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:pc1\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|IDEX:inst25|registrador:pc1|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:pc1\|dffe4 IDEX:inst25\|registrador:pc1\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:pc1\|dffe4\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:pc1\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|IDEX:inst25|registrador:pc1|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:pc1\|dffe3 IDEX:inst25\|registrador:pc1\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:pc1\|dffe3\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:pc1\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|IDEX:inst25|registrador:pc1|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:pc1\|dffe2 IDEX:inst25\|registrador:pc1\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:pc1\|dffe2\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:pc1\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|IDEX:inst25|registrador:pc1|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:pc1\|dffe1 IDEX:inst25\|registrador:pc1\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:pc1\|dffe1\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:pc1\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|IDEX:inst25|registrador:pc1|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:pc1\|dffe0 IDEX:inst25\|registrador:pc1\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:pc1\|dffe0\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:pc1\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|IDEX:inst25|registrador:pc1|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|reg1bit:inst7\|inst IDEX:inst25\|reg1bit:inst7\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|reg1bit:inst7\|inst\" is converted into an equivalent circuit using register \"IDEX:inst25\|reg1bit:inst7\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|IDEX:inst25|reg1bit:inst7|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:pc1\|dffe15 IFID:inst24\|registrador:pc1\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:pc1\|dffe15\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:pc1\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|IFID:inst24|registrador:pc1|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:pc1\|dffe14 IFID:inst24\|registrador:pc1\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:pc1\|dffe14\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:pc1\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|IFID:inst24|registrador:pc1|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:pc1\|dffe13 IFID:inst24\|registrador:pc1\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:pc1\|dffe13\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:pc1\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|IFID:inst24|registrador:pc1|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:pc1\|dffe12 IFID:inst24\|registrador:pc1\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:pc1\|dffe12\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:pc1\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|IFID:inst24|registrador:pc1|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:pc1\|dffe11 IFID:inst24\|registrador:pc1\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:pc1\|dffe11\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:pc1\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|IFID:inst24|registrador:pc1|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:pc1\|dffe10 IFID:inst24\|registrador:pc1\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:pc1\|dffe10\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:pc1\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|IFID:inst24|registrador:pc1|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:pc1\|dffe9 IFID:inst24\|registrador:pc1\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:pc1\|dffe9\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:pc1\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|IFID:inst24|registrador:pc1|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:pc1\|dffe8 IFID:inst24\|registrador:pc1\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:pc1\|dffe8\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:pc1\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|IFID:inst24|registrador:pc1|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:pc1\|dffe7 IFID:inst24\|registrador:pc1\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:pc1\|dffe7\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:pc1\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|IFID:inst24|registrador:pc1|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:pc1\|dffe6 IFID:inst24\|registrador:pc1\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:pc1\|dffe6\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:pc1\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|IFID:inst24|registrador:pc1|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:pc1\|dffe5 IFID:inst24\|registrador:pc1\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:pc1\|dffe5\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:pc1\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|IFID:inst24|registrador:pc1|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:pc1\|dffe4 IFID:inst24\|registrador:pc1\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:pc1\|dffe4\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:pc1\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|IFID:inst24|registrador:pc1|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:pc1\|dffe3 IFID:inst24\|registrador:pc1\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:pc1\|dffe3\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:pc1\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|IFID:inst24|registrador:pc1|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:pc1\|dffe2 IFID:inst24\|registrador:pc1\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:pc1\|dffe2\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:pc1\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|IFID:inst24|registrador:pc1|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:pc1\|dffe1 IFID:inst24\|registrador:pc1\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:pc1\|dffe1\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:pc1\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|IFID:inst24|registrador:pc1|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:pc1\|dffe0 IFID:inst24\|registrador:pc1\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:pc1\|dffe0\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:pc1\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161879537 "|MipsProcessador|IFID:inst24|registrador:pc1|dffe0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1576161879536 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OpAlu0 GND " "Pin \"OpAlu0\" is stuck at GND" {  } { { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1416 -72 104 1432 "OpAlu0" "" } { 1408 -200 -72 1424 "OpAlu0" "" } { 48 1712 1792 64 "OpAlu0" "" } { 80 2040 2168 96 "OpAlu0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576161899803 "|MipsProcessador|OpAlu0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1576161899803 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1576161918246 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1576161919905 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161919905 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7612 " "Implemented 7612 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1576161920690 ""} { "Info" "ICUT_CUT_TM_OPINS" "510 " "Implemented 510 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1576161920690 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7026 " "Implemented 7026 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1576161920690 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1576161920690 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1576161920690 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1576161920690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1719 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1719 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "768 " "Peak virtual memory: 768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576161920790 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 11:45:20 2019 " "Processing ended: Thu Dec 12 11:45:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576161920790 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576161920790 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576161920790 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576161920790 ""}
