The following files were generated for 'zynq_ila' in directory
/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_stable/projects/ZynqTest/coregen/

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * zynq_ila.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * zynq_ila.cdc
   * zynq_ila.constraints/zynq_ila.ucf
   * zynq_ila.constraints/zynq_ila.xdc
   * zynq_ila.ncf
   * zynq_ila.ngc
   * zynq_ila.ucf
   * zynq_ila.vhd
   * zynq_ila.vho
   * zynq_ila.xdc
   * zynq_ila_xmdf.tcl

Creates an HDL instantiation template:
   Creates an HDL instantiation template for the IP.

   * zynq_ila.vho

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * zynq_ila.asy

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * zynq_ila.gise
   * zynq_ila.xise

Deliver Readme:
   Readme file for the IP.

   * zynq_ila_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * zynq_ila_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

