# Single-Cycle-Processor-Implementation
A simple single cycle implementation of a processor able to execute a subset of RISC V ISA

## The Design:

The overall design is as follows:<br>

![alt text](https://github.com/PratikSangh/Single-Cycle-Processor-Implementation/blob/master/RTL%20Diagrams/Block%20Diagram.jpg)
