==28123== Cachegrind, a cache and branch-prediction profiler
==28123== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==28123== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==28123== Command: ./mser .
==28123== 
--28123-- warning: L3 cache found, using its data for the LL simulation.
--28123-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--28123-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
FIFO cache replacement will be used
==28123== 
==28123== Process terminating with default action of signal 15 (SIGTERM)
==28123==    at 0x10CB68: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28123==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28123== 
==28123== I   refs:      1,853,361,554
==28123== I1  misses:            1,214
==28123== LLi misses:            1,202
==28123== I1  miss rate:          0.00%
==28123== LLi miss rate:          0.00%
==28123== 
==28123== D   refs:        772,559,903  (523,066,570 rd   + 249,493,333 wr)
==28123== D1  misses:        1,863,582  (    649,527 rd   +   1,214,055 wr)
==28123== LLd misses:        1,128,589  (     69,270 rd   +   1,059,319 wr)
==28123== D1  miss rate:           0.2% (        0.1%     +         0.5%  )
==28123== LLd miss rate:           0.1% (        0.0%     +         0.4%  )
==28123== 
==28123== LL refs:           1,864,796  (    650,741 rd   +   1,214,055 wr)
==28123== LL misses:         1,129,791  (     70,472 rd   +   1,059,319 wr)
==28123== LL miss rate:            0.0% (        0.0%     +         0.4%  )
